[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetModPort/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:9:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:22:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:26:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPort/tb.v:15:1: No timescale set for "TOP".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:9:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:26:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPort/tb.v:15:1: Compile module "work@TOP".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPort/dut.v:22:1: Compile module "work@middle".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetModPort/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetModPort/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
constant                                              10
cont_assign                                            3
delay_control                                          4
design                                                 1
hier_path                                             12
immediate_assert                                       2
initial                                                1
interface_inst                                         1
interface_typespec                                     2
io_decl                                                4
logic_net                                              9
logic_typespec                                         6
modport                                                2
module_inst                                            4
operation                                              2
port                                                  10
program                                                1
ref_module                                             5
ref_obj                                               35
ref_typespec                                           7
sys_func_call                                          9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPort/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNetModPort/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPort/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_ref_typespec: (work@ConnectTB.drive)
      |vpiParent:
      \_logic_net: (work@ConnectTB.drive), line:10:9, endln:10:14
      |vpiFullName:work@ConnectTB.drive
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:14
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_ref_typespec: (work@ConnectTB.observe)
      |vpiParent:
      \_logic_net: (work@ConnectTB.observe), line:11:9, endln:11:16
      |vpiFullName:work@ConnectTB.observe
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:16
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
  |vpiModport:
  \_modport: (dut), line:12:11, endln:12:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
    |vpiName:dut
    |vpiIODecl:
    \_io_decl: (drive), line:13:11, endln:13:16
      |vpiParent:
      \_modport: (dut), line:12:11, endln:12:14
      |vpiDirection:1
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:14:12, endln:14:19
      |vpiParent:
      \_modport: (dut), line:12:11, endln:12:14
      |vpiDirection:2
      |vpiName:observe
  |vpiModport:
  \_modport: (tb), line:16:11, endln:16:13
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (drive), line:17:12, endln:17:17
      |vpiParent:
      \_modport: (tb), line:16:11, endln:16:13
      |vpiDirection:2
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:18:11, endln:18:18
      |vpiParent:
      \_modport: (tb), line:16:11, endln:16:13
      |vpiDirection:1
      |vpiName:observe
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiProcess:
  \_initial: , line:2:3, endln:11:6
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:3:15, endln:3:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5:5, endln:5:71
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:5:14, endln:5:39
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiName:$time
        |vpiArgument:
        \_hier_path: (intf.drive), line:5:46, endln:5:56
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_ref_obj: (intf), line:5:46, endln:5:50
            |vpiParent:
            \_hier_path: (intf.drive), line:5:46, endln:5:56
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (work@TESTBENCH.drive), line:5:51, endln:5:56
            |vpiParent:
            \_hier_path: (intf.drive), line:5:46, endln:5:56
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
          |vpiName:intf.drive
        |vpiArgument:
        \_hier_path: (intf.observe), line:5:58, endln:5:70
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_ref_obj: (intf), line:5:58, endln:5:62
            |vpiParent:
            \_hier_path: (intf.observe), line:5:58, endln:5:70
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (work@TESTBENCH.observe), line:5:63, endln:5:70
            |vpiParent:
            \_hier_path: (intf.observe), line:5:58, endln:5:70
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
          |vpiName:intf.observe
        |vpiName:$monitor
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:19
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:18, endln:6:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (intf.drive), line:6:5, endln:6:15
          |vpiParent:
          \_assignment: , line:6:5, endln:6:19
          |vpiActual:
          \_ref_obj: (intf), line:6:10, endln:6:15
            |vpiParent:
            \_hier_path: (intf.drive), line:6:5, endln:6:15
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (drive), line:6:10, endln:6:15
            |vpiParent:
            \_hier_path: (intf.drive), line:6:5, endln:6:15
            |vpiName:drive
          |vpiName:intf.drive
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:7
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7:8, endln:7:106
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7
          |vpiExpr:
          \_operation: , line:7:15, endln:7:41
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), line:7:15, endln:7:25
              |vpiParent:
              \_operation: , line:7:15, endln:7:41
              |vpiActual:
              \_ref_obj: (intf), line:7:15, endln:7:19
                |vpiParent:
                \_hier_path: (intf.drive), line:7:15, endln:7:25
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TESTBENCH.drive), line:7:20, endln:7:25
                |vpiParent:
                \_hier_path: (intf.drive), line:7:15, endln:7:25
                |vpiName:drive
                |vpiFullName:work@TESTBENCH.drive
              |vpiName:intf.drive
            |vpiOperand:
            \_hier_path: (intf.observe), line:7:29, endln:7:41
              |vpiParent:
              \_operation: , line:7:15, endln:7:41
              |vpiActual:
              \_ref_obj: (intf), line:7:29, endln:7:33
                |vpiParent:
                \_hier_path: (intf.observe), line:7:29, endln:7:41
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TESTBENCH.observe), line:7:34, endln:7:41
                |vpiParent:
                \_hier_path: (intf.observe), line:7:29, endln:7:41
                |vpiName:observe
                |vpiFullName:work@TESTBENCH.observe
              |vpiName:intf.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:7:43, endln:7:58
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiArgument:
            \_constant: , line:7:52, endln:7:57
              |vpiParent:
              \_sys_func_call: ($display), line:7:43, endln:7:58
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7:65, endln:7:105
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiArgument:
            \_constant: , line:7:72, endln:7:73
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:65, endln:7:105
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:7:75, endln:7:104
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:65, endln:7:105
              |vpiDecompile:"intf.drive != intf.observe!"
              |vpiSize:216
              |STRING:intf.drive != intf.observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:9
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_assignment: , line:8:10, endln:8:24
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:23, endln:8:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_hier_path: (intf.drive), line:8:10, endln:8:20
            |vpiParent:
            \_assignment: , line:8:10, endln:8:24
            |vpiActual:
            \_ref_obj: (intf), line:8:15, endln:8:20
              |vpiParent:
              \_hier_path: (intf.drive), line:8:10, endln:8:20
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (drive), line:8:15, endln:8:20
              |vpiParent:
              \_hier_path: (intf.drive), line:8:10, endln:8:20
              |vpiName:drive
            |vpiName:intf.drive
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:7
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9:8, endln:9:106
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7
          |vpiExpr:
          \_operation: , line:9:15, endln:9:41
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), line:9:15, endln:9:25
              |vpiParent:
              \_operation: , line:9:15, endln:9:41
              |vpiActual:
              \_ref_obj: (intf), line:9:15, endln:9:19
                |vpiParent:
                \_hier_path: (intf.drive), line:9:15, endln:9:25
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TESTBENCH.drive), line:9:20, endln:9:25
                |vpiParent:
                \_hier_path: (intf.drive), line:9:15, endln:9:25
                |vpiName:drive
                |vpiFullName:work@TESTBENCH.drive
              |vpiName:intf.drive
            |vpiOperand:
            \_hier_path: (intf.observe), line:9:29, endln:9:41
              |vpiParent:
              \_operation: , line:9:15, endln:9:41
              |vpiActual:
              \_ref_obj: (intf), line:9:29, endln:9:33
                |vpiParent:
                \_hier_path: (intf.observe), line:9:29, endln:9:41
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TESTBENCH.observe), line:9:34, endln:9:41
                |vpiParent:
                \_hier_path: (intf.observe), line:9:29, endln:9:41
                |vpiName:observe
                |vpiFullName:work@TESTBENCH.observe
              |vpiName:intf.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:9:43, endln:9:58
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiArgument:
            \_constant: , line:9:52, endln:9:57
              |vpiParent:
              \_sys_func_call: ($display), line:9:43, endln:9:58
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9:65, endln:9:105
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiArgument:
            \_constant: , line:9:72, endln:9:73
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:65, endln:9:105
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:9:75, endln:9:104
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:65, endln:9:105
              |vpiDecompile:"intf.drive != intf.observe!"
              |vpiSize:216
              |STRING:intf.drive != intf.observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:10:5, endln:10:9
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9
          |vpiName:$finish
  |vpiPort:
  \_port: (intf), line:1:34, endln:1:38
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:1:1, endln:12:11
    |vpiName:intf
    |vpiDirection:3
|uhdmallModules:
\_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:26:24, endln:26:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@SUB.out), line:26:40, endln:26:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiPort:
  \_port: (inp), line:26:24, endln:26:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@SUB.inp.inp), line:26:24, endln:26:27
      |vpiParent:
      \_port: (inp), line:26:24, endln:26:27
      |vpiName:inp
      |vpiFullName:work@SUB.inp.inp
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:26:24, endln:26:27
    |vpiTypedef:
    \_ref_typespec: (work@SUB.inp)
      |vpiParent:
      \_port: (inp), line:26:24, endln:26:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_typespec: , line:26:19, endln:26:23
  |vpiPort:
  \_port: (out), line:26:40, endln:26:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@SUB.out.out), line:26:40, endln:26:43
      |vpiParent:
      \_port: (out), line:26:40, endln:26:43
      |vpiName:out
      |vpiFullName:work@SUB.out.out
      |vpiActual:
      \_logic_net: (work@SUB.out), line:26:40, endln:26:43
    |vpiTypedef:
    \_ref_typespec: (work@SUB.out)
      |vpiParent:
      \_port: (out), line:26:40, endln:26:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_typespec: , line:26:36, endln:26:39
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:19
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:27:16, endln:27:19
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:26:24, endln:26:27
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:27:10, endln:27:13
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@SUB.out), line:26:40, endln:26:43
|uhdmallModules:
\_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:15:1, endln:19:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@TOP
  |vpiDefName:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.tb.conntb), line:18:16, endln:18:22
    |vpiParent:
    \_port: , line:18:16, endln:18:22
    |vpiName:conntb
    |vpiFullName:work@TOP.tb.conntb
    |vpiNetType:1
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:16:13, endln:16:19
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:15:1, endln:19:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:15:1, endln:19:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPort/tb.v, line:1:1, endln:12:11
    |vpiPort:
    \_port: , line:18:16, endln:18:22
      |vpiParent:
      \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
      |vpiHighConn:
      \_ref_obj: (work@TOP.tb.conntb), line:18:16, endln:18:22
        |vpiParent:
        \_port: , line:18:16, endln:18:22
        |vpiName:conntb
        |vpiFullName:work@TOP.tb.conntb
        |vpiActual:
        \_logic_net: (work@TOP.tb.conntb), line:18:16, endln:18:22
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.middle1.conntb), line:6:18, endln:6:24
    |vpiParent:
    \_port: , line:6:18, endln:6:24
    |vpiName:conntb
    |vpiFullName:work@dut.middle1.conntb
    |vpiNetType:1
  |vpiPort:
  \_port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i.i), line:2:24, endln:2:25
      |vpiParent:
      \_port: (i), line:2:24, endln:2:25
      |vpiName:i
      |vpiFullName:work@dut.i.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:2:19, endln:2:23
  |vpiPort:
  \_port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o.o), line:2:38, endln:2:39
      |vpiParent:
      \_port: (o), line:2:38, endln:2:39
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:2:34, endln:2:37
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@dut.i), line:3:25, endln:3:26
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:26
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiLhs:
    \_hier_path: (conntb.drive), line:3:10, endln:3:22
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:26
      |vpiActual:
      \_ref_obj: (conntb), line:3:17, endln:3:22
        |vpiParent:
        \_hier_path: (conntb.drive), line:3:10, endln:3:22
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (drive), line:3:17, endln:3:22
        |vpiParent:
        \_hier_path: (conntb.drive), line:3:10, endln:3:22
        |vpiName:drive
      |vpiName:conntb.drive
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_hier_path: (conntb.observe), line:4:14, endln:4:28
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:28
      |vpiActual:
      \_ref_obj: (conntb), line:4:14, endln:4:20
        |vpiParent:
        \_hier_path: (conntb.observe), line:4:14, endln:4:28
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (work@dut.observe), line:4:21, endln:4:28
        |vpiParent:
        \_hier_path: (conntb.observe), line:4:14, endln:4:28
        |vpiName:observe
        |vpiFullName:work@dut.observe
      |vpiName:conntb.observe
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:4:10, endln:4:11
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:28
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:5:13, endln:5:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_ref_module: work@middle (middle1), line:6:10, endln:6:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:2:1, endln:7:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:22:1, endln:24:10
    |vpiPort:
    \_port: , line:6:18, endln:6:24
      |vpiParent:
      \_ref_module: work@middle (middle1), line:6:10, endln:6:17
      |vpiHighConn:
      \_ref_obj: (work@dut.middle1.conntb), line:6:18, endln:6:24
        |vpiParent:
        \_port: , line:6:18, endln:6:24
        |vpiName:conntb
        |vpiFullName:work@dut.middle1.conntb
        |vpiActual:
        \_logic_net: (work@dut.middle1.conntb), line:6:18, endln:6:24
|uhdmallModules:
\_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:22:1, endln:24:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.intf), line:22:30, endln:22:34
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiFullName:work@middle.intf
  |vpiPort:
  \_port: (intf), line:22:30, endln:22:34
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@middle.intf.intf), line:22:30, endln:22:34
      |vpiParent:
      \_port: (intf), line:22:30, endln:22:34
      |vpiName:intf
      |vpiFullName:work@middle.intf.intf
      |vpiActual:
      \_logic_net: (work@middle.intf), line:22:30, endln:22:34
    |vpiTypedef:
    \_ref_typespec: (work@middle.intf)
      |vpiParent:
      \_port: (intf), line:22:30, endln:22:34
      |vpiFullName:work@middle.intf
      |vpiActual:
      \_interface_typespec: (dut), line:22:26, endln:22:29
  |vpiRefModule:
  \_ref_module: work@SUB (sub1), line:23:7, endln:23:11
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:22:1, endln:24:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPort/dut.v, line:26:1, endln:28:10
    |vpiPort:
    \_port: (inp), line:23:12, endln:23:28
      |vpiParent:
      \_ref_module: work@SUB (sub1), line:23:7, endln:23:11
      |vpiName:inp
      |vpiHighConn:
      \_hier_path: (intf.drive), line:23:17, endln:23:27
        |vpiParent:
        \_port: (inp), line:23:12, endln:23:28
        |vpiActual:
        \_ref_obj: (intf), line:23:17, endln:23:21
          |vpiParent:
          \_hier_path: (intf.drive), line:23:17, endln:23:27
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (work@middle.sub1.inp.drive), line:23:22, endln:23:27
          |vpiParent:
          \_hier_path: (intf.drive), line:23:17, endln:23:27
          |vpiName:drive
          |vpiFullName:work@middle.sub1.inp.drive
        |vpiName:intf.drive
    |vpiPort:
    \_port: (out), line:23:30, endln:23:48
      |vpiParent:
      \_ref_module: work@SUB (sub1), line:23:7, endln:23:11
      |vpiName:out
      |vpiHighConn:
      \_hier_path: (intf.observe), line:23:35, endln:23:47
        |vpiParent:
        \_port: (out), line:23:30, endln:23:48
        |vpiActual:
        \_ref_obj: (intf), line:23:35, endln:23:39
          |vpiParent:
          \_hier_path: (intf.observe), line:23:35, endln:23:47
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (work@middle.sub1.out.observe), line:23:40, endln:23:47
          |vpiParent:
          \_hier_path: (intf.observe), line:23:35, endln:23:47
          |vpiName:observe
          |vpiFullName:work@middle.sub1.out.observe
        |vpiName:intf.observe
\_weaklyReferenced:
\_logic_typespec: , line:10:3, endln:10:14
\_logic_typespec: , line:11:3, endln:11:16
\_logic_typespec: , line:26:19, endln:26:23
\_logic_typespec: , line:26:36, endln:26:39
\_logic_typespec: , line:2:19, endln:2:23
\_logic_typespec: , line:2:34, endln:2:37
\_interface_typespec: (dut), line:22:26, endln:22:29
  |vpiParent:
  \_interface_typespec: (ConnectTB), line:22:16, endln:22:25
  |vpiName:dut
  |vpiIsModPort:1
\_interface_typespec: (ConnectTB), line:22:16, endln:22:25
  |vpiName:ConnectTB
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:5:5: Non synthesizable construct, $monitor
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:7:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:8:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:9:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:10:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v:1:1: Non synthesizable construct,
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPort/dut.v | ${SURELOG_DIR}/build/regression/OneNetModPort/roundtrip/dut_000.v | 12 | 28 |
[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPort/tb.v  | ${SURELOG_DIR}/build/regression/OneNetModPort/roundtrip/tb_000.v  | 9 | 19 |
============================== End RoundTrip Results ==============================
