# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2017.2
# Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
# 
# ==============================================================

CSIM_DESIGN = 1

__SIM_FPO__ = 1

__SIM_OPENCV__ = 1

__SIM_FFT__ = 1

__SIM_FIR__ = 1

__SIM_DDS__ = 1

__USE_CLANG__ = 1

ObjDir = obj

HLS_SOURCES = ../../../../../lab1/src/main.cpp ../../../../../lab1/src/BusMatrix.cpp ../../../../../lab1/src/EdgeDetector.cpp ../../../../../lab1/src/InputCapture.cpp ../../../../../lab1/src/Prescaler.cpp ../../../../../lab1/src/Signal.cpp ../../../../../lab1/src/Timer.cpp

TARGET := csim.exe

AUTOPILOT_ROOT := /home/izoomko/Soft/xilinx/Vivado_HLS/2017.2
AUTOPILOT_MACH := lnx64
ifdef AP_GCC_M32
  AUTOPILOT_MACH := Linux_x86
  IFLAG += -m32
endif
IFLAG += -fPIC
ifndef AP_GCC_PATH
  AP_GCC_PATH := /home/izoomko/Soft/xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/bin
endif
AUTOPILOT_TOOL := ${AUTOPILOT_ROOT}/${AUTOPILOT_MACH}/tools
AP_CLANG_PATH := ${AUTOPILOT_TOOL}/clang-3.9/bin
AUTOPILOT_TECH := ${AUTOPILOT_ROOT}/common/technology


IFLAG += -I "${AUTOPILOT_TOOL}/systemc/include"
IFLAG += -I "${AUTOPILOT_ROOT}/include"
IFLAG += -I "${AUTOPILOT_ROOT}/include/opencv"
IFLAG += -I "${AUTOPILOT_ROOT}/include/ap_sysc"
IFLAG += -I "${AUTOPILOT_TECH}/generic/SystemC"
IFLAG += -I "${AUTOPILOT_TECH}/generic/SystemC/AESL_FP_comp"
IFLAG += -I "${AUTOPILOT_TECH}/generic/SystemC/AESL_comp"
IFLAG += -I "${AUTOPILOT_TOOL}/auto_cc/include"
IFLAG += -D__SIM_FPO__

IFLAG += -D__SIM_OPENCV__

IFLAG += -D__SIM_FFT__

IFLAG += -D__SIM_FIR__

IFLAG += -D__SIM_DDS__

IFLAG += -g
DFLAG += -D__xilinx_ip_top= -DAESL_TB
CCFLAG += 
CCFLAG += --gcc-toolchain=${AUTOPILOT_TOOL}/clang-3.9
LFLAG += --gcc-toolchain=${AUTOPILOT_TOOL}/clang-3.9
CCFLAG += -Wno-c++11-narrowing
CCFLAG += -Werror=uninitialized
CCFLAG += -std=c++11
LFLAG += -std=c++11



include ./Makefile.rules

all: $(TARGET)



$(ObjDir)/main.o: ../../../../../lab1/src/main.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/main.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/main.d

$(ObjDir)/BusMatrix.o: ../../../../../lab1/src/BusMatrix.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/BusMatrix.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/BusMatrix.d

$(ObjDir)/EdgeDetector.o: ../../../../../lab1/src/EdgeDetector.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/EdgeDetector.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/EdgeDetector.d

$(ObjDir)/InputCapture.o: ../../../../../lab1/src/InputCapture.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/InputCapture.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/InputCapture.d

$(ObjDir)/Prescaler.o: ../../../../../lab1/src/Prescaler.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/Prescaler.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/Prescaler.d

$(ObjDir)/Signal.o: ../../../../../lab1/src/Signal.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/Signal.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/Signal.d

$(ObjDir)/Timer.o: ../../../../../lab1/src/Timer.cpp $(ObjDir)/.dir
	$(Echo) "   Compiling ../../../../../lab1/src/Timer.cpp in $(BuildMode) mode" $(AVE_DIR_DLOG)
	$(Verb)  $(CXX) ${CCFLAG} -c -MMD  $(IFLAG) $(DFLAG) $< -o $@ ; \

-include $(ObjDir)/Timer.d
