Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Sun Sep 22 19:31:37 2024
| Host              : LAPTOP-ENQIT77Q running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 949 register/latch pins with no clock driven by root clock pin: SFP_CLK0_P (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc1_clk_p (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc2_clk_p (HIGH)

 There are 4417 register/latch pins with no clock driven by root clock pin: rgmii_rxc (HIGH)

 There are 4417 register/latch pins with no clock driven by root clock pin: rgmii_rxc_2 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2_2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2_2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2_2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2_2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2_2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23328 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.981        0.000                      0               107089        0.004        0.000                      0               106970        0.700        0.000                       0                 67804  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc1_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
adc2_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_sys_clk_mmcm                                                                     {0.000 4.000}        8.000           125.000         
  clk_out3_sys_clk_mmcm                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_sys_clk_mmcm                                                                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc1_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
adc2_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.691        0.000                      0                 1073        0.033        0.000                      0                 1073       15.832        0.000                       0                   576  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_clk_mmcm                                                                          16.480        0.000                      0                 1889        0.033        0.000                      0                 1889        9.146        0.000                       0                  1280  
  clk_out2_sys_clk_mmcm                                                                           1.335        0.000                      0                96393        0.004        0.000                      0                96393        3.020        0.000                       0                 62173  
  clk_out3_sys_clk_mmcm                                                                           0.981        0.000                      0                 6347        0.030        0.000                      0                 6347        0.700        0.000                       0                  3721  
  clkfbout_sys_clk_mmcm                                                                                                                                                                                                                       3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_sys_clk_mmcm  clk_out1_sys_clk_mmcm        1.169        0.000                      0                    6        0.073        0.000                      0                    6  
                       clk_out2_sys_clk_mmcm      999.420        0.000                      0                   32                                                                        
clk_out1_sys_clk_mmcm  clk_out2_sys_clk_mmcm        1.240        0.000                      0                  132        0.041        0.000                      0                  132  
                       clk_out3_sys_clk_mmcm        4.482        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_clk_mmcm                                                                       clk_out1_sys_clk_mmcm                                                                            18.479        0.000                      0                  104        0.166        0.000                      0                  104  
**async_default**                                                                           clk_out2_sys_clk_mmcm                                                                       clk_out2_sys_clk_mmcm                                                                             5.712        0.000                      0                  206        0.163        0.000                      0                  206  
**async_default**                                                                           clk_out3_sys_clk_mmcm                                                                       clk_out3_sys_clk_mmcm                                                                             2.403        0.000                      0                  740        0.141        0.000                      0                  740  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.656        0.000                      0                  100        0.104        0.000                      0                  100  
**default**                                                                                 clk_out2_sys_clk_mmcm                                                                                                                                                                         7.387        0.000                      0                   32                                                                        
**default**                                                                                 clk_out3_sys_clk_mmcm                                                                                                                                                                         3.823        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc1_clk_p
  To Clock:  adc1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y2           adc_board2/adc1_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y34  adc_board2/IBUFDS_DATAS[9].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y28  adc_board2/IBUFDS_DATAS[6].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y13  adc_board2/IBUFDS_DATAS[8].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.053       3.612      BITSLICE_RX_TX_X1Y17  adc_board2/IBUFDS_DATAS[7].IDDR_adc1_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc2_clk_p
  To Clock:  adc2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc2_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc2_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y26          adc_board2/adc2_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y60  adc_board2/IBUFDS_DATAS[9].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y65  adc_board2/IBUFDS_DATAS[6].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y56  adc_board2/IBUFDS_DATAS[8].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y88  adc_board2/IBUFDS_DATAS[4].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y67  adc_board2/IBUFDS_DATAS[5].IDDR_adc2_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.572ns (18.464%)  route 2.526ns (81.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 36.294 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.669ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.546     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.842    36.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism              0.496    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X41Y138        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.572ns (18.464%)  route 2.526ns (81.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 36.294 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.669ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.546     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.842    36.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.496    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X41Y138        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.572ns (18.464%)  route 2.526ns (81.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 36.294 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.669ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.546     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.842    36.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.496    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X41Y138        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.572ns (18.464%)  route 2.526ns (81.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 36.294 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.669ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.546     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.842    36.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.496    36.790    
                         clock uncertainty           -0.035    36.755    
    SLICE_X41Y138        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.556ns (18.944%)  route 2.379ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 36.295 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.010     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.524     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.843    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.496    36.791    
                         clock uncertainty           -0.035    36.756    
    SLICE_X42Y139        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.556ns (18.944%)  route 2.379ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 36.295 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.010     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.524     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.843    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.496    36.791    
                         clock uncertainty           -0.035    36.756    
    SLICE_X42Y139        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.556ns (18.944%)  route 2.379ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 36.295 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.010     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.524     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.843    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.496    36.791    
                         clock uncertainty           -0.035    36.756    
    SLICE_X42Y139        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.556ns (18.944%)  route 2.379ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 36.295 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.669ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.010     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.524     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.843    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.496    36.791    
                         clock uncertainty           -0.035    36.756    
    SLICE_X42Y139        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.572ns (19.522%)  route 2.358ns (80.478%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 36.293 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.669ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.378     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.841    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.496    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X41Y139        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    36.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.572ns (19.522%)  route 2.358ns (80.478%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 36.293 - 33.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.725ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.669ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.069     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X38Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X42Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     4.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.481     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X42Y168        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     5.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=23, routed)          1.135     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X38Y138        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.378     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.841    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.496    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X41Y139        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    36.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 29.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      0.898ns (routing 0.346ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.385ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/Q
                         net (fo=1, routed)           0.074     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[5]
    SLICE_X47Y93         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1/O
                         net (fo=1, routed)           0.012     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.055     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                         clock pessimism             -0.395     1.810    
    SLICE_X47Y93         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.935ns (routing 0.346ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.385ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.935     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X45Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[21]/Q
                         net (fo=1, routed)           0.076     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[21]
    SLICE_X43Y167        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[20]_i_1/O
                         net (fo=1, routed)           0.015     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[20]_i_1_n_0
    SLICE_X43Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.090     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[20]/C
                         clock pessimism             -0.397     1.843    
    SLICE_X43Y167        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.924ns (routing 0.346ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.385ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.924     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y175        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[7]/Q
                         net (fo=1, routed)           0.071     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[7]
    SLICE_X36Y173        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[6]_i_1__0/O
                         net (fo=1, routed)           0.016     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[6]_i_1__0_n_0
    SLICE_X36Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.091     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/C
                         clock pessimism             -0.432     1.809    
    SLICE_X36Y173        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.933ns (routing 0.346ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.385ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.933     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DID1
    SLICE_X40Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.091     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X40Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.432     1.809    
    SLICE_X40Y175        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      0.941ns (routing 0.346ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.385ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.941     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.098     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.104     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -0.433     1.821    
    SLICE_X46Y126        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.100ns (66.225%)  route 0.051ns (33.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      0.936ns (routing 0.346ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.385ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.936     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/Q
                         net (fo=7, routed)           0.039     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[11]
    SLICE_X46Y169        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.052     1.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_2/O
                         net (fo=1, routed)           0.012     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[9]_0
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.104     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism             -0.433     1.821    
    SLICE_X46Y169        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      0.936ns (routing 0.346ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.385ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.936     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/Q
                         net (fo=7, routed)           0.075     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[11]
    SLICE_X46Y169        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     1.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[5]_i_1/O
                         net (fo=1, routed)           0.014     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[9]_1
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.104     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism             -0.433     1.821    
    SLICE_X46Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.944     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/Q
                         net (fo=3, routed)           0.033     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]
    SLICE_X45Y123        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.012     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1_n_0
    SLICE_X45Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.116     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                         clock pessimism             -0.480     1.786    
    SLICE_X45Y123        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      0.935ns (routing 0.346ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.935     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/Q
                         net (fo=2, routed)           0.033     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[7]
    SLICE_X45Y129        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.012     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X45Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                         clock pessimism             -0.472     1.777    
    SLICE_X45Y129        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.385ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.926     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y171        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.031     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[3]
    SLICE_X37Y171        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1_n_0
    SLICE_X37Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.089     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.471     1.768    
    SLICE_X37Y171        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X40Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.859ns (26.439%)  route 2.390ns (73.561%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 18.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.312ns (routing 0.890ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.402     0.932    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     0.975 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.331     1.306    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X48Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     1.380 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.213     1.593    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X48Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     1.709 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.213     1.922    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X47Y66         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.037 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     2.037    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X47Y66         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     2.104 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.302     2.406    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.312    18.820    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.187    19.008    
                         clock uncertainty           -0.074    18.934    
    SLICE_X48Y66         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    18.886    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.859ns (26.439%)  route 2.390ns (73.561%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 18.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.312ns (routing 0.890ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.402     0.932    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     0.975 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.331     1.306    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X48Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     1.380 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.213     1.593    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X48Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     1.709 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.213     1.922    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X47Y66         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.037 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     2.037    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X47Y66         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     2.104 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.302     2.406    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.312    18.820    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.187    19.008    
                         clock uncertainty           -0.074    18.934    
    SLICE_X48Y66         FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.048    18.886    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.484ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.859ns (26.463%)  route 2.387ns (73.537%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 18.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.312ns (routing 0.890ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.402     0.932    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     0.975 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.331     1.306    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X48Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     1.380 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.213     1.593    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X48Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     1.709 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.213     1.922    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X47Y66         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.037 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     2.037    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X47Y66         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     2.104 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.299     2.403    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.312    18.820    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X48Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.187    19.008    
                         clock uncertainty           -0.074    18.934    
    SLICE_X48Y66         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    18.887    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 16.484    

Slack (MET) :             16.530ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.859ns (26.785%)  route 2.348ns (73.215%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.173ns = ( 18.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.890ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.402     0.932    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     0.975 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.331     1.306    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X48Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     1.380 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.213     1.593    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X48Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     1.709 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.213     1.922    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X47Y66         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.037 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     2.037    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X47Y66         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     2.104 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.260     2.364    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.319    18.827    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.187    19.015    
                         clock uncertainty           -0.074    18.941    
    SLICE_X47Y66         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    18.894    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 16.530    

Slack (MET) :             16.530ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.859ns (26.785%)  route 2.348ns (73.215%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.173ns = ( 18.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.890ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.402     0.932    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     0.975 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.331     1.306    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X48Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     1.380 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.213     1.593    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X48Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     1.709 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.213     1.922    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X47Y66         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.037 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     2.037    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X47Y66         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     2.104 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.260     2.364    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.319    18.827    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.187    19.015    
                         clock uncertainty           -0.074    18.941    
    SLICE_X47Y66         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    18.894    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 16.530    

Slack (MET) :             16.606ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.883ns (27.321%)  route 2.349ns (72.679%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 18.821 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 0.966ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.890ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.611    -0.843    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.729 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.618    -0.111    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X48Y71         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     0.042 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18/O
                         net (fo=1, routed)           0.311     0.353    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_18_n_0
    SLICE_X48Y71         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     0.530 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.409     0.939    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y70         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     1.059 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_4/O
                         net (fo=17, routed)          0.606     1.665    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_4_n_0
    SLICE_X48Y67         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.132     1.797 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_7/O
                         net (fo=1, routed)           0.121     1.918    wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_7_n_0
    SLICE_X48Y67         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.117     2.035 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_5/O
                         net (fo=1, routed)           0.257     2.292    wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     2.362 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_1/O
                         net (fo=1, routed)           0.027     2.389    wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i_1_n_0
    SLICE_X46Y67         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.313    18.821    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X46Y67         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/C
                         clock pessimism              0.187    19.009    
                         clock uncertainty           -0.074    18.935    
    SLICE_X46Y67         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.995    wr_sd/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 16.606    

Slack (MET) :             16.741ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_addr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.934ns (30.305%)  route 2.148ns (69.695%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 18.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.890ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.571    -0.883    wr_sd/sys_clk
    SLICE_X46Y50         FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.766 r  wr_sd/cnt_sd_reg[5]/Q
                         net (fo=7, routed)           1.543     0.777    wr_sd/cnt_sd[5]
    SLICE_X47Y50         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.949 r  wr_sd/sd_sec_write_addr[7]_i_3/O
                         net (fo=1, routed)           0.483     1.432    wr_sd/sd_sec_write_addr[7]_i_3_n_0
    SLICE_X47Y62         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.503 r  wr_sd/sd_sec_write_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.503    wr_sd/sd_sec_write_addr[7]_i_2_n_0
    SLICE_X47Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     1.853 r  wr_sd/sd_sec_write_addr_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.880    wr_sd/sd_sec_write_addr_reg[7]_i_1_n_0
    SLICE_X47Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.899 r  wr_sd/sd_sec_write_addr_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.926    wr_sd/sd_sec_write_addr_reg[15]_i_1_n_0
    SLICE_X47Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.945 r  wr_sd/sd_sec_write_addr_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.972    wr_sd/sd_sec_write_addr_reg[23]_i_1_n_0
    SLICE_X47Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     2.158 r  wr_sd/sd_sec_write_addr_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     2.199    wr_sd/sd_sec_write_addr__0[31]
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.317    18.825    wr_sd/sys_clk
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[31]/C
                         clock pessimism              0.128    18.954    
                         clock uncertainty           -0.074    18.880    
    SLICE_X47Y65         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.940    wr_sd/sd_sec_write_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 16.741    

Slack (MET) :             16.755ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_addr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.922ns (30.062%)  route 2.145ns (69.938%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 18.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.890ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.571    -0.883    wr_sd/sys_clk
    SLICE_X46Y50         FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.766 r  wr_sd/cnt_sd_reg[5]/Q
                         net (fo=7, routed)           1.543     0.777    wr_sd/cnt_sd[5]
    SLICE_X47Y50         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.949 r  wr_sd/sd_sec_write_addr[7]_i_3/O
                         net (fo=1, routed)           0.483     1.432    wr_sd/sd_sec_write_addr[7]_i_3_n_0
    SLICE_X47Y62         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.503 r  wr_sd/sd_sec_write_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.503    wr_sd/sd_sec_write_addr[7]_i_2_n_0
    SLICE_X47Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     1.853 r  wr_sd/sd_sec_write_addr_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.880    wr_sd/sd_sec_write_addr_reg[7]_i_1_n_0
    SLICE_X47Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.899 r  wr_sd/sd_sec_write_addr_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.926    wr_sd/sd_sec_write_addr_reg[15]_i_1_n_0
    SLICE_X47Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.945 r  wr_sd/sd_sec_write_addr_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.972    wr_sd/sd_sec_write_addr_reg[23]_i_1_n_0
    SLICE_X47Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.146 r  wr_sd/sd_sec_write_addr_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.038     2.184    wr_sd/sd_sec_write_addr__0[29]
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.317    18.825    wr_sd/sys_clk
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[29]/C
                         clock pessimism              0.128    18.954    
                         clock uncertainty           -0.074    18.880    
    SLICE_X47Y65         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    18.939    wr_sd/sd_sec_write_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 16.755    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_addr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.915ns (30.138%)  route 2.121ns (69.862%))
  Logic Levels:           5  (CARRY8=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 18.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.890ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.571    -0.883    wr_sd/sys_clk
    SLICE_X46Y50         FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.766 r  wr_sd/cnt_sd_reg[5]/Q
                         net (fo=7, routed)           1.543     0.777    wr_sd/cnt_sd[5]
    SLICE_X47Y50         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.949 r  wr_sd/sd_sec_write_addr[7]_i_3/O
                         net (fo=1, routed)           0.483     1.432    wr_sd/sd_sec_write_addr[7]_i_3_n_0
    SLICE_X47Y62         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.503 r  wr_sd/sd_sec_write_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.503    wr_sd/sd_sec_write_addr[7]_i_2_n_0
    SLICE_X47Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     1.853 r  wr_sd/sd_sec_write_addr_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.880    wr_sd/sd_sec_write_addr_reg[7]_i_1_n_0
    SLICE_X47Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.899 r  wr_sd/sd_sec_write_addr_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.926    wr_sd/sd_sec_write_addr_reg[15]_i_1_n_0
    SLICE_X47Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     2.112 r  wr_sd/sd_sec_write_addr_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.041     2.153    wr_sd/sd_sec_write_addr__0[23]
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.317    18.825    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[23]/C
                         clock pessimism              0.128    18.954    
                         clock uncertainty           -0.074    18.880    
    SLICE_X47Y64         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.940    wr_sd/sd_sec_write_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.790ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_addr_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.886ns (29.202%)  route 2.148ns (70.798%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.173ns = ( 18.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.890ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.571    -0.883    wr_sd/sys_clk
    SLICE_X46Y50         FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.766 r  wr_sd/cnt_sd_reg[5]/Q
                         net (fo=7, routed)           1.543     0.777    wr_sd/cnt_sd[5]
    SLICE_X47Y50         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.949 r  wr_sd/sd_sec_write_addr[7]_i_3/O
                         net (fo=1, routed)           0.483     1.432    wr_sd/sd_sec_write_addr[7]_i_3_n_0
    SLICE_X47Y62         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.503 r  wr_sd/sd_sec_write_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.503    wr_sd/sd_sec_write_addr[7]_i_2_n_0
    SLICE_X47Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     1.853 r  wr_sd/sd_sec_write_addr_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.880    wr_sd/sd_sec_write_addr_reg[7]_i_1_n_0
    SLICE_X47Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.899 r  wr_sd/sd_sec_write_addr_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.926    wr_sd/sd_sec_write_addr_reg[15]_i_1_n_0
    SLICE_X47Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.945 r  wr_sd/sd_sec_write_addr_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.972    wr_sd/sd_sec_write_addr_reg[23]_i_1_n_0
    SLICE_X47Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.110 r  wr_sd/sd_sec_write_addr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.041     2.151    wr_sd/sd_sec_write_addr__0[27]
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.319    18.827    wr_sd/sys_clk
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[27]/C
                         clock pessimism              0.128    18.956    
                         clock uncertainty           -0.074    18.882    
    SLICE_X47Y65         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    18.941    wr_sd/sd_sec_write_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 16.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.284ns (routing 0.463ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.513ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.284    -0.540    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X52Y222        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y222        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[6]/Q
                         net (fo=8, routed)           0.075    -0.417    ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt[6]
    SLICE_X51Y222        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030    -0.387 r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.012    -0.375    ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_1[9]
    SLICE_X51Y222        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.496    -0.653    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y222        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[9]/C
                         clock pessimism              0.190    -0.463    
    SLICE_X51Y222        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.407    ethernet2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc2/lut_index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc2/lut_index_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.259ns (routing 0.463ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.513ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.259    -0.565    adc_board2/spi_config_adc2/clk_out1
    SLICE_X49Y86         FDCE                                         r  adc_board2/spi_config_adc2/lut_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.516 r  adc_board2/spi_config_adc2/lut_index_reg[6]/Q
                         net (fo=7, routed)           0.081    -0.435    adc_board2/spi_config_adc2/lut_index_reg_n_0_[6]
    SLICE_X50Y86         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031    -0.404 r  adc_board2/spi_config_adc2/lut_index[9]_i_2__0/O
                         net (fo=1, routed)           0.015    -0.389    adc_board2/spi_config_adc2/lut_index[9]_i_2__0_n_0
    SLICE_X50Y86         FDCE                                         r  adc_board2/spi_config_adc2/lut_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.471    -0.678    adc_board2/spi_config_adc2/clk_out1
    SLICE_X50Y86         FDCE                                         r  adc_board2/spi_config_adc2/lut_index_reg[9]/C
                         clock pessimism              0.196    -0.482    
    SLICE_X50Y86         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.426    adc_board2/spi_config_adc2/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.139ns (routing 0.463ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.513ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.139    -0.685    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X48Y83         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.637 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][31]/Q
                         net (fo=1, routed)           0.142    -0.495    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[12]
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.375    -0.774    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.212    -0.562    
    RAMB36_X5Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029    -0.533    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.140ns (routing 0.463ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.513ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.140    -0.684    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X48Y83         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.636 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][26]/Q
                         net (fo=1, routed)           0.142    -0.494    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][44][0]
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.375    -0.774    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.212    -0.562    
    RAMB36_X5Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029    -0.533    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.230%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.140ns (routing 0.463ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.513ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.140    -0.684    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X45Y80         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.636 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=1, routed)           0.135    -0.501    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINADIN[13]
    RAMB18_X5Y32         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.368    -0.781    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y32         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.212    -0.569    
    RAMB18_X5Y32         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                      0.029    -0.540    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.140ns (routing 0.463ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.513ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.140    -0.684    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X48Y83         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.635 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][27]/Q
                         net (fo=1, routed)           0.142    -0.493    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[8]
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.375    -0.774    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.212    -0.562    
    RAMB36_X5Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029    -0.533    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.063ns (32.642%)  route 0.130ns (67.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.269ns (routing 0.463ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.513ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.269    -0.555    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X3Y244         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.507 r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/Q
                         net (fo=7, routed)           0.114    -0.393    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg__0[4]
    SLICE_X2Y244         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015    -0.378 r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.016    -0.362    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/p_0_in__0[6]
    SLICE_X2Y244         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.485    -0.664    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X2Y244         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/C
                         clock pessimism              0.206    -0.458    
    SLICE_X2Y244         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.402    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.137ns (routing 0.463ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.513ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.137    -0.687    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X48Y85         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.639 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.146    -0.493    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[19]
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.375    -0.774    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y17         RAMB36E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.212    -0.562    
    RAMB36_X5Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                      0.029    -0.533    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.079ns (44.382%)  route 0.099ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.252ns (routing 0.463ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.513ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.252    -0.572    adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X2Y197         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.523 r  adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[6]/Q
                         net (fo=7, routed)           0.084    -0.439    adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg__0[6]
    SLICE_X0Y197         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030    -0.409 r  adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.015    -0.394    adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/p_0_in[9]
    SLICE_X0Y197         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.457    -0.692    adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X0Y197         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/C
                         clock pessimism              0.202    -0.491    
    SLICE_X0Y197         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.435    adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Net Delay (Source):      1.257ns (routing 0.463ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.513ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.257    -0.567    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X1Y195         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y195         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.519 f  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/Q
                         net (fo=14, routed)          0.077    -0.442    adc_board1/spi_config_adc1/adc_spi_m0/p_2_in
    SLICE_X1Y194         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015    -0.427 r  adc_board1/spi_config_adc1/adc_spi_m0/send_data[3]_i_1/O
                         net (fo=1, routed)           0.014    -0.413    adc_board1/spi_config_adc1/adc_spi_m0/send_data[3]_i_1_n_0
    SLICE_X1Y194         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.473    -0.676    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X1Y194         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[3]/C
                         clock pessimism              0.165    -0.511    
    SLICE_X1Y194         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.455    adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB18_X5Y32   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB36_X5Y17   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X0Y38   clk_for_all/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X50Y219  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X50Y197  ethernet2_2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y32   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB36_X5Y17   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y32   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB36_X5Y17   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X50Y197  ethernet2_2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X50Y219  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y86   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y86   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y86   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y86   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y32   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y32   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB36_X5Y17   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB36_X5Y17   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X45Y80   wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.116ns (1.793%)  route 6.354ns (98.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 6.774 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.909ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.836ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.531    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X41Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=46, routed)          6.354     5.547    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[33]
    SLICE_X40Y67         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.266     6.774    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y67         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                         clock pessimism              0.110     6.885    
                         clock uncertainty           -0.064     6.821    
    SLICE_X40Y67         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.882    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.118ns (1.852%)  route 6.255ns (98.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.752 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.909ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.836ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.531    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X41Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    -0.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=46, routed)          6.255     5.450    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X28Y86         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.244     6.752    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X28Y86         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                         clock pessimism              0.110     6.863    
                         clock uncertainty           -0.064     6.799    
    SLICE_X28Y86         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.859    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.117ns (1.924%)  route 5.964ns (98.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 7.036 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.528ns (routing 0.836ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.507    -0.947    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X29Y95         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.830 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=77, routed)          5.964     5.134    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X6Y17         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.528     7.036    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X6Y17         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.191     7.228    
                         clock uncertainty           -0.064     7.163    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575     6.588    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.118ns (1.908%)  route 6.068ns (98.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 6.773 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.909ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.836ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.531    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X41Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    -0.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=46, routed)          6.068     5.263    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X41Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.265     6.773    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                         clock pessimism              0.110     6.884    
                         clock uncertainty           -0.064     6.820    
    SLICE_X41Y68         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.881    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.117ns (1.976%)  route 5.804ns (98.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 7.044 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.536ns (routing 0.836ns, distribution 1.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.507    -0.947    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X29Y95         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.830 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=77, routed)          5.804     4.974    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X6Y16         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.536     7.044    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/out
    RAMB36_X6Y16         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.191     7.236    
                         clock uncertainty           -0.064     7.171    
    RAMB36_X6Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575     6.596    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.116ns (1.891%)  route 6.018ns (98.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 6.751 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.909ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.836ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.531    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X41Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=46, routed)          6.018     5.211    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[33]
    SLICE_X28Y88         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.243     6.751    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X28Y88         FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                         clock pessimism              0.110     6.862    
                         clock uncertainty           -0.064     6.798    
    SLICE_X28Y88         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.860    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.117ns (2.010%)  route 5.705ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.836ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.507    -0.947    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X29Y95         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.830 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=77, routed)          5.705     4.875    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X6Y15         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.540     7.048    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/out
    RAMB36_X6Y15         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.191     7.240    
                         clock uncertainty           -0.064     7.175    
    RAMB36_X6Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575     6.600    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.117ns (1.936%)  route 5.925ns (98.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 6.773 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.909ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.836ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.531    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X41Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=46, routed)          5.925     5.119    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[23]
    SLICE_X41Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.265     6.773    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                         clock pessimism              0.110     6.884    
                         clock uncertainty           -0.064     6.820    
    SLICE_X41Y68         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.880    wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 0.117ns (2.020%)  route 5.674ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 7.053 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.545ns (routing 0.836ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.507    -0.947    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X29Y95         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.830 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=77, routed)          5.674     4.844    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X6Y13         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.545     7.053    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/out
    RAMB36_X6Y13         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.191     7.245    
                         clock uncertainty           -0.064     7.180    
    RAMB36_X6Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575     6.605    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 data/data_fifo4_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.114ns (2.035%)  route 5.488ns (97.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 7.070 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 0.909ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.562ns (routing 0.836ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.617    -0.837    data/clk_125m
    SLICE_X21Y99         FDCE                                         r  data/data_fifo4_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.723 r  data/data_fifo4_in_reg[2]/Q
                         net (fo=11, routed)          5.488     4.765    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X7Y28         RAMB36E2                                     r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.562     7.070    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y28         RAMB36E2                                     r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
                         clock pessimism              0.110     7.181    
                         clock uncertainty           -0.064     7.117    
    RAMB36_X7Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.579     6.538    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      2.414ns (routing 0.836ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.725ns (routing 0.909ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.414    -1.078    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X11Y231        SRLC32E                                      r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y231        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.823 r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.823    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X11Y231        SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.725    -0.729    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X11Y231        SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.341    -1.071    
    SLICE_X11Y231        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.827    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -1.094ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      2.398ns (routing 0.836ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.695ns (routing 0.909ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.398    -1.094    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X13Y258        SRLC32E                                      r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y258        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.839 r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.839    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X13Y258        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.695    -0.759    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X13Y258        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.327    -1.087    
    SLICE_X13Y258        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.843    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Net Delay (Source):      2.396ns (routing 0.836ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.698ns (routing 0.909ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.396    -1.096    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X13Y202        SRLC32E                                      r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.841 r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.841    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X13Y202        SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.698    -0.756    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X13Y202        SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.332    -1.089    
    SLICE_X13Y202        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.845    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.422ns (routing 0.836ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.740ns (routing 0.909ns, distribution 1.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.422    -1.070    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X11Y185        SRLC32E                                      r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.815 r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.815    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X11Y185        SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.740    -0.714    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X11Y185        SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.348    -1.063    
    SLICE_X11Y185        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.819    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      2.368ns (routing 0.836ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.656ns (routing 0.909ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.368    -1.124    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X4Y148         SRLC32E                                      r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.869 r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.869    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X4Y148         SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.656    -0.798    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X4Y148         SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.318    -1.117    
    SLICE_X4Y148         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.873    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      2.350ns (routing 0.836ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.654ns (routing 0.909ns, distribution 1.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.350    -1.142    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X20Y157        SRLC32E                                      r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.887 r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.887    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X20Y157        SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.654    -0.800    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X20Y157        SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.334    -1.135    
    SLICE_X20Y157        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.891    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      2.375ns (routing 0.836ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.670ns (routing 0.909ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.375    -1.117    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X13Y119        SRLC32E                                      r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.862 r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.862    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X13Y119        SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.670    -0.784    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X13Y119        SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.325    -1.110    
    SLICE_X13Y119        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.866    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.321ns (routing 0.836ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.598ns (routing 0.909ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.321    -1.171    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X23Y64         SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.916 r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.916    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X23Y64         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.598    -0.856    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X23Y64         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.307    -1.164    
    SLICE_X23Y64         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.920    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.321ns (routing 0.836ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.598ns (routing 0.909ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.321    -1.171    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X23Y65         SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.916 r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.916    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X23Y65         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.598    -0.856    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X23Y65         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.307    -1.164    
    SLICE_X23Y65         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.920    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.321ns (routing 0.836ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.598ns (routing 0.909ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.321    -1.171    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X23Y66         SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.916 r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.916    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X23Y66         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.598    -0.856    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X23Y66         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.307    -1.164    
    SLICE_X23Y66         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.920    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X0Y31  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X0Y31  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X4Y25  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X4Y25  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X0Y32  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X0Y32  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X3Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X3Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X2Y19  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X2Y19  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X2Y24  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X3Y23  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X3Y23  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB18_X0Y68  data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X2Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y35  data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y12  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y13  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB18_X1Y80  data/adc_D_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y12  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y31  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y31  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X4Y25  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X4Y25  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X4Y25  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y32  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X0Y32  data/adc_F_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X3Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X3Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X3Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_sys_clk_mmcm
  To Clock:  clk_out3_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 3.270ns (92.295%)  route 0.273ns (7.705%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.464     1.020 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.039     1.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_60
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     1.360 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.039     1.399    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_60
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     1.700 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.039     1.739    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_60
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     2.040 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.039     2.079    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_60
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     2.380 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.039     2.419    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_60
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     2.720 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.039     2.759    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_60
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     3.060 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.039     3.099    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_60
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 3.293ns (93.075%)  route 0.245ns (6.925%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.487     1.043 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.035     1.078    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_64
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     1.379 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[3]
                         net (fo=1, routed)           0.035     1.414    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_64
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     1.715 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[3]
                         net (fo=1, routed)           0.035     1.750    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_64
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     2.051 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[3]
                         net (fo=1, routed)           0.035     2.086    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_64
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     2.387 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[3]
                         net (fo=1, routed)           0.035     2.422    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_64
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     2.723 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[3]
                         net (fo=1, routed)           0.035     2.758    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_64
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     3.059 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[3]
                         net (fo=1, routed)           0.035     3.094    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_64
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[3])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 3.275ns (92.671%)  route 0.259ns (7.329%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[5])
                                                      1.469     1.025 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[5]
                         net (fo=1, routed)           0.037     1.062    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_62
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     1.363 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[5]
                         net (fo=1, routed)           0.037     1.400    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_62
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     1.701 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[5]
                         net (fo=1, routed)           0.037     1.738    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_62
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     2.039 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[5]
                         net (fo=1, routed)           0.037     2.076    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_62
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     2.377 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[5]
                         net (fo=1, routed)           0.037     2.414    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_62
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     2.715 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[5]
                         net (fo=1, routed)           0.037     2.752    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_62
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.301     3.053 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[5]
                         net (fo=1, routed)           0.037     3.090    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_62
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[5])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 3.296ns (95.536%)  route 0.154ns (4.464%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[1])
                                                      1.490     1.046 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[1]
                         net (fo=1, routed)           0.022     1.068    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_66
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     1.369 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[1]
                         net (fo=1, routed)           0.022     1.391    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_66
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     1.692 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[1]
                         net (fo=1, routed)           0.022     1.714    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_66
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     2.015 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[1]
                         net (fo=1, routed)           0.022     2.037    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_66
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     2.338 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[1]
                         net (fo=1, routed)           0.022     2.360    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_66
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     2.661 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[1]
                         net (fo=1, routed)           0.022     2.683    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_66
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.301     2.984 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[1]
                         net (fo=1, routed)           0.022     3.006    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_66
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[1])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 3.321ns (96.935%)  route 0.105ns (3.065%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.515     1.071 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.015     1.086    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_67
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     1.387 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.015     1.402    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_67
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     1.703 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.015     1.718    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_67
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     2.019 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.015     2.034    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_67
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     2.335 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.015     2.350    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_67
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     2.651 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.015     2.666    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_67
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.301     2.967 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.015     2.982    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_67
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[0])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 3.314ns (96.929%)  route 0.105ns (3.071%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[6])
                                                      1.508     1.064 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[6]
                         net (fo=1, routed)           0.015     1.079    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_61
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     1.380 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[6]
                         net (fo=1, routed)           0.015     1.395    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_61
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     1.696 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[6]
                         net (fo=1, routed)           0.015     1.711    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_61
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     2.012 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[6]
                         net (fo=1, routed)           0.015     2.027    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_61
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     2.328 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[6]
                         net (fo=1, routed)           0.015     2.343    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_61
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     2.644 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[6]
                         net (fo=1, routed)           0.015     2.659    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_61
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.301     2.960 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[6]
                         net (fo=1, routed)           0.015     2.975    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_61
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[6])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 3.317ns (97.530%)  route 0.084ns (2.470%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[2])
                                                      1.511     1.067 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[2]
                         net (fo=1, routed)           0.012     1.079    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_65
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     1.380 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[2]
                         net (fo=1, routed)           0.012     1.392    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_65
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     1.693 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[2]
                         net (fo=1, routed)           0.012     1.705    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_65
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     2.006 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[2]
                         net (fo=1, routed)           0.012     2.018    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_65
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     2.319 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[2]
                         net (fo=1, routed)           0.012     2.331    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_65
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     2.632 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[2]
                         net (fo=1, routed)           0.012     2.644    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_65
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.301     2.945 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[2]
                         net (fo=1, routed)           0.012     2.957    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_65
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[2])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 3.309ns (97.324%)  route 0.091ns (2.676%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 4.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.976ns (routing 1.581ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.454ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.976    -0.444    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y4          RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.503     1.059 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.013     1.072    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0_n_63
    RAMB36_X9Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     1.373 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.013     1.386    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1_n_63
    RAMB36_X9Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     1.687 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.013     1.700    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2_n_63
    RAMB36_X9Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     2.001 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.013     2.014    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3_n_63
    RAMB36_X9Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     2.315 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.013     2.328    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_4_n_63
    RAMB36_X9Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     2.629 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.013     2.642    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_5_n_63
    RAMB36_X9Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.301     2.943 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.013     2.956    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_6_n_63
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CASDINB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.595     4.130    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.214     4.344    
                         clock uncertainty           -0.060     4.284    
    RAMB36_X9Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[4])
                                                     -0.204     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.380ns (14.211%)  route 2.294ns (85.789%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.871ns (routing 1.581ns, distribution 1.290ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.454ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.871    -0.549    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X88Y28         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.433 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_reg[1]/Q
                         net (fo=111, routed)         1.078     0.645    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_reg[0]_0[1]
    SLICE_X81Y33         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.101     0.746 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdSod_i_1/O
                         net (fo=2, routed)           0.605     1.351    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdSod_i_1_n_0
    SLICE_X87Y31         LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.163     1.514 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.611     2.125    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2_i_1_n_0
    SLICE_X82Y34         SRL16E                                       r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.564     4.099    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X82Y34         SRL16E                                       r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2/CLK
                         clock pessimism              0.214     4.314    
                         clock uncertainty           -0.060     4.253    
    SLICE_X82Y34         SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049     4.204    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/irPreData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.540ns (19.882%)  route 2.176ns (80.118%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 4.080 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.910ns (routing 1.581ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.454ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.910    -0.510    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/CLK
    SLICE_X92Y36         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/irPreData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.396 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/irPreData_reg[0]/Q
                         net (fo=33, routed)          1.800     1.404    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/rcvdAddr_reg[24]
    SLICE_X80Y22         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     1.519 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/eqDetDstPort_i_5/O
                         net (fo=1, routed)           0.278     1.797    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/irPreData_reg[0]
    SLICE_X81Y21         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     1.973 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_i_2/O
                         net (fo=1, routed)           0.071     2.044    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_i_2_n_0
    SLICE_X81Y21         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     2.179 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_i_1/O
                         net (fo=1, routed)           0.027     2.206    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_i_1_n_0
    SLICE_X81Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.545     4.080    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/CLK
    SLICE_X81Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_reg/C
                         clock pessimism              0.214     4.295    
                         clock uncertainty           -0.060     4.234    
    SLICE_X81Y21         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.293    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort_reg
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                  2.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnbDly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Net Delay (Source):      1.341ns (routing 0.793ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.881ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.341    -0.482    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/CLK
    SLICE_X96Y20         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.434 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnb_reg/Q
                         net (fo=13, routed)          0.095    -0.339    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnb__0
    SLICE_X96Y19         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnbDly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.564    -0.584    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/CLK
    SLICE_X96Y19         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnbDly_reg[0]/C
                         clock pessimism              0.159    -0.425    
    SLICE_X96Y19         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.369    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/rdAddrEnbDly_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/memWrAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.348ns (routing 0.793ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.881ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.348    -0.475    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/CLK
    SLICE_X91Y10         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/memWrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.427 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/memWrAddr_reg[9]/Q
                         net (fo=5, routed)           0.114    -0.313    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/memWrAddr_reg__0[9]
    SLICE_X92Y10         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.554    -0.594    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/CLK
    SLICE_X92Y10         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_reg[9]/C
                         clock pessimism              0.194    -0.400    
    SLICE_X92Y10         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.344    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/memFillMss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.063ns (34.807%)  route 0.118ns (65.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.306ns (routing 0.793ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.881ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.306    -0.517    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X83Y37         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/memFillMss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.469 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/memFillMss_reg/Q
                         net (fo=1, routed)           0.103    -0.366    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/memFillMss
    SLICE_X85Y38         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015    -0.351 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq_i_1/O
                         net (fo=1, routed)           0.015    -0.336    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq0
    SLICE_X85Y38         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.529    -0.619    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X85Y38         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq_reg/C
                         clock pessimism              0.194    -0.426    
    SLICE_X85Y38         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.370    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/dataSendReq_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.291ns (routing 0.793ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.881ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.291    -0.532    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X81Y30         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y30         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.483 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckCnt_reg[2]/Q
                         net (fo=4, routed)           0.088    -0.395    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/p_0_in6_in
    SLICE_X82Y30         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031    -0.364 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr_i_1/O
                         net (fo=1, routed)           0.016    -0.348    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr0
    SLICE_X82Y30         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.515    -0.633    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X82Y30         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr_reg/C
                         clock pessimism              0.193    -0.440    
    SLICE_X82Y30         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.384    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckClr_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.336ns (routing 0.793ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.881ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.336    -0.487    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/CLK
    SLICE_X88Y20         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y20         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.439 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_reg[9]/Q
                         net (fo=5, routed)           0.078    -0.361    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/p_0_in[1]
    SLICE_X89Y20         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030    -0.331 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe_i_1/O
                         net (fo=1, routed)           0.012    -0.319    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe0
    SLICE_X89Y20         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.543    -0.605    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/CLK
    SLICE_X89Y20         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe_reg/C
                         clock pessimism              0.194    -0.411    
    SLICE_X89Y20         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.355    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regRe_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/nextSn_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/initSn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.319ns (routing 0.793ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.881ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.319    -0.504    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X85Y41         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/nextSn_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y41         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.455 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/nextSn_reg[12]/Q
                         net (fo=2, routed)           0.097    -0.358    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/nextSn[12]
    SLICE_X85Y43         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/initSn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.534    -0.614    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X85Y43         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/initSn_reg[12]/C
                         clock pessimism              0.164    -0.450    
    SLICE_X85Y43         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.394    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/initSn_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.097ns (51.596%)  route 0.091ns (48.404%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.340ns (routing 0.793ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.881ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.340    -0.483    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_PRE/CLK
    SLICE_X88Y42         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y42         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.434 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_reg[2]/Q
                         net (fo=2, routed)           0.077    -0.357    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/rcvdSn_reg[31][2]
    SLICE_X90Y42         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015    -0.342 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.342    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn[0]_i_8_n_0
    SLICE_X90Y42         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.033    -0.309 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.295    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[0]_i_1_n_13
    SLICE_X90Y42         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.566    -0.582    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/CLK
    SLICE_X90Y42         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[2]/C
                         clock pessimism              0.194    -0.388    
    SLICE_X90Y42         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.332    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/ipIdCntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.330ns (routing 0.793ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.881ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.330    -0.493    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/CLK
    SLICE_X88Y24         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/ipIdCntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y24         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.444 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/ipIdCntr_reg[5]/Q
                         net (fo=2, routed)           0.075    -0.369    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/ipIdCntr_reg__0[5]
    SLICE_X89Y24         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.045    -0.324 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.308    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData0[5]
    SLICE_X89Y24         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.553    -0.595    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/CLK
    SLICE_X89Y24         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData_reg[5]/C
                         clock pessimism              0.194    -0.401    
    SLICE_X89Y24         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.345    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_TX/irEcifData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/muxMss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.308ns (routing 0.793ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.881ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.308    -0.515    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/CLK
    SLICE_X82Y33         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/muxMss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y33         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.466 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_MNGR/muxMss_reg[0]/Q
                         net (fo=6, routed)           0.074    -0.392    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/muxMss_reg[10][0]
    SLICE_X82Y34         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015    -0.377 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.361    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen[0]_i_1_n_0
    SLICE_X82Y34         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.530    -0.618    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CLK
    SLICE_X82Y34         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_reg[0]/C
                         clock pessimism              0.164    -0.454    
    SLICE_X82Y34         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.398    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.341ns (routing 0.793ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.881ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.341    -0.482    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X90Y24         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y24         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.433 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_reg[6]/Q
                         net (fo=1, routed)           0.070    -0.363    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/procRd_reg[7][6]
    SLICE_X90Y23         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015    -0.348 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd[6]_i_1/O
                         net (fo=1, routed)           0.012    -0.336    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd[6]_i_1_n_0
    SLICE_X90Y23         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.559    -0.589    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/CLK
    SLICE_X90Y23         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_reg[6]/C
                         clock pessimism              0.160    -0.430    
    SLICE_X90Y23         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.374    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         5.000       1.000      GTHE3_CHANNEL_X0Y0  sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     FIFO18E2/RDCLK        n/a            1.709         5.000       3.291      RAMB18_X8Y12        data/fifo_tcp_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.709         5.000       3.291      RAMB36_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/RX_BUF/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.709         5.000       3.291      RAMB18_X9Y2         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/BANK0/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.709         5.000       3.291      RAMB18_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/BANK1/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.709         5.000       3.291      RAMB18_X8Y10        sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK    n/a            1.709         5.000       3.291      RAMB18_X8Y10        sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         5.000       3.291      RAMB36_X9Y4         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.709         5.000       3.291      RAMB36_X9Y4         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         5.000       3.291      RAMB36_X9Y5         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X0Y0  sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X0Y0  sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FIFO18E2/RDCLK        n/a            0.854         2.500       1.646      RAMB18_X8Y12        data/fifo_tcp_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB18_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/BANK1/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB18_X8Y10        sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK    n/a            0.854         2.500       1.646      RAMB18_X8Y10        sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/RAM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y4         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y5         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y7         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y7         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X0Y0  sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X0Y0  sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB18_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/BANK1/RAM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y6         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y6         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/RAM_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    FIFO18E2/RDCLK        n/a            0.854         2.500       1.646      RAMB18_X8Y12        data/fifo_tcp_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
High Pulse Width  Fast    FIFO18E2/RDCLK        n/a            0.854         2.500       1.646      RAMB18_X8Y12        data/fifo_tcp_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/RDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/RX_BUF/RAM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         2.500       1.646      RAMB36_X9Y3         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/RX_BUF/RAM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK    n/a            0.854         2.500       1.646      RAMB18_X9Y2         sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/BANK0/RAM_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_mmcm
  To Clock:  clkfbout_sys_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y44     clk_for_all/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.366ns  (logic 0.696ns (29.417%)  route 1.670ns (70.583%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 18.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 15.135 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.589ns (routing 0.909ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.324ns (routing 0.890ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.589    15.135    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y1          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.626 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.641    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    15.846 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.655    17.501    wr_sd/sd_wr_data[0]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.324    18.832    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism             -0.029    18.804    
                         clock uncertainty           -0.194    18.610    
    SLICE_X44Y68         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    18.670    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -17.501    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.161ns  (logic 0.696ns (32.207%)  route 1.465ns (67.793%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 18.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 15.148 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.602ns (routing 0.909ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.324ns (routing 0.890ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.602    15.148    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y1          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.639 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.654    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X4Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    15.859 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.450    17.309    wr_sd/sd_wr_data[3]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.324    18.832    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism             -0.029    18.804    
                         clock uncertainty           -0.194    18.610    
    SLICE_X44Y68         FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    18.671    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.032ns  (logic 0.696ns (34.252%)  route 1.336ns (65.748%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 18.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 15.128 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.582ns (routing 0.909ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.324ns (routing 0.890ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.582    15.128    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y3          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.619 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.634    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    15.839 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.321    17.160    wr_sd/sd_wr_data[1]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.324    18.832    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism             -0.029    18.804    
                         clock uncertainty           -0.194    18.610    
    SLICE_X44Y68         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    18.671    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.939ns  (logic 0.696ns (35.895%)  route 1.243ns (64.105%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 18.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 15.135 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.589ns (routing 0.909ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.324ns (routing 0.890ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.589    15.135    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.626 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.641    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X4Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    15.846 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.228    17.074    wr_sd/sd_wr_data[2]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.324    18.832    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism             -0.029    18.804    
                         clock uncertainty           -0.194    18.610    
    SLICE_X44Y68         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    18.670    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -17.074    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.475ns  (logic 0.347ns (23.525%)  route 1.128ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 18.789 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 15.059 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.513ns (routing 0.909ns, distribution 1.604ns)
  Clock Net Delay (Destination): 2.281ns (routing 0.890ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.513    15.059    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X37Y18         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    15.172 f  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/Q
                         net (fo=4, routed)           0.463    15.635    wr_sd/data_length[10]
    SLICE_X37Y19         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116    15.751 f  wr_sd/state[1]_i_5/O
                         net (fo=2, routed)           0.638    16.389    wr_sd/state[1]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118    16.507 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.027    16.534    wr_sd/state[0]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.281    18.789    wr_sd/sys_clk
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism             -0.029    18.761    
                         clock uncertainty           -0.194    18.567    
    SLICE_X38Y29         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    18.626    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -16.534    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.473ns  (logic 0.344ns (23.354%)  route 1.129ns (76.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 18.789 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 15.059 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.513ns (routing 0.909ns, distribution 1.604ns)
  Clock Net Delay (Destination): 2.281ns (routing 0.890ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.513    15.059    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X37Y18         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    15.172 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/Q
                         net (fo=4, routed)           0.463    15.635    wr_sd/data_length[10]
    SLICE_X37Y19         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116    15.751 r  wr_sd/state[1]_i_5/O
                         net (fo=2, routed)           0.636    16.387    wr_sd/state[1]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115    16.502 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.030    16.532    wr_sd/state[1]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.281    18.789    wr_sd/sys_clk
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism             -0.029    18.761    
                         clock uncertainty           -0.194    18.567    
    SLICE_X38Y29         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    18.626    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  2.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.079ns (14.183%)  route 0.478ns (85.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.125ns (routing 0.435ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.513ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.125    -0.699    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X37Y17         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.651 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=4, routed)           0.148    -0.503    wr_sd/data_length[8]
    SLICE_X38Y17         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016    -0.487 r  wr_sd/state[1]_i_3/O
                         net (fo=2, routed)           0.314    -0.173    wr_sd/state[1]_i_3_n_0
    SLICE_X38Y29         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015    -0.158 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.142    wr_sd/state[1]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.313    -0.836    wr_sd/sys_clk
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism              0.372    -0.465    
                         clock uncertainty            0.194    -0.271    
    SLICE_X38Y29         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.215    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.080ns (14.260%)  route 0.481ns (85.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.125ns (routing 0.435ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.513ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.125    -0.699    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X37Y17         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.651 f  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=4, routed)           0.148    -0.503    wr_sd/data_length[8]
    SLICE_X38Y17         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016    -0.487 f  wr_sd/state[1]_i_3/O
                         net (fo=2, routed)           0.317    -0.170    wr_sd/state[1]_i_3_n_0
    SLICE_X38Y29         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016    -0.154 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.138    wr_sd/state[0]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.313    -0.836    wr_sd/sys_clk
    SLICE_X38Y29         FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism              0.372    -0.465    
                         clock uncertainty            0.194    -0.271    
    SLICE_X38Y29         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.215    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.148ns (19.655%)  route 0.605ns (80.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.114ns (routing 0.435ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.513ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.114    -0.710    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y4          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.562 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.605     0.043    wr_sd/sd_wr_data[2]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.342    -0.807    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism              0.372    -0.436    
                         clock uncertainty            0.194    -0.242    
    SLICE_X44Y68         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.187    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.148ns (18.385%)  route 0.657ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.114ns (routing 0.435ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.513ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.114    -0.710    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y4          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.562 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.657     0.095    wr_sd/sd_wr_data[1]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.342    -0.807    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism              0.372    -0.436    
                         clock uncertainty            0.194    -0.242    
    SLICE_X44Y68         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056    -0.186    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.148ns (16.837%)  route 0.731ns (83.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.130ns (routing 0.435ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.513ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.130    -0.694    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y2          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.546 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.731     0.185    wr_sd/sd_wr_data[3]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.342    -0.807    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism              0.372    -0.436    
                         clock uncertainty            0.194    -0.242    
    SLICE_X44Y68         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.187    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.148ns (15.164%)  route 0.828ns (84.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.122ns (routing 0.435ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.513ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.122    -0.702    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.554 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.828     0.274    wr_sd/sd_wr_data[0]
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.342    -0.807    wr_sd/sys_clk
    SLICE_X44Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism              0.372    -0.436    
                         clock uncertainty            0.194    -0.242    
    SLICE_X44Y68         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.186    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      999.420ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.420ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.641ns  (logic 0.117ns (18.253%)  route 0.524ns (81.747%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X45Y103        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.524     0.641    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y103        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y103        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                999.420    

Slack (MET) :             999.421ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.640ns  (logic 0.117ns (18.281%)  route 0.523ns (81.719%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y103        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.523     0.640    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X45Y101        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y101        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                999.421    

Slack (MET) :             999.433ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.628ns  (logic 0.117ns (18.631%)  route 0.511ns (81.369%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE                         0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X69Y131        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.511     0.628    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X69Y130        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X69Y130        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                999.433    

Slack (MET) :             999.448ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.614ns  (logic 0.117ns (19.055%)  route 0.497ns (80.945%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y130        FDRE                         0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X71Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.497     0.614    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X70Y130        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X70Y130        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062  1000.062    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                999.448    

Slack (MET) :             999.514ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.546ns  (logic 0.114ns (20.879%)  route 0.432ns (79.121%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.432     0.546    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y102        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y102        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                999.514    

Slack (MET) :             999.522ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.539ns  (logic 0.117ns (21.707%)  route 0.422ns (78.293%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y101        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.422     0.539    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y101        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y101        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                999.522    

Slack (MET) :             999.535ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.527ns  (logic 0.117ns (22.201%)  route 0.410ns (77.799%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y104        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.410     0.527    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y104        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y104        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062  1000.062    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                999.535    

Slack (MET) :             999.535ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.527ns  (logic 0.117ns (22.201%)  route 0.410ns (77.799%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE                         0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X67Y128        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.410     0.527    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X67Y128        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y128        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062  1000.062    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                999.535    

Slack (MET) :             999.543ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.520ns  (logic 0.114ns (21.923%)  route 0.406ns (78.077%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDRE                         0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X67Y132        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.406     0.520    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X67Y132        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X67Y132        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063  1000.063    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                       1000.063    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                999.543    

Slack (MET) :             999.544ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.516ns  (logic 0.114ns (22.093%)  route 0.402ns (77.907%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.402     0.516    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y101        FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y101        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                999.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.379ns  (logic 0.114ns (4.792%)  route 2.265ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 23.026 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.590ns (routing 0.966ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.836ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.590    19.136    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    19.250 r  wr_sd/sd_sec_write_addr_reg[23]/Q
                         net (fo=6, routed)           2.265    21.515    wr_sd/ila_m0/inst/ila_core_inst/probe10[23]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.518    23.026    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism             -0.029    22.998    
                         clock uncertainty           -0.194    22.804    
    SLICE_X52Y62         SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.049    22.755    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -21.515    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.359ns  (logic 0.154ns (6.528%)  route 2.205ns (93.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 23.011 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 19.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.575ns (routing 0.966ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.836ns, distribution 1.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.575    19.121    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X46Y74         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    19.235 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[0]/Q
                         net (fo=64, routed)          0.674    19.909    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[0]
    SLICE_X47Y67         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    19.949 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_read_data_valid_INST_0/O
                         net (fo=2, routed)           1.531    21.480    wr_sd/ila_m0/inst/ila_core_inst/probe0[0]
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.503    23.011    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.029    22.983    
                         clock uncertainty           -0.194    22.789    
    SLICE_X50Y50         SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.049    22.740    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -21.480    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.347ns  (logic 0.388ns (16.532%)  route 1.959ns (83.468%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 23.011 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.595ns (routing 0.966ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.836ns, distribution 1.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.595    19.141    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    19.256 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.547    19.803    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X48Y73         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136    19.939 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.080    20.019    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X48Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137    20.156 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.332    21.488    wr_sd/ila_m0/inst/ila_core_inst/probe2[0]
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.503    23.011    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.029    22.983    
                         clock uncertainty           -0.194    22.789    
    SLICE_X50Y50         SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.002    22.787    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         22.787    
                         arrival time                         -21.488    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.294ns  (logic 0.117ns (5.100%)  route 2.177ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 23.010 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 19.117 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.836ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.571    19.117    wr_sd/sys_clk
    SLICE_X46Y50         FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.234 r  wr_sd/cnt_sd_reg[5]/Q
                         net (fo=7, routed)           2.177    21.411    wr_sd/ila_m0/inst/ila_core_inst/probe11[5]
    SLICE_X50Y48         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.502    23.010    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y48         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/CLK
                         clock pessimism             -0.029    22.982    
                         clock uncertainty           -0.194    22.788    
    SLICE_X50Y48         SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.063    22.725    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -21.411    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.293ns  (logic 0.114ns (4.972%)  route 2.179ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 23.026 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.590ns (routing 0.966ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.836ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.590    19.136    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    19.250 r  wr_sd/sd_sec_write_addr_reg[22]/Q
                         net (fo=6, routed)           2.179    21.429    wr_sd/ila_m0/inst/ila_core_inst/probe10[22]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.518    23.026    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism             -0.029    22.998    
                         clock uncertainty           -0.194    22.804    
    SLICE_X52Y62         SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.049    22.755    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.412ns  (logic 0.117ns (4.851%)  route 2.295ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 23.026 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 19.133 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.587ns (routing 0.966ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.836ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.587    19.133    wr_sd/sys_clk
    SLICE_X47Y50         FDCE                                         r  wr_sd/cnt_sd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.250 r  wr_sd/cnt_sd_reg[1]/Q
                         net (fo=8, routed)           2.295    21.545    wr_sd/ila_m0/inst/ila_core_inst/probe11[1]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.518    23.026    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism             -0.029    22.998    
                         clock uncertainty           -0.194    22.804    
    SLICE_X52Y62         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                      0.074    22.878    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         22.878    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.256ns  (logic 0.114ns (5.053%)  route 2.142ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 23.011 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.590ns (routing 0.966ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.836ns, distribution 1.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.590    19.136    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    19.250 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]/Q
                         net (fo=2, routed)           2.142    21.392    wr_sd/ila_m0/inst/ila_core_inst/probe1[0]
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.503    23.011    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism             -0.029    22.983    
                         clock uncertainty           -0.194    22.789    
    SLICE_X50Y50         SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049    22.740    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -21.392    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.089ns  (logic 0.114ns (5.457%)  route 1.975ns (94.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 22.765 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.590ns (routing 0.966ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.836ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.590    19.136    wr_sd/sys_clk
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    19.250 r  wr_sd/sd_sec_write_addr_reg[28]/Q
                         net (fo=6, routed)           1.975    21.225    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[28]
    SLICE_X45Y70         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.257    22.765    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y70         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism             -0.029    22.737    
                         clock uncertainty           -0.194    22.543    
    SLICE_X45Y70         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    22.602    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -21.225    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.099ns  (logic 0.114ns (5.431%)  route 1.985ns (94.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 22.780 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.595ns (routing 0.966ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.836ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.595    19.141    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    19.255 r  wr_sd/sd_sec_write_addr_reg[18]/Q
                         net (fo=6, routed)           1.985    21.240    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[18]
    SLICE_X44Y66         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.272    22.780    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y66         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism             -0.029    22.752    
                         clock uncertainty           -0.194    22.558    
    SLICE_X44Y66         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    22.619    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                         -21.240    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.224ns  (logic 0.118ns (5.306%)  route 2.106ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 23.010 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 19.133 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.587ns (routing 0.966ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.836ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.587    19.133    wr_sd/sys_clk
    SLICE_X47Y50         FDCE                                         r  wr_sd/cnt_sd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118    19.251 r  wr_sd/cnt_sd_reg[3]/Q
                         net (fo=6, routed)           2.106    21.357    wr_sd/ila_m0/inst/ila_core_inst/probe11[3]
    SLICE_X50Y48         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.502    23.010    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y48         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/CLK
                         clock pessimism             -0.029    22.982    
                         clock uncertainty           -0.194    22.788    
    SLICE_X50Y48         SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049    22.739    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -21.357    
  -------------------------------------------------------------------
                         slack                                  1.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.049ns (9.800%)  route 0.451ns (90.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.144ns (routing 0.463ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.144    -0.680    wr_sd/sys_clk
    SLICE_X47Y63         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.631 r  wr_sd/sd_sec_write_addr_reg[13]/Q
                         net (fo=6, routed)           0.451    -0.180    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[13]
    SLICE_X47Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.307    -0.842    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y68         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.372    -0.471    
                         clock uncertainty            0.194    -0.277    
    SLICE_X47Y68         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056    -0.221    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.049ns (9.459%)  route 0.469ns (90.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.463ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.483ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.146    -0.678    wr_sd/sys_clk
    SLICE_X47Y62         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.629 r  wr_sd/sd_sec_write_addr_reg[0]/Q
                         net (fo=7, routed)           0.469    -0.160    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X43Y66         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.321    -0.828    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y66         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.372    -0.457    
                         clock uncertainty            0.194    -0.263    
    SLICE_X43Y66         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.207    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.048ns (6.566%)  route 0.683ns (93.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.463ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.483ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.146    -0.678    wr_sd/sys_clk
    SLICE_X47Y63         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.630 r  wr_sd/sd_sec_write_addr_reg[10]/Q
                         net (fo=6, routed)           0.683     0.053    wr_sd/ila_m0/inst/ila_core_inst/probe10[10]
    SLICE_X50Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.465    -0.684    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.372    -0.313    
                         clock uncertainty            0.194    -0.119    
    SLICE_X50Y62         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.123     0.004    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 wr_sd/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.048ns (9.108%)  route 0.479ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.148ns (routing 0.463ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.483ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.148    -0.676    wr_sd/sys_clk
    SLICE_X40Y42         FDCE                                         r  wr_sd/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.628 r  wr_sd/state_reg[3]/Q
                         net (fo=6, routed)           0.479    -0.149    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[3]
    SLICE_X41Y49         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.325    -0.824    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y49         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.372    -0.453    
                         clock uncertainty            0.194    -0.259    
    SLICE_X41Y49         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.204    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.048ns (6.332%)  route 0.710ns (93.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.143ns (routing 0.463ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.483ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.143    -0.681    wr_sd/sys_clk
    SLICE_X46Y68         FDCE                                         r  wr_sd/sd_sec_write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.633 r  wr_sd/sd_sec_write_data_reg[2]/Q
                         net (fo=5, routed)           0.710     0.077    wr_sd/ila_m0/inst/ila_core_inst/probe3[2]
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.481    -0.668    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X50Y50         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.372    -0.297    
                         clock uncertainty            0.194    -0.103    
    SLICE_X50Y50         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.123     0.020    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.048ns (6.469%)  route 0.694ns (93.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.463ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.483ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.146    -0.678    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.630 r  wr_sd/sd_sec_write_addr_reg[18]/Q
                         net (fo=6, routed)           0.694     0.064    wr_sd/ila_m0/inst/ila_core_inst/probe10[18]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.471    -0.678    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.372    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X52Y62         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     0.007    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.049ns (6.595%)  route 0.694ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.463ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.483ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.146    -0.678    wr_sd/sys_clk
    SLICE_X47Y65         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.629 r  wr_sd/sd_sec_write_addr_reg[24]/Q
                         net (fo=6, routed)           0.694     0.065    wr_sd/ila_m0/inst/ila_core_inst/probe10[24]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.471    -0.678    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.372    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X52Y62         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120     0.007    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.101ns (18.914%)  route 0.433ns (81.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.144ns (routing 0.463ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.483ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.144    -0.680    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X47Y66         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.632 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/Q
                         net (fo=2, routed)           0.418    -0.214    wr_sd/ila_m0/inst/ila_core_inst/probe1[6]
    SLICE_X47Y58         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053    -0.161 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.015    -0.146    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X47Y58         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.323    -0.826    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y58         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.372    -0.455    
                         clock uncertainty            0.194    -0.261    
    SLICE_X47Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.205    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.049ns (6.525%)  route 0.702ns (93.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.144ns (routing 0.463ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.483ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.144    -0.680    wr_sd/sys_clk
    SLICE_X47Y64         FDCE                                         r  wr_sd/sd_sec_write_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.631 r  wr_sd/sd_sec_write_addr_reg[21]/Q
                         net (fo=6, routed)           0.702     0.071    wr_sd/ila_m0/inst/ila_core_inst/probe10[21]
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.471    -0.678    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X52Y62         SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.372    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X52Y62         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.007    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.094ns (17.029%)  route 0.458ns (82.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.139ns (routing 0.463ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.483ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.139    -0.685    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X47Y73         FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.636 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[1]/Q
                         net (fo=64, routed)          0.120    -0.516    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[1]
    SLICE_X46Y73         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045    -0.471 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_end_inferred_i_1/O
                         net (fo=6, routed)           0.338    -0.133    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X38Y56         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.331    -0.818    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X38Y56         FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.372    -0.447    
                         clock uncertainty            0.194    -0.253    
    SLICE_X38Y56         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.198    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out3_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.482ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.579ns  (logic 0.114ns (19.689%)  route 0.465ns (80.311%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[8]/C
    SLICE_X96Y21         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[8]/Q
                         net (fo=1, routed)           0.465     0.579    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[8]
    SLICE_X98Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y21         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.061    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.573ns  (logic 0.118ns (20.593%)  route 0.455ns (79.407%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[6]/C
    SLICE_X95Y20         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[6]/Q
                         net (fo=1, routed)           0.455     0.573    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[6]
    SLICE_X98Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y21         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.549ns  (logic 0.117ns (21.311%)  route 0.432ns (78.689%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[9]/C
    SLICE_X95Y20         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[9]/Q
                         net (fo=1, routed)           0.432     0.549    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[9]
    SLICE_X98Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y21         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.540ns  (logic 0.114ns (21.111%)  route 0.426ns (78.889%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[0]/C
    SLICE_X95Y20         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[0]/Q
                         net (fo=1, routed)           0.426     0.540    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[0]
    SLICE_X98Y20         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y20         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.537ns  (logic 0.114ns (21.229%)  route 0.423ns (78.771%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y19         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[10]/C
    SLICE_X94Y19         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[10]/Q
                         net (fo=1, routed)           0.423     0.537    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[10]
    SLICE_X99Y19         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X99Y19         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.114ns (22.664%)  route 0.389ns (77.336%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y21         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[11]/C
    SLICE_X96Y21         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[11]/Q
                         net (fo=1, routed)           0.389     0.503    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[11]
    SLICE_X97Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y21         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.116ns (23.246%)  route 0.383ns (76.754%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5          FDRE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[0]/C
    SLICE_X93Y5          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[0]/Q
                         net (fo=1, routed)           0.383     0.499    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X91Y8          FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y8          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.485ns  (logic 0.114ns (23.505%)  route 0.371ns (76.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5          FDRE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[1]/C
    SLICE_X93Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct_reg[1]/Q
                         net (fo=1, routed)           0.371     0.485    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X91Y8          FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y8          FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.061    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_TXBUF/irRdAct_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.470ns  (logic 0.116ns (24.681%)  route 0.354ns (75.319%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[1]/C
    SLICE_X95Y20         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[1]/Q
                         net (fo=1, routed)           0.354     0.470    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[1]
    SLICE_X98Y20         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y20         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.061    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE                         0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[7]/C
    SLICE_X95Y20         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg[7]/Q
                         net (fo=1, routed)           0.351     0.465    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_reg_n_0_[7]
    SLICE_X97Y21         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y21         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.479ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.114ns (8.643%)  route 1.205ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.587ns (routing 0.890ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.205     0.741    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.587    19.095    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.280    19.376    
                         clock uncertainty           -0.074    19.302    
    SLICE_X50Y225        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082    19.220    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.220    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 18.479    

Slack (MET) :             18.479ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.114ns (8.643%)  route 1.205ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.587ns (routing 0.890ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.205     0.741    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.587    19.095    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.280    19.376    
                         clock uncertainty           -0.074    19.302    
    SLICE_X50Y225        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082    19.220    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.220    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 18.479    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDPE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDPE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_5/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_5/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_5/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_5
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_6/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.114ns (8.682%)  route 1.199ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 0.966ns, distribution 1.910ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.890ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.876    -0.578    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.464 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.199     0.735    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y225        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_6/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.586    19.094    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y225        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_6/C
                         clock pessimism              0.280    19.375    
                         clock uncertainty           -0.074    19.301    
    SLICE_X50Y225        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    19.219    ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg_c_6
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.500ns  (required time - arrival time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.114ns (9.508%)  route 1.085ns (90.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.893ns (routing 0.966ns, distribution 1.927ns)
  Clock Net Delay (Destination): 2.569ns (routing 0.890ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.893    -0.561    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.447 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.085     0.638    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y206        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.569    19.077    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y206        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[2]/C
                         clock pessimism              0.217    19.294    
                         clock uncertainty           -0.074    19.220    
    SLICE_X51Y206        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    19.138    ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.138    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 18.500    

Slack (MET) :             18.500ns  (required time - arrival time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.114ns (9.508%)  route 1.085ns (90.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.893ns (routing 0.966ns, distribution 1.927ns)
  Clock Net Delay (Destination): 2.569ns (routing 0.890ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.893    -0.561    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.447 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.085     0.638    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y206        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        2.569    19.077    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y206        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[3]/C
                         clock pessimism              0.217    19.294    
                         clock uncertainty           -0.074    19.220    
    SLICE_X51Y206        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    19.138    ethernet2_2/eth2/smi_config_inst/smi_inst/mdc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.138    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 18.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.513ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.168    -0.330    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.491    -0.658    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/C
                         clock pessimism              0.158    -0.500    
    SLICE_X51Y228        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.495    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.513ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.168    -0.330    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.491    -0.658    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/C
                         clock pessimism              0.158    -0.500    
    SLICE_X51Y228        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005    -0.495    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.513ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.174    -0.324    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.494    -0.655    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/C
                         clock pessimism              0.158    -0.497    
    SLICE_X51Y228        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    -0.492    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.513ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.174    -0.324    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.494    -0.655    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/C
                         clock pessimism              0.158    -0.497    
    SLICE_X51Y228        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.492    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.513ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.174    -0.324    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.494    -0.655    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/C
                         clock pessimism              0.158    -0.497    
    SLICE_X51Y228        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005    -0.492    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.278ns (routing 0.463ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.513ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.278    -0.546    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X51Y227        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.498 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.174    -0.324    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y228        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.494    -0.655    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y228        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/C
                         clock pessimism              0.158    -0.497    
    SLICE_X51Y228        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005    -0.492    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.275ns (routing 0.463ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.513ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.275    -0.549    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.500 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.245    -0.255    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y213        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.495    -0.654    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y213        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/C
                         clock pessimism              0.158    -0.496    
    SLICE_X50Y213        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    -0.491    ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.275ns (routing 0.463ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.513ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.275    -0.549    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.500 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.245    -0.255    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y213        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.495    -0.654    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y213        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/C
                         clock pessimism              0.158    -0.496    
    SLICE_X50Y213        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005    -0.491    ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.275ns (routing 0.463ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.513ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.275    -0.549    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.500 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.248    -0.252    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y213        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.497    -0.652    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y213        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/C
                         clock pessimism              0.158    -0.494    
    SLICE_X50Y213        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005    -0.489    ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.275ns (routing 0.463ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.513ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.275    -0.549    ethernet2_2/eth2/smi_config_inst/clk_out1
    SLICE_X50Y212        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.500 r  ethernet2_2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.248    -0.252    ethernet2_2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y213        FDCE                                         f  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1278, routed)        1.497    -0.652    ethernet2_2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y213        FDCE                                         r  ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/C
                         clock pessimism              0.158    -0.494    
    SLICE_X50Y213        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005    -0.489    ethernet2_2/eth2/smi_config_inst/smi_inst/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.114ns (5.740%)  route 1.872ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 6.759 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.836ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.872     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.251     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.190     6.949    
                         clock uncertainty           -0.064     6.885    
    SLICE_X42Y172        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.114ns (5.953%)  route 1.801ns (94.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 6.759 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.836ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.801     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.251     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[17]/C
                         clock pessimism              0.190     6.949    
                         clock uncertainty           -0.064     6.885    
    SLICE_X46Y153        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[17]
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.114ns (6.086%)  route 1.759ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 6.767 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.836ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.759     0.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.259     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.189     6.957    
                         clock uncertainty           -0.064     6.893    
    SLICE_X44Y172        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          6.811    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.114ns (6.086%)  route 1.759ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 6.767 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.836ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.759     0.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y172        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.259     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.189     6.957    
                         clock uncertainty           -0.064     6.893    
    SLICE_X44Y172        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          6.811    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.114ns (6.113%)  route 1.751ns (93.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 6.768 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.751     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.260     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.189     6.958    
                         clock uncertainty           -0.064     6.894    
    SLICE_X46Y170        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.114ns (6.156%)  route 1.738ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 6.758 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.836ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.738     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.250     6.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.190     6.948    
                         clock uncertainty           -0.064     6.884    
    SLICE_X42Y170        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.114ns (6.156%)  route 1.738ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 6.758 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.836ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.738     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.250     6.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.190     6.948    
                         clock uncertainty           -0.064     6.884    
    SLICE_X42Y170        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.114ns (6.156%)  route 1.738ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 6.758 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.836ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.738     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.250     6.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.190     6.948    
                         clock uncertainty           -0.064     6.884    
    SLICE_X42Y170        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.114ns (6.192%)  route 1.727ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 6.772 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.836ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.727     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y154        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.264     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[20]/C
                         clock pessimism              0.189     6.962    
                         clock uncertainty           -0.064     6.898    
    SLICE_X44Y154        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[20]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.114ns (6.340%)  route 1.684ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 6.761 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 0.909ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.836ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.559    -0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=277, routed)         1.684     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       2.253     6.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[16]/C
                         clock pessimism              0.251     7.012    
                         clock uncertainty           -0.064     6.948    
    SLICE_X40Y153        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[16]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  5.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.048ns (19.433%)  route 0.199ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199    -0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X38Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y172        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.048ns (19.433%)  route 0.199ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199    -0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X38Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y172        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.048ns (19.433%)  route 0.199ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199    -0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y172        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y172        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.092ns (routing 0.435ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.483ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.092    -0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.167    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X42Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.286    -0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X42Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.178    -0.685    
    SLICE_X42Y171        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.211    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y175        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.211    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y175        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.211    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y175        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.211    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.289    -0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.210    -0.651    
    SLICE_X38Y175        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.483ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.214    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.291    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.210    -0.649    
    SLICE_X38Y175        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005    -0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.094ns (routing 0.435ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.483ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.094    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y173        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.214    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=62191, routed)       1.291    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X38Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.210    -0.649    
    SLICE_X38Y175        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005    -0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_sys_clk_mmcm
  To Clock:  clk_out3_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.117ns (5.100%)  route 2.177ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 4.082 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.454ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         2.177     1.752    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y32         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.547     4.082    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y32         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[1]/C
                         clock pessimism              0.215     4.297    
                         clock uncertainty           -0.060     4.236    
    SLICE_X83Y32         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     4.154    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[1]
  -------------------------------------------------------------------
                         required time                          4.154    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.117ns (5.100%)  route 2.177ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 4.082 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.454ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         2.177     1.752    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y32         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.547     4.082    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y32         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[2]/C
                         clock pessimism              0.215     4.297    
                         clock uncertainty           -0.060     4.236    
    SLICE_X83Y32         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     4.154    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_reg[2]
  -------------------------------------------------------------------
                         required time                          4.154    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDPE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[0]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[0]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[3]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[3]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[4]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[4]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[7]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_reg[7]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[0]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[0]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[3]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[3]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDPE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[4]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[4]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_sys_clk_mmcm rise@5.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.117ns (5.716%)  route 1.930ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.878ns (routing 1.581ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.454ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.437    -3.503    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.420 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.878    -0.542    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    -0.425 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__2/Q
                         net (fo=101, routed)         1.930     1.505    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[0]
    SLICE_X83Y27         FDPE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.125     1.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.372     1.460    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.535 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        2.554     4.089    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X83Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[7]/C
                         clock pessimism              0.214     4.304    
                         clock uncertainty           -0.060     4.243    
    SLICE_X83Y27         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     4.161    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_reg[7]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  2.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.328ns (routing 0.793ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.881ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.328    -0.495    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.447 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/Q
                         net (fo=64, routed)          0.183    -0.264    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[1]
    SLICE_X91Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.545    -0.603    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X91Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_reg[2]/C
                         clock pessimism              0.194    -0.409    
    SLICE_X91Y27         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.404    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.328ns (routing 0.793ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.881ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.328    -0.495    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.447 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/Q
                         net (fo=64, routed)          0.183    -0.264    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[1]
    SLICE_X91Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.545    -0.603    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X91Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[1]/C
                         clock pessimism              0.194    -0.409    
    SLICE_X91Y27         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.404    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.328ns (routing 0.793ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.881ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.328    -0.495    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/CLK
    SLICE_X88Y27         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.447 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/BBT_SiTCP_RST/resetReq_reg[1]_rep__0/Q
                         net (fo=64, routed)          0.183    -0.264    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/resetReq_reg[1]_rep__0[1]
    SLICE_X91Y27         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.545    -0.603    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/CLK
    SLICE_X91Y27         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[2]/C
                         clock pessimism              0.194    -0.409    
    SLICE_X91Y27         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005    -0.404    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1EData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/mdc_reg/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.341ns (routing 0.793ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.881ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.341    -0.482    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X91Y22         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.433 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg_rep__2/Q
                         net (fo=40, routed)          0.136    -0.297    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/AR[0]
    SLICE_X91Y22         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/mdc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.555    -0.593    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/CLK
    SLICE_X91Y22         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/mdc_reg/C
                         clock pessimism              0.149    -0.444    
    SLICE_X91Y22         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    -0.439    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/MII_MIF/mdc_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[0]/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[1]/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[2]/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[3]/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyEnd_reg/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyEnd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyEnd_reg/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlyEnd_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlySel_reg/CLR
                            (removal check against rising-edge clock clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_clk_mmcm rise@0.000ns - clk_out3_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.343ns (routing 0.793ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.881ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.850    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.823 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.343    -0.480    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/CLK
    SLICE_X94Y26         FDPE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.432 f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_RESET_OUT_reg/Q
                         net (fo=75, routed)          0.175    -0.257    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/AR[0]
    SLICE_X96Y26         FDCE                                         f  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlySel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.209    -2.179    clk_for_all/inst/clk_out3_sys_clk_mmcm
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.148 r  clk_for_all/inst/clkout3_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=3719, routed)        1.541    -0.607    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/CLK
    SLICE_X96Y26         FDCE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlySel_reg/C
                         clock pessimism              0.194    -0.413    
    SLICE_X96Y26         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    -0.408    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP/ECIF_RX/arpDlySel_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.374ns (17.895%)  route 1.716ns (82.105%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.206     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X45Y168        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 30.656    

Slack (MET) :             30.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.374ns (17.895%)  route 1.716ns (82.105%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.206     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X45Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X45Y168        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 30.656    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.374ns (17.920%)  route 1.713ns (82.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.308 - 33.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.725ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.669ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.764     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         2.094     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.365     4.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y126        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.145     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y127        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.203     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X46Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.856    36.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.496    36.804    
                         clock uncertainty           -0.035    36.769    
    SLICE_X46Y168        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    36.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.145     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.099     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.397     1.852    
    SLICE_X41Y174        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.385ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.151     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.102     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.397     1.855    
    SLICE_X41Y174        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.385ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         0.930     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.151     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X41Y174        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=575, routed)         1.102     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.397     1.855    
    SLICE_X41Y174        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.674ns  (logic 0.114ns (16.914%)  route 0.560ns (83.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140                                     0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X67Y140        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.560     0.674    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X67Y139        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y139        FDRE (Setup_fdre_C_D)        0.061     8.061    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.608ns  (logic 0.114ns (18.750%)  route 0.494ns (81.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140                                     0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X67Y140        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.494     0.608    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X67Y139        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y139        FDRE (Setup_fdre_C_D)        0.063     8.063    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.487     0.601    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y94         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.590ns  (logic 0.114ns (19.322%)  route 0.476ns (80.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140                                     0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X67Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.476     0.590    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X67Y140        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y140        FDRE (Setup_fdre_C_D)        0.062     8.062    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135                                     0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.443     0.557    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X69Y138        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y138        FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.547ns  (logic 0.114ns (20.841%)  route 0.433ns (79.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.433     0.547    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X46Y94         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.549ns  (logic 0.117ns (21.311%)  route 0.432ns (78.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140                                     0.000     0.000 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X66Y140        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.432     0.549    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X66Y140        FDRE                                         r  data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y140        FDRE (Setup_fdre_C_D)        0.062     8.062    data/adc_total_data_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.534ns  (logic 0.114ns (21.348%)  route 0.420ns (78.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X46Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.420     0.534    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X46Y96         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.410     0.524    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y94         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.410     0.524    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X46Y98         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.536    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out3_sys_clk_mmcm
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.236ns  (logic 0.365ns (29.531%)  route 0.871ns (70.469%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[7]/C
    SLICE_X93Y28         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[7]/Q
                         net (fo=5, routed)           0.516     0.634    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[23][7]
    SLICE_X93Y27         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     0.766 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[7]_i_2/O
                         net (fo=1, routed)           0.332     1.098    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[7]_i_2_n_0
    SLICE_X92Y26         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.213 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[7]_i_1/O
                         net (fo=1, routed)           0.023     1.236    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[7]
    SLICE_X92Y26         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y26         FDRE (Setup_fdre_C_D)        0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[7]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.110ns  (logic 0.473ns (42.613%)  route 0.637ns (57.387%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data_reg[4]/C
    SLICE_X95Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data_reg[4]/Q
                         net (fo=5, routed)           0.376     0.490    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[31][4]
    SLICE_X95Y27         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     0.664 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[4]_i_2/O
                         net (fo=1, routed)           0.232     0.896    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[4]_i_2_n_0
    SLICE_X93Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     1.081 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[4]_i_1/O
                         net (fo=1, routed)           0.029     1.110    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[4]
    SLICE_X93Y26         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y26         FDRE (Setup_fdre_C_D)        0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[4]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.040ns  (logic 0.420ns (40.385%)  route 0.620ns (59.615%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[2]/C
    SLICE_X95Y27         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[2]/Q
                         net (fo=5, routed)           0.446     0.564    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[23][2]
    SLICE_X92Y27         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     0.679 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[2]_i_2/O
                         net (fo=1, routed)           0.148     0.827    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[2]_i_2_n_0
    SLICE_X92Y26         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     1.014 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[2]_i_1/O
                         net (fo=1, routed)           0.026     1.040    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[2]
    SLICE_X92Y26         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y26         FDRE (Setup_fdre_C_D)        0.058     5.058    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[2]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.035ns  (logic 0.460ns (44.444%)  route 0.575ns (55.556%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_reg[5]/C
    SLICE_X95Y29         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_reg[5]/Q
                         net (fo=5, routed)           0.343     0.459    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[39][5]
    SLICE_X93Y29         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     0.631 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[5]_i_2/O
                         net (fo=1, routed)           0.205     0.836    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[5]_i_2_n_0
    SLICE_X93Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.008 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[5]_i_1/O
                         net (fo=1, routed)           0.027     1.035    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[5]
    SLICE_X93Y29         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y29         FDRE (Setup_fdre_C_D)        0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[5]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.988ns  (logic 0.419ns (42.409%)  route 0.569ns (57.591%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[3]/C
    SLICE_X93Y26         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[3]/Q
                         net (fo=5, routed)           0.471     0.588    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[23][3]
    SLICE_X92Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     0.760 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[3]_i_2/O
                         net (fo=1, routed)           0.069     0.829    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[3]_i_2_n_0
    SLICE_X92Y24         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     0.959 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[3]_i_1/O
                         net (fo=1, routed)           0.029     0.988    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[3]
    SLICE_X92Y24         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y24         FDRE (Setup_fdre_C_D)        0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.955ns  (logic 0.471ns (49.319%)  route 0.484ns (50.681%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[0]/C
    SLICE_X95Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[0]/Q
                         net (fo=5, routed)           0.252     0.366    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[47][0]
    SLICE_X93Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     0.551 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[0]_i_2/O
                         net (fo=1, routed)           0.205     0.756    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[0]_i_2_n_0
    SLICE_X92Y28         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     0.928 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[0]_i_1/O
                         net (fo=1, routed)           0.027     0.955    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[0]
    SLICE_X92Y28         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y28         FDRE (Setup_fdre_C_D)        0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.809ns  (logic 0.301ns (37.206%)  route 0.508ns (62.794%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y26                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_reg[5]/C
    SLICE_X90Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_reg[5]/Q
                         net (fo=4, routed)           0.482     0.596    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/IP_ADDR_IN[21]
    SLICE_X92Y28         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     0.783 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp[5]_i_1/O
                         net (fo=1, routed)           0.026     0.809    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp[5]_i_1_n_0
    SLICE_X92Y28         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y28         FDRE (Setup_fdre_C_D)        0.058     5.058    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[5]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.790ns  (logic 0.303ns (38.354%)  route 0.487ns (61.646%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[1]/C
    SLICE_X92Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data_reg[1]/Q
                         net (fo=5, routed)           0.333     0.450    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[23][1]
    SLICE_X92Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     0.565 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[1]_i_2/O
                         net (fo=1, routed)           0.131     0.696    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[1]_i_2_n_0
    SLICE_X92Y28         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     0.767 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[1]_i_1/O
                         net (fo=1, routed)           0.023     0.790    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[1]
    SLICE_X92Y28         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y28         FDRE (Setup_fdre_C_D)        0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.771ns  (logic 0.301ns (39.040%)  route 0.470ns (60.960%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[6]/C
    SLICE_X95Y26         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data_reg[6]/Q
                         net (fo=5, routed)           0.309     0.423    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/MY_MAC_ADDR[47][6]
    SLICE_X93Y26         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     0.539 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[6]_i_2/O
                         net (fo=1, routed)           0.135     0.674    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[6]_i_2_n_0
    SLICE_X92Y26         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     0.745 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxMyMac[6]_i_1/O
                         net (fo=1, routed)           0.026     0.771    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/payNblCunt_reg[2]_0[6]
    SLICE_X92Y26         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y26         FDRE (Setup_fdre_C_D)        0.060     5.060    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyMac_reg[6]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.768ns  (logic 0.229ns (29.818%)  route 0.539ns (70.182%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28                                      0.000     0.000 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_reg[2]/C
    SLICE_X90Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_reg[2]/Q
                         net (fo=4, routed)           0.512     0.626    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/IP_ADDR_IN[26]
    SLICE_X92Y26         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     0.741 r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp[2]_i_1/O
                         net (fo=1, routed)           0.027     0.768    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp[2]_i_1_n_0
    SLICE_X92Y26         FDRE                                         r  sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y26         FDRE (Setup_fdre_C_D)        0.059     5.059    sitcp_test_inst/WRAP_SiTCP_GMII_XCKU_32K_inst/SiTCP/GMII/GMII_RXCNT/muxMyIp_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  4.291    





