{
  "module_name": "hisi,hi6220-resets.h",
  "hash_id": "59f5e7739af7556cd96dd62e52483c3b6629392cb99ab59fdf6dc055c5812f33",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/hisi,hi6220-resets.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_RESET_CONTROLLER_HI6220\n#define _DT_BINDINGS_RESET_CONTROLLER_HI6220\n\n#define PERIPH_RSTDIS0_MMC0             0x000\n#define PERIPH_RSTDIS0_MMC1             0x001\n#define PERIPH_RSTDIS0_MMC2             0x002\n#define PERIPH_RSTDIS0_NANDC            0x003\n#define PERIPH_RSTDIS0_USBOTG_BUS       0x004\n#define PERIPH_RSTDIS0_POR_PICOPHY      0x005\n#define PERIPH_RSTDIS0_USBOTG           0x006\n#define PERIPH_RSTDIS0_USBOTG_32K       0x007\n#define PERIPH_RSTDIS1_HIFI             0x100\n#define PERIPH_RSTDIS1_DIGACODEC        0x105\n#define PERIPH_RSTEN2_IPF               0x200\n#define PERIPH_RSTEN2_SOCP              0x201\n#define PERIPH_RSTEN2_DMAC              0x202\n#define PERIPH_RSTEN2_SECENG            0x203\n#define PERIPH_RSTEN2_ABB               0x204\n#define PERIPH_RSTEN2_HPM0              0x205\n#define PERIPH_RSTEN2_HPM1              0x206\n#define PERIPH_RSTEN2_HPM2              0x207\n#define PERIPH_RSTEN2_HPM3              0x208\n#define PERIPH_RSTEN3_CSSYS             0x300\n#define PERIPH_RSTEN3_I2C0              0x301\n#define PERIPH_RSTEN3_I2C1              0x302\n#define PERIPH_RSTEN3_I2C2              0x303\n#define PERIPH_RSTEN3_I2C3              0x304\n#define PERIPH_RSTEN3_UART1             0x305\n#define PERIPH_RSTEN3_UART2             0x306\n#define PERIPH_RSTEN3_UART3             0x307\n#define PERIPH_RSTEN3_UART4             0x308\n#define PERIPH_RSTEN3_SSP               0x309\n#define PERIPH_RSTEN3_PWM               0x30a\n#define PERIPH_RSTEN3_BLPWM             0x30b\n#define PERIPH_RSTEN3_TSENSOR           0x30c\n#define PERIPH_RSTEN3_DAPB              0x312\n#define PERIPH_RSTEN3_HKADC             0x313\n#define PERIPH_RSTEN3_CODEC_SSI         0x314\n#define PERIPH_RSTEN3_PMUSSI1           0x316\n#define PERIPH_RSTEN8_RS0               0x400\n#define PERIPH_RSTEN8_RS2               0x401\n#define PERIPH_RSTEN8_RS3               0x402\n#define PERIPH_RSTEN8_MS0               0x403\n#define PERIPH_RSTEN8_MS2               0x405\n#define PERIPH_RSTEN8_XG2RAM0           0x406\n#define PERIPH_RSTEN8_X2SRAM_TZMA       0x407\n#define PERIPH_RSTEN8_SRAM              0x408\n#define PERIPH_RSTEN8_HARQ              0x40a\n#define PERIPH_RSTEN8_DDRC              0x40c\n#define PERIPH_RSTEN8_DDRC_APB          0x40d\n#define PERIPH_RSTEN8_DDRPACK_APB       0x40e\n#define PERIPH_RSTEN8_DDRT              0x411\n#define PERIPH_RSDIST9_CARM_DAP         0x500\n#define PERIPH_RSDIST9_CARM_ATB         0x501\n#define PERIPH_RSDIST9_CARM_LBUS        0x502\n#define PERIPH_RSDIST9_CARM_POR         0x503\n#define PERIPH_RSDIST9_CARM_CORE        0x504\n#define PERIPH_RSDIST9_CARM_DBG         0x505\n#define PERIPH_RSDIST9_CARM_L2          0x506\n#define PERIPH_RSDIST9_CARM_SOCDBG      0x507\n#define PERIPH_RSDIST9_CARM_ETM         0x508\n\n#define MEDIA_G3D                       0\n#define MEDIA_CODEC_VPU                 2\n#define MEDIA_CODEC_JPEG                3\n#define MEDIA_ISP                       4\n#define MEDIA_ADE                       5\n#define MEDIA_MMU                       6\n#define MEDIA_XG2RAM1                   7\n\n#define AO_G3D                          1\n#define AO_CODECISP                     2\n#define AO_MCPU                         4\n#define AO_BBPHARQMEM                   5\n#define AO_HIFI                         8\n#define AO_ACPUSCUL2C                   12\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}