<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="PLL Configuration Register"><meta name="keywords" content="rust, rustlang, rust-lang, clk_pll_config"><title>psoc6_01_pac::srss::clk_pll_config - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module clk_pll_config</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="clk_pll_config" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">srss</a>::<wbr><a class="mod" href="#">clk_pll_config</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/srss/clk_pll_config.rs.html#1-382" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>PLL Configuration Register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.BYPASS_SEL_R.html" title="psoc6_01_pac::srss::clk_pll_config::BYPASS_SEL_R struct">BYPASS_SEL_R</a></td><td class="docblock-short"><p>Field <code>BYPASS_SEL</code> reader - Bypass mux located just after PLL output. This selection is glitch-free and can be changed while the PLL is running.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BYPASS_SEL_W.html" title="psoc6_01_pac::srss::clk_pll_config::BYPASS_SEL_W struct">BYPASS_SEL_W</a></td><td class="docblock-short"><p>Field <code>BYPASS_SEL</code> writer - Bypass mux located just after PLL output. This selection is glitch-free and can be changed while the PLL is running.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLK_PLL_CONFIG_SPEC.html" title="psoc6_01_pac::srss::clk_pll_config::CLK_PLL_CONFIG_SPEC struct">CLK_PLL_CONFIG_SPEC</a></td><td class="docblock-short"><p>PLL Configuration Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLE_R.html" title="psoc6_01_pac::srss::clk_pll_config::ENABLE_R struct">ENABLE_R</a></td><td class="docblock-short"><p>Field <code>ENABLE</code> reader - Master enable for PLL. Setup FEEDBACK_DIV, REFERENCE_DIV, and OUTPUT_DIV at least one cycle before setting ENABLE=1. To disable the PLL, first deselect it using .BYPASS_SEL=PLL_REF, wait at least six PLL clock cycles, and then disable it with .ENABLE=0. Fpll = (FEEDBACK_DIV) * (Fref / REFERENCE_DIV) / (OUTPUT_DIV) 0: Block is disabled 1: Block is enabled</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLE_W.html" title="psoc6_01_pac::srss::clk_pll_config::ENABLE_W struct">ENABLE_W</a></td><td class="docblock-short"><p>Field <code>ENABLE</code> writer - Master enable for PLL. Setup FEEDBACK_DIV, REFERENCE_DIV, and OUTPUT_DIV at least one cycle before setting ENABLE=1. To disable the PLL, first deselect it using .BYPASS_SEL=PLL_REF, wait at least six PLL clock cycles, and then disable it with .ENABLE=0. Fpll = (FEEDBACK_DIV) * (Fref / REFERENCE_DIV) / (OUTPUT_DIV) 0: Block is disabled 1: Block is enabled</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FEEDBACK_DIV_R.html" title="psoc6_01_pac::srss::clk_pll_config::FEEDBACK_DIV_R struct">FEEDBACK_DIV_R</a></td><td class="docblock-short"><p>Field <code>FEEDBACK_DIV</code> reader - Control bits for feedback divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0-21: illegal (undefined behavior) 22: divide by 22 … 112: divide by 112 &gt;112: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FEEDBACK_DIV_W.html" title="psoc6_01_pac::srss::clk_pll_config::FEEDBACK_DIV_W struct">FEEDBACK_DIV_W</a></td><td class="docblock-short"><p>Field <code>FEEDBACK_DIV</code> writer - Control bits for feedback divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0-21: illegal (undefined behavior) 22: divide by 22 … 112: divide by 112 &gt;112: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OUTPUT_DIV_R.html" title="psoc6_01_pac::srss::clk_pll_config::OUTPUT_DIV_R struct">OUTPUT_DIV_R</a></td><td class="docblock-short"><p>Field <code>OUTPUT_DIV</code> reader - Control bits for Output divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: illegal (undefined behavior) 2: divide by 2. Suitable for direct usage as HFCLK source. … 16: divide by 16. Suitable for direct usage as HFCLK source. &gt;16: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OUTPUT_DIV_W.html" title="psoc6_01_pac::srss::clk_pll_config::OUTPUT_DIV_W struct">OUTPUT_DIV_W</a></td><td class="docblock-short"><p>Field <code>OUTPUT_DIV</code> writer - Control bits for Output divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: illegal (undefined behavior) 2: divide by 2. Suitable for direct usage as HFCLK source. … 16: divide by 16. Suitable for direct usage as HFCLK source. &gt;16: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_LF_MODE_R.html" title="psoc6_01_pac::srss::clk_pll_config::PLL_LF_MODE_R struct">PLL_LF_MODE_R</a></td><td class="docblock-short"><p>Field <code>PLL_LF_MODE</code> reader - VCO frequency range selection. Configure this bit according to the targeted VCO frequency. Do not change this setting while the PLL is enabled. 0: VCO frequency is [200MHz, 400MHz]
1: VCO frequency is [170MHz, 200MHz)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_LF_MODE_W.html" title="psoc6_01_pac::srss::clk_pll_config::PLL_LF_MODE_W struct">PLL_LF_MODE_W</a></td><td class="docblock-short"><p>Field <code>PLL_LF_MODE</code> writer - VCO frequency range selection. Configure this bit according to the targeted VCO frequency. Do not change this setting while the PLL is enabled. 0: VCO frequency is [200MHz, 400MHz]
1: VCO frequency is [170MHz, 200MHz)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::srss::clk_pll_config::R struct">R</a></td><td class="docblock-short"><p>Register <code>CLK_PLL_CONFIG[%s]</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.REFERENCE_DIV_R.html" title="psoc6_01_pac::srss::clk_pll_config::REFERENCE_DIV_R struct">REFERENCE_DIV_R</a></td><td class="docblock-short"><p>Field <code>REFERENCE_DIV</code> reader - Control bits for reference divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: divide by 1 … 20: divide by 20 others: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.REFERENCE_DIV_W.html" title="psoc6_01_pac::srss::clk_pll_config::REFERENCE_DIV_W struct">REFERENCE_DIV_W</a></td><td class="docblock-short"><p>Field <code>REFERENCE_DIV</code> writer - Control bits for reference divider. Set the divide value before enabling the PLL, and do not change it while PLL is enabled. 0: illegal (undefined behavior) 1: divide by 1 … 20: divide by 20 others: illegal (undefined behavior)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::srss::clk_pll_config::W struct">W</a></td><td class="docblock-short"><p>Register <code>CLK_PLL_CONFIG[%s]</code> writer</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.BYPASS_SEL_A.html" title="psoc6_01_pac::srss::clk_pll_config::BYPASS_SEL_A enum">BYPASS_SEL_A</a></td><td class="docblock-short"><p>Bypass mux located just after PLL output. This selection is glitch-free and can be changed while the PLL is running.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>