// Seed: 789739386
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output wire id_2
);
  logic [7:0] id_4;
  assign id_2 = id_4[1'b0];
  wire id_5;
  assign id_5 = 1'b0;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  id_6(
      .id_0(id_2 == 1), .id_1(1), .id_2(1), .product(1)
  ); module_0(
      id_4, id_0, id_4
  );
endmodule
