<module name="EMIF" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EMIF_MIDR" acronym="EMIF_MIDR" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x40461C02" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_STATUS" acronym="EMIF_STATUS" offset="0x4" width="32" description="">
    <bitfield id="BE" width="1" begin="31" end="31" resetval="0x0" description="Indicates whether the EMIF is in big or little-endian mode.NOTE: Only little-endian mode is supported on this device." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="This field is tied off to 1h." range="" rwaccess="R"/>
    <bitfield id="OBF_STAT" width="1" begin="28" end="28" resetval="0x0" description="Obfuscation Status." range="" rwaccess="R"/>
    <bitfield id="SELF_REF" width="1" begin="27" end="27" resetval="0x0" description="Self refresh mode status." range="" rwaccess="R"/>
    <bitfield id="PWRDN" width="1" begin="26" end="26" resetval="0x0" description="Power down status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="25" end="3" resetval="0x0" description="Reserved. A value written to this field has no effect" range="" rwaccess="R"/>
    <bitfield id="IFRDY" width="1" begin="2" end="2" resetval="0x0" description="EMIF controller interface logic ready bit. The interface logic controls the signals used to communicate with DDR3 SDRAM devices. This bit displays the status of the interface logic." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_SDCFG" acronym="EMIF_SDCFG" offset="0x8" width="32" description="">
    <bitfield id="SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x0" description="SDRAM type selection. Set to 3 for DDR3. All other values reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="DDR_TERM" width="3" begin="27" end="25" resetval="0x0" description="Defines termination resistor value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="DYN_ODT" width="2" begin="23" end="22" resetval="0x0" description="Dynamic On-Die Termination All other values reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="CWL" width="3" begin="16" end="14" resetval="0x0" description="CAS Write Latency. Lower value gives better performance." range="" rwaccess="RW"/>
    <bitfield id="NM" width="2" begin="13" end="12" resetval="0x0" description="DDR3 data bus width. All other values reserved." range="" rwaccess="RW"/>
    <bitfield id="CL" width="4" begin="11" end="8" resetval="0x2" description="CAS Latency. The value of this field defines the CAS latency, to be used when accessing connected SDRAM devices. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="IBANK" width="2" begin="6" end="5" resetval="0x0" description="Internal SDRAM bank setup bits. Defines number of banks inside connected SDRAM devices. Values 4-7 are reserved for this field. A word is equal to the bus width of the individual SDRAM devices used (example, 1 byte for x8 and 2bytes for x16 devices)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="EBANK" width="1" begin="3" end="3" resetval="0x0" description="External chip select setup. Defines whether SDRAM accesses use 1 or 2 chip select lines as follows:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="PAGESIZE" width="2" begin="1" end="0" resetval="0x0" description="Page size bits. Defines internal page size of the external DDR3 memory. Values 4-7 are reserved for this field. A word is equal to the bus width of the individual SDRAM devices used (example, 1 byte for x8 and 2 bytes for x16 devices)" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRFC" acronym="EMIF_SDRFC" offset="0x10" width="32" description="">
    <bitfield id="INITREF_DIS" width="1" begin="31" end="31" resetval="0x1" description="Refresh Disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="0x0" description="The value in this field is used to define the rate at which connected SDRAM devices will be refreshed.REFRESH_RATE = Refresh period * DDR3 clock frequency." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDTIM1" acronym="EMIF_SDTIM1" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect" range="" rwaccess="R"/>
    <bitfield id="T_WR" width="5" begin="29" end="25" resetval="0x1F" description="These bits specify the minimum number of DDR3_CLKOUT cycles from the last write transfer to a precharge command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_WR = (t" range="" rwaccess="RW"/>
    <bitfield id="T_RAS" width="7" begin="24" end="18" resetval="0x7F" description="These bits specify the minimum number of DDR3_CLKOUT cycles from an activate command to precharge command, minus 1. The value of this parameter can be derived from the minimum value of the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RAS = (t" range="" rwaccess="RW"/>
    <bitfield id="T_RC" width="8" begin="17" end="10" resetval="0xFF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from an activate command to an activate command, minus 1. The value of this parameter can be derived from the tAC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RC = (t" range="" rwaccess="RW"/>
    <bitfield id="T_RRD" width="6" begin="9" end="4" resetval="0x3F" description="These bits specify the minimum number of DDR3_CLKOUT cycles from an activate to an activate in a different bank, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RRD = (t" range="" rwaccess="RW"/>
    <bitfield id="T_WTR" width="4" begin="3" end="0" resetval="0xF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from the last write to a read command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Convert the t value from the memory data sheet into ns before using the formula below. Calculate using the formula: T_WTR = (t" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDTIM2" acronym="EMIF_SDTIM2" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Value = 0Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="T_RTW" width="3" begin="12" end="10" resetval="0x7" description="Minimum number of DDR3_CLKOUT cycles between read and write date phases, minus 1. This is not an SDRAM timing parameter. The value depends on the board topology supported.For single rank: reg_t_RTW= (((2*dqs_delay_for_cs0)+tDQSCK+ wr_leveling_tolerance)/clock_period)-1 For dual rank: reg_t_RTW= ((dqs_delay_for_cs0+dqs_delay_for_cs1+ absolute(command_delay_for_cs0-command_delay_for_cs1)+tDQSCK+ wr_leveling_tolerance)/clock_period)-1" range="" rwaccess="RW"/>
    <bitfield id="T_RP" width="5" begin="9" end="5" resetval="0x1F" description="These bits specify the minimum number of DDR3_CLKOUT cycles from a precharge command to a refresh or activate command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RP = (t" range="" rwaccess="RW"/>
    <bitfield id="T_RCD" width="5" begin="4" end="0" resetval="0x1F" description="These bits specify the minimum number of DDR3_CLKOUT cycles from an activate command to a read or write command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RCD = (t" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDTIM3" acronym="EMIF_SDTIM3" offset="0x20" width="32" description="">
    <bitfield id="T_XP" width="4" begin="31" end="28" resetval="0xF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from Power down exit to any command other than a read command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Convert the t data sheet parameter value into ns before using the formula below. Calculate using the formula: T_XP = (t" range="" rwaccess="RW"/>
    <bitfield id="T_XSNR" width="10" begin="27" end="18" resetval="0x3FF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from a self-refresh exit to a command that does not require a locked DLL, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_XSNR = (t" range="" rwaccess="RW"/>
    <bitfield id="T_XSRD" width="10" begin="17" end="8" resetval="0x3FF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from a self-refresh exit to a command that requires a locked DLL, minus 1. The value of this parameter can be derived from the tAC timing parameter in the DDR3 memory data sheet. This parameter typically appears in the data sheet in terms of t clock cycles. Calculate using the formula: T_XSRD = t" range="" rwaccess="RW"/>
    <bitfield id="T_RTP" width="4" begin="7" end="4" resetval="0xF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from the last read to precharge command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Convert the t data sheet parameter value into ns before using formula below. Calculate using the formula: T_RTP = (t" range="" rwaccess="RW"/>
    <bitfield id="T_CKE" width="4" begin="3" end="0" resetval="0xF" description="These bits specify the minimum number of DDR3_CLKOUT cycles between transitions on the DDR3_CKE pin, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_CKE = (t" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDTIM4" acronym="EMIF_SDTIM4" offset="0x28" width="32" description="">
    <bitfield id="T_CSTA" width="4" begin="31" end="28" resetval="0xF" description="Minimum DDR3_CLKOUT cycles between write-to-write or read-to-read data phases to different chip selects, minus 1." range="" rwaccess="RW"/>
    <bitfield id="T_CKESR" width="4" begin="27" end="24" resetval="0xF" description="Value = 0Minimum DDR3_CLKOUT cycles for which DDR3 should remain in self-refresh. This parameter typically appears as number of t T_CKESR = (t" range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCS" width="8" begin="23" end="16" resetval="0xFF" description="These bits specify the minimum number of DDR3_CLKOUT cycles for a ZQCS command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. This parameter typically appears as number of t clock cycles. Calculate using the formula : ZQ_ZQCS = t" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Value = 0Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="T_RFC" width="10" begin="13" end="4" resetval="0x3FF" description="These bits specify the minimum number of DDR3_CLKOUT cycles from a refresh or load mode command to a refresh or activate command, minus 1. The value of this parameter can be derived from the t AC timing parameter in the DDR3 memory data sheet. Calculate using the formula: T_RFC = (t" range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX" width="4" begin="3" end="0" resetval="0xF" description="This field must always be programmed to Fh." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PMCTL" acronym="EMIF_PMCTL" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect" range="" rwaccess="R"/>
    <bitfield id="PD_TIM" width="4" begin="15" end="12" resetval="0x0" description="Power Management timer for power-down. The EMIF controller puts the SDRAM in power-down mode after the EMIF controller is idle for PD_TIM number of DDR3_CLKOUT cycles and if LP_MODE is set to 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect" range="" rwaccess="R"/>
    <bitfield id="LP_MODE" width="3" begin="10" end="8" resetval="0x0" description="Automatic power management enable. All other values disable automatic power management." range="" rwaccess="RW"/>
    <bitfield id="SR_TIM" width="4" begin="7" end="4" resetval="0x0" description="Power management timer for self-refresh. The EMIF controller will put the external SDRAM in self-refresh mode after EMIF controller has been idle for these number of DDR3_CLKOUT cycles and LP_MODE is set to 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_VBUSM_CONFIG" acronym="EMIF_VBUSM_CONFIG" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="COS_COUNT_1" width="8" begin="23" end="16" resetval="0xFF" description="Priority raise counter for Class of Service 1. Number of DDR3_CLKOUT cycles after which the EMIF controller momentarily raises the priority of Class of Service 1 commands in Command FIFO. Number of clock cycles = COS_COUNT_1 x 16 clocks" range="" rwaccess="RW"/>
    <bitfield id="COS_COUNT_2" width="8" begin="15" end="8" resetval="0xFF" description="Priority raise counter for Class of Service 2. Number of DDR3_CLKOUT cycles after which the EMIF controller momentarily raises the priority of Class of Service 2 commands in Command FIFO. Number of clock cycles = COS_COUNT_2 x 16 clocks" range="" rwaccess="RW"/>
    <bitfield id="PR_OLD_COUNT" width="8" begin="7" end="0" resetval="0xFF" description="Priority raise old counter. Number of DDR3_CLKOUT cycles after which EMIF controller momentarily raises the priority of the oldest command in Command FIFO. Number of clock cycles = PR_OLD_COUNT_2 x 16 clocks" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERF_CNT_1" acronym="EMIF_PERF_CNT_1" offset="0x80" width="32" description="">
    <bitfield id="COUNTER_1" width="32" begin="31" end="0" resetval="0x0" description="32-bit counter can be programmed as specified in the Performance Counter Config and Performance Counter Master Region Select registers." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERF_CNT_2" acronym="EMIF_PERF_CNT_2" offset="0x84" width="32" description="">
    <bitfield id="COUNTER_2" width="32" begin="31" end="0" resetval="0x0" description="32-bit counter can be programmed as specified in the Performance Counter Config and Performance Counter Master Region Select registers." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERF_CNT_CFG" acronym="EMIF_PERF_CNT_CFG" offset="0x88" width="32" description="">
    <bitfield id="CNTR2_MSTID_EN" width="1" begin="31" end="31" resetval="0x0" description="Master ID filter enable for Performance Counter 2 Register. Set to 1 to enable filtering of events for counter 2 by Master ID." range="" rwaccess="RW"/>
    <bitfield id="CNTR2_REGION_EN" width="1" begin="30" end="30" resetval="0x0" description="Memory space region enable for Performance Counter 2 Register. Set to 1 to enable filtering of events for counter 2 by the accessed memory region." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="29" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNTR2_CFG" width="4" begin="19" end="16" resetval="0x1" description="Filter configuration selected for Performance Counter 2. This field selects the type of event to count for Counter 2. Refer to for various configuration options." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_MSTID_EN" width="1" begin="15" end="15" resetval="0x0" description="Master ID filter enable for Performance Counter 1 Register. Set to 1 to enable filtering of events for counter 1 by Master ID." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_REGION_EN" width="1" begin="14" end="14" resetval="0x0" description="Memory space region enable for Performance Counter 1 Register. Set to 1 to enable filtering of events for counter 1 by the accessed memory region." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="13" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNTR1_CFG" width="4" begin="3" end="0" resetval="0x0" description="Filter configuration selected for Performance Counter 1. This field selects the type of event to count for Counter 1. Refer to for various configuration options." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERF_CNT_SEL" acronym="EMIF_PERF_CNT_SEL" offset="0x8C" width="32" description="">
    <bitfield id="MSTID2" width="8" begin="31" end="24" resetval="0x0" description="Master ID for Performance Counter 2 Register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL2" width="4" begin="19" end="16" resetval="0x0" description="Region select for Performance Counter 2. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="MSTID1" width="8" begin="15" end="8" resetval="0x0" description="Master ID for Performance Counter 1 Register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL1" width="4" begin="3" end="0" resetval="0x0" description="Region select for Performance Counter 1. All other values are reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERF_CNT_TIM" acronym="EMIF_PERF_CNT_TIM" offset="0x90" width="32" description="">
    <bitfield id="TOTAL_TIME" width="32" begin="31" end="0" resetval="0x0" description="32-bit counter continuously counts number of DDR/2 clock cycles elapsed after the controller is brought out of reset." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_IRQSTATUS_RAW_SYS" acronym="EMIF_IRQSTATUS_RAW_SYS" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Value = 0hReserved" range="" rwaccess="R"/>
    <bitfield id="_1B_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Value = 0hRaw status of 1-bit ECC error interrupt. Writing a 1 sets the raw status. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="_2B_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Value = 0hRaw status of 2-bit ECC error interrupt. Writing a 1 sets the raw status. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Value = 0hRaw status of write ECC error interrupt. Writing a 1 sets the raw status. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Value = 0hReserved" range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="Value = 0hRaw status of system VBUSM interrupt for command or address error. Writing a 1 sets the raw status. Writing a 0 has no effect." range="" rwaccess="WOS"/>
  </register>
  <register id="EMIF_IRQSTATUS_SYS" acronym="EMIF_IRQSTATUS_SYS" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="_1B_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Value = 0hEnabled status of 1-bit ECC error interrupt. Writing a 1 clears the status as well the raw status. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="_2B_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Value = 0hEnabled status of 2-bit ECC error interrupt. Writing a 1 clears the status as well the raw status. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Value = 0hEnabled status of write ECC error interrupt. Writing a 1 clears the status as well the raw status. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="Value = 0hEnabled status of system VBUSM interrupt for command or address error. Writing a 1 clears the status as well the raw status. Writing a 0 has no effect." range="" rwaccess="WOC"/>
  </register>
  <register id="EMIF_IRQENABLE_SET_SYS" acronym="EMIF_IRQENABLE_SET_SYS" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="_1B_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Value = 0hEnabled set for 1-bit ECC error interrupt. Writing a 1 will enable the read ECC error interrupt, set this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="_2B_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Value = 0hEnabled set for 2-bit ECC error interrupt. Writing a 1 will enable the read ECC error interrupt, set this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Value = 0hEnabled set for write ECC error interrupt. Writing a 1 will enable the write ECC error interrupt, set this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOS"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="Value = 0hEnable set for system VBUSM interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOS"/>
  </register>
  <register id="EMIF_IRQENABLE_CLR_SYS" acronym="EMIF_IRQENABLE_CLR_SYS" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="_1B_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Value = 0hEnabled clear for 1-bit ECC error interrupt. Writing a 1 will disable the read ECC error interrupt, clear this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="_2B_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Value = 0hEnabled clear for 2-bit ECC error interrupt. Writing a 1 will disable the read ECC error interrupt, clear this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Value = 0hEnabled clear for write ECC error interrupt. Writing a 1 will disable the write ECC error interrupt, clear this bit as well as the bit in Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="WOC"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Value = 0hReserved." range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="Value = 0hEnable clear for system VBUSM interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="WOC"/>
  </register>
  <register id="EMIF_ZQ_CONFIG" acronym="EMIF_ZQ_CONFIG" offset="0xC8" width="32" description="">
    <bitfield id="ZQ_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="ZQ calibration for CS1" range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="ZQ calibration for CS0" range="" rwaccess="RW"/>
    <bitfield id="ZQ_DUALCALEN" width="1" begin="29" end="29" resetval="0x0" description="ZQ Dual Calibration enable. Allows both ranks to be calibrated simultaneously." range="" rwaccess="RW"/>
    <bitfield id="ZQ_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="ZQCL on Self-refresh, Active power-down and precharge power-down exit enable.Set this value to 1 to issue a ZQCL command upon self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="27" end="19" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="ZQ_ZQCL_MULT" width="3" begin="18" end="16" resetval="0x0" description="Number of ZQCS intervals that make up a ZQCL interval, minus one. ZQCS interval is defined by theEMIF_SDTIM4[23-16] ZQ_ZQCS field. The value of this parameter can be derived using the formula: T_ZQ_ZQCL_MULT = (t" range="" rwaccess="RW"/>
    <bitfield id="ZQ_REFINTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Number of refresh periods between ZQCS commands, minus one. This field supports between one refresh period to 256 ms between ZQCS calibration commands. Refresh period is defined by theEMIF_SDRFC[15-0] REFRESH_RATE field. ZQ_REFINTERVAL = number of refresh periods between ZQCS commands. The interval is calculated as = 0.5% / [(Tsens x Tdriftrate) + (Vsens x Vdriftrate)]. Tsens = max (dRTTdT, dRONdTM) from the memory device data sheet. Vsens = max(dRTTdV, dRONdVM) from the memory device data sheet Tdriftrate = drift rate in Example: If Tsens= 1.5%/ Interval = 0.5/[(1.5 x 1.2) + (0.15 x 10)] = 152ms. Since refresh interval = 7.8&#181;s, ZQ_REFINTERVAL = 152ms/7.8&#181;s = 4C1Fh" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PRI_COS_MAP" acronym="EMIF_PRI_COS_MAP" offset="0x100" width="32" description="">
    <bitfield id="PRI_COS_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Priority to Class-of-service mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved. The reserved location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="PRI_7_COS" width="2" begin="15" end="14" resetval="0x0" description="Class-of-service for commands with priority of 7 (lowest priority)." range="" rwaccess="RW"/>
    <bitfield id="PRI_6_COS" width="2" begin="13" end="12" resetval="0x0" description="Class-of-service for commands with priority of 6." range="" rwaccess="RW"/>
    <bitfield id="PRI_5_COS" width="2" begin="11" end="10" resetval="0x0" description="Class-of-service for commands with priority of 5." range="" rwaccess="RW"/>
    <bitfield id="PRI_4_COS" width="2" begin="9" end="8" resetval="0x0" description="Class-of-service for commands with priority of 4." range="" rwaccess="RW"/>
    <bitfield id="PRI_3_COS" width="2" begin="7" end="6" resetval="0x0" description="Class-of-service for commands with priority of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_2_COS" width="2" begin="5" end="4" resetval="0x0" description="Class-of-service for commands with priority of 2." range="" rwaccess="RW"/>
    <bitfield id="PRI_1_COS" width="2" begin="3" end="2" resetval="0x0" description="Class-of-service for commands with priority of 1." range="" rwaccess="RW"/>
    <bitfield id="PRI_0_COS" width="2" begin="1" end="0" resetval="0x0" description="Class-of-service for commands with priority of 0 (highest priority)." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_MSTID_COS_1_MAP" acronym="EMIF_MSTID_COS_1_MAP" offset="0x104" width="32" description="">
    <bitfield id="MSTID_COS_1_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Master ID to Class-of-service 1 mapping." range="" rwaccess="RW"/>
    <bitfield id="MSTID_1_COS_1" width="8" begin="30" end="23" resetval="0x0" description="Master ID value 1 for Class-of-service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_1_COS_1" width="3" begin="22" end="20" resetval="0x0" description="Mask for master ID value 1 for Class-of-service 1." range="" rwaccess="RW"/>
    <bitfield id="MSTID_2_COS_1" width="8" begin="19" end="12" resetval="0x0" description="Master ID value 2 for Class-of-service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_2_COS_1" width="2" begin="11" end="10" resetval="0x0" description="Mask for master ID value 2 for Class-of-service 1." range="" rwaccess="RW"/>
    <bitfield id="MSTID_3_COS_1" width="8" begin="9" end="2" resetval="0x0" description="Master ID value 3 for Class-of-service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_3_COS_1" width="2" begin="1" end="0" resetval="0x0" description="Mask for master ID value 3 for Class-of-service 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_MSTID_COS_2_MAP" acronym="EMIF_MSTID_COS_2_MAP" offset="0x108" width="32" description="">
    <bitfield id="MSTID_COS_2_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Master ID to Class-of-service 2 mapping." range="" rwaccess="RW"/>
    <bitfield id="MSTID_1_COS_2" width="8" begin="30" end="23" resetval="0x0" description="Master ID value 1 for Class-of-service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_1_COS_2" width="3" begin="22" end="20" resetval="0x0" description="Mask for master ID value 1 for Class-of-service 2." range="" rwaccess="RW"/>
    <bitfield id="MSTID_2_COS_2" width="8" begin="19" end="12" resetval="0x0" description="Master ID value 2 for Class-of-service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_2_COS_2" width="2" begin="11" end="10" resetval="0x0" description="Mask for master ID value 2 for Class-of-service 2." range="" rwaccess="RW"/>
    <bitfield id="MSTID_3_COS_2" width="8" begin="9" end="2" resetval="0x0" description="Master ID value 3 for Class-of-service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_3_COS_2" width="2" begin="1" end="0" resetval="0x0" description="Mask for master ID value 3 for Class-of-service 2." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECCCTL" acronym="EMIF_ECCCTL" offset="0x110" width="32" description="">
    <bitfield id="ECC_EN" width="1" begin="31" end="31" resetval="0x0" description="ECC enable." range="" rwaccess="RW"/>
    <bitfield id="ECC_ADDR_RNG_PROT" width="1" begin="30" end="30" resetval="0x0" description="This bit is used to determine whether ECC calculation is allowed within address ranges described by ECC Address Range 1 and 2 Registers, provided ECC_EN is set to enable ECC." range="" rwaccess="RW"/>
    <bitfield id="ECC_VERIFY_EN" width="1" begin="29" end="29" resetval="0x0" description="This field is ignored if ECC_EN=0." range="" rwaccess="RW"/>
    <bitfield id="RMW_EN" width="1" begin="28" end="28" resetval="0x0" description="This field is ignored if ECC_EN=0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="27" end="2" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="ECC_ADDR_RNG_2_EN" width="1" begin="1" end="1" resetval="0x0" description="ECC Address Range 2 enable." range="" rwaccess="RW"/>
    <bitfield id="ECC_ADDR_RNG_1_EN" width="1" begin="0" end="0" resetval="0x0" description="ECC Address Range 1 enable." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECCADDR1" acronym="EMIF_ECCADDR1" offset="0x114" width="32" description="">
    <bitfield id="ECC_END_ADDR_1" width="16" begin="31" end="16" resetval="0x0" description="End address [32-17] of 33-bit address for ECC address range 1. If this bit field is set to 1000h, this indicates that the SDRAM physical end address on which the ECC applies is 0_2001_FFFFh. If this bit field is set to 0FFFh the physical end address on which the ECC applies is 0_1FFF_FFFFh. This bit field controls only the 16 MSbs of the physical end address of the ECC protected range. The other 17 LSbs are always 1_FFFFh." range="" rwaccess="RW"/>
    <bitfield id="ECC_STRT_ADDR_1" width="16" begin="15" end="0" resetval="0x0" description="Start address [32-17] of 33-bit address for ECC address range 1. If this bit field is set to 0000h, this indicates that the SDRAM physical start address on which the ECC applies is 0_0000_0000h. This bit field controls only the 16 MSbs of the physical start address of the ECC protected range. The other 17 LSbs are always 0_0000h." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECCADDR2" acronym="EMIF_ECCADDR2" offset="0x118" width="32" description="">
    <bitfield id="ECC_END_ADDR_2" width="16" begin="31" end="16" resetval="0x0" description="End address [32-17] of 33-bit address for ECC address range 2. If this bit field is set to 1000h, this indicates that the SDRAM physical end address on which the ECC applies is 0_2001_FFFFh. If this bit field is set to 0FFFh the physical end address on which the ECC applies is 0_1FFF_FFFFh. This bit field controls only the 16 MSbs of the physical end address of the ECC protected range. The other 17 LSbs are always 1_FFFFh." range="" rwaccess="RW"/>
    <bitfield id="ECC_STRT_ADDR_2" width="16" begin="15" end="0" resetval="0x0" description="Start address [32-17] of 33-bit address for ECC address range 2. If this bit field is set to 0000h, this indicates that the SDRAM physical start address on which the ECC applies is 0_0000_0000h. This bit field controls only the 16 MSbs of the physical start address of the ECC protected range. The other 17 LSbs are always 0_0000h." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_RWTHRESH" acronym="EMIF_RWTHRESH" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Value = 0hReserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="WR_THRSH" width="5" begin="12" end="8" resetval="0x3" description="Write Threshold. Number of SDRAM write bursts after which the arbitration will switch to executing read commands. The value programmed is always minus 1 the required number." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Value = 0hReserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="RD_THRSH" width="5" begin="4" end="0" resetval="0x5" description="Read Threshold. Number of SDRAM read bursts after which the arbitration will switch to executing write commands. The value programmed is always minus 1 the required number." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ONE_BIT_ECC_ERR_CNT" acronym="EMIF_ONE_BIT_ECC_ERR_CNT" offset="0x130" width="32" description="">
    <bitfield id="_1B_ECC_ERR_CNT" width="32" begin="31" end="0" resetval="0x0" description="32-bit counter that displays the number of 1-bit ECC errors. Writing a value will decrement the count by that value." range="" rwaccess="WS"/>
  </register>
  <register id="EMIF_ONE_BIT_ECC_ERR_THRSH" acronym="EMIF_ONE_BIT_ECC_ERR_THRSH" offset="0x134" width="32" description="">
    <bitfield id="_1B_ECC_ERR_THRSH" width="8" begin="31" end="24" resetval="0x0" description="1-bit ECC error threshold. The EMIF controller generates an interrupt when the 1-bit ECC error count is greater than this threshold. A value of 0 disables the generation of interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="_1B_ECC_ERR_WIN" width="16" begin="15" end="0" resetval="0x0" description="1-bit ECC error window in number of refresh periods. The controller generates an interrupt when the 1-bit ECC error count is equal to or greater than the threshold within this window. A value of 0 disables the window. Refresh period is defined by the" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ONE_BIT_ECC_ERR_DIST_1" acronym="EMIF_ONE_BIT_ECC_ERR_DIST_1" offset="0x138" width="32" description="">
    <bitfield id="_1B_ECC_ERR_DST_1" width="32" begin="31" end="0" resetval="0x0" description="1-bit ECC error distribution over data bus bits 31:0. A value of 1 on a bit indicates 1-bit error on the corresponding bit on the data bus. Writing a 1 to any bit clears that bit. Writing a 0 has no effect." range="" rwaccess="WOC"/>
  </register>
  <register id="EMIF_ONE_BIT_ECC_ERR_ADDR_LOG" acronym="EMIF_ONE_BIT_ECC_ERR_ADDR_LOG" offset="0x13C" width="32" description="">
    <bitfield id="_1B_ECC_ERR_ADDR" width="32" begin="31" end="0" resetval="0x0" description="1-bit ECC error address. Most significant bits of the starting address of the first two SDRAM bursts that had the 1-bit ECC error. This field displays the first address logged in the 2 deep address logging FIFO. Writing a 1h will pop one element of the FIFO. Writing a 2h will pop both the elements of the FIFO.Writing any other value has no effect.." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_TWO_BIT_ECC_ERR_ADDR_LOG" acronym="EMIF_TWO_BIT_ECC_ERR_ADDR_LOG" offset="0x140" width="32" description="">
    <bitfield id="_2B_ECC_ERR_ADDR" width="32" begin="31" end="0" resetval="0x0" description="2-bit ECC error address. Most significant bits of the start address of the first SDRAM burst that had the 2-bit ECC error. Writing 1h clears this field. Writing any other value has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ONE_BIT_ECC_ERR_DIST_2" acronym="EMIF_ONE_BIT_ECC_ERR_DIST_2" offset="0x144" width="32" description="">
    <bitfield id="_1B_ECC_ERR_DST_2" width="32" begin="31" end="0" resetval="0x0" description="1-bit ECC error distribution over data bus bits 63:32. A value of 1 on a bit indicates 1-bit error on the corresponding bit on the data bus. Writing a 1 to any bit will clear that bit. Writing a 0 has no effect." range="" rwaccess="WOC"/>
  </register>
</module>
