{
  "creator": "Yosys 0.9+4052 (git sha1 44520808, clang  -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$450": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$451": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$452": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$453": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$454": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$455": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$456": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$457": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$458": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$459": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$460": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$461": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$462": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$463": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$464": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$465": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$466": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$467": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$468": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$469": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$470": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$471": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$472": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$473": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$474": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$475": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$476": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$477": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$478": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$479": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$480": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$481": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$482": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$483": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$484": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1593$569": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1595$570": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1601$571": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605$572": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$414": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$415": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$416": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$417": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$418": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$419": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$420": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$421": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$422": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1593$569_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1595$570_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1601$571_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605$572_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729$573": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731$574": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737$575": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1741$576": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$423": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$424": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$425": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$426": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$427": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729$573_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731$574_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737$575_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1741$576_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001$581": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003$582": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009$583": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2013$584": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$441": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$442": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$443": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$444": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$445": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$446": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$447": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$448": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$449": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001$581_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003$582_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009$583_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2013$584_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865$577": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867$578": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873$579": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1877$580": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$437": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$438": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$439": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$440": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865$577_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867$578_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873$579_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1877$580_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "toplevel.v:44.1-111.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "OSCInst0": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:58.33-62.3"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 10 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 11 ],
            "I2": [ 12 ],
            "I3": [ 13 ],
            "O": [ 14 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 16 ],
            "I3": [ 13 ],
            "O": [ 17 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 18 ],
            "I2": [ 19 ],
            "I3": [ 13 ],
            "O": [ 20 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 19 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 26 ],
            "I2": [ 27 ],
            "I3": [ 28 ],
            "O": [ 24 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 31 ],
            "I3": [ 32 ],
            "O": [ 28 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 27 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 31 ],
            "O": [ 26 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 13 ],
            "O": [ 38 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 40 ],
            "I2": [ 23 ],
            "I3": [ 41 ],
            "O": [ 37 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 42 ],
            "I2": [ 43 ],
            "I3": [ 44 ],
            "O": [ 41 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 46 ],
            "O": [ 39 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 40 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 50 ],
            "I3": [ 51 ],
            "O": [ 44 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 52 ],
            "O": [ 43 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 50 ],
            "O": [ 42 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 13 ],
            "O": [ 55 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 57 ],
            "I2": [ 23 ],
            "I3": [ 58 ],
            "O": [ 54 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 13 ],
            "O": [ 61 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 62 ],
            "I1": [ 63 ],
            "I2": [ 23 ],
            "I3": [ 64 ],
            "O": [ 60 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 66 ],
            "I2": [ 49 ],
            "I3": [ 46 ],
            "O": [ 62 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 63 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 71 ],
            "O": [ 67 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 71 ],
            "O": [ 68 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 70 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 74 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 76 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 70 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 69 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 81 ],
            "I2": [ 82 ],
            "I3": [ 83 ],
            "O": [ 64 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 84 ],
            "I3": [ 85 ],
            "O": [ 83 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 86 ],
            "O": [ 82 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 85 ],
            "I3": [ 84 ],
            "O": [ 81 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 87 ],
            "I2": [ 88 ],
            "I3": [ 13 ],
            "O": [ 89 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 90 ],
            "I1": [ 91 ],
            "I2": [ 23 ],
            "I3": [ 92 ],
            "O": [ 88 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 49 ],
            "I3": [ 46 ],
            "O": [ 90 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 96 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 91 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 96 ],
            "I2": [ 97 ],
            "I3": [ 49 ],
            "O": [ 98 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 99 ],
            "I3": [ 100 ],
            "O": [ 101 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 25 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 106 ],
            "I2": [ 107 ],
            "I3": [ 71 ],
            "O": [ 96 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 50 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 107 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 84 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 106 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 110 ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 92 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 113 ],
            "I3": [ 114 ],
            "O": [ 115 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 109 ],
            "I3": [ 116 ],
            "O": [ 112 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 117 ],
            "O": [ 111 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 109 ],
            "O": [ 110 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 119 ],
            "I3": [ 13 ],
            "O": [ 120 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 88 ],
            "I2": [ 60 ],
            "I3": [ 54 ],
            "O": [ 121 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 122 ],
            "I1": [ 123 ],
            "I2": [ 23 ],
            "I3": [ 124 ],
            "O": [ 119 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 47 ],
            "I2": [ 49 ],
            "I3": [ 46 ],
            "O": [ 122 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 126 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 123 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 128 ],
            "I3": [ 71 ],
            "O": [ 125 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 130 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 131 ],
            "I2": [ 132 ],
            "I3": [ 46 ],
            "O": [ 133 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ 135 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 127 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 129 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 138 ],
            "I2": [ 139 ],
            "I3": [ 140 ],
            "O": [ 124 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 141 ],
            "I3": [ 142 ],
            "O": [ 143 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 144 ],
            "I3": [ 145 ],
            "O": [ 140 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 146 ],
            "O": [ 139 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 144 ],
            "O": [ 138 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 147 ],
            "I2": [ 148 ],
            "I3": [ 13 ],
            "O": [ 149 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 153 ],
            "O": [ 148 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 25 ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 153 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 156 ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 152 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 159 ],
            "I2": [ 160 ],
            "I3": [ 133 ],
            "O": [ 151 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 162 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 150 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 165 ],
            "I2": [ 154 ],
            "I3": [ 166 ],
            "O": [ 167 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 165 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 170 ],
            "I3": [ 167 ],
            "O": [ 171 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 46 ],
            "I2": [ 173 ],
            "I3": [ 174 ],
            "O": [ 170 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 176 ],
            "I3": [ 177 ],
            "O": [ 174 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 178 ],
            "I3": [ 179 ],
            "O": [ 155 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 179 ],
            "I3": [ 178 ],
            "O": [ 154 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 180 ],
            "I2": [ 181 ],
            "I3": [ 13 ],
            "O": [ 182 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 181 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 130 ],
            "I2": [ 74 ],
            "I3": [ 133 ],
            "O": [ 184 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 186 ],
            "I2": [ 187 ],
            "I3": [ 188 ],
            "O": [ 185 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 163 ],
            "O": [ 183 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 73 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 189 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 192 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 190 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 69 ],
            "I3": [ 71 ],
            "O": [ 48 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 70 ],
            "I2": [ 129 ],
            "I3": [ 71 ],
            "O": [ 47 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 31 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 73 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 193 ],
            "I2": [ 194 ],
            "I3": [ 13 ],
            "O": [ 195 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 196 ],
            "I2": [ 197 ],
            "I3": [ 194 ],
            "O": [ 198 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "I2": [ 132 ],
            "I3": [ 201 ],
            "O": [ 194 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 45 ],
            "I2": [ 202 ],
            "I3": [ 203 ],
            "O": [ 201 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 49 ],
            "I3": [ 204 ],
            "O": [ 199 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 126 ],
            "I2": [ 49 ],
            "I3": [ 206 ],
            "O": [ 200 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 128 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 45 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 142 ],
            "I3": [ 141 ],
            "O": [ 202 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 197 ],
            "I2": [ 207 ],
            "I3": [ 13 ],
            "O": [ 208 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 211 ],
            "O": [ 197 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 213 ],
            "I2": [ 214 ],
            "I3": [ 132 ],
            "O": [ 196 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 215 ],
            "I2": [ 49 ],
            "I3": [ 206 ],
            "O": [ 214 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 107 ],
            "I2": [ 216 ],
            "I3": [ 71 ],
            "O": [ 162 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 217 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 218 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 162 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 219 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 215 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 220 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 221 ],
            "O": [ 222 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 46 ],
            "I2": [ 173 ],
            "I3": [ 223 ],
            "O": [ 224 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 173 ],
            "I3": [ 46 ],
            "O": [ 223 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 226 ],
            "I3": [ 71 ],
            "O": [ 215 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ 225 ],
            "I3": [ 71 ],
            "O": [ 228 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 229 ],
            "I2": [ 230 ],
            "I3": [ 71 ],
            "O": [ 231 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 132 ],
            "I3": [ 206 ],
            "O": [ 163 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 142 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 225 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 233 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 227 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 234 ],
            "I2": [ 106 ],
            "I3": [ 71 ],
            "O": [ 161 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 226 ],
            "I2": [ 234 ],
            "I3": [ 71 ],
            "O": [ 97 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 144 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 234 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 236 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 226 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 186 ],
            "I1": [ 163 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 16 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 166 ],
            "I2": [ 239 ],
            "I3": [ 240 ],
            "O": [ 188 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 242 ],
            "O": [ 187 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 128 ],
            "O": [ 186 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 243 ],
            "I1": [ 114 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 128 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 34 ],
            "I2": [ 245 ],
            "I3": [ 246 ],
            "O": [ 238 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 243 ],
            "I3": [ 247 ],
            "O": [ 237 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 248 ],
            "I1": [ 249 ],
            "I2": [ 243 ],
            "I3": [ 25 ],
            "O": [ 246 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 248 ],
            "I3": [ 33 ],
            "O": [ 244 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 251 ],
            "I3": [ 13 ],
            "O": [ 252 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 254 ],
            "I3": [ 13 ],
            "O": [ 255 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 257 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 254 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 66 ],
            "I2": [ 49 ],
            "I3": [ 156 ],
            "O": [ 258 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 257 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 259 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 233 ],
            "I3": [ 263 ],
            "O": [ 262 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 264 ],
            "O": [ 261 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 233 ],
            "O": [ 260 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 256 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 71 ],
            "O": [ 265 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 71 ],
            "O": [ 266 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 169 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 267 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 232 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 270 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 236 ],
            "I1": [ 178 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 191 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 142 ],
            "I1": [ 235 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 268 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 84 ],
            "I1": [ 108 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 72 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 109 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 192 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 272 ],
            "I3": [ 13 ],
            "O": [ 273 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 254 ],
            "I2": [ 181 ],
            "I3": [ 148 ],
            "O": [ 274 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 275 ],
            "I1": [ 276 ],
            "I2": [ 277 ],
            "I3": [ 278 ],
            "O": [ 272 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 49 ],
            "I3": [ 156 ],
            "O": [ 277 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 97 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 276 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 279 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 278 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 232 ],
            "I3": [ 282 ],
            "O": [ 281 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 282 ],
            "I3": [ 232 ],
            "O": [ 279 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 282 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 283 ],
            "O": [ 280 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 96 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 275 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 285 ],
            "I3": [ 13 ],
            "O": [ 286 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 274 ],
            "I2": [ 287 ],
            "I3": [ 288 ],
            "O": [ 289 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 290 ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 285 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 46 ],
            "I2": [ 132 ],
            "I3": [ 131 ],
            "O": [ 156 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 293 ],
            "I3": [ 294 ],
            "O": [ 292 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 164 ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 291 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 269 ],
            "I3": [ 297 ],
            "O": [ 296 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 297 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 298 ],
            "O": [ 295 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 269 ],
            "O": [ 164 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 299 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 294 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 126 ],
            "I3": [ 49 ],
            "O": [ 293 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 299 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 301 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 267 ],
            "I3": [ 71 ],
            "O": [ 299 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 302 ],
            "I2": [ 303 ],
            "I3": [ 71 ],
            "O": [ 300 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 305 ],
            "I3": [ 13 ],
            "O": [ 306 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ 309 ],
            "O": [ 305 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 310 ],
            "I2": [ 311 ],
            "I3": [ 13 ],
            "O": [ 312 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 314 ],
            "I3": [ 13 ],
            "O": [ 315 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 317 ],
            "I2": [ 318 ],
            "I3": [ 319 ],
            "O": [ 314 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 228 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 317 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 25 ],
            "I2": [ 98 ],
            "I3": [ 133 ],
            "O": [ 318 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 320 ],
            "I3": [ 321 ],
            "O": [ 319 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 100 ],
            "I3": [ 99 ],
            "O": [ 321 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 322 ],
            "O": [ 320 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 21 ],
            "I2": [ 22 ],
            "I3": [ 323 ],
            "O": [ 316 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 13 ],
            "O": [ 326 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 327 ],
            "I2": [ 328 ],
            "I3": [ 13 ],
            "O": [ 329 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 39 ],
            "I2": [ 323 ],
            "I3": [ 330 ],
            "O": [ 325 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 331 ],
            "I2": [ 332 ],
            "I3": [ 333 ],
            "O": [ 328 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 334 ],
            "I1": [ 335 ],
            "I2": [ 217 ],
            "I3": [ 49 ],
            "O": [ 331 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 222 ],
            "I3": [ 224 ],
            "O": [ 333 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 323 ],
            "O": [ 332 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 336 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 334 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 229 ],
            "I3": [ 71 ],
            "O": [ 335 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 227 ],
            "I3": [ 71 ],
            "O": [ 217 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 269 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 230 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 338 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 229 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 301 ],
            "I1": [ 339 ],
            "I2": [ 340 ],
            "I3": [ 341 ],
            "O": [ 330 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 342 ],
            "O": [ 340 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 131 ],
            "I2": [ 336 ],
            "I3": [ 343 ],
            "O": [ 341 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 336 ],
            "I3": [ 131 ],
            "O": [ 343 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 126 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 339 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 345 ],
            "I3": [ 13 ],
            "O": [ 346 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 348 ],
            "I2": [ 349 ],
            "I3": [ 350 ],
            "O": [ 345 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 351 ],
            "I2": [ 352 ],
            "I3": [ 132 ],
            "O": [ 348 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001111110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 30 ],
            "I2": [ 353 ],
            "I3": [ 49 ],
            "O": [ 350 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 49 ],
            "I2": [ 29 ],
            "I3": [ 354 ],
            "O": [ 349 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 355 ],
            "O": [ 354 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 63 ],
            "I3": [ 323 ],
            "O": [ 347 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ 302 ],
            "I2": [ 49 ],
            "I3": [ 357 ],
            "O": [ 351 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "I2": [ 49 ],
            "I3": [ 204 ],
            "O": [ 352 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ 177 ],
            "I3": [ 175 ],
            "O": [ 358 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 173 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 356 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 338 ],
            "I1": [ 337 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 303 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 100 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 302 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 270 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 357 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ 360 ],
            "I3": [ 13 ],
            "O": [ 361 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 362 ],
            "I1": [ 363 ],
            "I2": [ 364 ],
            "I3": [ 365 ],
            "O": [ 360 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001111110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 30 ],
            "I2": [ 177 ],
            "I3": [ 71 ],
            "O": [ 365 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 71 ],
            "I2": [ 29 ],
            "I3": [ 366 ],
            "O": [ 364 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 367 ],
            "O": [ 366 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 132 ],
            "O": [ 362 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 371 ],
            "I2": [ 372 ],
            "I3": [ 373 ],
            "O": [ 369 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 97 ],
            "I2": [ 49 ],
            "I3": [ 204 ],
            "O": [ 368 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 177 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 370 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 336 ],
            "I2": [ 175 ],
            "I3": [ 71 ],
            "O": [ 371 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 230 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 372 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 91 ],
            "I2": [ 90 ],
            "I3": [ 131 ],
            "O": [ 363 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 163 ],
            "I2": [ 374 ],
            "I3": [ 375 ],
            "O": [ 251 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 98 ],
            "I2": [ 46 ],
            "I3": [ 131 ],
            "O": [ 376 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 49 ],
            "I3": [ 204 ],
            "O": [ 377 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 378 ],
            "I2": [ 379 ],
            "I3": [ 380 ],
            "O": [ 381 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 49 ],
            "I2": [ 353 ],
            "I3": [ 382 ],
            "O": [ 383 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 131 ],
            "I3": [ 336 ],
            "O": [ 382 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 279 ],
            "I2": [ 260 ],
            "I3": [ 143 ],
            "O": [ 384 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 385 ],
            "I1": [ 386 ],
            "I2": [ 387 ],
            "I3": [ 388 ],
            "O": [ 389 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 235 ],
            "I3": [ 390 ],
            "O": [ 380 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 390 ],
            "I3": [ 235 ],
            "O": [ 378 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 391 ],
            "O": [ 379 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 93 ],
            "I3": [ 49 ],
            "O": [ 374 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 93 ],
            "I2": [ 49 ],
            "I3": [ 46 ],
            "O": [ 21 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 22 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 132 ],
            "I3": [ 131 ],
            "O": [ 323 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 114 ],
            "I2": [ 392 ],
            "I3": [ 71 ],
            "O": [ 93 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 392 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 159 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 394 ],
            "I2": [ 393 ],
            "I3": [ 71 ],
            "O": [ 94 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 134 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 393 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 136 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 394 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 394 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 160 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 395 ],
            "I3": [ 71 ],
            "O": [ 95 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 75 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 395 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 79 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 216 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 393 ],
            "I2": [ 392 ],
            "I3": [ 71 ],
            "O": [ 396 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 49 ],
            "I2": [ 397 ],
            "I3": [ 46 ],
            "O": [ 56 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 398 ],
            "I2": [ 399 ],
            "I3": [ 400 ],
            "O": [ 58 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 132 ],
            "O": [ 23 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 108 ],
            "I3": [ 401 ],
            "O": [ 400 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 401 ],
            "I3": [ 108 ],
            "O": [ 398 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 402 ],
            "O": [ 399 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 114 ],
            "I3": [ 49 ],
            "O": [ 397 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 243 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 392 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 403 ],
            "I2": [ 404 ],
            "I3": [ 405 ],
            "O": [ 375 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 406 ],
            "I2": [ 134 ],
            "I3": [ 115 ],
            "O": [ 407 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 407 ],
            "I3": [ 408 ],
            "O": [ 409 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011010010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 113 ],
            "I2": [ 114 ],
            "I3": [ 411 ],
            "O": [ 412 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 389 ],
            "I3": [ 384 ],
            "O": [ 413 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 411 ],
            "CO": [ 410 ],
            "I0": [ 113 ],
            "I1": [ 114 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 414 ],
            "CO": [ 415 ],
            "I0": [ 282 ],
            "I1": [ 232 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 414 ],
            "I0": [ 297 ],
            "I1": [ 269 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 418 ],
            "I0": [ 406 ],
            "I1": [ 134 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 419 ],
            "CO": [ 417 ],
            "I0": [ 420 ],
            "I1": [ 137 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 421 ],
            "CO": [ 419 ],
            "I0": [ 422 ],
            "I1": [ 136 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 423 ],
            "CO": [ 421 ],
            "I0": [ 424 ],
            "I1": [ 76 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 425 ],
            "CO": [ 423 ],
            "I0": [ 426 ],
            "I1": [ 75 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 427 ],
            "CO": [ 425 ],
            "I0": [ 428 ],
            "I1": [ 80 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 427 ],
            "I0": [ 430 ],
            "I1": [ 79 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 431 ],
            "CO": [ 429 ],
            "I0": [ 32 ],
            "I1": [ 31 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 432 ],
            "CO": [ 431 ],
            "I0": [ 51 ],
            "I1": [ 50 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 434 ],
            "I0": [ 71 ],
            "I1": [ 177 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 435 ],
            "CO": [ 416 ],
            "I0": [ 436 ],
            "I1": [ 337 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 437 ],
            "CO": [ 432 ],
            "I0": [ 401 ],
            "I1": [ 108 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 438 ],
            "CO": [ 437 ],
            "I0": [ 85 ],
            "I1": [ 84 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 439 ],
            "CO": [ 438 ],
            "I0": [ 116 ],
            "I1": [ 109 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 439 ],
            "I0": [ 145 ],
            "I1": [ 144 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 441 ],
            "CO": [ 440 ],
            "I0": [ 179 ],
            "I1": [ 178 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 442 ],
            "CO": [ 441 ],
            "I0": [ 241 ],
            "I1": [ 236 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 443 ],
            "CO": [ 442 ],
            "I0": [ 390 ],
            "I1": [ 235 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 444 ],
            "CO": [ 443 ],
            "I0": [ 141 ],
            "I1": [ 142 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 445 ],
            "CO": [ 444 ],
            "I0": [ 168 ],
            "I1": [ 169 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 415 ],
            "CO": [ 445 ],
            "I0": [ 263 ],
            "I1": [ 233 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 435 ],
            "I0": [ 447 ],
            "I1": [ 338 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 433 ],
            "I0": [ 175 ],
            "I1": [ 176 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 448 ],
            "CO": [ 446 ],
            "I0": [ 99 ],
            "I1": [ 100 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 449 ],
            "CO": [ 448 ],
            "I0": [ 131 ],
            "I1": [ 336 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 450 ],
            "CO": [ 449 ],
            "I0": [ 46 ],
            "I1": [ 173 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 451 ],
            "CO": [ 411 ],
            "I0": [ 247 ],
            "I1": [ 243 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 450 ],
            "I0": [ 49 ],
            "I1": [ 353 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 418 ],
            "CO": [ 451 ],
            "I0": [ 452 ],
            "I1": [ 135 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 452 ],
            "I3": [ 135 ],
            "O": [ 403 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 135 ],
            "I3": [ 452 ],
            "O": [ 405 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 453 ],
            "O": [ 404 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 454 ],
            "I2": [ 455 ],
            "I3": [ 13 ],
            "O": [ 456 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 13 ],
            "O": [ 459 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 458 ],
            "I1": [ 328 ],
            "I2": [ 325 ],
            "I3": [ 314 ],
            "O": [ 460 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 458 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 205 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 464 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 300 ],
            "I2": [ 49 ],
            "I3": [ 163 ],
            "O": [ 462 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 356 ],
            "I3": [ 71 ],
            "O": [ 465 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 466 ],
            "I2": [ 467 ],
            "I3": [ 468 ],
            "O": [ 463 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 25 ],
            "I2": [ 176 ],
            "I3": [ 175 ],
            "O": [ 468 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 469 ],
            "O": [ 466 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 176 ],
            "I2": [ 30 ],
            "I3": [ 470 ],
            "O": [ 467 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 471 ],
            "I3": [ 472 ],
            "O": [ 470 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 103 ],
            "I2": [ 104 ],
            "I3": [ 102 ],
            "O": [ 471 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 122 ],
            "I2": [ 123 ],
            "I3": [ 323 ],
            "O": [ 461 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 191 ],
            "I3": [ 71 ],
            "O": [ 205 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 72 ],
            "I3": [ 71 ],
            "O": [ 126 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 473 ],
            "I2": [ 474 ],
            "I3": [ 13 ],
            "O": [ 475 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 360 ],
            "I3": [ 345 ],
            "O": [ 476 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 121 ],
            "I2": [ 478 ],
            "I3": [ 198 ],
            "O": [ 479 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 376 ],
            "I2": [ 132 ],
            "I3": [ 381 ],
            "O": [ 474 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 103 ],
            "I2": [ 102 ],
            "I3": [ 104 ],
            "O": [ 132 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 481 ],
            "I2": [ 482 ],
            "I3": [ 483 ],
            "O": [ 455 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 134 ],
            "I3": [ 406 ],
            "O": [ 483 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 406 ],
            "I2": [ 134 ],
            "I3": [ 25 ],
            "O": [ 482 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 484 ],
            "O": [ 481 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 163 ],
            "I3": [ 45 ],
            "O": [ 480 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 104 ],
            "I2": [ 105 ],
            "I3": [ 103 ],
            "O": [ 30 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 29 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 485 ],
            "I2": [ 486 ],
            "I3": [ 13 ],
            "O": [ 487 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 163 ],
            "I2": [ 212 ],
            "I3": [ 488 ],
            "O": [ 486 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 489 ],
            "I2": [ 490 ],
            "I3": [ 491 ],
            "O": [ 488 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 396 ],
            "I3": [ 397 ],
            "O": [ 212 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 137 ],
            "I3": [ 420 ],
            "O": [ 491 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 420 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 492 ],
            "O": [ 490 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 420 ],
            "I3": [ 137 ],
            "O": [ 489 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 494 ],
            "I3": [ 13 ],
            "O": [ 495 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 163 ],
            "I2": [ 496 ],
            "I3": [ 497 ],
            "O": [ 494 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 498 ],
            "I2": [ 499 ],
            "I3": [ 500 ],
            "O": [ 497 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 49 ],
            "O": [ 496 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 128 ],
            "O": [ 65 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 127 ],
            "I3": [ 71 ],
            "O": [ 66 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 398 ],
            "I1": [ 42 ],
            "I2": [ 501 ],
            "I3": [ 498 ],
            "O": [ 387 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 447 ],
            "I3": [ 338 ],
            "O": [ 385 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 489 ],
            "I2": [ 247 ],
            "I3": [ 243 ],
            "O": [ 388 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 136 ],
            "I3": [ 422 ],
            "O": [ 500 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 502 ],
            "O": [ 499 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 422 ],
            "I3": [ 136 ],
            "O": [ 498 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 504 ],
            "I3": [ 13 ],
            "O": [ 505 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 163 ],
            "I2": [ 506 ],
            "I3": [ 507 ],
            "O": [ 504 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 508 ],
            "I2": [ 509 ],
            "I3": [ 510 ],
            "O": [ 507 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 93 ],
            "I2": [ 94 ],
            "I3": [ 49 ],
            "O": [ 506 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 26 ],
            "I2": [ 511 ],
            "I3": [ 508 ],
            "O": [ 408 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 512 ],
            "O": [ 509 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 76 ],
            "I3": [ 424 ],
            "O": [ 510 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 424 ],
            "I3": [ 76 ],
            "O": [ 508 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 513 ],
            "I2": [ 514 ],
            "I3": [ 13 ],
            "O": [ 515 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 514 ],
            "I1": [ 504 ],
            "I2": [ 494 ],
            "I3": [ 486 ],
            "O": [ 287 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 163 ],
            "I2": [ 290 ],
            "I3": [ 516 ],
            "O": [ 514 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 511 ],
            "I2": [ 517 ],
            "I3": [ 518 ],
            "O": [ 516 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 47 ],
            "I3": [ 49 ],
            "O": [ 290 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 75 ],
            "I3": [ 426 ],
            "O": [ 518 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 519 ],
            "O": [ 517 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 75 ],
            "O": [ 511 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 520 ],
            "I2": [ 521 ],
            "I3": [ 13 ],
            "O": [ 522 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 23 ],
            "I2": [ 523 ],
            "I3": [ 524 ],
            "O": [ 521 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 523 ],
            "I3": [ 323 ],
            "O": [ 307 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 218 ],
            "I3": [ 219 ],
            "O": [ 309 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 172 ],
            "I2": [ 525 ],
            "I3": [ 526 ],
            "O": [ 308 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 337 ],
            "I3": [ 436 ],
            "O": [ 526 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 436 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 527 ],
            "O": [ 525 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 436 ],
            "I3": [ 337 ],
            "O": [ 172 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 501 ],
            "I2": [ 528 ],
            "I3": [ 529 ],
            "O": [ 524 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 159 ],
            "I1": [ 160 ],
            "I2": [ 157 ],
            "I3": [ 46 ],
            "O": [ 523 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 80 ],
            "I3": [ 428 ],
            "O": [ 529 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 428 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 530 ],
            "O": [ 528 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 428 ],
            "I3": [ 80 ],
            "O": [ 501 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 532 ],
            "I3": [ 13 ],
            "O": [ 533 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 19 ],
            "I2": [ 532 ],
            "I3": [ 521 ],
            "O": [ 477 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 311 ],
            "I2": [ 308 ],
            "I3": [ 309 ],
            "O": [ 478 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 23 ],
            "I2": [ 534 ],
            "I3": [ 535 ],
            "O": [ 532 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 386 ],
            "I2": [ 536 ],
            "I3": [ 537 ],
            "O": [ 535 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 130 ],
            "I1": [ 74 ],
            "I2": [ 186 ],
            "I3": [ 46 ],
            "O": [ 534 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 79 ],
            "I3": [ 430 ],
            "O": [ 537 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 538 ],
            "O": [ 536 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 430 ],
            "I3": [ 79 ],
            "O": [ 386 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 455 ],
            "I1": [ 251 ],
            "I2": [ 16 ],
            "I3": [ 12 ],
            "O": [ 288 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 163 ],
            "I2": [ 539 ],
            "I3": [ 540 ],
            "O": [ 12 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 541 ],
            "O": [ 158 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 114 ],
            "O": [ 157 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 102 ],
            "I2": [ 105 ],
            "I3": [ 103 ],
            "O": [ 34 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 34 ],
            "I2": [ 472 ],
            "I3": [ 543 ],
            "O": [ 540 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 114 ],
            "I3": [ 113 ],
            "O": [ 539 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 544 ],
            "I1": [ 545 ],
            "I2": [ 114 ],
            "I3": [ 25 ],
            "O": [ 543 ]
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 545 ],
            "I2": [ 544 ],
            "I3": [ 33 ],
            "O": [ 542 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 208 ],
            "E": [ 546 ],
            "Q": [ 547 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 255 ],
            "E": [ 546 ],
            "Q": [ 548 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 361 ],
            "E": [ 546 ],
            "Q": [ 549 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 459 ],
            "E": [ 546 ],
            "Q": [ 550 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 273 ],
            "E": [ 546 ],
            "Q": [ 551 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 286 ],
            "E": [ 546 ],
            "Q": [ 552 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 306 ],
            "E": [ 546 ],
            "Q": [ 553 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 312 ],
            "E": [ 546 ],
            "Q": [ 554 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 315 ],
            "E": [ 546 ],
            "Q": [ 555 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 326 ],
            "E": [ 546 ],
            "Q": [ 556 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 329 ],
            "E": [ 546 ],
            "Q": [ 557 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 346 ],
            "E": [ 546 ],
            "Q": [ 558 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 559 ],
            "E": [ 560 ],
            "Q": [ 561 ],
            "R": [ 562 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 563 ],
            "O": [ 560 ]
          }
        },
        "data_mem_inst.data_block.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx0xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx0",
            "INIT_1": "xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx0xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx1",
            "INIT_2": "xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx1xxx0xxx0",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 581, "x", "x", "x", 582, "x", "x", "x", 583, "x", "x", "x", 584, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 562 ],
            "I3": [ 585 ],
            "O": [ 580 ]
          }
        },
        "data_mem_inst.data_block.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx1",
            "INIT_1": "xxx0xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0",
            "INIT_2": "xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx0xxx1xxx0",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 602, "x", "x", "x", 603, "x", "x", "x", 604, "x", "x", "x", 605, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx1",
            "INIT_1": "xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx0xxx0xxx1xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx0",
            "INIT_2": "xxx1xxx1xxx0xxx0xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx1xxx1xxx0",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 622, "x", "x", "x", 623, "x", "x", "x", 624, "x", "x", "x", 625, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx0xxx0xxx0xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1",
            "INIT_1": "xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx1xxx0xxx1xxx1xxx1xxx0",
            "INIT_2": "xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx1xxx0xxx0xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx0xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx0xxx1xxx0xxx0xxx0xxx1xxx1xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx0xxx1xxx1xxx0xxx0xxx1xxx0xxx1",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx0xxx0xxx0",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 642, "x", "x", "x", 643, "x", "x", "x", 644, "x", "x", "x", 645, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1",
            "INIT_1": "xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1",
            "INIT_2": "xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx1xxx1xxx1",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 662, "x", "x", "x", 663, "x", "x", "x", 664, "x", "x", "x", 665, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1",
            "INIT_1": "xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1",
            "INIT_2": "xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx1xxx1xxx1",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 682, "x", "x", "x", 683, "x", "x", "x", 684, "x", "x", "x", 685, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1",
            "INIT_1": "xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1",
            "INIT_2": "xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx1xxx1xxx1",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 702, "x", "x", "x", 703, "x", "x", "x", 704, "x", "x", "x", 705, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1",
            "INIT_1": "xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1",
            "INIT_2": "xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1xxx1xxx1xxx1xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx0",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx1xxx1xxx1",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 563 ],
            "RDATA": [ 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721 ],
            "RE": [ "1" ],
            "WADDR": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 580 ],
            "WDATA": [ "x", 722, "x", "x", "x", 723, "x", "x", "x", 724, "x", "x", "x", 725, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 726 ],
            "E": [ 727 ],
            "Q": [ 9 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 728 ],
            "E": [ 727 ],
            "Q": [ 8 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 729 ],
            "E": [ 727 ],
            "Q": [ 7 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 730 ],
            "E": [ 727 ],
            "Q": [ 6 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 731 ],
            "E": [ 727 ],
            "Q": [ 5 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 732 ],
            "E": [ 727 ],
            "Q": [ 4 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 733 ],
            "E": [ 727 ],
            "Q": [ 3 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 734 ],
            "E": [ 727 ],
            "Q": [ 2 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 736 ],
            "I3": [ 737 ],
            "O": [ 727 ]
          }
        },
        "data_mem_inst.memread_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 738 ],
            "I3": [ 739 ],
            "O": [ 559 ]
          }
        },
        "data_mem_inst.memread_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 562 ],
            "I3": [ 585 ],
            "O": [ 546 ]
          }
        },
        "data_mem_inst.memread_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 741 ],
            "O": [ 739 ]
          }
        },
        "data_mem_inst.memread_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 739 ],
            "E": [ 546 ],
            "Q": [ 742 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 742 ],
            "I3": [ 563 ],
            "O": [ 743 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 562 ],
            "I3": [ 585 ],
            "O": [ 563 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 17 ],
            "I2": [ 14 ],
            "I3": [ 738 ],
            "O": [ 744 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 286 ],
            "I1": [ 456 ],
            "I2": [ 252 ],
            "I3": [ 744 ],
            "O": [ 745 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 745 ],
            "I2": [ 747 ],
            "I3": [ 748 ],
            "O": [ 736 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 361 ],
            "I2": [ 346 ],
            "I3": [ 475 ],
            "O": [ 737 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 749 ],
            "I1": [ 750 ],
            "I2": [ 751 ],
            "I3": [ 752 ],
            "O": [ 735 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 208 ],
            "I3": [ 195 ],
            "O": [ 752 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 89 ],
            "I2": [ 61 ],
            "I3": [ 55 ],
            "O": [ 751 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 20 ],
            "I2": [ 533 ],
            "I3": [ 522 ],
            "O": [ 750 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 306 ],
            "I3": [ 312 ],
            "O": [ 749 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 505 ],
            "I2": [ 495 ],
            "I3": [ 487 ],
            "O": [ 748 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 255 ],
            "I2": [ 182 ],
            "I3": [ 149 ],
            "O": [ 747 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 459 ],
            "I1": [ 329 ],
            "I2": [ 326 ],
            "I3": [ 315 ],
            "O": [ 746 ]
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 753 ],
            "O": [ 738 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 738 ],
            "E": [ 546 ],
            "Q": [ 754 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 754 ],
            "I1": [ 743 ],
            "I2": [ 559 ],
            "I3": [ 546 ],
            "O": [ 755 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 757 ],
            "O": [ 758 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 759 ],
            "O": [ 760 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 761 ],
            "O": [ 762 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 671 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 761 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 766 ],
            "O": [ 767 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 667 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 766 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 768 ],
            "O": [ 769 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 659 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 768 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 770 ],
            "O": [ 771 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 655 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 770 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 772 ],
            "O": [ 773 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 651 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 772 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 774 ],
            "O": [ 775 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 647 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 774 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 777 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 719 ],
            "I2": [ 639 ],
            "I3": [ 778 ],
            "O": [ 776 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 779 ],
            "I3": [ 765 ],
            "O": [ 780 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 781 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 782 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 780 ],
            "I2": [ 635 ],
            "I3": [ 778 ],
            "O": [ 781 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 784 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 711 ],
            "I1": [ 780 ],
            "I2": [ 631 ],
            "I3": [ 778 ],
            "O": [ 783 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 785 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 786 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 780 ],
            "I2": [ 627 ],
            "I3": [ 778 ],
            "O": [ 785 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 715 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 759 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 787 ],
            "O": [ 788 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 789 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 790 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 780 ],
            "I2": [ 619 ],
            "I3": [ 778 ],
            "O": [ 789 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 791 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 792 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 695 ],
            "I1": [ 780 ],
            "I2": [ 615 ],
            "I3": [ 778 ],
            "O": [ 791 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 793 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 794 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 780 ],
            "I2": [ 611 ],
            "I3": [ 778 ],
            "O": [ 793 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 795 ],
            "I2": [ 765 ],
            "I3": [ 756 ],
            "O": [ 796 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 780 ],
            "I2": [ 607 ],
            "I3": [ 778 ],
            "O": [ 795 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 797 ],
            "I2": [ 765 ],
            "I3": [ 798 ],
            "O": [ 799 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 780 ],
            "I2": [ 599 ],
            "I3": [ 778 ],
            "O": [ 797 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 549 ],
            "I2": [ 779 ],
            "I3": [ 765 ],
            "O": [ 778 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 800 ],
            "I2": [ 801 ],
            "I3": [ 765 ],
            "O": [ 798 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 599 ],
            "I2": [ 778 ],
            "I3": [ 780 ],
            "O": [ 800 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 763 ],
            "I2": [ 802 ],
            "I3": [ 639 ],
            "O": [ 801 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 803 ],
            "I2": [ 804 ],
            "I3": [ 805 ],
            "O": [ 806 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 635 ],
            "I1": [ 675 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 805 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 675 ],
            "I2": [ 807 ],
            "I3": [ 765 ],
            "O": [ 804 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 715 ],
            "O": [ 807 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 803 ],
            "I2": [ 808 ],
            "I3": [ 809 ],
            "O": [ 810 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 631 ],
            "I1": [ 671 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 809 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 671 ],
            "I2": [ 811 ],
            "I3": [ 765 ],
            "O": [ 808 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 711 ],
            "O": [ 811 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 803 ],
            "I2": [ 812 ],
            "I3": [ 813 ],
            "O": [ 814 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 667 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 813 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 667 ],
            "I2": [ 815 ],
            "I3": [ 765 ],
            "O": [ 812 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 707 ],
            "O": [ 815 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 803 ],
            "I2": [ 816 ],
            "I3": [ 817 ],
            "O": [ 818 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 659 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 817 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 659 ],
            "I2": [ 819 ],
            "I3": [ 765 ],
            "O": [ 816 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 699 ],
            "O": [ 819 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 803 ],
            "I2": [ 820 ],
            "I3": [ 821 ],
            "O": [ 822 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 615 ],
            "I1": [ 655 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 821 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 655 ],
            "I2": [ 823 ],
            "I3": [ 765 ],
            "O": [ 820 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 695 ],
            "O": [ 823 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 711 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 787 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 824 ],
            "O": [ 825 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 803 ],
            "I2": [ 826 ],
            "I3": [ 827 ],
            "O": [ 828 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 651 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 827 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 651 ],
            "I2": [ 829 ],
            "I3": [ 765 ],
            "O": [ 826 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 691 ],
            "O": [ 829 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 565 ],
            "I1": [ 803 ],
            "I2": [ 830 ],
            "I3": [ 831 ],
            "O": [ 832 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 550 ],
            "I2": [ 549 ],
            "I3": [ 779 ],
            "O": [ 803 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 647 ],
            "I2": [ 765 ],
            "I3": [ 802 ],
            "O": [ 831 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 647 ],
            "I2": [ 833 ],
            "I3": [ 765 ],
            "O": [ 830 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 778 ],
            "I3": [ 687 ],
            "O": [ 833 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 778 ],
            "I3": [ 780 ],
            "O": [ 802 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 707 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 824 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 834 ],
            "O": [ 835 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 699 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 834 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 836 ],
            "O": [ 837 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 695 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 836 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 838 ],
            "O": [ 839 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 691 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 838 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 840 ],
            "O": [ 841 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 687 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 840 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 842 ],
            "O": [ 843 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 679 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 842 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 844 ],
            "O": [ 845 ]
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 675 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 844 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 758 ],
            "E": [ 846 ],
            "Q": [ 847 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 760 ],
            "E": [ 846 ],
            "Q": [ 848 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 762 ],
            "E": [ 846 ],
            "Q": [ 849 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 767 ],
            "E": [ 846 ],
            "Q": [ 850 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 769 ],
            "E": [ 846 ],
            "Q": [ 851 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 771 ],
            "E": [ 846 ],
            "Q": [ 852 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 773 ],
            "E": [ 846 ],
            "Q": [ 853 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 775 ],
            "E": [ 846 ],
            "Q": [ 854 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 777 ],
            "E": [ 846 ],
            "Q": [ 855 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 782 ],
            "E": [ 846 ],
            "Q": [ 856 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 784 ],
            "E": [ 846 ],
            "Q": [ 857 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 786 ],
            "E": [ 846 ],
            "Q": [ 858 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 788 ],
            "E": [ 846 ],
            "Q": [ 859 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 790 ],
            "E": [ 846 ],
            "Q": [ 860 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 792 ],
            "E": [ 846 ],
            "Q": [ 861 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 794 ],
            "E": [ 846 ],
            "Q": [ 862 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 796 ],
            "E": [ 846 ],
            "Q": [ 863 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 799 ],
            "E": [ 846 ],
            "Q": [ 864 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 806 ],
            "E": [ 846 ],
            "Q": [ 865 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 810 ],
            "E": [ 846 ],
            "Q": [ 866 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 814 ],
            "E": [ 846 ],
            "Q": [ 867 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 818 ],
            "E": [ 846 ],
            "Q": [ 868 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 822 ],
            "E": [ 846 ],
            "Q": [ 869 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 825 ],
            "E": [ 846 ],
            "Q": [ 870 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 828 ],
            "E": [ 846 ],
            "Q": [ 871 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 832 ],
            "E": [ 846 ],
            "Q": [ 872 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 835 ],
            "E": [ 846 ],
            "Q": [ 873 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 837 ],
            "E": [ 846 ],
            "Q": [ 874 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 839 ],
            "E": [ 846 ],
            "Q": [ 875 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 841 ],
            "E": [ 846 ],
            "Q": [ 876 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 843 ],
            "E": [ 846 ],
            "Q": [ 877 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 845 ],
            "E": [ 846 ],
            "Q": [ 878 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 879 ],
            "I3": [ 880 ],
            "O": [ 725 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 881 ],
            "I2": [ 882 ],
            "I3": [ 883 ],
            "O": [ 724 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 671 ],
            "I3": [ 885 ],
            "O": [ 683 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 886 ],
            "I2": [ 887 ],
            "I3": [ 888 ],
            "O": [ 885 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 667 ],
            "I3": [ 889 ],
            "O": [ 682 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 890 ],
            "I2": [ 887 ],
            "I3": [ 891 ],
            "O": [ 889 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 659 ],
            "I3": [ 892 ],
            "O": [ 665 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 893 ],
            "I2": [ 887 ],
            "I3": [ 894 ],
            "O": [ 892 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 655 ],
            "I3": [ 895 ],
            "O": [ 664 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 896 ],
            "I2": [ 887 ],
            "I3": [ 897 ],
            "O": [ 895 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 651 ],
            "I3": [ 898 ],
            "O": [ 663 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 899 ],
            "I2": [ 887 ],
            "I3": [ 900 ],
            "O": [ 898 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 647 ],
            "I3": [ 901 ],
            "O": [ 662 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 902 ],
            "I2": [ 887 ],
            "I3": [ 903 ],
            "O": [ 901 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 904 ],
            "I3": [ 905 ],
            "O": [ 645 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 906 ],
            "O": [ 904 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 908 ],
            "I2": [ 909 ],
            "I3": [ 639 ],
            "O": [ 905 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 635 ],
            "I3": [ 910 ],
            "O": [ 644 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 911 ],
            "I2": [ 907 ],
            "I3": [ 912 ],
            "O": [ 910 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 913 ],
            "O": [ 912 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 914 ],
            "I3": [ 915 ],
            "O": [ 643 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 916 ],
            "O": [ 914 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 888 ],
            "I2": [ 909 ],
            "I3": [ 631 ],
            "O": [ 915 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 917 ],
            "I3": [ 918 ],
            "O": [ 642 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 919 ],
            "O": [ 917 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_19_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 891 ],
            "I2": [ 909 ],
            "I3": [ 627 ],
            "O": [ 918 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 920 ],
            "I2": [ 921 ],
            "I3": [ 911 ],
            "O": [ 883 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 922 ],
            "I3": [ 913 ],
            "O": [ 882 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 711 ],
            "I1": [ 881 ],
            "I2": [ 923 ],
            "I3": [ 924 ],
            "O": [ 723 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 619 ],
            "I3": [ 925 ],
            "O": [ 625 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 894 ],
            "I2": [ 907 ],
            "I3": [ 926 ],
            "O": [ 925 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 927 ],
            "O": [ 926 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 928 ],
            "I3": [ 929 ],
            "O": [ 624 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 930 ],
            "O": [ 928 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 897 ],
            "I2": [ 909 ],
            "I3": [ 615 ],
            "O": [ 929 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 931 ],
            "I3": [ 932 ],
            "O": [ 623 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 933 ],
            "O": [ 931 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 900 ],
            "I2": [ 909 ],
            "I3": [ 611 ],
            "O": [ 932 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 607 ],
            "I3": [ 934 ],
            "O": [ 622 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 765 ],
            "I2": [ 549 ],
            "I3": [ 779 ],
            "O": [ 909 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 779 ],
            "I2": [ 549 ],
            "I3": [ 550 ],
            "O": [ 907 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 903 ],
            "I2": [ 907 ],
            "I3": [ 935 ],
            "O": [ 934 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 936 ],
            "O": [ 935 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 599 ],
            "I2": [ 908 ],
            "I3": [ 803 ],
            "O": [ 605 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 595 ],
            "I2": [ 911 ],
            "I3": [ 803 ],
            "O": [ 604 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 591 ],
            "I2": [ 888 ],
            "I3": [ 803 ],
            "O": [ 603 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 587 ],
            "I2": [ 891 ],
            "I3": [ 803 ],
            "O": [ 602 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 894 ],
            "I3": [ 803 ],
            "O": [ 584 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 897 ],
            "I3": [ 803 ],
            "O": [ 583 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 937 ],
            "I2": [ 921 ],
            "I3": [ 888 ],
            "O": [ 924 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 922 ],
            "I3": [ 916 ],
            "O": [ 923 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 938 ],
            "I3": [ 939 ],
            "O": [ 722 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 569 ],
            "I2": [ 900 ],
            "I3": [ 803 ],
            "O": [ 582 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 565 ],
            "I2": [ 903 ],
            "I3": [ 803 ],
            "O": [ 581 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 891 ],
            "I2": [ 881 ],
            "I3": [ 707 ],
            "O": [ 939 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 940 ],
            "I2": [ 922 ],
            "I3": [ 919 ],
            "O": [ 938 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 881 ],
            "I2": [ 941 ],
            "I3": [ 942 ],
            "O": [ 705 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 943 ],
            "I2": [ 921 ],
            "I3": [ 894 ],
            "O": [ 942 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 922 ],
            "I3": [ 927 ],
            "O": [ 941 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 944 ],
            "I3": [ 945 ],
            "O": [ 704 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 897 ],
            "I2": [ 881 ],
            "I3": [ 695 ],
            "O": [ 945 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 946 ],
            "I2": [ 922 ],
            "I3": [ 930 ],
            "O": [ 944 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 881 ],
            "I2": [ 947 ],
            "I3": [ 948 ],
            "O": [ 703 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 949 ],
            "I2": [ 921 ],
            "I3": [ 900 ],
            "O": [ 948 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 922 ],
            "I3": [ 933 ],
            "O": [ 947 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 881 ],
            "I2": [ 950 ],
            "I3": [ 951 ],
            "O": [ 702 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 765 ],
            "I2": [ 549 ],
            "I3": [ 779 ],
            "O": [ 881 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 779 ],
            "I2": [ 550 ],
            "I3": [ 549 ],
            "O": [ 921 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 952 ],
            "I2": [ 921 ],
            "I3": [ 903 ],
            "O": [ 951 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 922 ],
            "I3": [ 936 ],
            "O": [ 950 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 679 ],
            "I3": [ 953 ],
            "O": [ 685 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 675 ],
            "I3": [ 954 ],
            "O": [ 684 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 955 ],
            "I2": [ 887 ],
            "I3": [ 911 ],
            "O": [ 954 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 956 ],
            "I2": [ 887 ],
            "I3": [ 908 ],
            "O": [ 953 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 550 ],
            "I2": [ 549 ],
            "I3": [ 779 ],
            "O": [ 884 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 765 ],
            "I2": [ 779 ],
            "I3": [ 549 ],
            "O": [ 887 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 908 ],
            "I2": [ 881 ],
            "I3": [ 719 ],
            "O": [ 880 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 957 ],
            "I2": [ 922 ],
            "I3": [ 906 ],
            "O": [ 879 ]
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 779 ],
            "I2": [ 765 ],
            "I3": [ 549 ],
            "O": [ 922 ]
          }
        },
        "data_mem_inst.select2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 958 ],
            "E": [ 546 ],
            "Q": [ 765 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 959 ],
            "E": [ 546 ],
            "Q": [ 960 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 780 ],
            "I3": [ 960 ],
            "O": [ 764 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 798 ],
            "I3": [ 960 ],
            "O": [ 756 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 719 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 757 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 549 ],
            "I2": [ 765 ],
            "I3": [ 779 ],
            "O": [ 763 ]
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 563 ],
            "E": [ 755 ],
            "Q": [ 562 ],
            "R": [ 546 ]
          }
        },
        "data_mem_inst.state_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 743 ],
            "E": [ 755 ],
            "Q": [ 585 ],
            "S": [ 546 ]
          }
        },
        "data_mem_inst.state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 585 ],
            "I3": [ 562 ],
            "O": [ 846 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 962 ],
            "I3": [ 963 ],
            "O": [ 964 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 965 ],
            "I2": [ 966 ],
            "I3": [ 963 ],
            "O": [ 967 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 969 ],
            "I3": [ 963 ],
            "O": [ 970 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 972 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 969 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 975 ],
            "I2": [ 972 ],
            "I3": [ 976 ],
            "O": [ 977 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 977 ],
            "I3": [ 978 ],
            "O": [ 31 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 968 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 982 ],
            "I2": [ 849 ],
            "I3": [ 983 ],
            "O": [ 972 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 984 ],
            "I2": [ 985 ],
            "I3": [ 963 ],
            "O": [ 986 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 988 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 985 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 989 ],
            "I2": [ 988 ],
            "I3": [ 976 ],
            "O": [ 990 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 984 ],
            "I2": [ 990 ],
            "I3": [ 978 ],
            "O": [ 50 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 991 ],
            "I2": [ 992 ],
            "I3": [ 981 ],
            "O": [ 984 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 993 ],
            "I2": [ 850 ],
            "I3": [ 983 ],
            "O": [ 988 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 995 ],
            "I3": [ 963 ],
            "O": [ 996 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 997 ],
            "I1": [ 998 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 995 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 999 ],
            "I2": [ 998 ],
            "I3": [ 976 ],
            "O": [ 1000 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 1000 ],
            "I3": [ 978 ],
            "O": [ 108 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1001 ],
            "I2": [ 1002 ],
            "I3": [ 981 ],
            "O": [ 994 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 851 ],
            "I3": [ 983 ],
            "O": [ 998 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 1005 ],
            "I3": [ 963 ],
            "O": [ 1006 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1005 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1009 ],
            "I2": [ 1008 ],
            "I3": [ 976 ],
            "O": [ 1010 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 1010 ],
            "I3": [ 978 ],
            "O": [ 84 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1011 ],
            "I2": [ 1012 ],
            "I3": [ 981 ],
            "O": [ 1004 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 852 ],
            "I3": [ 983 ],
            "O": [ 1008 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1014 ],
            "I2": [ 1015 ],
            "I3": [ 963 ],
            "O": [ 1016 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ 1018 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1015 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1019 ],
            "I2": [ 1018 ],
            "I3": [ 976 ],
            "O": [ 1020 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1014 ],
            "I2": [ 1020 ],
            "I3": [ 978 ],
            "O": [ 109 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1021 ],
            "I2": [ 1022 ],
            "I3": [ 981 ],
            "O": [ 1014 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1023 ],
            "I2": [ 853 ],
            "I3": [ 983 ],
            "O": [ 1018 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1024 ],
            "I2": [ 1025 ],
            "I3": [ 963 ],
            "O": [ 1026 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1028 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1025 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1029 ],
            "I2": [ 1028 ],
            "I3": [ 976 ],
            "O": [ 1030 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1024 ],
            "I2": [ 1030 ],
            "I3": [ 978 ],
            "O": [ 144 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1031 ],
            "I2": [ 1032 ],
            "I3": [ 981 ],
            "O": [ 1024 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1033 ],
            "I2": [ 854 ],
            "I3": [ 983 ],
            "O": [ 1028 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1034 ],
            "I2": [ 1035 ],
            "I3": [ 963 ],
            "O": [ 1036 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1038 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1035 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1039 ],
            "I2": [ 1038 ],
            "I3": [ 976 ],
            "O": [ 1040 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1034 ],
            "I2": [ 1040 ],
            "I3": [ 978 ],
            "O": [ 178 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1041 ],
            "I2": [ 1042 ],
            "I3": [ 981 ],
            "O": [ 1034 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1043 ],
            "I2": [ 855 ],
            "I3": [ 983 ],
            "O": [ 1038 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1044 ],
            "I2": [ 1045 ],
            "I3": [ 963 ],
            "O": [ 1046 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1044 ],
            "I1": [ 1045 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 1048 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1048 ],
            "I1": [ 1049 ],
            "I2": [ 236 ],
            "I3": [ 30 ],
            "O": [ 239 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 1048 ],
            "I2": [ 236 ],
            "I3": [ 29 ],
            "O": [ 240 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1048 ],
            "I2": [ 1049 ],
            "I3": [ 236 ],
            "O": [ 166 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 180 ],
            "O": [ 1049 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1051 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1045 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1052 ],
            "I2": [ 1051 ],
            "I3": [ 976 ],
            "O": [ 1053 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1044 ],
            "I2": [ 1053 ],
            "I3": [ 978 ],
            "O": [ 236 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1054 ],
            "I2": [ 1055 ],
            "I3": [ 981 ],
            "O": [ 1044 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1056 ],
            "I2": [ 856 ],
            "I3": [ 983 ],
            "O": [ 1051 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1057 ],
            "I2": [ 1058 ],
            "I3": [ 963 ],
            "O": [ 1059 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1057 ],
            "I1": [ 1058 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 1060 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1060 ],
            "I1": [ 1061 ],
            "I2": [ 142 ],
            "I3": [ 25 ],
            "O": [ 1062 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1061 ],
            "I2": [ 1060 ],
            "I3": [ 33 ],
            "O": [ 1063 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 34 ],
            "I2": [ 1064 ],
            "I3": [ 1062 ],
            "O": [ 203 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 193 ],
            "O": [ 1061 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1058 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1067 ],
            "I2": [ 1066 ],
            "I3": [ 976 ],
            "O": [ 1068 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1057 ],
            "I2": [ 1068 ],
            "I3": [ 978 ],
            "O": [ 142 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1069 ],
            "I2": [ 1070 ],
            "I3": [ 981 ],
            "O": [ 1057 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1071 ],
            "I2": [ 858 ],
            "I3": [ 983 ],
            "O": [ 1066 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1072 ],
            "I2": [ 1073 ],
            "I3": [ 963 ],
            "O": [ 1074 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 1073 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 1075 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1075 ],
            "I1": [ 1076 ],
            "I2": [ 169 ],
            "I3": [ 30 ],
            "O": [ 1077 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1076 ],
            "I2": [ 1075 ],
            "I3": [ 33 ],
            "O": [ 1078 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1078 ],
            "I1": [ 34 ],
            "I2": [ 1079 ],
            "I3": [ 1077 ],
            "O": [ 211 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 25 ],
            "I2": [ 169 ],
            "I3": [ 168 ],
            "O": [ 210 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1080 ],
            "I1": [ 162 ],
            "I2": [ 49 ],
            "I3": [ 133 ],
            "O": [ 209 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1080 ],
            "I1": [ 162 ],
            "I2": [ 46 ],
            "I3": [ 49 ],
            "O": [ 57 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 395 ],
            "I2": [ 394 ],
            "I3": [ 71 ],
            "O": [ 1080 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 207 ],
            "O": [ 1076 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1083 ],
            "O": [ 1073 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1084 ],
            "I2": [ 1081 ],
            "I3": [ 976 ],
            "O": [ 1085 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1072 ],
            "I2": [ 1085 ],
            "I3": [ 978 ],
            "O": [ 169 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1086 ],
            "I2": [ 1087 ],
            "I3": [ 981 ],
            "O": [ 1072 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1088 ],
            "I2": [ 860 ],
            "I3": [ 983 ],
            "O": [ 1081 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 966 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 248 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 15 ],
            "O": [ 249 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1089 ],
            "I2": [ 1090 ],
            "I3": [ 1083 ],
            "O": [ 966 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1091 ],
            "I2": [ 1089 ],
            "I3": [ 976 ],
            "O": [ 1092 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 965 ],
            "I2": [ 1092 ],
            "I3": [ 978 ],
            "O": [ 243 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1093 ],
            "I2": [ 1094 ],
            "I3": [ 981 ],
            "O": [ 965 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1095 ],
            "I2": [ 848 ],
            "I3": [ 983 ],
            "O": [ 1089 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1096 ],
            "I2": [ 1097 ],
            "I3": [ 963 ],
            "O": [ 1098 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1100 ],
            "I3": [ 963 ],
            "O": [ 1101 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1102 ],
            "I1": [ 1103 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1100 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1104 ],
            "I2": [ 1103 ],
            "I3": [ 976 ],
            "O": [ 1105 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1105 ],
            "I3": [ 978 ],
            "O": [ 233 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1106 ],
            "I2": [ 1107 ],
            "I3": [ 981 ],
            "O": [ 1099 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1108 ],
            "I2": [ 861 ],
            "I3": [ 983 ],
            "O": [ 1103 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1109 ],
            "I2": [ 1110 ],
            "I3": [ 963 ],
            "O": [ 1111 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1112 ],
            "I1": [ 1113 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1110 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1114 ],
            "I2": [ 1113 ],
            "I3": [ 976 ],
            "O": [ 1115 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1109 ],
            "I2": [ 1115 ],
            "I3": [ 978 ],
            "O": [ 232 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1117 ],
            "I3": [ 981 ],
            "O": [ 1109 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1118 ],
            "I2": [ 862 ],
            "I3": [ 983 ],
            "O": [ 1113 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1119 ],
            "I2": [ 1120 ],
            "I3": [ 963 ],
            "O": [ 1121 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1122 ],
            "I2": [ 1123 ],
            "I3": [ 1083 ],
            "O": [ 1120 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1124 ],
            "I2": [ 1122 ],
            "I3": [ 976 ],
            "O": [ 1125 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1119 ],
            "I2": [ 1125 ],
            "I3": [ 978 ],
            "O": [ 269 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1126 ],
            "I2": [ 1127 ],
            "I3": [ 981 ],
            "O": [ 1119 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1128 ],
            "I2": [ 863 ],
            "I3": [ 983 ],
            "O": [ 1122 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1129 ],
            "I2": [ 1130 ],
            "I3": [ 963 ],
            "O": [ 726 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1131 ],
            "I2": [ 1132 ],
            "I3": [ 1083 ],
            "O": [ 1130 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ 1131 ],
            "I3": [ 976 ],
            "O": [ 1134 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1129 ],
            "I2": [ 1134 ],
            "I3": [ 978 ],
            "O": [ 337 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 1136 ],
            "I3": [ 981 ],
            "O": [ 1129 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1137 ],
            "I2": [ 864 ],
            "I3": [ 983 ],
            "O": [ 1131 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1138 ],
            "I2": [ 1139 ],
            "I3": [ 963 ],
            "O": [ 728 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1138 ],
            "I1": [ 1139 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 1140 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 1140 ],
            "I2": [ 338 ],
            "I3": [ 29 ],
            "O": [ 1142 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1141 ],
            "I2": [ 1140 ],
            "I3": [ 33 ],
            "O": [ 1143 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 34 ],
            "I2": [ 1144 ],
            "I3": [ 1142 ],
            "O": [ 1145 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 189 ],
            "I2": [ 133 ],
            "I3": [ 1145 ],
            "O": [ 1146 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 534 ],
            "I2": [ 1147 ],
            "I3": [ 1146 ],
            "O": [ 311 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1148 ],
            "I1": [ 1149 ],
            "I2": [ 163 ],
            "I3": [ 1150 ],
            "O": [ 1147 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 30 ],
            "I2": [ 338 ],
            "I3": [ 447 ],
            "O": [ 1150 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "I2": [ 71 ],
            "I3": [ 49 ],
            "O": [ 1149 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 270 ],
            "I2": [ 49 ],
            "I3": [ 71 ],
            "O": [ 1148 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 310 ],
            "O": [ 1141 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 1152 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1139 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1153 ],
            "I2": [ 1152 ],
            "I3": [ 976 ],
            "O": [ 1154 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1138 ],
            "I2": [ 1154 ],
            "I3": [ 978 ],
            "O": [ 338 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1155 ],
            "I2": [ 1156 ],
            "I3": [ 981 ],
            "O": [ 1138 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1157 ],
            "I2": [ 865 ],
            "I3": [ 983 ],
            "O": [ 1152 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1158 ],
            "I2": [ 1159 ],
            "I3": [ 963 ],
            "O": [ 729 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_25_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1160 ],
            "I2": [ 1161 ],
            "I3": [ 1083 ],
            "O": [ 1159 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_25_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1162 ],
            "I2": [ 1163 ],
            "I3": [ 981 ],
            "O": [ 1158 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1164 ],
            "I2": [ 1165 ],
            "I3": [ 963 ],
            "O": [ 1166 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1167 ],
            "I2": [ 1168 ],
            "I3": [ 1083 ],
            "O": [ 1165 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1169 ],
            "I2": [ 1167 ],
            "I3": [ 976 ],
            "O": [ 1170 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1164 ],
            "I2": [ 1170 ],
            "I3": [ 978 ],
            "O": [ 235 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1171 ],
            "I2": [ 1172 ],
            "I3": [ 981 ],
            "O": [ 1164 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1173 ],
            "I2": [ 857 ],
            "I3": [ 983 ],
            "O": [ 1167 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 1175 ],
            "I3": [ 963 ],
            "O": [ 734 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1174 ],
            "I1": [ 1175 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 77 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 457 ],
            "O": [ 78 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1176 ],
            "I2": [ 1177 ],
            "I3": [ 981 ],
            "O": [ 1174 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1178 ],
            "I1": [ 1179 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1175 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1180 ],
            "I2": [ 872 ],
            "I3": [ 983 ],
            "O": [ 1179 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1182 ],
            "I3": [ 963 ],
            "O": [ 733 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1183 ],
            "I2": [ 1184 ],
            "I3": [ 963 ],
            "O": [ 732 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1185 ],
            "I2": [ 1186 ],
            "I3": [ 981 ],
            "O": [ 1183 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1187 ],
            "I1": [ 1188 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1184 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1189 ],
            "I2": [ 869 ],
            "I3": [ 983 ],
            "O": [ 1188 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1190 ],
            "I1": [ 1191 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1097 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1192 ],
            "I2": [ 1193 ],
            "I3": [ 963 ],
            "O": [ 1194 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1195 ],
            "I2": [ 1196 ],
            "I3": [ 963 ],
            "O": [ 731 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1197 ],
            "I2": [ 1198 ],
            "I3": [ 981 ],
            "O": [ 1195 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1199 ],
            "I1": [ 1200 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1196 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1201 ],
            "I2": [ 868 ],
            "I3": [ 983 ],
            "O": [ 1200 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1202 ],
            "I2": [ 1203 ],
            "I3": [ 963 ],
            "O": [ 730 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1205 ],
            "I3": [ 981 ],
            "O": [ 1202 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1206 ],
            "I1": [ 1207 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1203 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 867 ],
            "I2": [ 1208 ],
            "I3": [ 983 ],
            "O": [ 1207 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1209 ],
            "I2": [ 1210 ],
            "I3": [ 1083 ],
            "O": [ 1193 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1211 ],
            "I2": [ 1209 ],
            "I3": [ 976 ],
            "O": [ 1212 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1192 ],
            "I2": [ 1212 ],
            "I3": [ 978 ],
            "O": [ 134 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1213 ],
            "I2": [ 1214 ],
            "I3": [ 981 ],
            "O": [ 1192 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1215 ],
            "I2": [ 870 ],
            "I3": [ 983 ],
            "O": [ 1209 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1216 ],
            "I2": [ 1217 ],
            "I3": [ 963 ],
            "O": [ 1218 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1219 ],
            "I1": [ 1220 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1217 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1221 ],
            "I2": [ 1220 ],
            "I3": [ 976 ],
            "O": [ 1222 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1216 ],
            "I2": [ 1222 ],
            "I3": [ 978 ],
            "O": [ 137 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1223 ],
            "I2": [ 1224 ],
            "I3": [ 981 ],
            "O": [ 1216 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1225 ],
            "I2": [ 873 ],
            "I3": [ 983 ],
            "O": [ 1220 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ 1227 ],
            "I3": [ 963 ],
            "O": [ 1228 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1229 ],
            "I1": [ 1230 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1227 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1231 ],
            "I2": [ 1230 ],
            "I3": [ 976 ],
            "O": [ 1232 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ 1232 ],
            "I3": [ 978 ],
            "O": [ 136 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1233 ],
            "I2": [ 1234 ],
            "I3": [ 981 ],
            "O": [ 1226 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1235 ],
            "I2": [ 874 ],
            "I3": [ 983 ],
            "O": [ 1230 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1236 ],
            "I2": [ 1237 ],
            "I3": [ 963 ],
            "O": [ 1238 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1239 ],
            "I1": [ 1240 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1237 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1241 ],
            "I2": [ 1240 ],
            "I3": [ 976 ],
            "O": [ 1242 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1236 ],
            "I2": [ 1242 ],
            "I3": [ 978 ],
            "O": [ 76 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1243 ],
            "I2": [ 1244 ],
            "I3": [ 981 ],
            "O": [ 1236 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1245 ],
            "I2": [ 875 ],
            "I3": [ 983 ],
            "O": [ 1240 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 963 ],
            "O": [ 1248 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1249 ],
            "I1": [ 1250 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1247 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1250 ],
            "I3": [ 976 ],
            "O": [ 1252 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1252 ],
            "I3": [ 978 ],
            "O": [ 75 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1253 ],
            "I2": [ 1254 ],
            "I3": [ 981 ],
            "O": [ 1246 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1255 ],
            "I2": [ 876 ],
            "I3": [ 983 ],
            "O": [ 1250 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 963 ],
            "O": [ 1258 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1259 ],
            "I1": [ 1260 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1257 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1261 ],
            "I2": [ 1260 ],
            "I3": [ 976 ],
            "O": [ 1262 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1262 ],
            "I3": [ 978 ],
            "O": [ 80 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 1264 ],
            "I3": [ 981 ],
            "O": [ 1256 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ 877 ],
            "I3": [ 983 ],
            "O": [ 1260 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 1267 ],
            "I3": [ 963 ],
            "O": [ 1268 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1269 ],
            "I1": [ 1270 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1267 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1271 ],
            "I2": [ 1270 ],
            "I3": [ 976 ],
            "O": [ 1272 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 1272 ],
            "I3": [ 978 ],
            "O": [ 79 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1273 ],
            "I2": [ 1274 ],
            "I3": [ 981 ],
            "O": [ 1266 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1275 ],
            "I2": [ 878 ],
            "I3": [ 983 ],
            "O": [ 1270 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 962 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 544 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 1047 ],
            "O": [ 545 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1276 ],
            "I2": [ 1277 ],
            "I3": [ 1083 ],
            "O": [ 962 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1276 ],
            "I3": [ 976 ],
            "O": [ 1279 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 1279 ],
            "I3": [ 978 ],
            "O": [ 114 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1158 ],
            "I2": [ 1280 ],
            "I3": [ 978 ],
            "O": [ 100 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1202 ],
            "I2": [ 1281 ],
            "I3": [ 978 ],
            "O": [ 336 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1282 ],
            "I2": [ 1207 ],
            "I3": [ 976 ],
            "O": [ 1281 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1195 ],
            "I2": [ 1283 ],
            "I3": [ 978 ],
            "O": [ 173 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1284 ],
            "I2": [ 1200 ],
            "I3": [ 976 ],
            "O": [ 1283 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1183 ],
            "I2": [ 1285 ],
            "I3": [ 978 ],
            "O": [ 353 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1188 ],
            "I3": [ 976 ],
            "O": [ 1285 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 1287 ],
            "I3": [ 978 ],
            "O": [ 176 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1288 ],
            "I2": [ 1179 ],
            "I3": [ 976 ],
            "O": [ 1287 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1289 ],
            "I3": [ 978 ],
            "O": [ 177 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ 1291 ],
            "I3": [ 976 ],
            "O": [ 1289 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1096 ],
            "I2": [ 1292 ],
            "I3": [ 978 ],
            "O": [ 135 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 1160 ],
            "I3": [ 976 ],
            "O": [ 1280 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1294 ],
            "I2": [ 1295 ],
            "I3": [ 981 ],
            "O": [ 961 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ 847 ],
            "I3": [ 983 ],
            "O": [ 1276 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1297 ],
            "I2": [ 866 ],
            "I3": [ 983 ],
            "O": [ 1160 ]
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1083 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 964 ],
            "E": [ 546 ],
            "Q": [ 957 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 967 ],
            "E": [ 546 ],
            "Q": [ 920 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 970 ],
            "E": [ 546 ],
            "Q": [ 886 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 986 ],
            "E": [ 546 ],
            "Q": [ 890 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 996 ],
            "E": [ 546 ],
            "Q": [ 893 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1006 ],
            "E": [ 546 ],
            "Q": [ 896 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1016 ],
            "E": [ 546 ],
            "Q": [ 899 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1026 ],
            "E": [ 546 ],
            "Q": [ 902 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1036 ],
            "E": [ 546 ],
            "Q": [ 906 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1046 ],
            "E": [ 546 ],
            "Q": [ 913 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1166 ],
            "E": [ 546 ],
            "Q": [ 916 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1059 ],
            "E": [ 546 ],
            "Q": [ 919 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1098 ],
            "E": [ 546 ],
            "Q": [ 937 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1074 ],
            "E": [ 546 ],
            "Q": [ 927 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1101 ],
            "E": [ 546 ],
            "Q": [ 930 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1111 ],
            "E": [ 546 ],
            "Q": [ 933 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1121 ],
            "E": [ 546 ],
            "Q": [ 936 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 726 ],
            "E": [ 546 ],
            "Q": [ 908 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 728 ],
            "E": [ 546 ],
            "Q": [ 911 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 729 ],
            "E": [ 546 ],
            "Q": [ 888 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 730 ],
            "E": [ 546 ],
            "Q": [ 891 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 731 ],
            "E": [ 546 ],
            "Q": [ 894 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 732 ],
            "E": [ 546 ],
            "Q": [ 897 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1194 ],
            "E": [ 546 ],
            "Q": [ 940 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 733 ],
            "E": [ 546 ],
            "Q": [ 900 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 734 ],
            "E": [ 546 ],
            "Q": [ 903 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1218 ],
            "E": [ 546 ],
            "Q": [ 943 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1228 ],
            "E": [ 546 ],
            "Q": [ 946 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1238 ],
            "E": [ 546 ],
            "Q": [ 949 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1248 ],
            "E": [ 546 ],
            "Q": [ 952 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1258 ],
            "E": [ 546 ],
            "Q": [ 956 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1268 ],
            "E": [ 546 ],
            "Q": [ 955 ]
          }
        },
        "data_mem_inst.write_select1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 1298 ],
            "E": [ 546 ],
            "Q": [ 779 ]
          }
        },
        "inst_mem.instruction_memory.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000100110011000000000011001100100010001100110000000000110011000000000011001100000000001100110001000100110011000000000011001100000001001100110000000000110011",
            "INIT_1": "0000000000110011000000000011001100000010001100110000000000110011000000100011001100000000001100110000000000110011000000100011001100000000001100110001000100110011000000000011001100000000001100110000000000110011000000000011001100000000001100110001000100110011",
            "INIT_2": "0000000000110011000000000011001100000010001100110000000000110011000000000011001100000000001100110000000100110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011",
            "INIT_3": "0000000100110011001000100011001100000000001100110000000000110011000000000011001100000001001100110000000000110011000000100011001100000001001100110000000000110011000000100011001100000000001100110010001000110011000000000011001100000000001100110000000100110011",
            "INIT_4": "0000000100010001000000000001000100000001000100010000000000010001000000000001000100000001000100010000000000010001000000000001000100000011001100110000000000110011000000000011001100000000001100110000000000110011000000010011001100000000001100110000000000110011",
            "INIT_5": "0000000100010001000000000001000100000000000100010000000000010001000000000001000100000001000100010000000000010001000000000001000100000001000100010000000000010001000000000001000100000000000100010000000000010001000000010001000100000000000100010000000000010001",
            "INIT_6": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000100010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000010001000100000000000100010000000000010001",
            "INIT_7": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000100010001",
            "INIT_8": "0000000000010001000000000001000100000000000100010000000000010001000000010001000100010001000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001",
            "INIT_9": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000100010001000100000000000100010001000100010001",
            "INIT_A": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010001000100010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001",
            "INIT_B": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001",
            "INIT_C": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010001000100010001",
            "INIT_D": "0000000000010001000000000001000100000000000100010000000100010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001",
            "INIT_E": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000001000100010000000000010001000000000001000100000000000100010000000000010001",
            "INIT_F": "0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100010001000100010000000000010001",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000011001100000000001100000010001000010001001000100001001100000000001100000010001000010001000000010011000000000000001100000010001100000010001000110000000000000011000000000000000000110000000100110000000000000010000100000000001100010000000000100001",
            "INIT_1": "0011000000100001000000000011000000010010001000010010000000110010001100000000001100100000000100100011000000100011000000100011000000010010001000010011001100110000000000000000001100010000001000010000000000100001000000000010000100010000001000010011000100110010",
            "INIT_2": "0010000000010010001100000000001100000010001100000001000000100001001000000011000000010000001000010011000000110001000000000011000000110000001000010000000000110000001100000010000100000000001100000011000000100001000000000011000000110000001000010000000000110000",
            "INIT_3": "0001000000010011000000100011000000110010001000010000000000110010000100000010001100110000000100110010000000010010001100100010000100110000000100110010000000110010001100000000001100100000000100100001001000100001001000000011001000110000000000110011000000110011",
            "INIT_4": "0001000000010001000000000001000000010000000100010000000000010000000100000000000100010000000100010000000000010000000100000000000100010010001100010010001000110000000100000000001100100000000100100001000000100011000100100011000100100000000100100001000000000011",
            "INIT_5": "0001000000010001000000000001000000010000000000010000000000010000000100000000000100010000000100010000000000010000000100000000000100010000000100010000000000010000000100000000000100000000000100000001000000000001000100000001000100000000000100000001000000000001",
            "INIT_6": "0000000000010000000100000000000100000000000100000001000000000001000000000001000000010000000000010001000000010001000000000001000000010000000000010000000000010000000100000000000100000000000100000001000000000001000100000001000100000000000100000001000000000001",
            "INIT_7": "0001000000000001000000000001000000010000000000010000000000010000000100000000000100000000000100000001000000000001000000000001000000010000000000010000000000010000000100000000000100000000000100000001000000000001000000000001000000010000000000010001000000010001",
            "INIT_8": "0000000000010000000000000001000000010000000000010000000000010000000100000001000100010001000100000000000000000001000100000000000100000000000000010000000000000001000100000000000100000000000100000001000000000001000000000001000000010000000000010000000000010000",
            "INIT_9": "0001000000010001000100000000000000000000000000000001000000000000000100000001000100000000000000010001000000000001000100000000000000010000000000000001000000010001000000000000000100010000000000010001000000000000000000010001000000000000000100000000000100010000",
            "INIT_A": "0001000000000001000100000000000000000000000100000001000000010001000100000000000100010000000000010001000000000000000000000001000100010000000000010001000100010000000000000000000100010000000000010001000000000000000100000001000100000000000000010001000000000001",
            "INIT_B": "0000000000010000000000000000000000010000000000000000000000010000000100000000000100010000000000000001000100010000000100000000000100000000000000000000000000010000000100000000000100010000000000000001000100010000000100000000000100000000000000000000000000010000",
            "INIT_C": "0001000000000001000100000000000100000001000100000000000100010000000100000000000100000000000000010000000100010000000000000000000100010000000000010000000100010000000100000000000100000001000100000001000000010001000100000000000100010000000100010000000100010000",
            "INIT_D": "0001000000000000000100010001000000000000000000010000000100010000000000010001000000010000000100010000000000010001000100000000000100010000000000010001000000010001000100000000000100010001000100000000000000010000000100000000000100010000000000010000000000000000",
            "INIT_E": "0001000000000001000100000001000000010000000000010000000000000001000100000000000000010001000100000001000000000001000100000001000000010000000000010000000000000001000100000000000000000001000100000001000100010000000100000001000000010000000000010000000000000001",
            "INIT_F": "0000000000010000000000000001000000000000000100000001000000000000000000000001000000010000000000010000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000001000000000000000100000000000000000001000100000001000100010000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001100100001000000110010000100000001001100000000000100010000000000110011001100100011001100010000001100110011000000010010001000000000000100000010000100000000001000110011000000000010001000110010001000100000001000100000000100100000001000010010000000000000",
            "INIT_1": "0000001100110001000000100011001000000001000100010000001000100000000000010011000100010011001100000000001100110001000100010000000000000011000100010000001000100000000000110010001100000011001000010000001100010000000000010011000100000001000100010000001000100000",
            "INIT_2": "0000001000110000000000110001001100000000000000000000000100010001000100010001000000000001000100110000000100010011000100010010000000000001001100010001000000110010000000010011001100010010000000000000001100010001000000110001001000000011000100110000001100100000",
            "INIT_3": "0000001100110001000100010001000000100001000100010001001100100000000000110011001100000011001100110001000000010000000000010001000100000001001100010001001000100000000000010011000100000011001100000000000100010001000000110000001000000011001100010000001100010011",
            "INIT_4": "0000000100010001000100000001000000000001000100010001000000000000000000010001000100000001000100010000000100010000000000010001000100000001000100010000001100100000000000110011000100000010000100100000001100010011000000110001000100000010001000000000001100010011",
            "INIT_5": "0000000100010001000000010001000000000001000100010000000100000000000000010001000100000001000100010000000000010000000000010001000100000001000100010000000000000000000000010001000100010001000100000000000100010001000000010001000100010001000000000000000100010001",
            "INIT_6": "0000000100000000000000010001000100000000000100000000000100010001000000000000000000000001000100010000000100010001000100010001000000000001000100010001000100000000000000010001000100010000000100000000000100010001000000010001000100010000000000000000000100010001",
            "INIT_7": "0000000100010001000000000001000000000001000100010000000000000000000000010001000100010001000100000000000100010001000100010000000000000001000100010001000000010000000000010001000100010000000000000000000100010001000000010001000000000001000100010000000100010001",
            "INIT_8": "0000000100000000000000010001000000000001000100010000000000000000000000010001000100000000000000000000000100000001000000010000000100000001000100000000000100010001000000010001000100010000000000000000000100010001000000010001000000000001000100010000000100000000",
            "INIT_9": "0000000100010001000000010001000100000001000100010000000100010000000000010001000100000001000100010000000100010001000000010001000100000001000000000000000100010001000000010001000100000001000100010000000100010001000000000000000000000000000100000000000000000000",
            "INIT_A": "0000000100010001000000010001000100000000000100000000000100010001000000010001000000000001000100010000000100010001000000010001000100000001000100010000000000000000000000010000000100000001000000010000000100010001000000010001000100000001000100010000000100010001",
            "INIT_B": "0000000000000000000000010001000100000001000100010000000100010000000000010001000100000001000100010000000000000000000000010001000100000001000100010000000100000000000000010001000100000001000100010000000000000000000000010001000100000001000100010000000000010000",
            "INIT_C": "0000000100010001000000010001000000010001000000000001000100000000000000010001000100000001000100000001000000000000000000010001000100000001000100010001000100010000000000010001000100000000000100000001000000000000000000010001000100000001000100010000000000000000",
            "INIT_D": "0000000100010001000100010000000000000001000100010000000000000000000100000000000000000001000000010000000100010001000000010001000100000001000100010000000100010001000000010001000100010000000000000001000100010000000000010001000000000001000100010001000000000000",
            "INIT_E": "0000000100000001000100010001000100000001000100010000000100010001000000010001000000000000000000000000000100000001000100010001000100000001000100010000000100010001000000010001000000000000000000000001000000000000000100010001000100000001000000010000000100010001",
            "INIT_F": "0000000100010000000000010000000000000000000100000000000100010000000000000000000000000001000000010001000000000000000000000001000100010001000100000001000100010000000100010001000100010001000100010000000000010000000000010001000000000000000000000001000000010000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001000100010000100100010001000110000000000100010000000000010000100100010001000000010001000100000000000000001000000000000000000100010001100100000001000110000000000000011000000000000000000000000000000100000000000000010000000000000001000010000000000100000",
            "INIT_1": "0000000000000000000000000001000000100000000000000010000000010000000000000000000000100000000100100000000000000000001000000001000000000000000000100000001000100000000100000000000000000000001000000000000000100000000000000010000000000000001000000010000000000000",
            "INIT_2": "0010000000010010001000100010001000100000000100000000000000000000000000000001000000010000000000000000000000000001000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000",
            "INIT_3": "0001000100010000001000100011001000000010001000100000000000010000000100000000000000100000000000010010000000010000001100000000000000100000000000010010000000010000000000000000000000100000000100100010001000100010001000100011000000110000000000100011001100110001",
            "INIT_4": "0000000100010001000000000001000000010000000000000000000000010000000100000000000000000001000100010000000000010000000100000000000000100001000000000010000000010010000000000000001000100010000100100001000000000000001100010001000000100010001100100001000000000000",
            "INIT_5": "0000000000000001000000000001000000000000000000000000000000010000000100000000000000010001000100000000000000010000000100000000000000010001000100000000000000010000000000000000000000000000000100000001000000000000000000010000000000000000000100000001000000000000",
            "INIT_6": "0000000000010000000000000000000000000000000100000000000000000000000000000001000000010000000000000001000100010001000000000001000000000000000000000000000000010000000000000000000000000000000100000001000000000000000000000000000100000000000100000001000000000000",
            "INIT_7": "0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000010000000000000000000000000001",
            "INIT_8": "0000000000010000000000000001000000000000000000000000000000010000000000000001000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000",
            "INIT_9": "0000000000000000000000000001000000000000000100000001000000010000000000000000000000000000000000000001000000000001000000000001000000010000000100000000000000000000000000000000000000010000000000010000000000010000000000000000000000000000000100000000000000000000",
            "INIT_A": "0001000000000000000000000001000000010000000100000001000000000000000000000000000000010000000000010000000000010000000100000000000000000000000000000000000000000000000100000000000000010000000000000001000000010000000000000000000000000000000000000001000000000001",
            "INIT_B": "0001000000010000000000000001000000000000000100000000000000010000000100010000000000000000000100000001000100000001000000000000000000000000000100000000000000010000000100000000000000000000000100000001000100000001000000000000000000000000000100000000000000010000",
            "INIT_C": "0000000000000000000100000000000000000001000100010000000100010000000000000000000000010001000100010001000000000001000000000000000000000001000100010001000100010001000000000000000000010000000000010000000000000000000100010001000100010001000000000001000100010001",
            "INIT_D": "0001000100000000000000010001000100000000000000000001000000000000000000010001000000010000000000000000000000000000000100000000000000010001000100010001000000000000000000000000000000010001000100000001000000010000000100000000000000010000000000000001000000010000",
            "INIT_E": "0001000000000000000000000000000000000001000100010000000000000000000100010000000000010000000000000001000000000000000000000000000000000001000100010000000000000000000100010000000000010000000000000000000100010000000000000000000000010000000000000000000000000000",
            "INIT_F": "0000000000010000000000000001000000000000000100000001000000010000000000000001000000010000000000000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010001000100010001000000000001",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001100110001000000110011000100000011000100100000001000100010000000110011001100000001001000100000001000000010000000000000000100100010001000110000001000100011000000100010001100000010001000110000001000100010000000100010001100000010001000100000001000100010",
            "INIT_1": "0000001000100010000000110010001000000010001000000000001100100000000000000000000000000011001000000000000000100010000000010000000000000010001000000000001000100010000000110011001100000010001000100000001100110011000000100010001000000011001000100000001000100000",
            "INIT_2": "0000001100000010000000100000001000000001000000000000001000100010000000110010001000000011001100110000001000100010000000110010001000000010001000100000001100100010000000100010001000000011001000100000001000100010000000110010001000000010001000100000001100100010",
            "INIT_3": "0001001100010011001000110010001000000000001000100000001100100000000000110011001100000010001000100000000100100000000000110011000100000000000000000000001100100000000000000000000000000011001000100010001000100010000000110000001000000011000100110001001100010011",
            "INIT_4": "0000000000000000000000010000000000000000000000000000000100000000000000010001000100000000000000000000000100000000000000010001000100000000000000000000001100000010000000100010000000000011000000100000001100010011000100110011000100000011000000100000000100010001",
            "INIT_5": "0000000000000000000000010000000000000000000000000000000100000000000000010001000100010001000100010000000100000000000000010001000100010001000100010000000100000000000000000000000000000001000000000000000100010001000000000000000000000001000000000000000100010001",
            "INIT_6": "0000000100000000000000000000000000000001000000000000000000000000000000010000000000000001000100010001000100010001000000010000000000000000000000000000000100000000000000000000000000000001000000000000000100010001000000000000000000000001000000000000000100010001",
            "INIT_7": "0000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000001000100010000000000000000",
            "INIT_8": "0000000100000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000100010001000000000000000000000001000100010000000000000000000000010000000000000001000000000000000000000000000000010000000000000000000000000000000100000000",
            "INIT_9": "0000000100010001000000010000000000000001000000000000000100010001000000010001000100000001000000000000000100010001000000010000000000000001000100010000000100010001000000010000000000000001000100010000000100000000000000000000000000000001000000000000000000000000",
            "INIT_A": "0000000100010001000000010000000000000001000100010000000100010000000000010000000000000001000100010000000100000000000000010000000000000001000000010000000000000000000000010001000000000001000100010000000100010001000000010001000100000001000000000000000100010001",
            "INIT_B": "0000000100010001000000010000000000000001000000000000000100000000000000010001000100000001000000000000000100010001000000000000000000000001000000000000000100000000000000010001000100000001000000000000000100010001000000000000000000000001000000000000000100000000",
            "INIT_C": "0000000100010001000000010000000100000001000100010000000100010001000000010001000000010000000000000000000100010001000000010000000100000001000000010000000100010001000000000000000000000001000100010000000100000001000000010001000100000001000000010001000100010001",
            "INIT_D": "0000000100000001000000010000000100000001000000010000000000000000000000010001000100000001000000010000000100010001000000010001000100000001000100010000000100010001000000010001000000000001000100010000000100010001000000010001000000000001000100010000000100010000",
            "INIT_E": "0000000100000001000000010001000100000001000100010000000100010001000000010000000100000001000100010000000100000001000000010001000100000001000100010000000100010001000000010000000100000000000000000000000100010001000000010001000100000001000000010000000100010001",
            "INIT_F": "0000000100010001000000010001000100000001000100010000000100000001000000010001000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100010001000100010000000100010001",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0010001000100010000000000000000000000000000000000000000100000000001000100010001000110011000000000000000000000000001000100010001000110000000000110011001000100010001000100000001100000010000000000000000100000000000000100010000000100010000000000010001000000010",
            "INIT_1": "0010000000110010001100010011001100110010000000000001001100010011000100000001000000010001001100010010001000010001000100010001000100010000000100000011001000000010000000000000000000100000001000100010000000100010001000010010001000110000001000100010001100100000",
            "INIT_2": "0011000100010001001000110011001100010001000100010010000000110011001100010011001100110001001100110010000000100010001100010011001100110001001000110011000100110011001000000011001000110001001100110010000000110011001100010011001100110000001000110011000100110011",
            "INIT_3": "0001000100010001001100110001001100110010000100000011001100110011001000100011001100000000000000000001000100010001000000010000000000000000000000000001001100010011000100010000000000010001001100010011001000000011001100110001001100010001000000010011001100010011",
            "INIT_4": "0000000000000000000100010001000100000000000000000001000100010001000000010000000100000000000000000001000100010001000000000001000000000000000000000001000100010001000000010000001100010001000100110011001000000000000100010001000100010001000100110000000100000000",
            "INIT_5": "0000000000000000000100010001000100010000000100000001000100010001000000010000000000010001000100010001000100010001000100000000000000010001000100010001000100010001000000010000000100010001000100010000000000010000000000000000000000010001000100010000000100000001",
            "INIT_6": "0001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000000010001000100010001000100010001000100010000000000010001000100010001000100010000000000010001000100010000000100000000000000000000000000010001000100010000000000010001",
            "INIT_7": "0001000000010000000100010001000100010000000000000001000100010001000000000001000000010001000100010001000000000001000100010001000100000000000100010001000100010001000000000001000000010001000100010001000100000001000100010001000100010001000100010000000000000000",
            "INIT_8": "0000000000000000000100010001000100010001000100010001000100010001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000010001000100010001000000010000000100010001000100000000000100010001000100010001",
            "INIT_9": "0001000100010001000100000000000000000001000000000001000100000000000100010001000100000000000000000000000000010000000100000000000000000001000000000001000100010001000000000000000000000000000100000001000000000000000100010000000000000000000000000001000100000000",
            "INIT_A": "0000000000000001000000010000000000010001000100000001000100010001000000000000000000000000000100000001000000000000000100010001000100000000000000000000000100000000000000000000000000000000000000000001000000000000000100010001000100000000000000000000000000010000",
            "INIT_B": "0001000100010000000100010000000000000000000000000001000100010001000100010001000100010001000000000001000100010000000000000000000000010000000000000001000100010001000000000000000100010000000000000001000100010000000000000000000000000001000000000001000100010001",
            "INIT_C": "0000000000000000000000000000000000010001000000000001000100010001000000000000000000010001000000000000000000000000000000000000000000000000000100010001000100000000000000000001000100000000000000000001000100000000000000000001000100010000000100000001000100000001",
            "INIT_D": "0000000000000000000000000000000100000000000000000000000000000000000000000000000100010001000100010001000100010001000000010000000000010001000000000001000100010000000100010001000100010001000000000000000000000000000000010000000000000001000000000000000000000000",
            "INIT_E": "0000000000000001000100010000000100000000000100010000000000000001000000000000000000000000000000000000000000000001000100010000000100000000000100010000000000000001000000000000000000000000000000000000000000000001000100010001000100000000000000010000000000000001",
            "INIT_F": "0001000100010000000100010001000100000001000000010001000100000000000100010000000100000001000000000001000100000000000100000000000000000001000000000000000000000000000100010000000000010000000000000000000100000000000000000000000000000001000000010000000000000000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000001000100010001000100000000000000011000100100000000000000000000000000000001000010000000000000000000000010001000100000001000100100010000100110000001000110011000000010000001000010000000000000010000000000000000000000000000000100000000000000010",
            "INIT_1": "0000000000000000000000010001000000010001000000010000000100010000000000000000000100000001000000000001000100010001000000010000000000000001000000000011001100100000000000000000001000000000000000000000000000000000000100010000000000000001000000010001000100000000",
            "INIT_2": "0001000000000000001000110010001000010000000000000000000000010000000000010001000000000000000000000000000000000000000000010001000000010000000000000000000100010000000100000001000100000001000100000001000100000000000000010001000000010000000100000000000100010000",
            "INIT_3": "0001000100010001000100000010001000000010001000000001000000000000000000000000000000100010001000100001000000000000001100010010000100000000000000000001000000000000000100010000000100010000000000000000001000100000000100000000000000000001000000110001000100010001",
            "INIT_4": "0000000000000000000100000001000000000000000000000001000000010000000100000001000100000000000000000001000000010000000000000001000100000000000000000011001000110000000000000000000000010000000100000001000100000000000100010001000100010000000100000000000100010001",
            "INIT_5": "0000000000000000000100010000000000000000000000000001000100000000000000010001000100010001000100010001000100000000000100010000000000010001000100010001000100000000000000000000000000010000000100000000000000010001000000000000000000010000000100000001000000010001",
            "INIT_6": "0001000100010000000000000001000000010001000100000000000100000000000100010001000000000001000000010001000100010001000100010000000000000000000000000001000100000000000100010000000100010001000000000001000100000001000000000000000000010001000000000000000000000000",
            "INIT_7": "0000000000000001000000000000000000010001000000010000000000000000000000000000000000010001000100000001000000010000000100010001000000010001000000000001000100010000000100000001000100010001000100000001000000000000000100010001000000000000000000000000000000000000",
            "INIT_8": "0001000100010000000100010001000000010001000100010001000100010000000000000000000000010001000100010000000000000000000000000000000000000000000000000001000100000000000100000000000100000000000000000000000100000000000000000000000000010001000100010000000000000000",
            "INIT_9": "0000000000000000000100010001000000010001000100000000000000010000000000000000000000010001000100010000000000000000000100010001000000010000000100000000000000000000000100010001000100000000000000000001000100010000000000010001000100010001000100000001000000000001",
            "INIT_A": "0000000000000000000100010001000000010000000100000000000000000000000100010001000100000000000000000001000100010000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000100010000000000000000000000010001000100010000000000000000",
            "INIT_B": "0000000000000000000100010001000000010001000100000001000100010000000100010001000100010001000100000000000100010000000000000001000100010001000100000001000100010000000000000000000000010001000100000001000000000000000000000001000100010001000100000001000100010000",
            "INIT_C": "0000000000000000000000000000000000000000000100000001000000000000000100010001000000010001000100010000000100010000000000000000000000000000000000000000000100000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000010001",
            "INIT_D": "0000000000000000000100010001000100000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000010001000100010000000000000000000100010001000100010001000100000001000100010001000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000100010001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000",
            "INIT_F": "0000000000000001000000000000000100000000000000000001000100010001000000000000000000000000000100000000000000000001000000000000000100000000000000010000000000000001000000000000000000000000000000000000000000000000000000000000000000000001000100000001000100000000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000001000100010001000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000001000000100010001100100010001000110010001000100011001000010001000000010000000000000000000000010000000000000000000000000000000000000000",
            "INIT_1": "0000000000000001000100010001000000000001000000010001000100010000000000010000000100010001000100000001001100010001000100010001000000010000000100010010001000110011000000000000000000000000000000000000000000000000000000000000000000010001000100000000000000010000",
            "INIT_2": "0001000100010000000100000001000000010001000100000000000100000000000100010001000000010000000000010000000000000000000100010001000000000001000000010001000100010000000100010000000100010001000100000001000000000000000100010001000000010000000100000001000100010000",
            "INIT_3": "0001000100010001001100110011001000110010001100100001000100010000000100110000000000100010001000100001000100010000001100110011001100000000000000000001000100010000000000010000000100010001000100000011001000100011000100010001000000000001000000000001000100010001",
            "INIT_4": "0000000000000000000100010001000000000000000000000001000100010000000100000001000100000000000000000001000100010000000100000001000000000000000000000011001100110010000000010001000000010001000100000000000100010001000100010001000100010001000100000000000100010001",
            "INIT_5": "0000000000000000000100010001000000010000000100000001000100010000000000010001000100010001000100010001000100010000000000010001000100010001000100010001000100010000000000010001000000010001000100000001000000010000000000000000000000010001000100000001000000010001",
            "INIT_6": "0001000100010000000000010000000000010001000100000001000000010000000100010001000000000001000000000001000100010001000100010001000000010000000000010001000100010000000000010000000100010001000100000001000100010001000000000000000000010001000100000001000100000000",
            "INIT_7": "0000000100000001000100010001000100000001000000010001000100010001000000000000000100010001000100000001000000010000000100010001000000010000000000000001000100010000000100010000000100010001000100000000000100000001000100010001000000010000000000010000000000000000",
            "INIT_8": "0001000100010001000100010001000100000000000000000001000100010001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100010000000100010001000100010001000000010001000100010001000100010001000100010001000100010001",
            "INIT_9": "0000000100000000000100010001000100010001000100010001000100010001000000000000000000010001000100010000000000000000000100010001000100010001000000010000000000000000000100010001000100000000000000000001000100010001000000000000000000010001000100010000000000000000",
            "INIT_A": "0000000000000000000100010001000100010001000000010000000000000000000100010001000100000000000000000001000100010001000000000000000000000000000000000000000000010000000000000000000000000000000000000001000100010000000000000000000000010001000100010000000000000000",
            "INIT_B": "0000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000010001000100010001000100010001000000000000000000010001000100010001000100010001000000000000000000010001000100010001000100010001",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001",
            "INIT_D": "0000000000000000000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000100000000000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000100010001000100000000000000000000000000000000000000000000000000010001000100010000000000000000000100010001000100000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ALUSrc1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 1439 ],
            "O": [ 1440 ]
          }
        },
        "processor.Auipc1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1439 ],
            "I3": [ 1441 ],
            "O": [ 1442 ]
          }
        },
        "processor.CSRR_signal_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1438 ],
            "I3": [ 1437 ],
            "O": [ 1443 ]
          }
        },
        "processor.ControlAndStatus_registers.clk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 10 ],
            "I3": [ 561 ],
            "O": [ 1444 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1482, "x", "x", "x", 1483, "x", "x", "x", 1484, "x", "x", "x", 1485, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1502, "x", "x", "x", 1503, "x", "x", "x", 1504, "x", "x", "x", 1505, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1522, "x", "x", "x", 1523, "x", "x", "x", 1524, "x", "x", "x", 1525, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1542, "x", "x", "x", 1543, "x", "x", "x", 1544, "x", "x", "x", 1545, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1562, "x", "x", "x", 1563, "x", "x", "x", 1564, "x", "x", "x", 1565, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1582, "x", "x", "x", 1583, "x", "x", "x", 1584, "x", "x", "x", 1585, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1602, "x", "x", "x", 1603, "x", "x", "x", 1604, "x", "x", "x", 1605, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621 ],
            "RE": [ "1" ],
            "WADDR": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 1481 ],
            "WDATA": [ "x", 1622, "x", "x", "x", 1623, "x", "x", "x", 1624, "x", "x", "x", 1625, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1626 ],
            "Q": [ 1481 ]
          }
        },
        "processor.Jalr1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1438 ],
            "I3": [ 1627 ],
            "O": [ 1628 ]
          }
        },
        "processor.Jalr1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1629 ],
            "I3": [ 1627 ],
            "O": [ 1630 ]
          }
        },
        "processor.Jalr1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1631 ],
            "I2": [ 1632 ],
            "I3": [ 1439 ],
            "O": [ 1633 ]
          }
        },
        "processor.Jalr1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1631 ],
            "I2": [ 1437 ],
            "I3": [ 1439 ],
            "O": [ 1627 ]
          }
        },
        "processor.Jump1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1631 ],
            "I2": [ 1437 ],
            "I3": [ 1439 ],
            "O": [ 1634 ]
          }
        },
        "processor.Lui1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1441 ],
            "I3": [ 1439 ],
            "O": [ 1635 ]
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1636 ],
            "I1": [ 1441 ],
            "I2": [ 1637 ],
            "I3": [ 1638 ],
            "O": [ 1639 ]
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1640 ],
            "I2": [ 1641 ],
            "I3": [ 1639 ],
            "O": [ 1642 ]
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1644 ],
            "I2": [ 1645 ],
            "I3": [ 1646 ],
            "O": [ 1647 ]
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 1438 ],
            "O": [ 1441 ]
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1632 ],
            "I2": [ 1437 ],
            "I3": [ 1631 ],
            "O": [ 1648 ]
          }
        },
        "processor.MemRead1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1632 ],
            "I2": [ 1439 ],
            "I3": [ 1636 ],
            "O": [ 1649 ]
          }
        },
        "processor.MemWrite1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1438 ],
            "I2": [ 1437 ],
            "I3": [ 1439 ],
            "O": [ 1650 ]
          }
        },
        "processor.MemtoReg1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1632 ],
            "I2": [ 1439 ],
            "I3": [ 1637 ],
            "O": [ 1651 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1652 ],
            "I3": [ 1653 ],
            "O": [ 1654 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1655 ],
            "I3": [ 1656 ],
            "O": [ 1657 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1658 ],
            "I3": [ 1659 ],
            "O": [ 1660 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1661 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1663 ],
            "O": [ 1659 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1664 ],
            "I1": [ 1665 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1658 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1668 ],
            "I3": [ 1669 ],
            "O": [ 1670 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1671 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1672 ],
            "O": [ 1669 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1673 ],
            "I1": [ 1674 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1668 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1675 ],
            "I3": [ 1676 ],
            "O": [ 1677 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1679 ],
            "O": [ 1676 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_12_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1675 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1682 ],
            "I3": [ 1683 ],
            "O": [ 1684 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1685 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1686 ],
            "O": [ 1683 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1687 ],
            "I1": [ 1688 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1682 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1689 ],
            "I3": [ 1690 ],
            "O": [ 1691 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1693 ],
            "O": [ 1690 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 1695 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1689 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1696 ],
            "I3": [ 1697 ],
            "O": [ 1698 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1699 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1700 ],
            "O": [ 1697 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1701 ],
            "I1": [ 1702 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1696 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1703 ],
            "I3": [ 1704 ],
            "O": [ 1705 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1707 ],
            "O": [ 1704 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1708 ],
            "I1": [ 1709 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1703 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1710 ],
            "I3": [ 1711 ],
            "O": [ 1712 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1713 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1714 ],
            "O": [ 1711 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_17_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1715 ],
            "I1": [ 1716 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1710 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1717 ],
            "I3": [ 1718 ],
            "O": [ 1719 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1720 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1721 ],
            "O": [ 1718 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1722 ],
            "I1": [ 1723 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1717 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1724 ],
            "I3": [ 1725 ],
            "O": [ 1726 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1728 ],
            "O": [ 1725 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_19_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1730 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1724 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1731 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1732 ],
            "O": [ 1656 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1733 ],
            "I1": [ 1734 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1655 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1735 ],
            "I3": [ 1736 ],
            "O": [ 1737 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1738 ],
            "I3": [ 1739 ],
            "O": [ 1740 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1741 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1742 ],
            "O": [ 1739 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_20_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1744 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1738 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1745 ],
            "I3": [ 1746 ],
            "O": [ 1747 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1748 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1749 ],
            "O": [ 1746 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1750 ],
            "I1": [ 1751 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1745 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1752 ],
            "I3": [ 1753 ],
            "O": [ 1754 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1755 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1756 ],
            "O": [ 1753 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1758 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1752 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1759 ],
            "I3": [ 1760 ],
            "O": [ 1761 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1762 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1763 ],
            "O": [ 1760 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_23_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1764 ],
            "I1": [ 1765 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1759 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1766 ],
            "I3": [ 1767 ],
            "O": [ 1768 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1770 ],
            "O": [ 1767 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_24_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1771 ],
            "I1": [ 1772 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1766 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1773 ],
            "I3": [ 1774 ],
            "O": [ 1775 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1776 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1777 ],
            "O": [ 1774 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1778 ],
            "I1": [ 1779 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1773 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1780 ],
            "I3": [ 1781 ],
            "O": [ 1782 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1783 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1784 ],
            "O": [ 1781 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1786 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1780 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1787 ],
            "I3": [ 1788 ],
            "O": [ 1789 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1791 ],
            "O": [ 1788 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1793 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1787 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1794 ],
            "I3": [ 1795 ],
            "O": [ 1796 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1798 ],
            "O": [ 1795 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1794 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1801 ],
            "I3": [ 1802 ],
            "O": [ 1803 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1804 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1805 ],
            "O": [ 1802 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_29_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1299 ],
            "I1": [ 1806 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1801 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1808 ],
            "O": [ 1736 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1809 ],
            "I1": [ 1810 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1735 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1811 ],
            "I3": [ 1812 ],
            "O": [ 1813 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1814 ],
            "I2": [ 1815 ],
            "I3": [ 740 ],
            "O": [ 1816 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1817 ],
            "I2": [ 1818 ],
            "I3": [ 1819 ],
            "O": [ 1815 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1820 ],
            "I2": [ 1821 ],
            "I3": [ 740 ],
            "O": [ 1822 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "I2": [ 1825 ],
            "I3": [ 1819 ],
            "O": [ 1821 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1827 ],
            "O": [ 1812 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1829 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1811 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1830 ],
            "I3": [ 1831 ],
            "O": [ 1832 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1834 ],
            "O": [ 1831 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1835 ],
            "I1": [ 1836 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1830 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1837 ],
            "I3": [ 1838 ],
            "O": [ 1839 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1840 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1841 ],
            "O": [ 1838 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1842 ],
            "I1": [ 1843 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1837 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1844 ],
            "I3": [ 1845 ],
            "O": [ 1846 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1847 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1848 ],
            "O": [ 1845 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1850 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1844 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1851 ],
            "I3": [ 1852 ],
            "O": [ 1853 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1854 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1855 ],
            "O": [ 1852 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1856 ],
            "I1": [ 1857 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1851 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1858 ],
            "I3": [ 1859 ],
            "O": [ 1860 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1861 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1862 ],
            "O": [ 1859 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1863 ],
            "I1": [ 1864 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1858 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1865 ],
            "I3": [ 1866 ],
            "O": [ 1867 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1868 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1869 ],
            "O": [ 1866 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1870 ],
            "I1": [ 1871 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1865 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1872 ],
            "I1": [ 740 ],
            "I2": [ 1662 ],
            "I3": [ 1873 ],
            "O": [ 1653 ]
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1874 ],
            "I1": [ 1875 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1652 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1816 ],
            "E": [ 1876 ],
            "Q": [ 1877 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1822 ],
            "E": [ 1876 ],
            "Q": [ 1878 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1860 ],
            "E": [ 1879 ],
            "Q": [ 1880 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1867 ],
            "E": [ 1879 ],
            "Q": [ 1881 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1660 ],
            "E": [ 1879 ],
            "Q": [ 1882 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1670 ],
            "E": [ 1879 ],
            "Q": [ 1883 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1677 ],
            "E": [ 1879 ],
            "Q": [ 1884 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1684 ],
            "E": [ 1879 ],
            "Q": [ 1885 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1691 ],
            "E": [ 1879 ],
            "Q": [ 1886 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1698 ],
            "E": [ 1879 ],
            "Q": [ 1887 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1705 ],
            "E": [ 1879 ],
            "Q": [ 1888 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1712 ],
            "E": [ 1879 ],
            "Q": [ 1889 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1654 ],
            "E": [ 1879 ],
            "Q": [ 1890 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1719 ],
            "E": [ 1879 ],
            "Q": [ 1891 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1726 ],
            "E": [ 1879 ],
            "Q": [ 1892 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1740 ],
            "E": [ 1879 ],
            "Q": [ 1308 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1747 ],
            "E": [ 1879 ],
            "Q": [ 1307 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1754 ],
            "E": [ 1879 ],
            "Q": [ 1306 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1761 ],
            "E": [ 1879 ],
            "Q": [ 1305 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1768 ],
            "E": [ 1879 ],
            "Q": [ 1304 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1775 ],
            "E": [ 1879 ],
            "Q": [ 1303 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1782 ],
            "E": [ 1879 ],
            "Q": [ 1302 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1789 ],
            "E": [ 1879 ],
            "Q": [ 1301 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1657 ],
            "E": [ 1879 ],
            "Q": [ 1893 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1796 ],
            "E": [ 1879 ],
            "Q": [ 1300 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1803 ],
            "E": [ 1879 ],
            "Q": [ 1299 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1737 ],
            "E": [ 1879 ],
            "Q": [ 1894 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1813 ],
            "E": [ 1879 ],
            "Q": [ 1895 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1832 ],
            "E": [ 1879 ],
            "Q": [ 1896 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1839 ],
            "E": [ 1879 ],
            "Q": [ 1897 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1846 ],
            "E": [ 1879 ],
            "Q": [ 1898 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:65.2-67.5|verilog/cpu.v:191.18-195.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1853 ],
            "E": [ 1879 ],
            "Q": [ 1899 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1876 ],
            "I1": [ 1439 ],
            "I2": [ 1632 ],
            "I3": [ 1631 ],
            "O": [ 1879 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1667 ],
            "I3": [ 1666 ],
            "O": [ 1876 ]
          }
        },
        "processor.RegA_AddrFwdFlush_mux.select_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1443 ],
            "I3": [ 1646 ],
            "O": [ 1900 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1901 ],
            "I2": [ 1902 ],
            "I3": [ 1903 ],
            "O": [ 1904 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1905 ],
            "I2": [ 1906 ],
            "I3": [ 1903 ],
            "O": [ 1907 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1908 ],
            "I2": [ 1909 ],
            "I3": [ 1903 ],
            "O": [ 1910 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1911 ],
            "I2": [ 1912 ],
            "I3": [ 1903 ],
            "O": [ 1913 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1914 ],
            "I2": [ 1915 ],
            "I3": [ 1903 ],
            "O": [ 1916 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1917 ],
            "I2": [ 1918 ],
            "I3": [ 1903 ],
            "O": [ 1919 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1920 ],
            "I2": [ 1921 ],
            "I3": [ 1903 ],
            "O": [ 1922 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1923 ],
            "I2": [ 1924 ],
            "I3": [ 1903 ],
            "O": [ 1925 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1926 ],
            "I2": [ 1927 ],
            "I3": [ 1903 ],
            "O": [ 1928 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1929 ],
            "I2": [ 1930 ],
            "I3": [ 1903 ],
            "O": [ 1931 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1932 ],
            "I2": [ 1933 ],
            "I3": [ 1903 ],
            "O": [ 1934 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1935 ],
            "I2": [ 1936 ],
            "I3": [ 1903 ],
            "O": [ 1937 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1938 ],
            "I2": [ 1939 ],
            "I3": [ 1903 ],
            "O": [ 1940 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1941 ],
            "I2": [ 1942 ],
            "I3": [ 1903 ],
            "O": [ 1943 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1944 ],
            "I2": [ 1945 ],
            "I3": [ 1903 ],
            "O": [ 1946 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1947 ],
            "I2": [ 1948 ],
            "I3": [ 1903 ],
            "O": [ 1949 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1950 ],
            "I2": [ 1951 ],
            "I3": [ 1903 ],
            "O": [ 1952 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1953 ],
            "I2": [ 1954 ],
            "I3": [ 1903 ],
            "O": [ 1955 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1956 ],
            "I2": [ 1957 ],
            "I3": [ 1903 ],
            "O": [ 1958 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1959 ],
            "I2": [ 1960 ],
            "I3": [ 1903 ],
            "O": [ 1961 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1962 ],
            "I2": [ 1963 ],
            "I3": [ 1903 ],
            "O": [ 1964 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1965 ],
            "I2": [ 1966 ],
            "I3": [ 1903 ],
            "O": [ 1967 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1968 ],
            "I2": [ 1969 ],
            "I3": [ 1903 ],
            "O": [ 1970 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1971 ],
            "I2": [ 1972 ],
            "I3": [ 1903 ],
            "O": [ 1973 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1974 ],
            "I2": [ 1975 ],
            "I3": [ 1903 ],
            "O": [ 1976 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1977 ],
            "I2": [ 1978 ],
            "I3": [ 1903 ],
            "O": [ 1979 ]
          }
        },
        "processor.RegA_mux.input0_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1980 ],
            "I2": [ 1981 ],
            "I3": [ 1903 ],
            "O": [ 1982 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1983 ],
            "I2": [ 1984 ],
            "I3": [ 1900 ],
            "O": [ 1985 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1986 ],
            "I2": [ 1987 ],
            "I3": [ 1900 ],
            "O": [ 1988 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1989 ],
            "I2": [ 1990 ],
            "I3": [ 1903 ],
            "O": [ 1987 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1991 ],
            "I2": [ 1992 ],
            "I3": [ 1900 ],
            "O": [ 1993 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1994 ],
            "I2": [ 1995 ],
            "I3": [ 1903 ],
            "O": [ 1992 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1996 ],
            "I2": [ 1997 ],
            "I3": [ 1900 ],
            "O": [ 1998 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1999 ],
            "I2": [ 2000 ],
            "I3": [ 1903 ],
            "O": [ 1997 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2001 ],
            "I2": [ 2002 ],
            "I3": [ 1900 ],
            "O": [ 2003 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2004 ],
            "I2": [ 2005 ],
            "I3": [ 1903 ],
            "O": [ 2002 ]
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2007 ],
            "I3": [ 1903 ],
            "O": [ 1984 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1619 ],
            "I2": [ 2008 ],
            "I3": [ 1443 ],
            "O": [ 2009 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1615 ],
            "I2": [ 2010 ],
            "I3": [ 1443 ],
            "O": [ 2011 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1571 ],
            "I2": [ 2012 ],
            "I3": [ 1443 ],
            "O": [ 2013 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2014 ],
            "I2": [ 1909 ],
            "I3": [ 2015 ],
            "O": [ 2012 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1567 ],
            "I2": [ 2016 ],
            "I3": [ 1443 ],
            "O": [ 2017 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2018 ],
            "I2": [ 1912 ],
            "I3": [ 2015 ],
            "O": [ 2016 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1559 ],
            "I2": [ 2019 ],
            "I3": [ 1443 ],
            "O": [ 2020 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2021 ],
            "I2": [ 1915 ],
            "I3": [ 2015 ],
            "O": [ 2019 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1555 ],
            "I2": [ 2022 ],
            "I3": [ 1443 ],
            "O": [ 2023 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2024 ],
            "I2": [ 1918 ],
            "I3": [ 2015 ],
            "O": [ 2022 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1551 ],
            "I2": [ 2025 ],
            "I3": [ 1443 ],
            "O": [ 2026 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2027 ],
            "I2": [ 1921 ],
            "I3": [ 2015 ],
            "O": [ 2025 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1547 ],
            "I2": [ 2028 ],
            "I3": [ 1443 ],
            "O": [ 2029 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2030 ],
            "I2": [ 1924 ],
            "I3": [ 2015 ],
            "O": [ 2028 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1539 ],
            "I2": [ 2031 ],
            "I3": [ 1443 ],
            "O": [ 2032 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2033 ],
            "I2": [ 1927 ],
            "I3": [ 2015 ],
            "O": [ 2031 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 2034 ],
            "I3": [ 1443 ],
            "O": [ 2035 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2036 ],
            "I2": [ 1930 ],
            "I3": [ 2015 ],
            "O": [ 2034 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1531 ],
            "I2": [ 2037 ],
            "I3": [ 1443 ],
            "O": [ 2038 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2039 ],
            "I2": [ 1933 ],
            "I3": [ 2015 ],
            "O": [ 2037 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1527 ],
            "I2": [ 2040 ],
            "I3": [ 1443 ],
            "O": [ 2041 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2042 ],
            "I2": [ 1936 ],
            "I3": [ 2015 ],
            "O": [ 2040 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2043 ],
            "I2": [ 1906 ],
            "I3": [ 2015 ],
            "O": [ 2010 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1611 ],
            "I2": [ 2044 ],
            "I3": [ 1443 ],
            "O": [ 2045 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1519 ],
            "I2": [ 2046 ],
            "I3": [ 1443 ],
            "O": [ 2047 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2048 ],
            "I2": [ 1942 ],
            "I3": [ 2015 ],
            "O": [ 2046 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1515 ],
            "I2": [ 2049 ],
            "I3": [ 1443 ],
            "O": [ 2050 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2051 ],
            "I2": [ 1945 ],
            "I3": [ 2015 ],
            "O": [ 2049 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 2052 ],
            "I3": [ 1443 ],
            "O": [ 2053 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2054 ],
            "I2": [ 1948 ],
            "I3": [ 2015 ],
            "O": [ 2052 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 2055 ],
            "I3": [ 1443 ],
            "O": [ 2056 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2057 ],
            "I2": [ 1951 ],
            "I3": [ 2015 ],
            "O": [ 2055 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 2058 ],
            "I3": [ 1443 ],
            "O": [ 2059 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2060 ],
            "I2": [ 1954 ],
            "I3": [ 2015 ],
            "O": [ 2058 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 2061 ],
            "I3": [ 1443 ],
            "O": [ 2062 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2063 ],
            "I2": [ 1957 ],
            "I3": [ 2015 ],
            "O": [ 2061 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 2064 ],
            "I3": [ 1443 ],
            "O": [ 2065 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2066 ],
            "I2": [ 1960 ],
            "I3": [ 2015 ],
            "O": [ 2064 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 2067 ],
            "I3": [ 1443 ],
            "O": [ 2068 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2069 ],
            "I2": [ 2007 ],
            "I3": [ 2015 ],
            "O": [ 2067 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1468 ],
            "I2": [ 2070 ],
            "I3": [ 1443 ],
            "O": [ 2071 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2072 ],
            "I2": [ 1990 ],
            "I3": [ 2015 ],
            "O": [ 2070 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1464 ],
            "I2": [ 2073 ],
            "I3": [ 1443 ],
            "O": [ 2074 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2075 ],
            "I2": [ 1995 ],
            "I3": [ 2015 ],
            "O": [ 2073 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2076 ],
            "I2": [ 1939 ],
            "I3": [ 2015 ],
            "O": [ 2044 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1607 ],
            "I2": [ 2077 ],
            "I3": [ 1443 ],
            "O": [ 2078 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1460 ],
            "I2": [ 2079 ],
            "I3": [ 1443 ],
            "O": [ 2080 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2081 ],
            "I2": [ 2000 ],
            "I3": [ 2015 ],
            "O": [ 2079 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1456 ],
            "I2": [ 2082 ],
            "I3": [ 1443 ],
            "O": [ 2083 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2084 ],
            "I2": [ 2005 ],
            "I3": [ 2015 ],
            "O": [ 2082 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2085 ],
            "I2": [ 1963 ],
            "I3": [ 2015 ],
            "O": [ 2077 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1599 ],
            "I2": [ 2086 ],
            "I3": [ 1443 ],
            "O": [ 2087 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2088 ],
            "I2": [ 1966 ],
            "I3": [ 2015 ],
            "O": [ 2086 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1595 ],
            "I2": [ 2089 ],
            "I3": [ 1443 ],
            "O": [ 2090 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2091 ],
            "I2": [ 1969 ],
            "I3": [ 2015 ],
            "O": [ 2089 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1591 ],
            "I2": [ 2092 ],
            "I3": [ 1443 ],
            "O": [ 2093 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2094 ],
            "I2": [ 1972 ],
            "I3": [ 2015 ],
            "O": [ 2092 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1587 ],
            "I2": [ 2095 ],
            "I3": [ 1443 ],
            "O": [ 2096 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2097 ],
            "I2": [ 1975 ],
            "I3": [ 2015 ],
            "O": [ 2095 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1579 ],
            "I2": [ 2098 ],
            "I3": [ 1443 ],
            "O": [ 2099 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2100 ],
            "I2": [ 1978 ],
            "I3": [ 2015 ],
            "O": [ 2098 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1575 ],
            "I2": [ 2101 ],
            "I3": [ 1443 ],
            "O": [ 2102 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2103 ],
            "I2": [ 1981 ],
            "I3": [ 2015 ],
            "O": [ 2101 ]
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2104 ],
            "I2": [ 1902 ],
            "I3": [ 2015 ],
            "O": [ 2008 ]
          }
        },
        "processor.RegWrite1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1631 ],
            "I1": [ 1438 ],
            "I2": [ 1439 ],
            "I3": [ 1637 ],
            "O": [ 2105 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2106 ],
            "CO": [ 2107 ],
            "I0": [ 2108 ],
            "I1": [ 271 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2109 ],
            "CO": [ 2106 ],
            "I0": [ 2110 ],
            "I1": [ 284 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2111 ],
            "CO": [ 2112 ],
            "I0": [ 2113 ],
            "I1": [ 454 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2114 ],
            "CO": [ 2111 ],
            "I0": [ 2115 ],
            "I1": [ 485 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2116 ],
            "CO": [ 2114 ],
            "I0": [ 2117 ],
            "I1": [ 493 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2118 ],
            "CO": [ 2116 ],
            "I0": [ 2119 ],
            "I1": [ 503 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2120 ],
            "CO": [ 2118 ],
            "I0": [ 2121 ],
            "I1": [ 513 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2122 ],
            "CO": [ 2120 ],
            "I0": [ 2123 ],
            "I1": [ 520 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2124 ],
            "CO": [ 2122 ],
            "I0": [ 2125 ],
            "I1": [ 531 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2126 ],
            "CO": [ 2124 ],
            "I0": [ 2127 ],
            "I1": [ 18 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2128 ],
            "CO": [ 2126 ],
            "I0": [ 2129 ],
            "I1": [ 36 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2131 ],
            "I0": [ 2132 ],
            "I1": [ 359 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2133 ],
            "CO": [ 2109 ],
            "I0": [ 2134 ],
            "I1": [ 304 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2135 ],
            "CO": [ 2128 ],
            "I0": [ 2136 ],
            "I1": [ 53 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2137 ],
            "CO": [ 2135 ],
            "I0": [ 2138 ],
            "I1": [ 59 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2139 ],
            "CO": [ 2137 ],
            "I0": [ 2140 ],
            "I1": [ 87 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2141 ],
            "CO": [ 2139 ],
            "I0": [ 2142 ],
            "I1": [ 118 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2143 ],
            "CO": [ 2141 ],
            "I0": [ 2144 ],
            "I1": [ 147 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2145 ],
            "CO": [ 2143 ],
            "I0": [ 2146 ],
            "I1": [ 180 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2147 ],
            "CO": [ 2145 ],
            "I0": [ 2148 ],
            "I1": [ 473 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2149 ],
            "CO": [ 2147 ],
            "I0": [ 2150 ],
            "I1": [ 193 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2151 ],
            "CO": [ 2149 ],
            "I0": [ 2152 ],
            "I1": [ 207 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2107 ],
            "CO": [ 2151 ],
            "I0": [ 2153 ],
            "I1": [ 253 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2154 ],
            "CO": [ 2133 ],
            "I0": [ 2155 ],
            "I1": [ 310 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2130 ],
            "I0": [ 2156 ],
            "I1": [ 457 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2157 ],
            "CO": [ 2154 ],
            "I0": [ 2158 ],
            "I1": [ 313 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2159 ],
            "CO": [ 2157 ],
            "I0": [ 2160 ],
            "I1": [ 324 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2161 ],
            "CO": [ 2159 ],
            "I0": [ 2162 ],
            "I1": [ 327 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2163 ],
            "CO": [ 2164 ],
            "I0": [ 2165 ],
            "I1": [ 15 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2131 ],
            "CO": [ 2161 ],
            "I0": [ 2166 ],
            "I1": [ 344 ]
          }
        },
        "processor.addr_adder.input1_SB_CARRY_I0_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2112 ],
            "CO": [ 2163 ],
            "I0": [ 2167 ],
            "I1": [ 250 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1873 ],
            "I2": [ 114 ],
            "I3": [ 2168 ],
            "O": [ 2169 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1732 ],
            "I2": [ 243 ],
            "I3": [ 2168 ],
            "O": [ 2165 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1663 ],
            "I2": [ 31 ],
            "I3": [ 2168 ],
            "O": [ 2127 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1672 ],
            "I2": [ 50 ],
            "I3": [ 2168 ],
            "O": [ 2129 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1679 ],
            "I2": [ 108 ],
            "I3": [ 2168 ],
            "O": [ 2136 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1686 ],
            "I2": [ 84 ],
            "I3": [ 2168 ],
            "O": [ 2138 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 109 ],
            "I3": [ 2168 ],
            "O": [ 2140 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1700 ],
            "I2": [ 144 ],
            "I3": [ 2168 ],
            "O": [ 2142 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1707 ],
            "I2": [ 178 ],
            "I3": [ 2168 ],
            "O": [ 2144 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 236 ],
            "I3": [ 2168 ],
            "O": [ 2146 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1721 ],
            "I2": [ 235 ],
            "I3": [ 2168 ],
            "O": [ 2148 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1728 ],
            "I2": [ 142 ],
            "I3": [ 2168 ],
            "O": [ 2150 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1808 ],
            "I2": [ 135 ],
            "I3": [ 2168 ],
            "O": [ 2167 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1742 ],
            "I2": [ 169 ],
            "I3": [ 2168 ],
            "O": [ 2152 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1749 ],
            "I2": [ 233 ],
            "I3": [ 2168 ],
            "O": [ 2153 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1756 ],
            "I2": [ 232 ],
            "I3": [ 2168 ],
            "O": [ 2108 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1763 ],
            "I2": [ 269 ],
            "I3": [ 2168 ],
            "O": [ 2110 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1770 ],
            "I2": [ 337 ],
            "I3": [ 2168 ],
            "O": [ 2134 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1777 ],
            "I2": [ 338 ],
            "I3": [ 2168 ],
            "O": [ 2155 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1784 ],
            "I2": [ 100 ],
            "I3": [ 2168 ],
            "O": [ 2158 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1791 ],
            "I2": [ 336 ],
            "I3": [ 2168 ],
            "O": [ 2160 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1798 ],
            "I2": [ 173 ],
            "I3": [ 2168 ],
            "O": [ 2162 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1805 ],
            "I2": [ 353 ],
            "I3": [ 2168 ],
            "O": [ 2166 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1827 ],
            "I2": [ 134 ],
            "I3": [ 2168 ],
            "O": [ 2113 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1818 ],
            "I2": [ 177 ],
            "I3": [ 2168 ],
            "O": [ 2132 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1823 ],
            "I2": [ 176 ],
            "I3": [ 2168 ],
            "O": [ 2156 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1834 ],
            "I2": [ 137 ],
            "I3": [ 2168 ],
            "O": [ 2115 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 136 ],
            "I3": [ 2168 ],
            "O": [ 2117 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1848 ],
            "I2": [ 76 ],
            "I3": [ 2168 ],
            "O": [ 2119 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1855 ],
            "I2": [ 75 ],
            "I3": [ 2168 ],
            "O": [ 2121 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1862 ],
            "I2": [ 80 ],
            "I3": [ 2168 ],
            "O": [ 2123 ]
          }
        },
        "processor.addr_adder.input1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1869 ],
            "I2": [ 79 ],
            "I3": [ 2168 ],
            "O": [ 2125 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2108 ],
            "I2": [ 271 ],
            "I3": [ 2106 ],
            "O": [ 2170 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2110 ],
            "I2": [ 284 ],
            "I3": [ 2109 ],
            "O": [ 2171 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2167 ],
            "I2": [ 250 ],
            "I3": [ 2112 ],
            "O": [ 2172 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2113 ],
            "I2": [ 454 ],
            "I3": [ 2111 ],
            "O": [ 2173 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2115 ],
            "I2": [ 485 ],
            "I3": [ 2114 ],
            "O": [ 2174 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2117 ],
            "I2": [ 493 ],
            "I3": [ 2116 ],
            "O": [ 2175 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2119 ],
            "I2": [ 503 ],
            "I3": [ 2118 ],
            "O": [ 2176 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2121 ],
            "I2": [ 513 ],
            "I3": [ 2120 ],
            "O": [ 2177 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2123 ],
            "I2": [ 520 ],
            "I3": [ 2122 ],
            "O": [ 2178 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2125 ],
            "I2": [ 531 ],
            "I3": [ 2124 ],
            "O": [ 2179 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2127 ],
            "I2": [ 18 ],
            "I3": [ 2126 ],
            "O": [ 2180 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2129 ],
            "I2": [ 36 ],
            "I3": [ 2128 ],
            "O": [ 2181 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2134 ],
            "I2": [ 304 ],
            "I3": [ 2133 ],
            "O": [ 2182 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2132 ],
            "I2": [ 359 ],
            "I3": [ 2130 ],
            "O": [ 2183 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2136 ],
            "I2": [ 53 ],
            "I3": [ 2135 ],
            "O": [ 2184 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2138 ],
            "I2": [ 59 ],
            "I3": [ 2137 ],
            "O": [ 2185 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2140 ],
            "I2": [ 87 ],
            "I3": [ 2139 ],
            "O": [ 2186 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 118 ],
            "I3": [ 2141 ],
            "O": [ 2187 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 147 ],
            "I3": [ 2143 ],
            "O": [ 2188 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 180 ],
            "I3": [ 2145 ],
            "O": [ 2189 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2148 ],
            "I2": [ 473 ],
            "I3": [ 2147 ],
            "O": [ 2190 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2150 ],
            "I2": [ 193 ],
            "I3": [ 2149 ],
            "O": [ 2191 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2152 ],
            "I2": [ 207 ],
            "I3": [ 2151 ],
            "O": [ 2192 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2155 ],
            "I2": [ 310 ],
            "I3": [ 2154 ],
            "O": [ 2193 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2153 ],
            "I2": [ 253 ],
            "I3": [ 2107 ],
            "O": [ 2194 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2156 ],
            "I2": [ 457 ],
            "I3": [ "0" ],
            "O": [ 2195 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2158 ],
            "I2": [ 313 ],
            "I3": [ 2157 ],
            "O": [ 2196 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2160 ],
            "I2": [ 324 ],
            "I3": [ 2159 ],
            "O": [ 2197 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2162 ],
            "I2": [ 327 ],
            "I3": [ 2161 ],
            "O": [ 2198 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2169 ],
            "I2": [ 11 ],
            "I3": [ 2164 ],
            "O": [ 2199 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2165 ],
            "I2": [ 15 ],
            "I3": [ 2163 ],
            "O": [ 2200 ]
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2166 ],
            "I2": [ 344 ],
            "I3": [ 2131 ],
            "O": [ 2201 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 142 ],
            "O": [ 2202 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 169 ],
            "O": [ 2203 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 353 ],
            "O": [ 2204 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 176 ],
            "O": [ 2205 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 177 ],
            "O": [ 2206 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 114 ],
            "O": [ 2207 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 243 ],
            "O": [ 2208 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 135 ],
            "O": [ 2209 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 50 ],
            "O": [ 2210 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 108 ],
            "O": [ 2211 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 84 ],
            "O": [ 2212 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 109 ],
            "O": [ 2213 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 233 ],
            "O": [ 2214 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 144 ],
            "O": [ 2215 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 178 ],
            "O": [ 2216 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 236 ],
            "O": [ 2217 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 235 ],
            "O": [ 2218 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 134 ],
            "O": [ 2219 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 137 ],
            "O": [ 2220 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 136 ],
            "O": [ 2221 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 76 ],
            "O": [ 2222 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 75 ],
            "O": [ 2223 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 80 ],
            "O": [ 2224 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 232 ],
            "O": [ 2225 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 79 ],
            "O": [ 2226 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 31 ],
            "O": [ 2227 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 269 ],
            "O": [ 2228 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 337 ],
            "O": [ 2229 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 338 ],
            "O": [ 2230 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 100 ],
            "O": [ 2231 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 336 ],
            "O": [ 2232 ]
          }
        },
        "processor.addr_adder_mux.input1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 173 ],
            "O": [ 2233 ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1628 ],
            "Q": [ 2168 ],
            "R": [ 1666 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 544 ],
            "I3": [ 545 ],
            "O": [ 113 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 249 ],
            "O": [ 247 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 18 ],
            "I2": [ 970 ],
            "I3": [ 1047 ],
            "O": [ 32 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 36 ],
            "I2": [ 986 ],
            "I3": [ 1047 ],
            "O": [ 51 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 996 ],
            "I3": [ 1047 ],
            "O": [ 401 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1006 ],
            "I3": [ 1047 ],
            "O": [ 85 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 87 ],
            "I2": [ 1016 ],
            "I3": [ 1047 ],
            "O": [ 116 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 1026 ],
            "I3": [ 1047 ],
            "O": [ 145 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 147 ],
            "I2": [ 1036 ],
            "I3": [ 1047 ],
            "O": [ 179 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1048 ],
            "I3": [ 1049 ],
            "O": [ 241 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1060 ],
            "I3": [ 1061 ],
            "O": [ 141 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1075 ],
            "I3": [ 1076 ],
            "O": [ 168 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 1098 ],
            "I3": [ 1047 ],
            "O": [ 452 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 1101 ],
            "I3": [ 1047 ],
            "O": [ 263 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 1111 ],
            "I3": [ 1047 ],
            "O": [ 282 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 1121 ],
            "I3": [ 1047 ],
            "O": [ 297 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 726 ],
            "I3": [ 1047 ],
            "O": [ 436 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1140 ],
            "I3": [ 1141 ],
            "O": [ 447 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 729 ],
            "I3": [ 1047 ],
            "O": [ 99 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 473 ],
            "I2": [ 1166 ],
            "I3": [ 1047 ],
            "O": [ 390 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 175 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2234 ],
            "I3": [ 2235 ],
            "O": [ 71 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 359 ],
            "O": [ 2235 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 2234 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 732 ],
            "I3": [ 1047 ],
            "O": [ 49 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 454 ],
            "I2": [ 1194 ],
            "I3": [ 1047 ],
            "O": [ 406 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2236 ],
            "I3": [ 2237 ],
            "O": [ 46 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 327 ],
            "O": [ 2237 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_30_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1196 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 2236 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2238 ],
            "I3": [ 2239 ],
            "O": [ 131 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2238 ],
            "I1": [ 2236 ],
            "I2": [ 2239 ],
            "I3": [ 2237 ],
            "O": [ 206 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 324 ],
            "I3": [ 1047 ],
            "O": [ 2239 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1202 ],
            "I1": [ 1203 ],
            "I2": [ 1047 ],
            "I3": [ 963 ],
            "O": [ 2238 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 485 ],
            "I2": [ 1218 ],
            "I3": [ 1047 ],
            "O": [ 420 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 1228 ],
            "I3": [ 1047 ],
            "O": [ 422 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 1238 ],
            "I3": [ 1047 ],
            "O": [ 424 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 513 ],
            "I2": [ 1248 ],
            "I3": [ 1047 ],
            "O": [ 426 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 520 ],
            "I2": [ 1258 ],
            "I3": [ 1047 ],
            "O": [ 428 ]
          }
        },
        "processor.alu_main.B_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 1268 ],
            "I3": [ 1047 ],
            "O": [ 430 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2240 ],
            "I1": [ 114 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2242 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2243 ],
            "I1": [ 243 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2244 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2245 ],
            "I1": [ 31 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2246 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2247 ],
            "I1": [ 50 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2248 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2249 ],
            "I1": [ 108 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2250 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2251 ],
            "I1": [ 84 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2252 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2253 ],
            "I1": [ 109 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2254 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ 144 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2256 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2257 ],
            "I1": [ 135 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2258 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 134 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2260 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2261 ],
            "I1": [ 137 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2262 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2263 ],
            "I1": [ 136 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2264 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2265 ],
            "I1": [ 76 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2266 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2267 ],
            "I1": [ 75 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2268 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2269 ],
            "I1": [ 80 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2270 ]
          }
        },
        "processor.alu_main.add_A_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2271 ],
            "I1": [ 79 ],
            "I2": [ 33 ],
            "I3": [ 2241 ],
            "O": [ 2272 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 179 ],
            "I3": [ 33 ],
            "O": [ 2274 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 241 ],
            "I3": [ 33 ],
            "O": [ 2275 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 99 ],
            "I3": [ 33 ],
            "O": [ 2276 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 131 ],
            "I3": [ 33 ],
            "O": [ 2277 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 46 ],
            "I3": [ 33 ],
            "O": [ 2278 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 49 ],
            "I3": [ 33 ],
            "O": [ 2279 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 71 ],
            "I3": [ 33 ],
            "O": [ 2280 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 175 ],
            "I3": [ 33 ],
            "O": [ 2281 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 390 ],
            "I3": [ 33 ],
            "O": [ 2282 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 141 ],
            "I3": [ 33 ],
            "O": [ 2283 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 168 ],
            "I3": [ 33 ],
            "O": [ 2284 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 263 ],
            "I3": [ 33 ],
            "O": [ 2285 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 282 ],
            "I3": [ 33 ],
            "O": [ 2286 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 297 ],
            "I3": [ 33 ],
            "O": [ 2287 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 436 ],
            "I3": [ 33 ],
            "O": [ 2288 ]
          }
        },
        "processor.alu_main.add_B_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 447 ],
            "I3": [ 33 ],
            "O": [ 2289 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 113 ],
            "I1": [ 2273 ],
            "I2": [ 114 ],
            "I3": [ 33 ],
            "O": [ 2290 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 2273 ],
            "I2": [ 243 ],
            "I3": [ 33 ],
            "O": [ 2291 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 2273 ],
            "I2": [ 31 ],
            "I3": [ 33 ],
            "O": [ 2292 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 2273 ],
            "I2": [ 50 ],
            "I3": [ 33 ],
            "O": [ 2293 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 2273 ],
            "I2": [ 108 ],
            "I3": [ 33 ],
            "O": [ 2294 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 2273 ],
            "I2": [ 84 ],
            "I3": [ 33 ],
            "O": [ 2295 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 2273 ],
            "I2": [ 109 ],
            "I3": [ 33 ],
            "O": [ 2296 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 2273 ],
            "I2": [ 144 ],
            "I3": [ 33 ],
            "O": [ 2297 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 2273 ],
            "I2": [ 135 ],
            "I3": [ 33 ],
            "O": [ 2298 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 2273 ],
            "I2": [ 134 ],
            "I3": [ 33 ],
            "O": [ 2299 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 420 ],
            "I1": [ 2273 ],
            "I2": [ 137 ],
            "I3": [ 33 ],
            "O": [ 2300 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 2273 ],
            "I2": [ 136 ],
            "I3": [ 33 ],
            "O": [ 2301 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 2273 ],
            "I2": [ 76 ],
            "I3": [ 33 ],
            "O": [ 2302 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 2273 ],
            "I2": [ 75 ],
            "I3": [ 33 ],
            "O": [ 2303 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 428 ],
            "I1": [ 2273 ],
            "I2": [ 80 ],
            "I3": [ 33 ],
            "O": [ 2304 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 2273 ],
            "I2": [ 79 ],
            "I3": [ 33 ],
            "O": [ 2305 ]
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 104 ],
            "I2": [ 105 ],
            "I3": [ 103 ],
            "O": [ 2273 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2306 ],
            "I2": [ 178 ],
            "I3": [ 2241 ],
            "O": [ 2307 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2308 ],
            "I2": [ 236 ],
            "I3": [ 2241 ],
            "O": [ 2309 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2310 ],
            "I2": [ 100 ],
            "I3": [ 2241 ],
            "O": [ 2311 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2312 ],
            "I2": [ 336 ],
            "I3": [ 2241 ],
            "O": [ 2313 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2314 ],
            "I2": [ 173 ],
            "I3": [ 2241 ],
            "O": [ 2315 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2316 ],
            "I2": [ 353 ],
            "I3": [ 2241 ],
            "O": [ 2317 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2318 ],
            "I2": [ 177 ],
            "I3": [ 2241 ],
            "O": [ 2319 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2320 ],
            "I2": [ 176 ],
            "I3": [ 2241 ],
            "O": [ 2321 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2322 ],
            "I2": [ 235 ],
            "I3": [ 2241 ],
            "O": [ 2323 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2324 ],
            "I2": [ 142 ],
            "I3": [ 2241 ],
            "O": [ 2325 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2326 ],
            "I2": [ 169 ],
            "I3": [ 2241 ],
            "O": [ 2327 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2328 ],
            "I2": [ 233 ],
            "I3": [ 2241 ],
            "O": [ 2329 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2330 ],
            "I2": [ 232 ],
            "I3": [ 2241 ],
            "O": [ 2331 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2332 ],
            "I2": [ 269 ],
            "I3": [ 2241 ],
            "O": [ 2333 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2334 ],
            "I2": [ 337 ],
            "I3": [ 2241 ],
            "O": [ 2335 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2336 ],
            "I2": [ 338 ],
            "I3": [ 2241 ],
            "O": [ 2337 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 105 ],
            "I2": [ 104 ],
            "I3": [ 103 ],
            "O": [ 2241 ]
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 103 ],
            "I2": [ 102 ],
            "I3": [ 105 ],
            "O": [ 33 ]
          }
        },
        "processor.alu_main.add_addsubbot_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "I2": [ 105 ],
            "I3": [ 102 ],
            "O": [ 2338 ]
          }
        },
        "processor.alu_main.i_sbmac16_addsub": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "0",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "00",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "00",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "0",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "1",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "10",
            "TOPADDSUB_LOWERINPUT": "00",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "00",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "hdlname": "processor alu_main i_sbmac16_addsub",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:118.13-130.8|verilog/cpu.v:347.6-353.4"
          },
          "port_directions": {
            "A": "input",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "B": "input",
            "C": "input",
            "CLK": "input",
            "D": "input",
            "O": "output",
            "OLOADBOT": "input",
            "OLOADTOP": "input"
          },
          "connections": {
            "A": [ 2256, 2254, 2252, 2250, 2248, 2246, 2272, 2270, 2268, 2266, 2264, 2262, 2260, 2258, 2244, 2242 ],
            "ADDSUBBOT": [ 2338 ],
            "ADDSUBTOP": [ 2338 ],
            "B": [ 2281, 2280, 2279, 2278, 2277, 2276, 2289, 2288, 2287, 2286, 2285, 2284, 2283, 2282, 2275, 2274 ],
            "C": [ 2297, 2296, 2295, 2294, 2293, 2292, 2305, 2304, 2303, 2302, 2301, 2300, 2299, 2298, 2291, 2290 ],
            "CLK": [ "x" ],
            "D": [ 2321, 2319, 2317, 2315, 2313, 2311, 2337, 2335, 2333, 2331, 2329, 2327, 2325, 2323, 2309, 2307 ],
            "O": [ 469, 367, 355, 221, 342, 322, 1144, 527, 298, 283, 264, 1079, 1064, 391, 242, 541, 146, 117, 86, 402, 52, 35, 538, 530, 519, 512, 502, 492, 484, 453, 245, 472 ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ]
          }
        },
        "processor.alu_main.sb_mac16_mult1": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "BOTOUTPUT_SELECT": "11",
            "PIPELINE_16x16_MULT_REG1": "00000000000000000000000000000000",
            "PIPELINE_16x16_MULT_REG2": "00000000000000000000000000000000",
            "TOPOUTPUT_SELECT": "11"
          },
          "attributes": {
            "hdlname": "processor alu_main sb_mac16_mult1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:196.10-224.2|verilog/cpu.v:347.6-353.4"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "x" ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 2320, 2318, 2316, 2314, 2312, 2310, 2336, 2334, 2332, 2330, 2328, 2326, 2324, 2322, 2308, 2306, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "processor.alu_main.sb_mac16_mult2": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "BOTOUTPUT_SELECT": "11",
            "PIPELINE_16x16_MULT_REG1": "00000000000000000000000000000000",
            "PIPELINE_16x16_MULT_REG2": "00000000000000000000000000000000",
            "TOPOUTPUT_SELECT": "11"
          },
          "attributes": {
            "hdlname": "processor alu_main sb_mac16_mult2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:233.10-261.2|verilog/cpu.v:347.6-353.4"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "x" ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "processor.alu_main.sb_mac16_mult3": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "BOTOUTPUT_SELECT": "11",
            "PIPELINE_16x16_MULT_REG1": "00000000000000000000000000000000",
            "PIPELINE_16x16_MULT_REG2": "00000000000000000000000000000000",
            "TOPOUTPUT_SELECT": "11"
          },
          "attributes": {
            "hdlname": "processor alu_main sb_mac16_mult3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:269.10-297.2|verilog/cpu.v:347.6-353.4"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "x" ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2451 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2386 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 2451 ],
            "O": [ 2385 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 213 ],
            "I2": [ 49 ],
            "I3": [ 2452 ],
            "O": [ 2376 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 213 ],
            "I3": [ 49 ],
            "O": [ 2375 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 213 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2374 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 175 ],
            "I2": [ 71 ],
            "I3": [ 213 ],
            "O": [ 2373 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 213 ],
            "I3": [ 2452 ],
            "O": [ 2372 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 213 ],
            "O": [ 2371 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 204 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2354 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 204 ],
            "O": [ 2353 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 49 ],
            "I3": [ 2452 ],
            "O": [ 2352 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 204 ],
            "I3": [ 49 ],
            "O": [ 2351 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2451 ],
            "I2": [ 49 ],
            "I3": [ 2452 ],
            "O": [ 2384 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 204 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2350 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 175 ],
            "I2": [ 71 ],
            "I3": [ 204 ],
            "O": [ 2349 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 204 ],
            "I3": [ 2452 ],
            "O": [ 2348 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 204 ],
            "O": [ 2347 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 46 ],
            "O": [ 204 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 206 ],
            "O": [ 2346 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 71 ],
            "I2": [ 49 ],
            "I3": [ 206 ],
            "O": [ 2345 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 206 ],
            "I3": [ 2452 ],
            "O": [ 2344 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 49 ],
            "I3": [ 206 ],
            "O": [ 2343 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 206 ],
            "O": [ 2342 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 175 ],
            "I2": [ 71 ],
            "I3": [ 206 ],
            "O": [ 2341 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 175 ],
            "I2": [ 2451 ],
            "I3": [ 49 ],
            "O": [ 2383 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 206 ],
            "I3": [ 2452 ],
            "O": [ 2340 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 206 ],
            "O": [ 2339 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 2451 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2382 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 175 ],
            "I2": [ 71 ],
            "I3": [ 2451 ],
            "O": [ 2381 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 2451 ],
            "I3": [ 2452 ],
            "O": [ 2380 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_6_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 353 ],
            "I2": [ 2452 ],
            "I3": [ 206 ],
            "O": [ 373 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 77 ],
            "I2": [ 2235 ],
            "I3": [ 2234 ],
            "O": [ 2452 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 71 ],
            "I2": [ 175 ],
            "I3": [ 2451 ],
            "O": [ 2379 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 175 ],
            "O": [ 2378 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 49 ],
            "I2": [ 71 ],
            "I3": [ 213 ],
            "O": [ 2377 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 131 ],
            "O": [ 213 ]
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 46 ],
            "O": [ 2451 ]
          }
        },
        "processor.alu_main.xor_sb_mac16_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "0",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "00",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "00",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "0",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "1",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "00",
            "TOPADDSUB_LOWERINPUT": "00",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "00",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "hdlname": "processor alu_main xor_sb_mac16_inst",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:306.10-332.2|verilog/cpu.v:347.6-353.4"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input"
          },
          "connections": {
            "A": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
            "ACCUMCI": [ "0" ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434 ],
            "BHOLD": [ "0" ],
            "C": [ 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "x" ],
            "D": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402 ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2255, 2253, 2251, 2249, 2247, 2245, 2271, 2269, 2267, 2265, 2263, 2261, 2259, 2257, 2243, 2240 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ]
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1440 ],
            "Q": [ 1047 ],
            "R": [ 1666 ]
          }
        },
        "processor.auipc_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2469 ],
            "Q": [ 2470 ],
            "R": [ 740 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2471 ],
            "Q": [ 2472 ],
            "R": [ 2473 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011001011010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2474 ],
            "I1": [ 2475 ],
            "I2": [ 2476 ],
            "I3": [ 2477 ],
            "O": [ 2471 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2478 ],
            "I2": [ 2479 ],
            "I3": [ 2480 ],
            "O": [ 2477 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2474 ],
            "I2": [ 2481 ],
            "I3": [ 2480 ],
            "O": [ 2476 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 409 ],
            "I2": [ 171 ],
            "I3": [ 412 ],
            "O": [ 2481 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 409 ],
            "I2": [ 171 ],
            "I3": [ 2482 ],
            "O": [ 2479 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 476 ],
            "I2": [ 460 ],
            "I3": [ 289 ],
            "O": [ 2478 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2483 ],
            "CO": [ 2482 ],
            "I0": [ 113 ],
            "I1": [ 114 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2484 ],
            "CO": [ 2485 ],
            "I0": [ 282 ],
            "I1": [ 232 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2486 ],
            "CO": [ 2484 ],
            "I0": [ 297 ],
            "I1": [ 269 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2487 ],
            "CO": [ 2488 ],
            "I0": [ 406 ],
            "I1": [ 134 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2489 ],
            "CO": [ 2487 ],
            "I0": [ 420 ],
            "I1": [ 137 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2490 ],
            "CO": [ 2489 ],
            "I0": [ 422 ],
            "I1": [ 136 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2491 ],
            "CO": [ 2490 ],
            "I0": [ 424 ],
            "I1": [ 76 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2492 ],
            "CO": [ 2491 ],
            "I0": [ 426 ],
            "I1": [ 75 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2493 ],
            "CO": [ 2492 ],
            "I0": [ 428 ],
            "I1": [ 80 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2494 ],
            "CO": [ 2493 ],
            "I0": [ 430 ],
            "I1": [ 79 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2495 ],
            "CO": [ 2494 ],
            "I0": [ 32 ],
            "I1": [ 31 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2496 ],
            "CO": [ 2495 ],
            "I0": [ 51 ],
            "I1": [ 50 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2497 ],
            "CO": [ 2498 ],
            "I0": [ 71 ],
            "I1": [ 177 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2499 ],
            "CO": [ 2486 ],
            "I0": [ 436 ],
            "I1": [ 337 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2500 ],
            "CO": [ 2496 ],
            "I0": [ 401 ],
            "I1": [ 108 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2501 ],
            "CO": [ 2500 ],
            "I0": [ 85 ],
            "I1": [ 84 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2502 ],
            "CO": [ 2501 ],
            "I0": [ 116 ],
            "I1": [ 109 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2503 ],
            "CO": [ 2502 ],
            "I0": [ 145 ],
            "I1": [ 144 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2504 ],
            "CO": [ 2503 ],
            "I0": [ 179 ],
            "I1": [ 178 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2505 ],
            "CO": [ 2504 ],
            "I0": [ 241 ],
            "I1": [ 236 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2506 ],
            "CO": [ 2505 ],
            "I0": [ 390 ],
            "I1": [ 235 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2507 ],
            "CO": [ 2506 ],
            "I0": [ 141 ],
            "I1": [ 142 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2508 ],
            "CO": [ 2507 ],
            "I0": [ 168 ],
            "I1": [ 169 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2485 ],
            "CO": [ 2508 ],
            "I0": [ 263 ],
            "I1": [ 233 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2509 ],
            "CO": [ 2499 ],
            "I0": [ 447 ],
            "I1": [ 338 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2497 ],
            "I0": [ 175 ],
            "I1": [ 176 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2510 ],
            "CO": [ 2509 ],
            "I0": [ 99 ],
            "I1": [ 100 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2511 ],
            "CO": [ 2510 ],
            "I0": [ 131 ],
            "I1": [ 336 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2512 ],
            "CO": [ 2511 ],
            "I0": [ 46 ],
            "I1": [ 173 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2513 ],
            "CO": [ 2483 ],
            "I0": [ 247 ],
            "I1": [ 243 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2498 ],
            "CO": [ 2512 ],
            "I0": [ 49 ],
            "I1": [ 353 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2488 ],
            "CO": [ 2513 ],
            "I0": [ 452 ],
            "I1": [ 135 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2474 ],
            "I2": [ 2475 ],
            "I3": [ 2480 ],
            "O": [ 2473 ]
          }
        },
        "processor.branch_decide.Branch_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2514 ],
            "Q": [ 2515 ],
            "R": [ 740 ]
          }
        },
        "processor.branch_decide.Jump_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2516 ],
            "Q": [ 2517 ],
            "R": [ 740 ]
          }
        },
        "processor.branch_decide.Predicted_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2518 ],
            "Q": [ 2519 ],
            "R": [ 740 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2472 ],
            "I2": [ 2515 ],
            "I3": [ 2519 ],
            "O": [ 1819 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2517 ],
            "I3": [ 1819 ],
            "O": [ 1662 ]
          }
        },
        "processor.branch_predictor_FSM.branch_decode_sig_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1666 ],
            "I1": [ 1438 ],
            "I2": [ 1631 ],
            "I3": [ 1437 ],
            "O": [ 2520 ]
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:92.2-94.5|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2515 ],
            "Q": [ 2521 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2522 ],
            "CO": [ 2523 ],
            "I0": [ 2524 ],
            "I1": [ 2525 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2526 ],
            "CO": [ 2522 ],
            "I0": [ 2527 ],
            "I1": [ 2528 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2529 ],
            "CO": [ 2530 ],
            "I0": [ 2531 ],
            "I1": [ 2532 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2533 ],
            "CO": [ 2529 ],
            "I0": [ 2534 ],
            "I1": [ 2535 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2536 ],
            "CO": [ 2533 ],
            "I0": [ 2537 ],
            "I1": [ 2538 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2539 ],
            "CO": [ 2536 ],
            "I0": [ 2540 ],
            "I1": [ 2541 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2542 ],
            "CO": [ 2539 ],
            "I0": [ 2543 ],
            "I1": [ 2544 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2545 ],
            "CO": [ 2542 ],
            "I0": [ 2546 ],
            "I1": [ 2547 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2548 ],
            "CO": [ 2545 ],
            "I0": [ 2549 ],
            "I1": [ 2550 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2551 ],
            "CO": [ 2548 ],
            "I0": [ 2552 ],
            "I1": [ 2553 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2554 ],
            "CO": [ 2551 ],
            "I0": [ 2555 ],
            "I1": [ 2556 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2557 ],
            "CO": [ 2558 ],
            "I0": [ 2559 ],
            "I1": [ 2560 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2561 ],
            "CO": [ 2526 ],
            "I0": [ 2562 ],
            "I1": [ 2563 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2564 ],
            "CO": [ 2554 ],
            "I0": [ 2565 ],
            "I1": [ 2566 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2567 ],
            "CO": [ 2564 ],
            "I0": [ 2568 ],
            "I1": [ 2569 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2570 ],
            "CO": [ 2567 ],
            "I0": [ 2571 ],
            "I1": [ 2572 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2573 ],
            "CO": [ 2570 ],
            "I0": [ 2574 ],
            "I1": [ 2575 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2576 ],
            "CO": [ 2573 ],
            "I0": [ 2577 ],
            "I1": [ 2578 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2579 ],
            "CO": [ 2576 ],
            "I0": [ 2580 ],
            "I1": [ 2581 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2582 ],
            "CO": [ 2579 ],
            "I0": [ 2583 ],
            "I1": [ 2584 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2585 ],
            "CO": [ 2582 ],
            "I0": [ 2586 ],
            "I1": [ 2587 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2588 ],
            "CO": [ 2585 ],
            "I0": [ 2589 ],
            "I1": [ 2590 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2523 ],
            "CO": [ 2588 ],
            "I0": [ 2591 ],
            "I1": [ 2592 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2593 ],
            "CO": [ 2561 ],
            "I0": [ 2594 ],
            "I1": [ 2595 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2557 ],
            "I0": [ 1824 ],
            "I1": [ 1825 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2596 ],
            "CO": [ 2593 ],
            "I0": [ 2597 ],
            "I1": [ 2598 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2599 ],
            "CO": [ 2596 ],
            "I0": [ 2600 ],
            "I1": [ 2601 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2602 ],
            "CO": [ 2599 ],
            "I0": [ 2603 ],
            "I1": [ 2604 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2605 ],
            "CO": [ 2606 ],
            "I0": [ 2607 ],
            "I1": [ 2608 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2558 ],
            "CO": [ 2602 ],
            "I0": [ 2609 ],
            "I1": [ 2610 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2530 ],
            "CO": [ 2605 ],
            "I0": [ 2611 ],
            "I1": [ 2612 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1643 ],
            "I3": [ 1648 ],
            "O": [ 2608 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2614 ],
            "I3": [ 1648 ],
            "O": [ 2612 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2615 ],
            "I3": [ 1648 ],
            "O": [ 2556 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1983 ],
            "I3": [ 2616 ],
            "O": [ 2566 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1986 ],
            "I3": [ 2616 ],
            "O": [ 2569 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1991 ],
            "I3": [ 2616 ],
            "O": [ 2572 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1996 ],
            "I3": [ 2616 ],
            "O": [ 2575 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2001 ],
            "I3": [ 2616 ],
            "O": [ 2578 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1646 ],
            "I3": [ 2616 ],
            "O": [ 2581 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1644 ],
            "I3": [ 2616 ],
            "O": [ 2584 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 1645 ],
            "I3": [ 2616 ],
            "O": [ 2587 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1633 ],
            "I3": [ 1630 ],
            "O": [ 2616 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2617 ],
            "I1": [ 1437 ],
            "I2": [ 1439 ],
            "I3": [ 2618 ],
            "O": [ 2590 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_19_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2619 ],
            "I1": [ 2615 ],
            "I2": [ 1631 ],
            "I3": [ 1632 ],
            "O": [ 2617 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_19_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1437 ],
            "I1": [ 1633 ],
            "I2": [ 1630 ],
            "I3": [ 2613 ],
            "O": [ 2618 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2620 ],
            "I3": [ 1648 ],
            "O": [ 2532 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 1643 ],
            "O": [ 2592 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 2614 ],
            "O": [ 2525 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 2620 ],
            "O": [ 2528 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 2621 ],
            "O": [ 2563 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 2622 ],
            "O": [ 2595 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1648 ],
            "I3": [ 2623 ],
            "O": [ 2598 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 2624 ],
            "I2": [ 2625 ],
            "I3": [ 1633 ],
            "O": [ 2601 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 2626 ],
            "I2": [ 2627 ],
            "I3": [ 1633 ],
            "O": [ 2604 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 2628 ],
            "I2": [ 2629 ],
            "I3": [ 1633 ],
            "O": [ 2610 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 2630 ],
            "I2": [ 2631 ],
            "I3": [ 1633 ],
            "O": [ 2560 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2621 ],
            "I3": [ 1648 ],
            "O": [ 2535 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1629 ],
            "I2": [ 2615 ],
            "I3": [ 2632 ],
            "O": [ 1825 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_30_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1439 ],
            "I2": [ 1437 ],
            "I3": [ 1631 ],
            "O": [ 1629 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1437 ],
            "I2": [ 1633 ],
            "I3": [ 2619 ],
            "O": [ 2632 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2622 ],
            "I3": [ 1648 ],
            "O": [ 2538 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2623 ],
            "I3": [ 1648 ],
            "O": [ 2541 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2624 ],
            "I3": [ 1648 ],
            "O": [ 2544 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2626 ],
            "I3": [ 1648 ],
            "O": [ 2547 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2628 ],
            "I3": [ 1648 ],
            "O": [ 2550 ]
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2630 ],
            "I3": [ 1648 ],
            "O": [ 2553 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:101.2-106.5|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2633 ],
            "E": [ 2521 ],
            "Q": [ 2634 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:101.2-106.5|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2635 ],
            "E": [ 2521 ],
            "Q": [ 2636 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2634 ],
            "I1": [ 2636 ],
            "I2": [ 2515 ],
            "I3": [ 2472 ],
            "O": [ 2635 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2634 ],
            "I1": [ 2636 ],
            "I2": [ 2515 ],
            "I3": [ 2472 ],
            "O": [ 2633 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1308 ],
            "I3": [ 2637 ],
            "O": [ 1743 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1307 ],
            "I3": [ 2638 ],
            "O": [ 1750 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1894 ],
            "I3": [ 2639 ],
            "O": [ 1809 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1895 ],
            "I3": [ 2640 ],
            "O": [ 1828 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1896 ],
            "I3": [ 2641 ],
            "O": [ 1835 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1897 ],
            "I3": [ 2642 ],
            "O": [ 1842 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1898 ],
            "I3": [ 2643 ],
            "O": [ 1849 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1899 ],
            "I3": [ 2644 ],
            "O": [ 1856 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1880 ],
            "I3": [ 2645 ],
            "O": [ 1863 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1881 ],
            "I3": [ 2646 ],
            "O": [ 1870 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1300 ],
            "I3": [ 1299 ],
            "O": [ 1799 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1882 ],
            "I3": [ 2647 ],
            "O": [ 1664 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1306 ],
            "I3": [ 2648 ],
            "O": [ 1757 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1883 ],
            "I3": [ 2649 ],
            "O": [ 1673 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1884 ],
            "I3": [ 2650 ],
            "O": [ 1680 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1885 ],
            "I3": [ 2651 ],
            "O": [ 1687 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1886 ],
            "I3": [ 2652 ],
            "O": [ 1694 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1887 ],
            "I3": [ 2653 ],
            "O": [ 1701 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1888 ],
            "I3": [ 2654 ],
            "O": [ 1708 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1889 ],
            "I3": [ 2655 ],
            "O": [ 1715 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1891 ],
            "I3": [ 2656 ],
            "O": [ 1722 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1892 ],
            "I3": [ 2657 ],
            "O": [ 1729 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1305 ],
            "I3": [ 2658 ],
            "O": [ 1764 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1304 ],
            "I3": [ 2659 ],
            "O": [ 1771 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1303 ],
            "I3": [ 2660 ],
            "O": [ 1778 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1302 ],
            "I3": [ 2661 ],
            "O": [ 1785 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1301 ],
            "I3": [ 2662 ],
            "O": [ 1792 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1890 ],
            "I3": [ 2663 ],
            "O": [ 1874 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1893 ],
            "I3": [ 2664 ],
            "O": [ 1733 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2637 ],
            "CO": [ 2657 ],
            "I0": [ "0" ],
            "I1": [ 1308 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2638 ],
            "CO": [ 2637 ],
            "I0": [ "0" ],
            "I1": [ 1307 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2640 ],
            "CO": [ 2639 ],
            "I0": [ "0" ],
            "I1": [ 1895 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2641 ],
            "CO": [ 2640 ],
            "I0": [ "0" ],
            "I1": [ 1896 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2642 ],
            "CO": [ 2641 ],
            "I0": [ "0" ],
            "I1": [ 1897 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2643 ],
            "CO": [ 2642 ],
            "I0": [ "0" ],
            "I1": [ 1898 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2644 ],
            "CO": [ 2643 ],
            "I0": [ "0" ],
            "I1": [ 1899 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2645 ],
            "CO": [ 2644 ],
            "I0": [ "0" ],
            "I1": [ 1880 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2646 ],
            "CO": [ 2645 ],
            "I0": [ "0" ],
            "I1": [ 1881 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1299 ],
            "CO": [ 2662 ],
            "I0": [ "0" ],
            "I1": [ 1300 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2647 ],
            "CO": [ 2646 ],
            "I0": [ "0" ],
            "I1": [ 1882 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2649 ],
            "CO": [ 2647 ],
            "I0": [ "0" ],
            "I1": [ 1883 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2648 ],
            "CO": [ 2638 ],
            "I0": [ "0" ],
            "I1": [ 1306 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2650 ],
            "CO": [ 2649 ],
            "I0": [ "0" ],
            "I1": [ 1884 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2651 ],
            "CO": [ 2650 ],
            "I0": [ "0" ],
            "I1": [ 1885 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2652 ],
            "CO": [ 2651 ],
            "I0": [ "0" ],
            "I1": [ 1886 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2653 ],
            "CO": [ 2652 ],
            "I0": [ "0" ],
            "I1": [ 1887 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2654 ],
            "CO": [ 2653 ],
            "I0": [ "0" ],
            "I1": [ 1888 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2655 ],
            "CO": [ 2654 ],
            "I0": [ "0" ],
            "I1": [ 1889 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2656 ],
            "CO": [ 2655 ],
            "I0": [ "0" ],
            "I1": [ 1891 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2657 ],
            "CO": [ 2656 ],
            "I0": [ "0" ],
            "I1": [ 1892 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2658 ],
            "CO": [ 2648 ],
            "I0": [ "0" ],
            "I1": [ 1305 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2659 ],
            "CO": [ 2658 ],
            "I0": [ "0" ],
            "I1": [ 1304 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2660 ],
            "CO": [ 2659 ],
            "I0": [ "0" ],
            "I1": [ 1303 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2661 ],
            "CO": [ 2660 ],
            "I0": [ "0" ],
            "I1": [ 1302 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2662 ],
            "CO": [ 2661 ],
            "I0": [ "0" ],
            "I1": [ 1301 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2664 ],
            "CO": [ 2663 ],
            "I0": [ "0" ],
            "I1": [ 1893 ]
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2639 ],
            "CO": [ 2664 ],
            "I0": [ "0" ],
            "I1": [ 1894 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 2525 ],
            "I3": [ 2522 ],
            "O": [ 1758 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2527 ],
            "I2": [ 2528 ],
            "I3": [ 2526 ],
            "O": [ 1765 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2611 ],
            "I2": [ 2612 ],
            "I3": [ 2530 ],
            "O": [ 1810 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2531 ],
            "I2": [ 2532 ],
            "I3": [ 2529 ],
            "O": [ 1829 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2534 ],
            "I2": [ 2535 ],
            "I3": [ 2533 ],
            "O": [ 1836 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2537 ],
            "I2": [ 2538 ],
            "I3": [ 2536 ],
            "O": [ 1843 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2540 ],
            "I2": [ 2541 ],
            "I3": [ 2539 ],
            "O": [ 1850 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2543 ],
            "I2": [ 2544 ],
            "I3": [ 2542 ],
            "O": [ 1857 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2546 ],
            "I2": [ 2547 ],
            "I3": [ 2545 ],
            "O": [ 1864 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2549 ],
            "I2": [ 2550 ],
            "I3": [ 2548 ],
            "O": [ 1871 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2552 ],
            "I2": [ 2553 ],
            "I3": [ 2551 ],
            "O": [ 1665 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2555 ],
            "I2": [ 2556 ],
            "I3": [ 2554 ],
            "O": [ 1674 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2562 ],
            "I2": [ 2563 ],
            "I3": [ 2561 ],
            "O": [ 1772 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2559 ],
            "I2": [ 2560 ],
            "I3": [ 2557 ],
            "O": [ 1817 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2565 ],
            "I2": [ 2566 ],
            "I3": [ 2564 ],
            "O": [ 1681 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2568 ],
            "I2": [ 2569 ],
            "I3": [ 2567 ],
            "O": [ 1688 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2571 ],
            "I2": [ 2572 ],
            "I3": [ 2570 ],
            "O": [ 1695 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2574 ],
            "I2": [ 2575 ],
            "I3": [ 2573 ],
            "O": [ 1702 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2577 ],
            "I2": [ 2578 ],
            "I3": [ 2576 ],
            "O": [ 1709 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2580 ],
            "I2": [ 2581 ],
            "I3": [ 2579 ],
            "O": [ 1716 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2583 ],
            "I2": [ 2584 ],
            "I3": [ 2582 ],
            "O": [ 1723 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2586 ],
            "I2": [ 2587 ],
            "I3": [ 2585 ],
            "O": [ 1730 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2589 ],
            "I2": [ 2590 ],
            "I3": [ 2588 ],
            "O": [ 1744 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2594 ],
            "I2": [ 2595 ],
            "I3": [ 2593 ],
            "O": [ 1779 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2591 ],
            "I2": [ 2592 ],
            "I3": [ 2523 ],
            "O": [ 1751 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2597 ],
            "I2": [ 2598 ],
            "I3": [ 2596 ],
            "O": [ 1786 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2600 ],
            "I2": [ 2601 ],
            "I3": [ 2599 ],
            "O": [ 1793 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2603 ],
            "I2": [ 2604 ],
            "I3": [ 2602 ],
            "O": [ 1800 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2665 ],
            "I2": [ 2613 ],
            "I3": [ 2606 ],
            "O": [ 1875 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2607 ],
            "I2": [ 2608 ],
            "I3": [ 2605 ],
            "O": [ 1734 ]
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2609 ],
            "I2": [ 2610 ],
            "I3": [ 2558 ],
            "O": [ 1806 ]
          }
        },
        "processor.branch_predictor_mux.select_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2520 ],
            "I3": [ 2634 ],
            "O": [ 1667 ]
          }
        },
        "processor.cont_mux.select_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 1819 ],
            "O": [ 1666 ]
          }
        },
        "processor.dataMemOut_fwd_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2666 ],
            "Q": [ 983 ],
            "R": [ 740 ]
          }
        },
        "processor.ex_cont_mux.select_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2519 ],
            "I1": [ 2472 ],
            "I2": [ 2515 ],
            "I3": [ 2517 ],
            "O": [ 740 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 11 ],
            "Q": [ 2667 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2668 ],
            "Q": [ 2669 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2670 ],
            "Q": [ 2671 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2191 ],
            "Q": [ 1727 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2192 ],
            "Q": [ 1741 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2194 ],
            "Q": [ 1748 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2170 ],
            "Q": [ 1755 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2171 ],
            "Q": [ 1762 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2182 ],
            "Q": [ 1769 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2193 ],
            "Q": [ 1776 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2196 ],
            "Q": [ 1783 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2197 ],
            "Q": [ 1790 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2198 ],
            "Q": [ 1797 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2672 ],
            "Q": [ 2673 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2201 ],
            "Q": [ 1804 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2183 ],
            "Q": [ 1814 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2195 ],
            "Q": [ 1820 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2674 ],
            "Q": [ 2675 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2676 ],
            "Q": [ 2677 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2678 ],
            "Q": [ 2679 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2680 ],
            "Q": [ 2681 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2682 ],
            "Q": [ 2683 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 964 ],
            "Q": [ 2684 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 967 ],
            "Q": [ 2685 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1098 ],
            "Q": [ 2686 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2687 ],
            "Q": [ 2688 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1194 ],
            "Q": [ 2689 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1218 ],
            "Q": [ 2690 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1228 ],
            "Q": [ 2691 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1238 ],
            "Q": [ 2692 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1248 ],
            "Q": [ 2693 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1258 ],
            "Q": [ 2694 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1268 ],
            "Q": [ 2695 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 970 ],
            "Q": [ 2696 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 986 ],
            "Q": [ 2697 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 996 ],
            "Q": [ 2698 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2699 ],
            "Q": [ 2700 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1006 ],
            "Q": [ 2701 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1016 ],
            "Q": [ 2702 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1026 ],
            "Q": [ 2703 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1036 ],
            "Q": [ 2704 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1046 ],
            "Q": [ 2705 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1166 ],
            "Q": [ 2706 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1059 ],
            "Q": [ 2707 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1074 ],
            "Q": [ 2708 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1101 ],
            "Q": [ 2709 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1111 ],
            "Q": [ 2710 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2711 ],
            "Q": [ 2712 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1121 ],
            "Q": [ 2713 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 726 ],
            "Q": [ 2714 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 728 ],
            "Q": [ 2715 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 729 ],
            "Q": [ 2716 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 730 ],
            "Q": [ 2717 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 731 ],
            "Q": [ 2718 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 732 ],
            "Q": [ 2719 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 733 ],
            "Q": [ 2720 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 734 ],
            "Q": [ 2721 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 14 ],
            "Q": [ 1296 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2722 ],
            "Q": [ 2723 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 17 ],
            "Q": [ 1095 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 252 ],
            "Q": [ 2724 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 456 ],
            "Q": [ 1215 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 487 ],
            "Q": [ 1225 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 495 ],
            "Q": [ 1235 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 505 ],
            "Q": [ 1245 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 515 ],
            "Q": [ 1255 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 522 ],
            "Q": [ 1265 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 533 ],
            "Q": [ 1275 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 20 ],
            "Q": [ 982 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2725 ],
            "Q": [ 2726 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 38 ],
            "Q": [ 993 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 55 ],
            "Q": [ 1003 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 61 ],
            "Q": [ 1013 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 89 ],
            "Q": [ 1023 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 120 ],
            "Q": [ 1033 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 149 ],
            "Q": [ 1043 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 182 ],
            "Q": [ 1056 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 475 ],
            "Q": [ 1173 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 195 ],
            "Q": [ 1071 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 208 ],
            "Q": [ 1088 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2727 ],
            "Q": [ 2728 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 255 ],
            "Q": [ 1108 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 273 ],
            "Q": [ 1118 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 286 ],
            "Q": [ 1128 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 306 ],
            "Q": [ 1137 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 312 ],
            "Q": [ 1157 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 315 ],
            "Q": [ 1297 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 326 ],
            "Q": [ 1208 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 329 ],
            "Q": [ 1201 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 346 ],
            "Q": [ 1189 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 361 ],
            "Q": [ 2729 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2730 ],
            "Q": [ 2731 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 459 ],
            "Q": [ 1180 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2199 ],
            "Q": [ 1872 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2200 ],
            "Q": [ 1731 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2172 ],
            "Q": [ 1807 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2173 ],
            "Q": [ 1826 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2174 ],
            "Q": [ 1833 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2175 ],
            "Q": [ 1840 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2176 ],
            "Q": [ 1847 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2177 ],
            "Q": [ 1854 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2178 ],
            "Q": [ 1861 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2732 ],
            "Q": [ 2733 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2179 ],
            "Q": [ 1868 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2180 ],
            "Q": [ 1661 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2181 ],
            "Q": [ 1671 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2184 ],
            "Q": [ 1678 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2185 ],
            "Q": [ 1685 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2186 ],
            "Q": [ 1692 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2187 ],
            "Q": [ 1699 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2188 ],
            "Q": [ 1706 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2189 ],
            "Q": [ 1713 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2190 ],
            "Q": [ 1720 ]
          }
        },
        "processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2734 ],
            "Q": [ 1626 ],
            "R": [ 740 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:118.2-120.5|verilog/cpu.v:363.9-367.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2735 ],
            "Q": [ 2736 ],
            "R": [ 740 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2681 ],
            "I2": [ 2737 ],
            "I3": [ 2736 ],
            "O": [ 2738 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2675 ],
            "I2": [ 2677 ],
            "I3": [ 2683 ],
            "O": [ 2737 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2738 ],
            "I2": [ 2739 ],
            "I3": [ 2740 ],
            "O": [ 976 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2677 ],
            "I1": [ 2741 ],
            "I2": [ 2683 ],
            "I3": [ 2742 ],
            "O": [ 2740 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2675 ],
            "I2": [ 2743 ],
            "I3": [ 2744 ],
            "O": [ 2739 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2745 ],
            "I2": [ 2746 ],
            "I3": [ 2681 ],
            "O": [ 2744 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2724 ],
            "I2": [ 859 ],
            "I3": [ 983 ],
            "O": [ 1191 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2738 ],
            "I3": [ 2747 ],
            "O": [ 973 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2748 ],
            "I2": [ 2749 ],
            "I3": [ 2750 ],
            "O": [ 974 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2729 ],
            "I2": [ 871 ],
            "I3": [ 983 ],
            "O": [ 1291 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2751 ],
            "I1": [ 2752 ],
            "I2": [ 2753 ],
            "I3": [ 2754 ],
            "O": [ 2750 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2728 ],
            "I1": [ 2727 ],
            "I2": [ 2670 ],
            "I3": [ 2671 ],
            "O": [ 2749 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2733 ],
            "I1": [ 2732 ],
            "I2": [ 1626 ],
            "I3": [ 2755 ],
            "O": [ 2748 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2731 ],
            "I1": [ 2730 ],
            "I2": [ 2667 ],
            "I3": [ 11 ],
            "O": [ 2755 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2669 ],
            "I1": [ 2668 ],
            "I2": [ 2700 ],
            "I3": [ 2699 ],
            "O": [ 2754 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2726 ],
            "I1": [ 2725 ],
            "I2": [ 2722 ],
            "I3": [ 2723 ],
            "O": [ 2753 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2673 ],
            "I1": [ 2672 ],
            "I2": [ 2712 ],
            "I3": [ 2711 ],
            "O": [ 2752 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2688 ],
            "I3": [ 2687 ],
            "O": [ 2751 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2738 ],
            "O": [ 2756 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2681 ],
            "I1": [ 2757 ],
            "I2": [ 2758 ],
            "I3": [ 2759 ],
            "O": [ 2747 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2760 ],
            "I2": [ 2683 ],
            "I3": [ 2761 ],
            "O": [ 2759 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2675 ],
            "I1": [ 2762 ],
            "I2": [ 2677 ],
            "I3": [ 2763 ],
            "O": [ 2758 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2736 ],
            "Q": [ 2764 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2765 ],
            "I1": [ 2766 ],
            "I2": [ 2767 ],
            "I3": [ 2764 ],
            "O": [ 2768 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2769 ],
            "I1": [ 2770 ],
            "I2": [ 2771 ],
            "I3": [ 2764 ],
            "O": [ 2772 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2773 ],
            "I1": [ 2763 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2771 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2776 ],
            "I3": [ 2777 ],
            "O": [ 2770 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2778 ],
            "I1": [ 2779 ],
            "I2": [ 2773 ],
            "I3": [ 2780 ],
            "O": [ 2777 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2681 ],
            "I1": [ 2776 ],
            "I2": [ 2781 ],
            "I3": [ 2782 ],
            "O": [ 2769 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2779 ],
            "I1": [ 2675 ],
            "I2": [ 2773 ],
            "I3": [ 2677 ],
            "O": [ 2782 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2778 ],
            "I1": [ 2679 ],
            "I2": [ 2683 ],
            "I3": [ 2780 ],
            "O": [ 2781 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2778 ],
            "I1": [ 2760 ],
            "I2": [ 2776 ],
            "I3": [ 2757 ],
            "O": [ 2775 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2779 ],
            "I1": [ 2762 ],
            "I2": [ 2761 ],
            "I3": [ 2780 ],
            "O": [ 2774 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2783 ],
            "I1": [ 2784 ],
            "I2": [ 2785 ],
            "I3": [ 2772 ],
            "O": [ 963 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2786 ],
            "I2": [ 2787 ],
            "I3": [ 981 ],
            "O": [ 1181 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2788 ],
            "I1": [ 1291 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 1182 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2789 ],
            "I3": [ 2790 ],
            "O": [ 2783 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 2725 ],
            "I2": [ 2791 ],
            "I3": [ 2792 ],
            "O": [ 2784 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1481 ],
            "I1": [ 2793 ],
            "I2": [ 2794 ],
            "I3": [ 2795 ],
            "O": [ 2792 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 2796 ],
            "I2": [ 1480 ],
            "I3": [ 2687 ],
            "O": [ 2791 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2797 ],
            "I1": [ 2668 ],
            "I2": [ 1473 ],
            "I3": [ 2732 ],
            "O": [ 2795 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2672 ],
            "I1": [ 1471 ],
            "I2": [ 2730 ],
            "I3": [ 1474 ],
            "O": [ 2794 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1477 ],
            "I1": [ 2722 ],
            "I2": [ 1472 ],
            "I3": [ 2670 ],
            "O": [ 2793 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2798 ],
            "I1": [ 2799 ],
            "I2": [ 2800 ],
            "I3": [ 2801 ],
            "O": [ 2785 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1479 ],
            "I1": [ 2699 ],
            "I2": [ 1475 ],
            "I3": [ 2727 ],
            "O": [ 2800 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2722 ],
            "I1": [ 1477 ],
            "I2": [ 2796 ],
            "I3": [ 11 ],
            "O": [ 2799 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 2730 ],
            "I2": [ 1478 ],
            "I3": [ 2711 ],
            "O": [ 2798 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2668 ],
            "I1": [ 2797 ],
            "I2": [ 1471 ],
            "I3": [ 2672 ],
            "O": [ 2801 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2731 ],
            "I1": [ 1474 ],
            "I2": [ 2802 ],
            "I3": [ 2803 ],
            "O": [ 2789 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2804 ],
            "I1": [ 2805 ],
            "I2": [ 2806 ],
            "I3": [ 2807 ],
            "O": [ 2790 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2673 ],
            "I1": [ 1471 ],
            "I2": [ 2700 ],
            "I3": [ 1479 ],
            "O": [ 2807 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2712 ],
            "I1": [ 1478 ],
            "I2": [ 2688 ],
            "I3": [ 1480 ],
            "O": [ 2806 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2667 ],
            "I1": [ 2796 ],
            "I2": [ 2669 ],
            "I3": [ 2797 ],
            "O": [ 2805 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2723 ],
            "I3": [ 1477 ],
            "O": [ 2804 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2728 ],
            "I1": [ 1475 ],
            "I2": [ 2671 ],
            "I3": [ 1472 ],
            "O": [ 2803 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2726 ],
            "I1": [ 1476 ],
            "I2": [ 2733 ],
            "I3": [ 1473 ],
            "O": [ 2802 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2778 ],
            "I1": [ 2745 ],
            "I2": [ 2742 ],
            "I3": [ 2780 ],
            "O": [ 2767 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2773 ],
            "I1": [ 2741 ],
            "I2": [ 2776 ],
            "I3": [ 2746 ],
            "O": [ 2766 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2779 ],
            "I3": [ 2743 ],
            "O": [ 2765 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2769 ],
            "I2": [ 2770 ],
            "I3": [ 2768 ],
            "O": [ 978 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2808 ],
            "I2": [ 2809 ],
            "I3": [ 981 ],
            "O": [ 1096 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2810 ],
            "I2": [ 1191 ],
            "I3": [ 976 ],
            "O": [ 1292 ]
          }
        },
        "processor.id_ex_reg.data_in_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1646 ],
            "O": [ 2811 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2624 ],
            "Q": [ 2762 ],
            "R": [ 1443 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2626 ],
            "Q": [ 2763 ],
            "R": [ 1443 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1651 ],
            "Q": [ 2666 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1634 ],
            "Q": [ 2516 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1983 ],
            "Q": [ 2743 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1986 ],
            "Q": [ 2741 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1991 ],
            "Q": [ 2745 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1996 ],
            "Q": [ 2746 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2001 ],
            "Q": [ 2742 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1904 ],
            "Q": [ 1278 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1907 ],
            "Q": [ 1091 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1940 ],
            "Q": [ 2810 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2628 ],
            "Q": [ 2760 ],
            "R": [ 1443 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1964 ],
            "Q": [ 1211 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1967 ],
            "Q": [ 1221 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1970 ],
            "Q": [ 1231 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1973 ],
            "Q": [ 1241 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1976 ],
            "Q": [ 1251 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1979 ],
            "Q": [ 1261 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1982 ],
            "Q": [ 1271 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1910 ],
            "Q": [ 975 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1913 ],
            "Q": [ 989 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1916 ],
            "Q": [ 999 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2630 ],
            "Q": [ 2757 ],
            "R": [ 1443 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1919 ],
            "Q": [ 1009 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1922 ],
            "Q": [ 1019 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1925 ],
            "Q": [ 1029 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1928 ],
            "Q": [ 1039 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1931 ],
            "Q": [ 1052 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1934 ],
            "Q": [ 1169 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1937 ],
            "Q": [ 1067 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1943 ],
            "Q": [ 1084 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1946 ],
            "Q": [ 1104 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1949 ],
            "Q": [ 1114 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2615 ],
            "Q": [ 2761 ],
            "R": [ 1443 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1952 ],
            "Q": [ 1124 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1955 ],
            "Q": [ 1133 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1958 ],
            "Q": [ 1153 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_43": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1961 ],
            "Q": [ 1293 ],
            "R": [ 1900 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_44": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2812 ],
            "Q": [ 2474 ],
            "R": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_45": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2813 ],
            "Q": [ 2475 ],
            "R": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_46": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2814 ],
            "Q": [ 2480 ],
            "R": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2815 ],
            "Q": [ 958 ],
            "R": [ 2816 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2815 ],
            "I2": [ 1640 ],
            "I3": [ 2817 ],
            "O": [ 2818 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1647 ],
            "I1": [ 1438 ],
            "I2": [ 1641 ],
            "I3": [ 1639 ],
            "O": [ 2817 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2819 ],
            "I1": [ 2820 ],
            "I2": [ 2821 ],
            "I3": [ 2822 ],
            "O": [ 2823 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2824 ],
            "I2": [ 2825 ],
            "I3": [ 2826 ],
            "O": [ 2827 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2824 ],
            "I1": [ 2828 ],
            "I2": [ 2825 ],
            "I3": [ 1640 ],
            "O": [ 2829 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1645 ],
            "I2": [ 2830 ],
            "I3": [ 1638 ],
            "O": [ 2822 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "I2": [ 1641 ],
            "I3": [ 1644 ],
            "O": [ 2830 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1645 ],
            "I3": [ 1644 ],
            "O": [ 2815 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2831 ],
            "Q": [ 1298 ],
            "R": [ 2816 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2831 ],
            "I1": [ 1640 ],
            "I2": [ 2832 ],
            "I3": [ 1646 ],
            "O": [ 2826 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1439 ],
            "I2": [ 2832 ],
            "I3": [ 1643 ],
            "O": [ 2819 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1641 ],
            "I2": [ 2833 ],
            "I3": [ 1438 ],
            "O": [ 2820 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1644 ],
            "I2": [ 1640 ],
            "I3": [ 2825 ],
            "O": [ 2821 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1646 ],
            "I2": [ 1644 ],
            "I3": [ 1645 ],
            "O": [ 2833 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1644 ],
            "I2": [ 1641 ],
            "I3": [ 1438 ],
            "O": [ 2832 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1645 ],
            "I3": [ 1644 ],
            "O": [ 2831 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 2816 ],
            "I2": [ 1438 ],
            "I3": [ 1439 ],
            "O": [ 2834 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1641 ],
            "I3": [ 2834 ],
            "O": [ 2825 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2835 ],
            "I2": [ 1641 ],
            "I3": [ 1438 ],
            "O": [ 2828 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1644 ],
            "I2": [ 2830 ],
            "I3": [ 2822 ],
            "O": [ 2824 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1443 ],
            "I2": [ 2836 ],
            "I3": [ 1439 ],
            "O": [ 1640 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 2836 ],
            "I2": [ 1437 ],
            "I3": [ 1439 ],
            "O": [ 1638 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1645 ],
            "I2": [ 1638 ],
            "I3": [ 1646 ],
            "O": [ 2814 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1646 ],
            "I2": [ 1645 ],
            "I3": [ 1638 ],
            "O": [ 2813 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1646 ],
            "I2": [ 1645 ],
            "I3": [ 1638 ],
            "O": [ 2812 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1437 ],
            "I3": [ 2836 ],
            "O": [ 1641 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000010110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1645 ],
            "I2": [ 1646 ],
            "I3": [ 1644 ],
            "O": [ 2835 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1631 ],
            "I1": [ 1632 ],
            "I2": [ 1637 ],
            "I3": [ 1636 ],
            "O": [ 2836 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1645 ],
            "I3": [ 1644 ],
            "O": [ 2816 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1442 ],
            "Q": [ 2469 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1649 ],
            "Q": [ 741 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1650 ],
            "Q": [ 753 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1443 ],
            "Q": [ 2734 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2105 ],
            "Q": [ 2735 ],
            "R": [ 1666 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2829 ],
            "Q": [ 103 ],
            "S": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2818 ],
            "Q": [ 102 ],
            "S": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2827 ],
            "Q": [ 105 ],
            "S": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2823 ],
            "Q": [ 104 ],
            "S": [ 1642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1643 ],
            "Q": [ 2668 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2614 ],
            "Q": [ 2687 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2615 ],
            "Q": [ 2672 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2571 ],
            "Q": [ 1693 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2574 ],
            "Q": [ 1700 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2577 ],
            "Q": [ 1707 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2580 ],
            "Q": [ 1714 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2583 ],
            "Q": [ 1721 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2586 ],
            "Q": [ 1728 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2589 ],
            "Q": [ 1742 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2591 ],
            "Q": [ 1749 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2524 ],
            "Q": [ 1756 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2527 ],
            "Q": [ 1763 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2625 ],
            "Q": [ 2674 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2562 ],
            "Q": [ 1770 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2594 ],
            "Q": [ 1777 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2597 ],
            "Q": [ 1784 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_113": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2600 ],
            "Q": [ 1791 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_114": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2603 ],
            "Q": [ 1798 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_115": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2609 ],
            "Q": [ 1805 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_116": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2559 ],
            "Q": [ 1818 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_117": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1824 ],
            "Q": [ 1823 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_118": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1667 ],
            "Q": [ 2518 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2520 ],
            "Q": [ 2514 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2627 ],
            "Q": [ 2676 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2629 ],
            "Q": [ 2678 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2631 ],
            "Q": [ 2680 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2619 ],
            "Q": [ 2682 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2811 ],
            "Q": [ 959 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2613 ],
            "Q": [ 11 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2608 ],
            "Q": [ 15 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2612 ],
            "Q": [ 250 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2620 ],
            "Q": [ 2699 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2532 ],
            "Q": [ 454 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2535 ],
            "Q": [ 485 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2538 ],
            "Q": [ 493 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2541 ],
            "Q": [ 503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2544 ],
            "Q": [ 513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2547 ],
            "Q": [ 520 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2550 ],
            "Q": [ 531 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2553 ],
            "Q": [ 18 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2556 ],
            "Q": [ 36 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2566 ],
            "Q": [ 53 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2621 ],
            "Q": [ 2711 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2569 ],
            "Q": [ 59 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2572 ],
            "Q": [ 87 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2575 ],
            "Q": [ 118 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2578 ],
            "Q": [ 147 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2581 ],
            "Q": [ 180 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2584 ],
            "Q": [ 473 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2587 ],
            "Q": [ 193 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2590 ],
            "Q": [ 207 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2592 ],
            "Q": [ 253 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2525 ],
            "Q": [ 271 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2622 ],
            "Q": [ 2722 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2528 ],
            "Q": [ 284 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2563 ],
            "Q": [ 304 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2595 ],
            "Q": [ 310 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2598 ],
            "Q": [ 313 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2601 ],
            "Q": [ 324 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2604 ],
            "Q": [ 327 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2610 ],
            "Q": [ 344 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2560 ],
            "Q": [ 359 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1825 ],
            "Q": [ 457 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2009 ],
            "Q": [ 1277 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2623 ],
            "Q": [ 2725 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2011 ],
            "Q": [ 1090 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2045 ],
            "Q": [ 1190 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2078 ],
            "Q": [ 1210 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2087 ],
            "Q": [ 1219 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2090 ],
            "Q": [ 1229 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2093 ],
            "Q": [ 1239 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2096 ],
            "Q": [ 1249 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2099 ],
            "Q": [ 1259 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2102 ],
            "Q": [ 1269 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2013 ],
            "Q": [ 971 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2624 ],
            "Q": [ 2727 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2017 ],
            "Q": [ 987 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2020 ],
            "Q": [ 997 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2023 ],
            "Q": [ 1007 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2026 ],
            "Q": [ 1017 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2029 ],
            "Q": [ 1027 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2032 ],
            "Q": [ 1037 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2035 ],
            "Q": [ 1050 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2038 ],
            "Q": [ 1168 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2041 ],
            "Q": [ 1065 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2047 ],
            "Q": [ 1082 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2626 ],
            "Q": [ 2730 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2050 ],
            "Q": [ 1102 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2053 ],
            "Q": [ 1112 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2056 ],
            "Q": [ 1123 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2059 ],
            "Q": [ 1132 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2062 ],
            "Q": [ 1151 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2065 ],
            "Q": [ 1161 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2068 ],
            "Q": [ 1206 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2071 ],
            "Q": [ 1199 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2074 ],
            "Q": [ 1187 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2080 ],
            "Q": [ 2788 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2628 ],
            "Q": [ 2732 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2083 ],
            "Q": [ 1178 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1985 ],
            "Q": [ 1282 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1988 ],
            "Q": [ 1284 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1993 ],
            "Q": [ 1286 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1998 ],
            "Q": [ 1290 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2003 ],
            "Q": [ 1288 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2665 ],
            "Q": [ 1873 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2607 ],
            "Q": [ 1732 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2611 ],
            "Q": [ 1808 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2531 ],
            "Q": [ 1827 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2630 ],
            "Q": [ 2670 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2534 ],
            "Q": [ 1834 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2537 ],
            "Q": [ 1841 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2540 ],
            "Q": [ 1848 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2543 ],
            "Q": [ 1855 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2546 ],
            "Q": [ 1862 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2549 ],
            "Q": [ 1869 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2552 ],
            "Q": [ 1663 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2555 ],
            "Q": [ 1672 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2565 ],
            "Q": [ 1679 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2568 ],
            "Q": [ 1686 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1434 ],
            "Q": [ 2613 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1430 ],
            "Q": [ 1643 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1334 ],
            "Q": [ 1437 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1330 ],
            "Q": [ 1439 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1326 ],
            "Q": [ 1438 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1322 ],
            "Q": [ 1632 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1318 ],
            "Q": [ 1631 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1314 ],
            "Q": [ 1636 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1310 ],
            "Q": [ 1637 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1366 ],
            "Q": [ 1646 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1362 ],
            "Q": [ 1644 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1358 ],
            "Q": [ 1645 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1354 ],
            "Q": [ 2625 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1350 ],
            "Q": [ 2627 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1346 ],
            "Q": [ 2629 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1342 ],
            "Q": [ 2631 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1338 ],
            "Q": [ 2619 ],
            "R": [ 2837 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1454 ],
            "Q": [ 2614 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1453 ],
            "Q": [ 2620 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2838 ],
            "Q": [ 1983 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2839 ],
            "Q": [ 1986 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2840 ],
            "Q": [ 1991 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2841 ],
            "Q": [ 1996 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2842 ],
            "Q": [ 2001 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1890 ],
            "Q": [ 2665 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1893 ],
            "Q": [ 2607 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1894 ],
            "Q": [ 2611 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1895 ],
            "Q": [ 2531 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1896 ],
            "Q": [ 2534 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1452 ],
            "Q": [ 2621 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1897 ],
            "Q": [ 2537 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1898 ],
            "Q": [ 2540 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1899 ],
            "Q": [ 2543 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1880 ],
            "Q": [ 2546 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1881 ],
            "Q": [ 2549 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1882 ],
            "Q": [ 2552 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1883 ],
            "Q": [ 2555 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1884 ],
            "Q": [ 2565 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1885 ],
            "Q": [ 2568 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1886 ],
            "Q": [ 2571 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1451 ],
            "Q": [ 2622 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1887 ],
            "Q": [ 2574 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1888 ],
            "Q": [ 2577 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1889 ],
            "Q": [ 2580 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1891 ],
            "Q": [ 2583 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1892 ],
            "Q": [ 2586 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1308 ],
            "Q": [ 2589 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1307 ],
            "Q": [ 2591 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1306 ],
            "Q": [ 2524 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1305 ],
            "Q": [ 2527 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1304 ],
            "Q": [ 2562 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1450 ],
            "Q": [ 2623 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1303 ],
            "Q": [ 2594 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1302 ],
            "Q": [ 2597 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1301 ],
            "Q": [ 2600 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1300 ],
            "Q": [ 2603 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1299 ],
            "Q": [ 2609 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1877 ],
            "Q": [ 2559 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1878 ],
            "Q": [ 1824 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1449 ],
            "Q": [ 2624 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1448 ],
            "Q": [ 2626 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1447 ],
            "Q": [ 2628 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1446 ],
            "Q": [ 2630 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:64.2-66.5|verilog/cpu.v:214.8-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1445 ],
            "Q": [ 2615 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1426 ],
            "O": [ 1454 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1422 ],
            "O": [ 1453 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1386 ],
            "O": [ 2838 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1382 ],
            "O": [ 2839 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1378 ],
            "O": [ 2840 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1374 ],
            "O": [ 2841 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1370 ],
            "O": [ 2842 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1418 ],
            "O": [ 1452 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1414 ],
            "O": [ 1451 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1410 ],
            "O": [ 1450 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1406 ],
            "O": [ 1449 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1402 ],
            "O": [ 1448 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1398 ],
            "O": [ 1447 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1394 ],
            "O": [ 1446 ]
          }
        },
        "processor.inst_mux.out_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2837 ],
            "I3": [ 1390 ],
            "O": [ 1445 ]
          }
        },
        "processor.inst_mux.select_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1439 ],
            "I1": [ 1632 ],
            "I2": [ 1631 ],
            "I3": [ 1876 ],
            "O": [ 2837 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:91.2-93.5|verilog/cpu.v:313.8-317.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1635 ],
            "Q": [ 13 ],
            "R": [ 1666 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2684 ],
            "I2": [ 2843 ],
            "I3": [ 1626 ],
            "O": [ 2844 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2685 ],
            "I2": [ 2845 ],
            "I3": [ 1626 ],
            "O": [ 2846 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2696 ],
            "I2": [ 2847 ],
            "I3": [ 1626 ],
            "O": [ 2848 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1661 ],
            "I2": [ 982 ],
            "I3": [ 2470 ],
            "O": [ 2847 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2697 ],
            "I2": [ 2849 ],
            "I3": [ 1626 ],
            "O": [ 2850 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1671 ],
            "I2": [ 993 ],
            "I3": [ 2470 ],
            "O": [ 2849 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2698 ],
            "I2": [ 2851 ],
            "I3": [ 1626 ],
            "O": [ 2852 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1678 ],
            "I2": [ 1003 ],
            "I3": [ 2470 ],
            "O": [ 2851 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2701 ],
            "I2": [ 2853 ],
            "I3": [ 1626 ],
            "O": [ 2854 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1685 ],
            "I2": [ 1013 ],
            "I3": [ 2470 ],
            "O": [ 2853 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2702 ],
            "I2": [ 2855 ],
            "I3": [ 1626 ],
            "O": [ 2856 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1692 ],
            "I2": [ 1023 ],
            "I3": [ 2470 ],
            "O": [ 2855 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2703 ],
            "I2": [ 2857 ],
            "I3": [ 1626 ],
            "O": [ 2858 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1699 ],
            "I2": [ 1033 ],
            "I3": [ 2470 ],
            "O": [ 2857 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2704 ],
            "I2": [ 2859 ],
            "I3": [ 1626 ],
            "O": [ 2860 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1706 ],
            "I2": [ 1043 ],
            "I3": [ 2470 ],
            "O": [ 2859 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2705 ],
            "I2": [ 2861 ],
            "I3": [ 1626 ],
            "O": [ 2862 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1713 ],
            "I2": [ 1056 ],
            "I3": [ 2470 ],
            "O": [ 2861 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2706 ],
            "I2": [ 2863 ],
            "I3": [ 1626 ],
            "O": [ 2864 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1720 ],
            "I2": [ 1173 ],
            "I3": [ 2470 ],
            "O": [ 2863 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2707 ],
            "I2": [ 2865 ],
            "I3": [ 1626 ],
            "O": [ 2866 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1727 ],
            "I2": [ 1071 ],
            "I3": [ 2470 ],
            "O": [ 2865 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1731 ],
            "I2": [ 1095 ],
            "I3": [ 2470 ],
            "O": [ 2845 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2686 ],
            "I2": [ 2867 ],
            "I3": [ 1626 ],
            "O": [ 2868 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2708 ],
            "I2": [ 2869 ],
            "I3": [ 1626 ],
            "O": [ 2870 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1741 ],
            "I2": [ 1088 ],
            "I3": [ 2470 ],
            "O": [ 2869 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2709 ],
            "I2": [ 2871 ],
            "I3": [ 1626 ],
            "O": [ 2872 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1748 ],
            "I2": [ 1108 ],
            "I3": [ 2470 ],
            "O": [ 2871 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2710 ],
            "I2": [ 2873 ],
            "I3": [ 1626 ],
            "O": [ 2874 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1755 ],
            "I2": [ 1118 ],
            "I3": [ 2470 ],
            "O": [ 2873 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2713 ],
            "I2": [ 2875 ],
            "I3": [ 1626 ],
            "O": [ 2876 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1762 ],
            "I2": [ 1128 ],
            "I3": [ 2470 ],
            "O": [ 2875 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2714 ],
            "I2": [ 2877 ],
            "I3": [ 1626 ],
            "O": [ 2878 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1769 ],
            "I2": [ 1137 ],
            "I3": [ 2470 ],
            "O": [ 2877 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2715 ],
            "I2": [ 2879 ],
            "I3": [ 1626 ],
            "O": [ 2880 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1776 ],
            "I2": [ 1157 ],
            "I3": [ 2470 ],
            "O": [ 2879 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2716 ],
            "I2": [ 2881 ],
            "I3": [ 1626 ],
            "O": [ 2882 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1783 ],
            "I2": [ 1297 ],
            "I3": [ 2470 ],
            "O": [ 2881 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2717 ],
            "I2": [ 2883 ],
            "I3": [ 1626 ],
            "O": [ 2884 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1790 ],
            "I2": [ 1208 ],
            "I3": [ 2470 ],
            "O": [ 2883 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2718 ],
            "I2": [ 2885 ],
            "I3": [ 1626 ],
            "O": [ 2886 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1797 ],
            "I2": [ 1201 ],
            "I3": [ 2470 ],
            "O": [ 2885 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2719 ],
            "I2": [ 2887 ],
            "I3": [ 1626 ],
            "O": [ 2888 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1804 ],
            "I2": [ 1189 ],
            "I3": [ 2470 ],
            "O": [ 2887 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1807 ],
            "I2": [ 2724 ],
            "I3": [ 2470 ],
            "O": [ 2867 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2689 ],
            "I2": [ 2889 ],
            "I3": [ 1626 ],
            "O": [ 2890 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2720 ],
            "I2": [ 2891 ],
            "I3": [ 1626 ],
            "O": [ 2892 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1814 ],
            "I2": [ 2729 ],
            "I3": [ 2470 ],
            "O": [ 2891 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2721 ],
            "I2": [ 2893 ],
            "I3": [ 1626 ],
            "O": [ 2894 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1820 ],
            "I2": [ 1180 ],
            "I3": [ 2470 ],
            "O": [ 2893 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1826 ],
            "I2": [ 1215 ],
            "I3": [ 2470 ],
            "O": [ 2889 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2690 ],
            "I2": [ 2895 ],
            "I3": [ 1626 ],
            "O": [ 2896 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 1225 ],
            "I3": [ 2470 ],
            "O": [ 2895 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2691 ],
            "I2": [ 2897 ],
            "I3": [ 1626 ],
            "O": [ 2898 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1840 ],
            "I2": [ 1235 ],
            "I3": [ 2470 ],
            "O": [ 2897 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2692 ],
            "I2": [ 2899 ],
            "I3": [ 1626 ],
            "O": [ 2900 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1847 ],
            "I2": [ 1245 ],
            "I3": [ 2470 ],
            "O": [ 2899 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2693 ],
            "I2": [ 2901 ],
            "I3": [ 1626 ],
            "O": [ 2902 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1854 ],
            "I2": [ 1255 ],
            "I3": [ 2470 ],
            "O": [ 2901 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2694 ],
            "I2": [ 2903 ],
            "I3": [ 1626 ],
            "O": [ 2904 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1861 ],
            "I2": [ 1265 ],
            "I3": [ 2470 ],
            "O": [ 2903 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2695 ],
            "I2": [ 2905 ],
            "I3": [ 1626 ],
            "O": [ 2906 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1868 ],
            "I2": [ 1275 ],
            "I3": [ 2470 ],
            "O": [ 2905 ]
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1872 ],
            "I2": [ 1296 ],
            "I3": [ 2470 ],
            "O": [ 2843 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2667 ],
            "Q": [ 2796 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2669 ],
            "Q": [ 2797 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2671 ],
            "Q": [ 1472 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1071 ],
            "Q": [ 1542 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1088 ],
            "Q": [ 1525 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1108 ],
            "Q": [ 1524 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1118 ],
            "Q": [ 1523 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1128 ],
            "Q": [ 1522 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1137 ],
            "Q": [ 1505 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1157 ],
            "Q": [ 1504 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1297 ],
            "Q": [ 1503 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1208 ],
            "Q": [ 1502 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1201 ],
            "Q": [ 1485 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2673 ],
            "Q": [ 1471 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1189 ],
            "Q": [ 1484 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2729 ],
            "Q": [ 1483 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1180 ],
            "Q": [ 1482 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2675 ],
            "Q": [ 2779 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2677 ],
            "Q": [ 2773 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2679 ],
            "Q": [ 2778 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2681 ],
            "Q": [ 2776 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2683 ],
            "Q": [ 2780 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 847 ],
            "Q": [ 1295 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 848 ],
            "Q": [ 1094 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 859 ],
            "Q": [ 2809 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2688 ],
            "Q": [ 1480 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 870 ],
            "Q": [ 1214 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 873 ],
            "Q": [ 1224 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 874 ],
            "Q": [ 1234 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 875 ],
            "Q": [ 1244 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 876 ],
            "Q": [ 1254 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 877 ],
            "Q": [ 1264 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 878 ],
            "Q": [ 1274 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 849 ],
            "Q": [ 980 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 850 ],
            "Q": [ 992 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 851 ],
            "Q": [ 1002 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2700 ],
            "Q": [ 1479 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 852 ],
            "Q": [ 1012 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 853 ],
            "Q": [ 1022 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 854 ],
            "Q": [ 1032 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 855 ],
            "Q": [ 1042 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 856 ],
            "Q": [ 1055 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 857 ],
            "Q": [ 1172 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 858 ],
            "Q": [ 1070 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 860 ],
            "Q": [ 1087 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 861 ],
            "Q": [ 1107 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 862 ],
            "Q": [ 1117 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2712 ],
            "Q": [ 1478 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 863 ],
            "Q": [ 1127 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 864 ],
            "Q": [ 1136 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 865 ],
            "Q": [ 1156 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 866 ],
            "Q": [ 1163 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 867 ],
            "Q": [ 1204 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 868 ],
            "Q": [ 1198 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 869 ],
            "Q": [ 1186 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 871 ],
            "Q": [ 2787 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 872 ],
            "Q": [ 1177 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2844 ],
            "Q": [ 1294 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2723 ],
            "Q": [ 1477 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2846 ],
            "Q": [ 1093 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2868 ],
            "Q": [ 2808 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2890 ],
            "Q": [ 1213 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2896 ],
            "Q": [ 1223 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2898 ],
            "Q": [ 1233 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2900 ],
            "Q": [ 1243 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2902 ],
            "Q": [ 1253 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2904 ],
            "Q": [ 1263 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2906 ],
            "Q": [ 1273 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2848 ],
            "Q": [ 979 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2726 ],
            "Q": [ 1476 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2850 ],
            "Q": [ 991 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2852 ],
            "Q": [ 1001 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2854 ],
            "Q": [ 1011 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2856 ],
            "Q": [ 1021 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2858 ],
            "Q": [ 1031 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2860 ],
            "Q": [ 1041 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2862 ],
            "Q": [ 1054 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2864 ],
            "Q": [ 1171 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2866 ],
            "Q": [ 1069 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2870 ],
            "Q": [ 1086 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2728 ],
            "Q": [ 1475 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2872 ],
            "Q": [ 1106 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2874 ],
            "Q": [ 1116 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2876 ],
            "Q": [ 1126 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2878 ],
            "Q": [ 1135 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2880 ],
            "Q": [ 1155 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2882 ],
            "Q": [ 1162 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2884 ],
            "Q": [ 1205 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2886 ],
            "Q": [ 1197 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2888 ],
            "Q": [ 1185 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2892 ],
            "Q": [ 2786 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2731 ],
            "Q": [ 1474 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2894 ],
            "Q": [ 1176 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1296 ],
            "Q": [ 1625 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1095 ],
            "Q": [ 1624 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2724 ],
            "Q": [ 1623 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1215 ],
            "Q": [ 1622 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1225 ],
            "Q": [ 1605 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1235 ],
            "Q": [ 1604 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1245 ],
            "Q": [ 1603 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1255 ],
            "Q": [ 1602 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1265 ],
            "Q": [ 1585 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2733 ],
            "Q": [ 1473 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1275 ],
            "Q": [ 1584 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 982 ],
            "Q": [ 1583 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 993 ],
            "Q": [ 1582 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1003 ],
            "Q": [ 1565 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1013 ],
            "Q": [ 1564 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1023 ],
            "Q": [ 1563 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1033 ],
            "Q": [ 1562 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1043 ],
            "Q": [ 1545 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1056 ],
            "Q": [ 1544 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1173 ],
            "Q": [ 1543 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2838 ],
            "Q": [ 2907 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2839 ],
            "Q": [ 2908 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2840 ],
            "Q": [ 2909 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2841 ],
            "Q": [ 2910 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2842 ],
            "Q": [ 2911 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1449 ],
            "Q": [ 2912 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1448 ],
            "Q": [ 2913 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1447 ],
            "Q": [ 2914 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1446 ],
            "Q": [ 2915 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 1445 ],
            "Q": [ 2916 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2917 ],
            "I1": [ 2914 ],
            "I2": [ 2918 ],
            "I3": [ 2912 ],
            "O": [ 2919 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2920 ],
            "I1": [ 2915 ],
            "I2": [ 2913 ],
            "I3": [ 2921 ],
            "O": [ 2922 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2923 ],
            "I1": [ 2916 ],
            "I2": [ 2922 ],
            "I3": [ 2919 ],
            "O": [ 2924 ]
          }
        },
        "processor.register_files.regfile.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756 ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2084, 2081, 2075, 2072, 2069, 2066, 2063, 2060, 2057, 2054, 2051, 2048, 2042, 2039, 2036, 2033 ],
            "RE": [ "1" ],
            "WADDR": [ 2683, 2681, 2679, 2677, 2675, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 2738 ],
            "WDATA": [ 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756 ],
            "RADDR": [ 2842, 2841, 2840, 2839, 2838, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2004, 1999, 1994, 1989, 2006, 1959, 1956, 1953, 1950, 1947, 1944, 1941, 1935, 1932, 1929, 1926 ],
            "RE": [ "1" ],
            "WADDR": [ 2683, 2681, 2679, 2677, 2675, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 2738 ],
            "WDATA": [ 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756 ],
            "RADDR": [ 1445, 1446, 1447, 1448, 1449, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2030, 2027, 2024, 2021, 2018, 2014, 2103, 2100, 2097, 2094, 2091, 2088, 2085, 2076, 2043, 2104 ],
            "RE": [ "1" ],
            "WADDR": [ 2683, 2681, 2679, 2677, 2675, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 2738 ],
            "WDATA": [ 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756, 2756 ],
            "RADDR": [ 2842, 2841, 2840, 2839, 2838, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1444 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1923, 1920, 1917, 1914, 1911, 1908, 1980, 1977, 1974, 1971, 1968, 1965, 1962, 1938, 1905, 1901 ],
            "RE": [ "1" ],
            "WADDR": [ 2683, 2681, 2679, 2677, 2675, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1444 ],
            "WCLKE": [ 2738 ],
            "WDATA": [ 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2675 ],
            "Q": [ 2918 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2677 ],
            "Q": [ 2921 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2679 ],
            "Q": [ 2917 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2681 ],
            "Q": [ 2920 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2683 ],
            "Q": [ 2923 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1873 ],
            "I2": [ 2957 ],
            "I3": [ 2517 ],
            "O": [ 2956 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1732 ],
            "I2": [ 2958 ],
            "I3": [ 2517 ],
            "O": [ 2955 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1663 ],
            "I2": [ 2959 ],
            "I3": [ 2517 ],
            "O": [ 2946 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 849 ],
            "I2": [ 2848 ],
            "I3": [ 983 ],
            "O": [ 2959 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1672 ],
            "I2": [ 2960 ],
            "I3": [ 2517 ],
            "O": [ 2945 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 850 ],
            "I2": [ 2850 ],
            "I3": [ 983 ],
            "O": [ 2960 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1679 ],
            "I2": [ 2961 ],
            "I3": [ 2517 ],
            "O": [ 2944 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 851 ],
            "I2": [ 2852 ],
            "I3": [ 983 ],
            "O": [ 2961 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1686 ],
            "I2": [ 2962 ],
            "I3": [ 2517 ],
            "O": [ 2943 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 852 ],
            "I2": [ 2854 ],
            "I3": [ 983 ],
            "O": [ 2962 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 2963 ],
            "I3": [ 2517 ],
            "O": [ 2942 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 853 ],
            "I2": [ 2856 ],
            "I3": [ 983 ],
            "O": [ 2963 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1700 ],
            "I2": [ 2964 ],
            "I3": [ 2517 ],
            "O": [ 2941 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 854 ],
            "I2": [ 2858 ],
            "I3": [ 983 ],
            "O": [ 2964 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1707 ],
            "I2": [ 2965 ],
            "I3": [ 2517 ],
            "O": [ 2940 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 855 ],
            "I2": [ 2860 ],
            "I3": [ 983 ],
            "O": [ 2965 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 2966 ],
            "I3": [ 2517 ],
            "O": [ 2939 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 856 ],
            "I2": [ 2862 ],
            "I3": [ 983 ],
            "O": [ 2966 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1721 ],
            "I2": [ 2967 ],
            "I3": [ 2517 ],
            "O": [ 2938 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 857 ],
            "I2": [ 2864 ],
            "I3": [ 983 ],
            "O": [ 2967 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1728 ],
            "I2": [ 2968 ],
            "I3": [ 2517 ],
            "O": [ 2937 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 858 ],
            "I2": [ 2866 ],
            "I3": [ 983 ],
            "O": [ 2968 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 848 ],
            "I2": [ 2846 ],
            "I3": [ 983 ],
            "O": [ 2958 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1808 ],
            "I2": [ 2969 ],
            "I3": [ 2517 ],
            "O": [ 2954 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1742 ],
            "I2": [ 2970 ],
            "I3": [ 2517 ],
            "O": [ 2936 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 860 ],
            "I2": [ 2870 ],
            "I3": [ 983 ],
            "O": [ 2970 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1749 ],
            "I2": [ 2971 ],
            "I3": [ 2517 ],
            "O": [ 2935 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 2872 ],
            "I3": [ 983 ],
            "O": [ 2971 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1756 ],
            "I2": [ 2972 ],
            "I3": [ 2517 ],
            "O": [ 2934 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 862 ],
            "I2": [ 2874 ],
            "I3": [ 983 ],
            "O": [ 2972 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1763 ],
            "I2": [ 2973 ],
            "I3": [ 2517 ],
            "O": [ 2933 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 863 ],
            "I2": [ 2876 ],
            "I3": [ 983 ],
            "O": [ 2973 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1770 ],
            "I2": [ 2974 ],
            "I3": [ 2517 ],
            "O": [ 2932 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 864 ],
            "I2": [ 2878 ],
            "I3": [ 983 ],
            "O": [ 2974 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1777 ],
            "I2": [ 2975 ],
            "I3": [ 2517 ],
            "O": [ 2931 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 865 ],
            "I2": [ 2880 ],
            "I3": [ 983 ],
            "O": [ 2975 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1784 ],
            "I2": [ 2976 ],
            "I3": [ 2517 ],
            "O": [ 2930 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 866 ],
            "I2": [ 2882 ],
            "I3": [ 983 ],
            "O": [ 2976 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1791 ],
            "I2": [ 2977 ],
            "I3": [ 2517 ],
            "O": [ 2929 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 867 ],
            "I2": [ 2884 ],
            "I3": [ 983 ],
            "O": [ 2977 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1798 ],
            "I2": [ 2978 ],
            "I3": [ 2517 ],
            "O": [ 2928 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 868 ],
            "I2": [ 2886 ],
            "I3": [ 983 ],
            "O": [ 2978 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1805 ],
            "I2": [ 2979 ],
            "I3": [ 2517 ],
            "O": [ 2927 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 869 ],
            "I2": [ 2888 ],
            "I3": [ 983 ],
            "O": [ 2979 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 859 ],
            "I2": [ 2868 ],
            "I3": [ 983 ],
            "O": [ 2969 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1827 ],
            "I2": [ 2980 ],
            "I3": [ 2517 ],
            "O": [ 2953 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1818 ],
            "I2": [ 2981 ],
            "I3": [ 2517 ],
            "O": [ 2926 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 871 ],
            "I2": [ 2892 ],
            "I3": [ 983 ],
            "O": [ 2981 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1823 ],
            "I2": [ 2982 ],
            "I3": [ 2517 ],
            "O": [ 2925 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 872 ],
            "I2": [ 2894 ],
            "I3": [ 983 ],
            "O": [ 2982 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 870 ],
            "I2": [ 2890 ],
            "I3": [ 983 ],
            "O": [ 2980 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1834 ],
            "I2": [ 2983 ],
            "I3": [ 2517 ],
            "O": [ 2952 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 873 ],
            "I2": [ 2896 ],
            "I3": [ 983 ],
            "O": [ 2983 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 2984 ],
            "I3": [ 2517 ],
            "O": [ 2951 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 874 ],
            "I2": [ 2898 ],
            "I3": [ 983 ],
            "O": [ 2984 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1848 ],
            "I2": [ 2985 ],
            "I3": [ 2517 ],
            "O": [ 2950 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 875 ],
            "I2": [ 2900 ],
            "I3": [ 983 ],
            "O": [ 2985 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1855 ],
            "I2": [ 2986 ],
            "I3": [ 2517 ],
            "O": [ 2949 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 876 ],
            "I2": [ 2902 ],
            "I3": [ 983 ],
            "O": [ 2986 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1862 ],
            "I2": [ 2987 ],
            "I3": [ 2517 ],
            "O": [ 2948 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 877 ],
            "I2": [ 2904 ],
            "I3": [ 983 ],
            "O": [ 2987 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1869 ],
            "I2": [ 2988 ],
            "I3": [ 2517 ],
            "O": [ 2947 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 878 ],
            "I2": [ 2906 ],
            "I3": [ 983 ],
            "O": [ 2988 ]
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 847 ],
            "I2": [ 2844 ],
            "I3": [ 983 ],
            "O": [ 2957 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2956 ],
            "Q": [ 1902 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2955 ],
            "Q": [ 1906 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2946 ],
            "Q": [ 1909 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2945 ],
            "Q": [ 1912 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2944 ],
            "Q": [ 1915 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2943 ],
            "Q": [ 1918 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2942 ],
            "Q": [ 1921 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2941 ],
            "Q": [ 1924 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2940 ],
            "Q": [ 1927 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2939 ],
            "Q": [ 1930 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2938 ],
            "Q": [ 1933 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2937 ],
            "Q": [ 1936 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2954 ],
            "Q": [ 1939 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2936 ],
            "Q": [ 1942 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2935 ],
            "Q": [ 1945 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2934 ],
            "Q": [ 1948 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2933 ],
            "Q": [ 1951 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2932 ],
            "Q": [ 1954 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2931 ],
            "Q": [ 1957 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2930 ],
            "Q": [ 1960 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2929 ],
            "Q": [ 2007 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2928 ],
            "Q": [ 1990 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2927 ],
            "Q": [ 1995 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2953 ],
            "Q": [ 1963 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2926 ],
            "Q": [ 2000 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2925 ],
            "Q": [ 2005 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2952 ],
            "Q": [ 1966 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2951 ],
            "Q": [ 1969 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2950 ],
            "Q": [ 1972 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2949 ],
            "Q": [ 1975 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2948 ],
            "Q": [ 1978 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2947 ],
            "Q": [ 1981 ]
          }
        },
        "processor.register_files.write_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:95.2-106.5|verilog/cpu.v:246.10-255.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 2736 ],
            "Q": [ 2989 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2921 ],
            "I2": [ 2990 ],
            "I3": [ 2989 ],
            "O": [ 2991 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2917 ],
            "I1": [ 2923 ],
            "I2": [ 2920 ],
            "I3": [ 2918 ],
            "O": [ 2990 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2924 ],
            "O": [ 2015 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2992 ],
            "O": [ 1903 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2920 ],
            "I1": [ 2910 ],
            "I2": [ 2993 ],
            "I3": [ 2994 ],
            "O": [ 2992 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2921 ],
            "I1": [ 2908 ],
            "I2": [ 2918 ],
            "I3": [ 2907 ],
            "O": [ 2994 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2909 ],
            "I1": [ 2917 ],
            "I2": [ 2911 ],
            "I3": [ 2923 ],
            "O": [ 2993 ]
          }
        },
        "processor.wb_mux.select_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:145.2-147.5|verilog/cpu.v:395.9-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1444 ],
            "D": [ 983 ],
            "Q": [ 981 ]
          }
        }
      },
      "netnames": {
        "CLKHF_POWERUP": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:52.7-52.20"
          }
        },
        "ENCLKHF": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:51.7-51.14"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "toplevel.v:50.8-50.11"
          }
        },
        "clk_proc": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "src": "toplevel.v:47.8-47.16"
          }
        },
        "data_WrData": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "src": "toplevel.v:71.13-71.24"
          }
        },
        "data_addr": {
          "hide_name": 0,
          "bits": [ 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14 ],
          "attributes": {
            "src": "toplevel.v:70.13-70.22"
          }
        },
        "data_clk_stall": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "toplevel.v:48.8-48.22"
          }
        },
        "data_mem_inst.addr": {
          "hide_name": 0,
          "bits": [ 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14 ],
          "attributes": {
            "hdlname": "data_mem_inst addr",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:43.16-43.20"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 18, 19, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 36, 37, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 39, 40, 23, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 42, 43, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 53, 54, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 59, 60, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 62, 63, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 67, 68, 46, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 69, 70, 49, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 62, 63, 23, 64 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 81, 82, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 87, 88, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 91, 90, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 96, 97, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 101, 25, 98, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 106, 107, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 94, 95, 46, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 90, 91, 23, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 110, 111, 112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 403, 406, 134, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 118, 119, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 122, 123, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 125, 47, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 129, 127, 71, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 130, 74, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 122, 123, 23, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 138, 139, 140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 279, 260, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 147, 148, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 150, 151, 152, 153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 25, 154, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 164, 165, 154, 166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 170, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_16_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 172, 46, 173, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 180, 181, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 183, 184, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 189, 190, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 73, 69, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 47, 48, 46, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 193, 194, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 199, 200, 132, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 45, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 156, 45, 202, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0": {
          "hide_name": 0,
          "bits": [ 196, 197, 207, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 212, 213, 214, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 161, 162, 49, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 161, 215, 49, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 218, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 220, 222, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 25, 46, 173, 223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 227, 225, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 231, 228, 49, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_19_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 226, 234, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 15, 16, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 156, 186, 187, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 127, 128, 49, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 186, 163, 237, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 244, 34, 245, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 253, 254, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 256, 257, 258, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 25, 260, 261, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 265, 266, 49, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 270, 267, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 268, 191, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 192, 72, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 271, 272, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 25, 279, 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 284, 285, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 93, 94, 49, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 156, 290, 291, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 25, 164, 295, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 133, 293, 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 300, 299, 49, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 304, 305, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 313, 314, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 316, 317, 318, 319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 320, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 458, 328, 325, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 163, 331, 332, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 334, 335, 217, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 215, 217, 49, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 229, 230, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 40, 39, 323, 330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 301, 339, 340, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 25, 131, 336, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 344, 345, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 347, 348, 349, 350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 353, 49, 29, 354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 206, 351, 352, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 358, 356, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 302, 303, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 356, 302, 49, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 359, 360, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 362, 363, 364, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 177, 71, 29, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 368, 369, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 370, 371, 372, 373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 250, 251, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 374, 98, 46, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 377, 376, 132, 381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 25, 378, 379, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 378, 49, 353, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 383, 389, 384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 93, 49, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 21, 22, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 175, 114, 392, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 394, 393, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 159, 160, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 216, 395, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 49, 396, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 56, 57, 23, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 398, 399, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 163, 374, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 403, 404, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 407, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 413, 409, 171, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 433, 434, 450, 449, 448, 446, 435, 416, 414, 415, 445, 444, 443, 442, 441, 440, 439, 438, 437, 432, 431, 429, 427, 425, 423, 421, 419, 417, 418, 451, 411, 410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 433, 434, 450, 449, 448, 446, 435, 416, 414, 415, 445, 444, 443, 442, 441, 440, 439, 438, 437, 432, 431, 429, 427, 425, 423, 421, 419, 417, 418, 451, 411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:725.27-725.51|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 457, 458, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 465, 300, 49, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 466, 467, 468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 175, 176, 30, 470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 471, 472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 205, 126, 49, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 473, 474, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 479, 476, 460, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_31_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 131, 132, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 454, 455, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 480, 481, 482, 483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 29, 30, 100, 99 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 485, 486, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 163, 212, 488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 489, 490, 491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 493, 494, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 163, 496, 497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 65, 66, 49, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 498, 499, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 503, 504, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 163, 506, 507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 508, 509, 510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 513, 514, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 163, 290, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 511, 517, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 520, 521, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 23, 523, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 307, 311, 308, 309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 25, 172, 525, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 501, 528, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 531, 532, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 477, 121, 478, 198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 23, 534, 535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 25, 386, 536, 537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 11, 12, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 285, 274, 287, 288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 156, 157, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 99, 33, 34, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 163, 539, 540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 542, 34, 472, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf": {
          "hide_name": 0,
          "bits": [ 550, 549, 558, 557, 556, 555, 554, 553, 552, 551, 548, 547, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:94.14-94.22"
          }
        },
        "data_mem_inst.addr_buf_block_addr": {
          "hide_name": 0,
          "bits": [ 558, 557, 556, 555, 554, 553, 552, 551, 548, 547 ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf_block_addr",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:111.14-111.33"
          }
        },
        "data_mem_inst.addr_buf_byte_offset": {
          "hide_name": 0,
          "bits": [ 550, 549 ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf_byte_offset",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:112.14-112.34"
          }
        },
        "data_mem_inst.bdec_sig0": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst bdec_sig0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:135.7-135.16"
          }
        },
        "data_mem_inst.bdec_sig1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst bdec_sig1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:136.7-136.16"
          }
        },
        "data_mem_inst.bdec_sig2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst bdec_sig2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:137.7-137.16"
          }
        },
        "data_mem_inst.bdec_sig3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst bdec_sig3",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:138.7-138.16"
          }
        },
        "data_mem_inst.buf0": {
          "hide_name": 0,
          "bits": [ 565, 569, 573, 577, 587, 591, 595, 599 ],
          "attributes": {
            "hdlname": "data_mem_inst buf0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:122.14-122.18"
          }
        },
        "data_mem_inst.buf1": {
          "hide_name": 0,
          "bits": [ 607, 611, 615, 619, 627, 631, 635, 639 ],
          "attributes": {
            "hdlname": "data_mem_inst buf1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:123.14-123.18"
          }
        },
        "data_mem_inst.buf2": {
          "hide_name": 0,
          "bits": [ 647, 651, 655, 659, 667, 671, 675, 679 ],
          "attributes": {
            "hdlname": "data_mem_inst buf2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:124.14-124.18"
          }
        },
        "data_mem_inst.buf3": {
          "hide_name": 0,
          "bits": [ 687, 691, 695, 699, 707, 711, 715, 719 ],
          "attributes": {
            "hdlname": "data_mem_inst buf3",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:125.14-125.18"
          }
        },
        "data_mem_inst.byte_r0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst byte_r0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:149.12-149.19"
          }
        },
        "data_mem_inst.byte_r1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst byte_r1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:150.12-150.19"
          }
        },
        "data_mem_inst.byte_r2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst byte_r2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:151.12-151.19"
          }
        },
        "data_mem_inst.byte_r3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst byte_r3",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:152.12-152.19"
          }
        },
        "data_mem_inst.clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "data_mem_inst clk",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:42.10-42.13"
          }
        },
        "data_mem_inst.clk_stall": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "hdlname": "data_mem_inst clk_stall",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:50.14-50.23"
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:240.2-288.5"
          }
        },
        "data_mem_inst.data_block.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.3.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.4.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.5.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.6.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.7.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.halfword_r0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst halfword_r0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:162.13-162.24"
          }
        },
        "data_mem_inst.halfword_r1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst halfword_r1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:163.13-163.24"
          }
        },
        "data_mem_inst.led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "hdlname": "data_mem_inst led",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:49.16-49.19"
          }
        },
        "data_mem_inst.led_reg": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst led_reg",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:55.14-55.21"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:232.6-232.42"
          }
        },
        "data_mem_inst.memread": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "hdlname": "data_mem_inst memread",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:46.10-46.17"
          }
        },
        "data_mem_inst.memread_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 754, 743, 559, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memread_buf": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "hdlname": "data_mem_inst memread_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:83.8-83.19"
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ "0", "0", 743, 563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:241.3-287.10|verilog/data_mem.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "data_mem_inst.memwrite": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "data_mem_inst memwrite",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:45.10-45.18"
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 286, 456, 252, 744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 746, 745, 747, 748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 735, 736, 737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 749, 750, 751, 752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memwrite_buf": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "hdlname": "data_mem_inst memwrite_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:84.8-84.20"
          }
        },
        "data_mem_inst.out1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:190.13-190.17"
          }
        },
        "data_mem_inst.out2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:191.13-191.17"
          }
        },
        "data_mem_inst.out3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out3",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:192.13-192.17"
          }
        },
        "data_mem_inst.out4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out4",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:193.13-193.17"
          }
        },
        "data_mem_inst.out5": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out5",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:194.13-194.17"
          }
        },
        "data_mem_inst.out6": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst out6",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:195.13-195.17"
          }
        },
        "data_mem_inst.read_buf": {
          "hide_name": 0,
          "bits": [ 832, 828, 822, 818, 814, 810, 806, 799, 796, 794, 792, 790, 786, 784, 782, 777, 775, 773, 771, 769, 767, 762, 845, 843, 841, 839, 837, 835, 825, 788, 760, 758 ],
          "attributes": {
            "hdlname": "data_mem_inst read_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:78.15-78.23"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 756, 761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 756, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 756, 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 756, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 756, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 756, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 776, 780, 960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 781, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 783, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 785, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 756, 759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 789, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 791, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 793, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 795, 765, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ 797, 765, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 719, 639, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 798, 960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_24_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 800, 801, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 595, 803, 804, 805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 675, 807, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 591, 803, 808, 809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 671, 811, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 587, 803, 812, 813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 667, 815, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 577, 803, 816, 817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 659, 819, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 573, 803, 820, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 655, 823, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 756, 787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 569, 803, 826, 827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 651, 829, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 591, 888, 803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 565, 803, 830, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 763, 647, 833, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_31_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 679, 763, 802, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 756, 824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 756, 834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 756, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 756, 838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 756, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 756, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_buf_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 756, 844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data": {
          "hide_name": 0,
          "bits": [ 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847 ],
          "attributes": {
            "hdlname": "data_mem_inst read_data",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:48.20-48.29"
          }
        },
        "data_mem_inst.replacement_word": {
          "hide_name": 0,
          "bits": [ 581, 582, 583, 584, 602, 603, 604, 605, 622, 623, 624, 625, 642, 643, 644, 645, 662, 663, 664, 665, 682, 683, 684, 685, 702, 703, 704, 705, 722, 723, 724, 725 ],
          "attributes": {
            "hdlname": "data_mem_inst replacement_word",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:114.15-114.31"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 884, 671, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 884, 667, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 884, 659, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 884, 655, 895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 884, 651, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 884, 647, 901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 904, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 909, 635, 910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_17_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 911, 907, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 914, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 917, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 715, 881, 882, 883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 909, 619, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_20_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 894, 907, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 928, 929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 931, 932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 907, 908, 909, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 909, 607, 934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 903, 907, 935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 711, 881, 923, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 938, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 699, 881, 941, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 944, 945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 691, 881, 947, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 921, 891, 881, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 687, 881, 950, 951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 884, 675, 954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 779, 956, 887, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 884, 679, 953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 879, 880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.replacement_word_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 922, 936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.select0": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst select0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:186.7-186.14"
          }
        },
        "data_mem_inst.select1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst select1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:187.7-187.14"
          }
        },
        "data_mem_inst.select2": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "hdlname": "data_mem_inst select2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:188.7-188.14"
          }
        },
        "data_mem_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 958, 1298, 959 ],
          "attributes": {
            "hdlname": "data_mem_inst sign_mask",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:47.15-47.24"
          }
        },
        "data_mem_inst.sign_mask_buf": {
          "hide_name": 0,
          "bits": [ "x", 765, 779, 960 ],
          "attributes": {
            "hdlname": "data_mem_inst sign_mask_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:99.13-99.26"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 756, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 763, 695, 764, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.state": {
          "hide_name": 0,
          "bits": [ 585, 562, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "data_mem_inst state",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:60.12-60.17"
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "data_mem_inst.state_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "data_mem_inst.word_buf": {
          "hide_name": 0,
          "bits": [ 565, 569, 573, 577, 587, 591, 595, 599, 607, 611, 615, 619, 627, 631, 635, 639, 647, 651, 655, 659, 667, 671, 675, 679, 687, 691, 695, 699, 707, 711, 715, 719 ],
          "attributes": {
            "hdlname": "data_mem_inst word_buf",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:73.14-73.22"
          }
        },
        "data_mem_inst.write_data": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "hdlname": "data_mem_inst write_data",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:44.16-44.26"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 968, 969, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 975, 972, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 968, 977, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 984, 985, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 989, 988, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_11_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 984, 990, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 994, 995, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 999, 998, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 994, 1000, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1004, 1005, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1009, 1008, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1004, 1010, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1014, 1015, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1018, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1014, 1020, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1024, 1025, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1029, 1028, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1024, 1030, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1034, 1035, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1039, 1038, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1034, 1040, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1044, 1045, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1048, 1049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 25, 166, 239, 240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1052, 1051, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1044, 1053, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1057, 1058, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1060, 1061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1063, 34, 1064, 1062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1067, 1066, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1057, 1068, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1072, 1073, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1075, 1076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1078, 34, 1079, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 209, 210, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1080, 162, 49, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1084, 1081, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1072, 1085, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 965, 966, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 248, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1091, 1089, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 965, 1092, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1099, 1100, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1104, 1103, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1099, 1105, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1114, 1113, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_21_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1109, 1115, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1119, 1120, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1124, 1122, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_22_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1119, 1125, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 1129, 1130, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1133, 1131, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1129, 1134, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1138, 1139, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1140, 1141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1143, 34, 1144, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 190, 189, 133, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 323, 534, 1147, 1146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1148, 1149, 163, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1153, 1152, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1138, 1154, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ 1158, 1159, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1164, 1165, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1169, 1167, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1164, 1170, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ 1174, 1175, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 134, 135, 77, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1178, 1179, 973, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ 1183, 1184, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1187, 1188, 973, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1096, 1097, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ 1195, 1196, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1199, 1200, 973, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 1202, 1203, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_31_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1206, 1207, 973, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1192, 1193, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1211, 1209, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1192, 1212, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1216, 1217, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1221, 1220, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1216, 1222, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1226, 1227, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1231, 1230, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1226, 1232, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1236, 1237, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1241, 1240, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1236, 1242, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1251, 1250, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1246, 1252, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1256, 1257, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1261, 1260, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1256, 1262, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1271, 1270, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1266, 1272, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 961, 962, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 544, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1278, 1276, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 961, 1279, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 176, 177, 353, 173, 336, 100, 338, 337, 269, 232, 233, 169, 142, 235, 236, 178, 144, 109, 84, 108, 50, 31, 79, 80, 75, 76, 136, 137, 134, 135, 243, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1202, 1281, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1195, 1283, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1183, 1285, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1174, 1287, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1181, 1289, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1158, 1280, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1160, 1161, 1083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.write_data_buffer": {
          "hide_name": 0,
          "bits": [ 903, 900, 897, 894, 891, 888, 911, 908, 936, 933, 930, 927, 919, 916, 913, 906, 902, 899, 896, 893, 890, 886, 955, 956, 952, 949, 946, 943, 940, 937, 920, 957 ],
          "attributes": {
            "hdlname": "data_mem_inst write_data_buffer",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:89.14-89.31"
          }
        },
        "data_mem_inst.write_out1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst write_out1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:172.13-172.23"
          }
        },
        "data_mem_inst.write_out2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst write_out2",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:173.13-173.23"
          }
        },
        "data_mem_inst.write_select0": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "data_mem_inst write_select0",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:169.7-169.20"
          }
        },
        "data_mem_inst.write_select1": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "hdlname": "data_mem_inst write_select1",
            "src": "toplevel.v:98.11-108.4|verilog/data_mem.v:170.7-170.20"
          }
        },
        "data_memread": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "toplevel.v:73.8-73.20"
          }
        },
        "data_memwrite": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "toplevel.v:72.8-72.21"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847 ],
          "attributes": {
            "src": "toplevel.v:69.13-69.21"
          }
        },
        "data_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 958, 1298, 959 ],
          "attributes": {
            "src": "toplevel.v:74.12-74.26"
          }
        },
        "inst_in": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "src": "toplevel.v:67.13-67.20"
          }
        },
        "inst_mem.addr": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "inst_mem addr",
            "src": "toplevel.v:92.21-96.3|verilog/instruction_mem.v:46.16-46.20"
          }
        },
        "inst_mem.clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "inst_mem clk",
            "src": "toplevel.v:92.21-96.3|verilog/instruction_mem.v:49.10-49.13"
          }
        },
        "inst_mem.instruction_memory.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.3.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.4.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.5.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.6.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.instruction_memory.7.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "inst_mem.out": {
          "hide_name": 0,
          "bits": [ 1310, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "hdlname": "inst_mem out",
            "src": "toplevel.v:92.21-96.3|verilog/instruction_mem.v:48.17-48.20"
          }
        },
        "inst_out": {
          "hide_name": 0,
          "bits": [ 1310, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "src": "toplevel.v:68.13-68.21"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:45.15-45.18"
          }
        },
        "processor.ALUSrc1": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "hdlname": "processor ALUSrc1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:105.9-105.16"
          }
        },
        "processor.Auipc1": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
            "hdlname": "processor Auipc1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:107.9-107.15"
          }
        },
        "processor.Branch1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor Branch1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:102.9-102.16"
          }
        },
        "processor.CSRRI_signal": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "hdlname": "processor CSRRI_signal",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:110.9-110.21"
          }
        },
        "processor.CSRR_signal": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "hdlname": "processor CSRR_signal",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:109.9-109.20"
          }
        },
        "processor.ControlAndStatus_registers.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers clk",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:48.8-48.11|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.3.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.4.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.5.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.6.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.7.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.rdAddr_CSR": {
          "hide_name": 0,
          "bits": [ 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "x", "x" ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers rdAddr_CSR",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:52.15-52.25|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.rdVal_CSR": {
          "hide_name": 0,
          "bits": [ 1456, 1460, 1464, 1468, 1487, 1491, 1495, 1499, 1507, 1511, 1515, 1519, 1527, 1531, 1535, 1539, 1547, 1551, 1555, 1559, 1567, 1571, 1575, 1579, 1587, 1591, 1595, 1599, 1607, 1611, 1615, 1619 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers rdVal_CSR",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:53.19-53.28|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.wrAddr_CSR": {
          "hide_name": 0,
          "bits": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 2797, 2796 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers wrAddr_CSR",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:50.15-50.25|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.wrVal_CSR": {
          "hide_name": 0,
          "bits": [ 1482, 1483, 1484, 1485, 1502, 1503, 1504, 1505, 1522, 1523, 1524, 1525, 1542, 1543, 1544, 1545, 1562, 1563, 1564, 1565, 1582, 1583, 1584, 1585, 1602, 1603, 1604, 1605, 1622, 1623, 1624, 1625 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers wrVal_CSR",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:51.15-51.24|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.write": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers write",
            "src": "toplevel.v:80.6-90.3|verilog/CSR.v:49.8-49.13|verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.Fence_signal": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor Fence_signal",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:108.9-108.21"
          }
        },
        "processor.Jalr1": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "hdlname": "processor Jalr1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:104.9-104.14"
          }
        },
        "processor.Jalr1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1438, 1627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.Jalr1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1633, 1630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.Jump1": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "hdlname": "processor Jump1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:103.9-103.14"
          }
        },
        "processor.Lui1": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "hdlname": "processor Lui1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:106.9-106.13"
          }
        },
        "processor.Lui1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1441, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1647, 1438, 1641, 1639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.Lui1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2613, 1643, 1648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.MemRead1": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "hdlname": "processor MemRead1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:101.9-101.17"
          }
        },
        "processor.MemWrite1": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "hdlname": "processor MemWrite1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:100.9-100.18"
          }
        },
        "processor.MemtoReg1": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "hdlname": "processor MemtoReg1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:98.9-98.18"
          }
        },
        "processor.PC.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor PC clk",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:48.10-48.13|verilog/cpu.v:191.18-195.4"
          }
        },
        "processor.PC.inAddr": {
          "hide_name": 0,
          "bits": [ 1822, 1816, 1803, 1796, 1789, 1782, 1775, 1768, 1761, 1754, 1747, 1740, 1726, 1719, 1712, 1705, 1698, 1691, 1684, 1677, 1670, 1660, 1867, 1860, 1853, 1846, 1839, 1832, 1813, 1737, 1657, 1654 ],
          "attributes": {
            "hdlname": "processor PC inAddr",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:49.16-49.22|verilog/cpu.v:191.18-195.4"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1658, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1668, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1675, 1676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1682, 1683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1689, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1696, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1703, 1704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1710, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1717, 1718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1724, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1655, 1656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1738, 1739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1745, 1746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1752, 1753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 1759, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1766, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 1773, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1780, 1781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 1787, 1788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 1794, 1795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 1801, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1735, 1736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 1814, 1815, 740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 1820, 1821, 740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1811, 1812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1830, 1831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1837, 1838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1844, 1845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1851, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1858, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1865, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.inAddr_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1652, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "processor PC outAddr",
            "src": "toplevel.v:80.6-90.3|verilog/program_counter.v:50.19-50.26|verilog/cpu.v:191.18-195.4"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1876, 1439, 1632, 1631 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 2001, 1996, 1991, 1986, 1983, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_AddrFwdFlush_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:296.10-301.4"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_AddrFwdFlush_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:296.10-301.4"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "hdlname": "processor RegA_AddrFwdFlush_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:296.10-301.4"
          }
        },
        "processor.RegA_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", 1961, 1958, 1955, 1952, 1949, 1946, 1943, 1937, 1934, 1931, 1928, 1925, 1922, 1919, 1916, 1913, 1910, 1982, 1979, 1976, 1973, 1970, 1967, 1964, 1940, 1907, 1904 ],
          "attributes": {
            "hdlname": "processor RegA_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:282.10-287.4"
          }
        },
        "processor.RegA_mux.input1": {
          "hide_name": 0,
          "bits": [ 2001, 1996, 1991, 1986, 1983, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:282.10-287.4"
          }
        },
        "processor.RegA_mux.out": {
          "hide_name": 0,
          "bits": [ 2003, 1998, 1993, 1988, 1985, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor RegA_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:282.10-287.4"
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1986, 1987, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1991, 1992, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1996, 1997, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegA_mux.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1983, 1984, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegA_mux.select": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "hdlname": "processor RegA_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:282.10-287.4"
          }
        },
        "processor.RegA_mux_out": {
          "hide_name": 0,
          "bits": [ 2003, 1998, 1993, 1988, 1985, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor RegA_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:119.15-119.27"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 2615, 2630, 2628, 2626, 2624, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegB_AddrFwdFlush_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:303.10-308.4"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegB_AddrFwdFlush_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:303.10-308.4"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "hdlname": "processor RegB_AddrFwdFlush_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:303.10-308.4"
          }
        },
        "processor.RegB_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor RegB_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:289.10-294.4"
          }
        },
        "processor.RegB_mux.input1": {
          "hide_name": 0,
          "bits": [ 1456, 1460, 1464, 1468, 1487, 1491, 1495, 1499, 1507, 1511, 1515, 1519, 1527, 1531, 1535, 1539, 1547, 1551, 1555, 1559, 1567, 1571, 1575, 1579, 1587, 1591, 1595, 1599, 1607, 1611, 1615, 1619 ],
          "attributes": {
            "hdlname": "processor RegB_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:289.10-294.4"
          }
        },
        "processor.RegB_mux.out": {
          "hide_name": 0,
          "bits": [ 2083, 2080, 2074, 2071, 2068, 2065, 2062, 2059, 2056, 2053, 2050, 2047, 2041, 2038, 2035, 2032, 2029, 2026, 2023, 2020, 2017, 2013, 2102, 2099, 2096, 2093, 2090, 2087, 2078, 2045, 2011, 2009 ],
          "attributes": {
            "hdlname": "processor RegB_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:289.10-294.4"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1571, 2012, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1567, 2016, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1559, 2019, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1555, 2022, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1551, 2025, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1547, 2028, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1539, 2031, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1535, 2034, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1531, 2037, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1527, 2040, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1615, 2010, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1519, 2046, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1515, 2049, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1511, 2052, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 1507, 2055, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1499, 2058, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 1495, 2061, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1491, 2064, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 1487, 2067, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 1468, 2070, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 1464, 2073, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1611, 2044, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 1460, 2079, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 1456, 2082, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1607, 2077, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1599, 2086, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1595, 2089, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1591, 2092, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1587, 2095, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1579, 2098, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1575, 2101, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1619, 2008, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.RegB_mux.select": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "hdlname": "processor RegB_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:289.10-294.4"
          }
        },
        "processor.RegB_mux_out": {
          "hide_name": 0,
          "bits": [ 2083, 2080, 2074, 2071, 2068, 2065, 2062, 2059, 2056, 2053, 2050, 2047, 2041, 2038, 2035, 2032, 2029, 2026, 2023, 2020, 2017, 2013, 2102, 2099, 2096, 2093, 2090, 2087, 2078, 2045, 2011, 2009 ],
          "attributes": {
            "hdlname": "processor RegB_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:120.15-120.27"
          }
        },
        "processor.RegWrite1": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "hdlname": "processor RegWrite1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:99.9-99.18"
          }
        },
        "processor.actual_branch_decision": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor actual_branch_decision",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:170.9-170.31"
          }
        },
        "processor.addr_adder.input1": {
          "hide_name": 0,
          "bits": [ 2156, 2132, 2166, 2162, 2160, 2158, 2155, 2134, 2110, 2108, 2153, 2152, 2150, 2148, 2146, 2144, 2142, 2140, 2138, 2136, 2129, 2127, 2125, 2123, 2121, 2119, 2117, 2115, 2113, 2167, 2165, 2169 ],
          "attributes": {
            "hdlname": "processor addr_adder input1",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:49.15-49.21|verilog/cpu.v:334.8-338.4"
          }
        },
        "processor.addr_adder.input2": {
          "hide_name": 0,
          "bits": [ 457, 359, 344, 327, 324, 313, 310, 304, 284, 271, 253, 207, 193, 473, 180, 147, 118, 87, 59, 53, 36, 18, 531, 520, 513, 503, 493, 485, 454, 250, 15, 11 ],
          "attributes": {
            "hdlname": "processor addr_adder input2",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:50.15-50.21|verilog/cpu.v:334.8-338.4"
          }
        },
        "processor.addr_adder.out": {
          "hide_name": 0,
          "bits": [ 2195, 2183, 2201, 2198, 2197, 2196, 2193, 2182, 2171, 2170, 2194, 2192, 2191, 2190, 2189, 2188, 2187, 2186, 2185, 2184, 2181, 2180, 2179, 2178, 2177, 2176, 2175, 2174, 2173, 2172, 2200, 2199 ],
          "attributes": {
            "hdlname": "processor addr_adder out",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:51.16-51.19|verilog/cpu.v:334.8-338.4"
          }
        },
        "processor.addr_adder.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2130, 2131, 2161, 2159, 2157, 2154, 2133, 2109, 2106, 2107, 2151, 2149, 2147, 2145, 2143, 2141, 2139, 2137, 2135, 2128, 2126, 2124, 2122, 2120, 2118, 2116, 2114, 2111, 2112, 2163, 2164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:334.8-338.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "processor.addr_adder_mux.input0": {
          "hide_name": 0,
          "bits": [ 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux.input1": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216, 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux.out": {
          "hide_name": 0,
          "bits": [ 2156, 2132, 2166, 2162, 2160, 2158, 2155, 2134, 2110, 2108, 2153, 2152, 2150, 2148, 2146, 2144, 2142, 2140, 2138, 2136, 2129, 2127, 2125, 2123, 2121, 2119, 2117, 2115, 2113, 2167, 2165, 2169 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux.select": {
          "hide_name": 0,
          "bits": [ 2168 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux_out": {
          "hide_name": 0,
          "bits": [ 2156, 2132, 2166, 2162, 2160, 2158, 2155, 2134, 2110, 2108, 2153, 2152, 2150, 2148, 2146, 2144, 2142, 2140, 2138, 2136, 2129, 2127, 2125, 2123, 2121, 2119, 2117, 2115, 2113, 2167, 2165, 2169 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:130.15-130.33"
          }
        },
        "processor.addr_adder_sum": {
          "hide_name": 0,
          "bits": [ 2195, 2183, 2201, 2198, 2197, 2196, 2193, 2182, 2171, 2170, 2194, 2192, 2191, 2190, 2189, 2188, 2187, 2186, 2185, 2184, 2181, 2180, 2179, 2178, 2177, 2176, 2175, 2174, 2173, 2172, 2200, 2199 ],
          "attributes": {
            "hdlname": "processor addr_adder_sum",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:132.15-132.29"
          }
        },
        "processor.alu_control.FuncCode": {
          "hide_name": 0,
          "bits": [ 1645, 1644, 1646, 1643 ],
          "attributes": {
            "hdlname": "processor alu_control FuncCode",
            "src": "toplevel.v:80.6-90.3|verilog/alu_control.v:53.15-53.23|verilog/cpu.v:262.13-266.4"
          }
        },
        "processor.alu_control.Opcode": {
          "hide_name": 0,
          "bits": [ 1637, 1636, 1631, 1632, 1438, 1439, 1437 ],
          "attributes": {
            "hdlname": "processor alu_control Opcode",
            "src": "toplevel.v:80.6-90.3|verilog/alu_control.v:54.15-54.21|verilog/cpu.v:262.13-266.4"
          }
        },
        "processor.alu_main.A": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216, 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
          "attributes": {
            "hdlname": "processor alu_main A",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:60.18-60.19|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.ALUOut": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor alu_main ALUOut",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:62.23-62.29|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.ALUctl": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 104, 2474, 2475, 2480 ],
          "attributes": {
            "hdlname": "processor alu_main ALUctl",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:59.17-59.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.B": {
          "hide_name": 0,
          "bits": [ 175, 71, 49, 46, 131, 99, 447, 436, 297, 282, 263, 168, 141, 390, 241, 179, 145, 116, 85, 401, 51, 32, 430, 428, 426, 424, 422, 420, 406, 452, 247, 113 ],
          "attributes": {
            "hdlname": "processor alu_main B",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:61.18-61.19|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.B_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 2234, 2235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.B_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 2236, 2237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 2238, 2239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.B_SB_LUT4_O_31_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 132, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.CE": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "processor alu_main CE",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:89.10-89.12|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.DEF": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "processor alu_main DEF",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:90.10-90.13|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_A": {
          "hide_name": 0,
          "bits": [ 2256, 2254, 2252, 2250, 2248, 2246, 2272, 2270, 2268, 2266, 2264, 2262, 2260, 2258, 2244, 2242 ],
          "attributes": {
            "hdlname": "processor alu_main add_A",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:66.17-66.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_A2": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
          "attributes": {
            "hdlname": "processor alu_main add_A2",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:77.16-77.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_B": {
          "hide_name": 0,
          "bits": [ 2281, 2280, 2279, 2278, 2277, 2276, 2289, 2288, 2287, 2286, 2285, 2284, 2283, 2282, 2275, 2274 ],
          "attributes": {
            "hdlname": "processor alu_main add_B",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:67.17-67.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_B2": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434 ],
          "attributes": {
            "hdlname": "processor alu_main add_B2",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:78.16-78.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_C": {
          "hide_name": 0,
          "bits": [ 2297, 2296, 2295, 2294, 2293, 2292, 2305, 2304, 2303, 2302, 2301, 2300, 2299, 2298, 2291, 2290 ],
          "attributes": {
            "hdlname": "processor alu_main add_C",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:65.17-65.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_C2": {
          "hide_name": 0,
          "bits": [ 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
          "attributes": {
            "hdlname": "processor alu_main add_C2",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:76.16-76.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_C_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2273, 175, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.add_D": {
          "hide_name": 0,
          "bits": [ 2321, 2319, 2317, 2315, 2313, 2311, 2337, 2335, 2333, 2331, 2329, 2327, 2325, 2323, 2309, 2307 ],
          "attributes": {
            "hdlname": "processor alu_main add_D",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:68.17-68.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_D2": {
          "hide_name": 0,
          "bits": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402 ],
          "attributes": {
            "hdlname": "processor alu_main add_D2",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:79.16-79.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2240, 114, 33, 2241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.add_O": {
          "hide_name": 0,
          "bits": [ 469, 367, 355, 221, 342, 322, 1144, 527, 298, 283, 264, 1079, 1064, 391, 242, 541, 146, 117, 86, 402, 52, 35, 538, 530, 519, 512, 502, 492, 484, 453, 245, 472 ],
          "attributes": {
            "hdlname": "processor alu_main add_O",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:69.18-69.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_O2": {
          "hide_name": 0,
          "bits": [ 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2255, 2253, 2251, 2249, 2247, 2245, 2271, 2269, 2267, 2265, 2263, 2261, 2259, 2257, 2243, 2240 ],
          "attributes": {
            "hdlname": "processor alu_main add_O2",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:80.17-80.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_addsubbot": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
            "hdlname": "processor alu_main add_addsubbot",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:72.11-72.24|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.add_addsubtop": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
            "hdlname": "processor alu_main add_addsubtop",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:71.11-71.24|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.clk": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor alu_main clk",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:57.10-57.13|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult1_A": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216 ],
          "attributes": {
            "hdlname": "processor alu_main mult1_A",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:93.16-93.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult1_B": {
          "hide_name": 0,
          "bits": [ 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
          "attributes": {
            "hdlname": "processor alu_main mult1_B",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:94.16-94.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult1_O": {
          "hide_name": 0,
          "bits": [ 2320, 2318, 2316, 2314, 2312, 2310, 2336, 2334, 2332, 2330, 2328, 2326, 2324, 2322, 2308, 2306, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
          "attributes": {
            "hdlname": "processor alu_main mult1_O",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:97.17-97.24|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult2_A": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216 ],
          "attributes": {
            "hdlname": "processor alu_main mult2_A",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:98.16-98.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult2_B": {
          "hide_name": 0,
          "bits": [ 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ],
          "attributes": {
            "hdlname": "processor alu_main mult2_B",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:99.16-99.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult2_O": {
          "hide_name": 0,
          "bits": [ 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418 ],
          "attributes": {
            "hdlname": "processor alu_main mult2_O",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:100.17-100.24|verilog/cpu.v:347.6-353.4",
            "unused_bits": "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.alu_main.mult3_A": {
          "hide_name": 0,
          "bits": [ 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
          "attributes": {
            "hdlname": "processor alu_main mult3_A",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:101.16-101.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult3_B": {
          "hide_name": 0,
          "bits": [ 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
          "attributes": {
            "hdlname": "processor alu_main mult3_B",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:102.16-102.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult3_O": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450 ],
          "attributes": {
            "hdlname": "processor alu_main mult3_O",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:103.17-103.24|verilog/cpu.v:347.6-353.4",
            "unused_bits": "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.alu_main.mult_C": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor alu_main mult_C",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:95.16-95.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.mult_D": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor alu_main mult_D",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:96.16-96.22|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.sll_two_power_n": {
          "hide_name": 0,
          "bits": [ 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386 ],
          "attributes": {
            "hdlname": "processor alu_main sll_two_power_n",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:105.16-105.31|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 49, 71, 175, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 49, 2451, 2452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 175, 49, 71, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.sll_two_power_n_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 49, 71, 175, 2451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_main.xor_addsubbot": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "processor alu_main xor_addsubbot",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:85.10-85.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_main.xor_addsubtop": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "processor alu_main xor_addsubtop",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:84.10-84.23|verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_mux.input0": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "hdlname": "processor alu_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux.input1": {
          "hide_name": 0,
          "bits": [ 457, 359, 344, 327, 324, 313, 310, 304, 284, 271, 253, 207, 193, 473, 180, 147, 118, 87, 59, 53, 36, 18, 531, 520, 513, 503, 493, 485, 454, 250, 15, 11 ],
          "attributes": {
            "hdlname": "processor alu_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux.out": {
          "hide_name": 0,
          "bits": [ 175, 71, 49, 46, 131, 99, 447, 436, 297, 282, 263, 168, 141, 390, 241, 179, 145, 116, 85, 401, 51, 32, 430, 428, 426, 424, 422, 420, 406, 452, 247, 113 ],
          "attributes": {
            "hdlname": "processor alu_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux.select": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "hdlname": "processor alu_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux_out": {
          "hide_name": 0,
          "bits": [ 175, 71, 49, 46, 131, 99, 447, 436, 297, 282, 263, 168, 141, 390, 241, 179, 145, 116, 85, 401, 51, 32, 430, 428, 426, 424, 422, 420, 406, 452, 247, 113 ],
          "attributes": {
            "hdlname": "processor alu_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:131.15-131.26"
          }
        },
        "processor.alu_result": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor alu_result",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:135.15-135.25"
          }
        },
        "processor.auipc_mux.input0": {
          "hide_name": 0,
          "bits": [ 1180, 2729, 1189, 1201, 1208, 1297, 1157, 1137, 1128, 1118, 1108, 1088, 1071, 1173, 1056, 1043, 1033, 1023, 1013, 1003, 993, 982, 1275, 1265, 1255, 1245, 1235, 1225, 1215, 2724, 1095, 1296 ],
          "attributes": {
            "hdlname": "processor auipc_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1820, 1814, 1804, 1797, 1790, 1783, 1776, 1769, 1762, 1755, 1748, 1741, 1727, 1720, 1713, 1706, 1699, 1692, 1685, 1678, 1671, 1661, 1868, 1861, 1854, 1847, 1840, 1833, 1826, 1807, 1731, 1872 ],
          "attributes": {
            "hdlname": "processor auipc_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor auipc_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux.select": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
            "hdlname": "processor auipc_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor auipc_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:141.15-141.28"
          }
        },
        "processor.branch_decide.Branch": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "hdlname": "processor branch_decide Branch",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:48.8-48.14|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
            "hdlname": "processor branch_decide Branch_Enable",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:50.8-50.21|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:0.0-0.0|verilog/alu.v:721.7-730.14|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2474, 2475, 2476, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2474, 2481, 2480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2478, 2479, 2480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2497, 2498, 2512, 2511, 2510, 2509, 2499, 2486, 2484, 2485, 2508, 2507, 2506, 2505, 2504, 2503, 2502, 2501, 2500, 2496, 2495, 2494, 2493, 2492, 2491, 2490, 2489, 2487, 2488, 2513, 2483, 2482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2497, 2498, 2512, 2511, 2510, 2509, 2499, 2486, 2484, 2485, 2508, 2507, 2506, 2505, 2504, 2503, 2502, 2501, 2500, 2496, 2495, 2494, 2493, 2492, 2491, 2490, 2489, 2487, 2488, 2513, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu.v:727.27-727.55|verilog/cpu.v:347.6-353.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Jump_Trigger": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "hdlname": "processor branch_decide Branch_Jump_Trigger",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:54.9-54.28|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Decision": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor branch_decide Decision",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:53.9-53.17|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Jump": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
            "hdlname": "processor branch_decide Jump",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:51.8-51.12|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Mispredict": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor branch_decide Mispredict",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:52.9-52.19|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Predicted": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
            "hdlname": "processor branch_decide Predicted",
            "src": "toplevel.v:80.6-90.3|verilog/branch_decide.v:49.8-49.17|verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 740, 1819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1706, 740, 1662, 1707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.actual_branch_decision": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM actual_branch_decision",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:58.9-58.31|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.branch_addr": {
          "hide_name": 0,
          "bits": [ 2995, 1817, 1806, 1800, 1793, 1786, 1779, 1772, 1765, 1758, 1751, 1744, 1730, 1723, 1716, 1709, 1702, 1695, 1688, 1681, 1674, 1665, 1871, 1864, 1857, 1850, 1843, 1836, 1829, 1810, 1734, 1875 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_addr",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:67.16-67.27|verilog/cpu.v:471.19-480.4",
            "unused_bits": "0 "
          }
        },
        "processor.branch_predictor_FSM.branch_decode_sig": {
          "hide_name": 0,
          "bits": [ 2520 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_decode_sig",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:59.9-59.26|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_mem_sig",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:60.9-60.23|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_mem_sig_reg",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:75.7-75.25|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM clk",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:57.9-57.12|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.in_addr": {
          "hide_name": 0,
          "bits": [ 1824, 2559, 2609, 2603, 2600, 2597, 2594, 2562, 2527, 2524, 2591, 2589, 2586, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2555, 2552, 2549, 2546, 2543, 2540, 2537, 2534, 2531, 2611, 2607, 2665 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM in_addr",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:61.15-61.22|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.offset": {
          "hide_name": 0,
          "bits": [ 1825, 2560, 2610, 2604, 2601, 2598, 2595, 2563, 2528, 2525, 2592, 2590, 2587, 2584, 2581, 2578, 2575, 2572, 2569, 2566, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2612, 2608, 2613 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM offset",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:62.15-62.21|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2613, 1644, 2616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_19_I0": {
          "hide_name": 0,
          "bits": [ 2617, 1437, 1439, 2618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ 1629, 1627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.offset_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 1629, 2615, 2632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.prediction": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM prediction",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:68.10-68.20|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.s": {
          "hide_name": 0,
          "bits": [ 2636, 2634 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM s",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:73.12-73.13|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:104.12-104.93|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:103.12-103.87|verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_addr": {
          "hide_name": 0,
          "bits": [ 2995, 1817, 1806, 1800, 1793, 1786, 1779, 1772, 1765, 1758, 1751, 1744, 1730, 1723, 1716, 1709, 1702, 1695, 1688, 1681, 1674, 1665, 1871, 1864, 1857, 1850, 1843, 1836, 1829, 1810, 1734, 1875 ],
          "attributes": {
            "hdlname": "processor branch_predictor_addr",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:167.15-167.36",
            "unused_bits": "0 "
          }
        },
        "processor.branch_predictor_mux.input0": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:482.10-487.4"
          }
        },
        "processor.branch_predictor_mux.input0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1299, 2662, 2661, 2660, 2659, 2658, 2648, 2638, 2637, 2657, 2656, 2655, 2654, 2653, 2652, 2651, 2650, 2649, 2647, 2646, 2645, 2644, 2643, 2642, 2641, 2640, 2639, 2664, 2663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:53.16-53.31|verilog/cpu.v:185.8-189.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "processor.branch_predictor_mux.input1": {
          "hide_name": 0,
          "bits": [ 2995, 1817, 1806, 1800, 1793, 1786, 1779, 1772, 1765, 1758, 1751, 1744, 1730, 1723, 1716, 1709, 1702, 1695, 1688, 1681, 1674, 1665, 1871, 1864, 1857, 1850, 1843, 1836, 1829, 1810, 1734, 1875 ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:482.10-487.4",
            "unused_bits": "0 "
          }
        },
        "processor.branch_predictor_mux.input1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2557, 2558, 2602, 2599, 2596, 2593, 2561, 2526, 2522, 2523, 2588, 2585, 2582, 2579, 2576, 2573, 2570, 2567, 2564, 2554, 2551, 2548, 2545, 2542, 2539, 2536, 2533, 2529, 2530, 2605, 2606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/branch_predictor.v:108.23-108.39|verilog/cpu.v:471.19-480.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "processor.branch_predictor_mux.out": {
          "hide_name": 0,
          "bits": [ 2995, 1817, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:482.10-487.4",
            "unused_bits": "0 "
          }
        },
        "processor.branch_predictor_mux.select": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:482.10-487.4"
          }
        },
        "processor.branch_predictor_mux_out": {
          "hide_name": 0,
          "bits": [ 2995, 1817, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:169.15-169.39",
            "unused_bits": "0 "
          }
        },
        "processor.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor clk",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:59.8-59.11"
          }
        },
        "processor.cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 1634, 1651, 2105, 1443, 1650, 1649, "x", 1442, 1635, 1440, 1628, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor cont_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:239.10-244.4"
          }
        },
        "processor.cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor cont_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:239.10-244.4"
          }
        },
        "processor.cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 2520, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor cont_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:239.10-244.4"
          }
        },
        "processor.cont_mux.select": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "hdlname": "processor cont_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:239.10-244.4"
          }
        },
        "processor.cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 2520, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor cont_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:115.15-115.27"
          }
        },
        "processor.control_unit.ALUSrc": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "hdlname": "processor control_unit ALUSrc",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.56-59.62|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Auipc": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
            "hdlname": "processor control_unit Auipc",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.81-59.86|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Branch": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor control_unit Branch",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.48-59.54|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.CSRR": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "hdlname": "processor control_unit CSRR",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.95-59.99|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Fence": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor control_unit Fence",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.88-59.93|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Jalr": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "hdlname": "processor control_unit Jalr",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.70-59.74|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Jump": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "hdlname": "processor control_unit Jump",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.64-59.68|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.Lui": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "hdlname": "processor control_unit Lui",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.76-59.79|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.MemRead": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "hdlname": "processor control_unit MemRead",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.39-59.46|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.MemWrite": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "hdlname": "processor control_unit MemWrite",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.29-59.37|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.MemtoReg": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "hdlname": "processor control_unit MemtoReg",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.9-59.17|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.RegWrite": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "hdlname": "processor control_unit RegWrite",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:59.19-59.27|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.control_unit.opcode": {
          "hide_name": 0,
          "bits": [ 1637, 1636, 1631, 1632, 1438, 1439, 1437 ],
          "attributes": {
            "hdlname": "processor control_unit opcode",
            "src": "toplevel.v:80.6-90.3|verilog/control_unit.v:58.14-58.20|verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.dataMemOut_fwd_mux.input0": {
          "hide_name": 0,
          "bits": [ 1180, 2729, 1189, 1201, 1208, 1297, 1157, 1137, 1128, 1118, 1108, 1088, 1071, 1173, 1056, 1043, 1033, 1023, 1013, 1003, 993, 982, 1275, 1265, 1255, 1245, 1235, 1225, 1215, 2724, 1095, 1296 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux.input1": {
          "hide_name": 0,
          "bits": [ 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux.select": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:153.15-153.37"
          }
        },
        "processor.dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2811 ],
          "attributes": {
            "hdlname": "processor dataMem_sign_mask",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:124.14-124.31"
          }
        },
        "processor.data_mem_WrData": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "hdlname": "processor data_mem_WrData",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:72.17-72.32"
          }
        },
        "processor.data_mem_addr": {
          "hide_name": 0,
          "bits": [ 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14 ],
          "attributes": {
            "hdlname": "processor data_mem_addr",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:71.17-71.30"
          }
        },
        "processor.data_mem_memread": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "hdlname": "processor data_mem_memread",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:74.11-74.27"
          }
        },
        "processor.data_mem_memwrite": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "hdlname": "processor data_mem_memwrite",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:73.11-73.28"
          }
        },
        "processor.data_mem_out": {
          "hide_name": 0,
          "bits": [ 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847 ],
          "attributes": {
            "hdlname": "processor data_mem_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:70.16-70.28"
          }
        },
        "processor.data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 958, 1298, 959 ],
          "attributes": {
            "hdlname": "processor data_mem_sign_mask",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:75.16-75.34"
          }
        },
        "processor.decode_ctrl_mux_sel": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "hdlname": "processor decode_ctrl_mux_sel",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:172.9-172.28"
          }
        },
        "processor.ex_cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 2516, 2666, 2735, 2734, 753, 741, 2514, 2518, 2469, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", 738, 739, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux.select": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "hdlname": "processor ex_cont_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", 738, 739, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:129.15-129.30"
          }
        },
        "processor.ex_mem_out": {
          "hide_name": 0,
          "bits": [ 2517, 983, 2736, 1626, "x", "x", 2515, 2519, 2470, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1820, 1814, 1804, 1797, 1790, 1783, 1776, 1769, 1762, 1755, 1748, 1741, 1727, 1720, 1713, 1706, 1699, 1692, 1685, 1678, 1671, 1661, 1868, 1861, 1854, 1847, 1840, 1833, 1826, 1807, 1731, 1872, 2472, 1180, 2729, 1189, 1201, 1208, 1297, 1157, 1137, 1128, 1118, 1108, 1088, 1071, 1173, 1056, 1043, 1033, 1023, 1013, 1003, 993, 982, 1275, 1265, 1255, 1245, 1235, 1225, 1215, 2724, 1095, 1296, 2721, 2720, 2719, 2718, 2717, 2716, 2715, 2714, 2713, 2710, 2709, 2708, 2707, 2706, 2705, 2704, 2703, 2702, 2701, 2698, 2697, 2696, 2695, 2694, 2693, 2692, 2691, 2690, 2689, 2686, 2685, 2684, 2683, 2681, 2679, 2677, 2675, 2673, 2671, 2733, 2731, 2728, 2726, 2723, 2712, 2700, 2688, 2669, 2667 ],
          "attributes": {
            "hdlname": "processor ex_mem_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:92.16-92.26"
          }
        },
        "processor.ex_mem_reg.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg clk",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:100.10-100.13|verilog/cpu.v:363.9-367.4"
          }
        },
        "processor.ex_mem_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", 738, 739, "x", "x", "x", 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873, 2195, 2183, 2201, 2198, 2197, 2196, 2193, 2182, 2171, 2170, 2194, 2192, 2191, 2190, 2189, 2188, 2187, 2186, 2185, 2184, 2181, 2180, 2179, 2178, 2177, 2176, 2175, 2174, 2173, 2172, 2200, 2199, "x", 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14, 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964, 2682, 2680, 2678, 2676, 2674, 2672, 2670, 2732, 2730, 2727, 2725, 2722, 2711, 2699, 2687, 2668, 11 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg data_in",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:101.17-101.24|verilog/cpu.v:363.9-367.4"
          }
        },
        "processor.ex_mem_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2517, 983, 2736, 1626, "x", "x", 2515, 2519, 2470, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1820, 1814, 1804, 1797, 1790, 1783, 1776, 1769, 1762, 1755, 1748, 1741, 1727, 1720, 1713, 1706, 1699, 1692, 1685, 1678, 1671, 1661, 1868, 1861, 1854, 1847, 1840, 1833, 1826, 1807, 1731, 1872, 2472, 1180, 2729, 1189, 1201, 1208, 1297, 1157, 1137, 1128, 1118, 1108, 1088, 1071, 1173, 1056, 1043, 1033, 1023, 1013, 1003, 993, 982, 1275, 1265, 1255, 1245, 1235, 1225, 1215, 2724, 1095, 1296, 2721, 2720, 2719, 2718, 2717, 2716, 2715, 2714, 2713, 2710, 2709, 2708, 2707, 2706, 2705, 2704, 2703, 2702, 2701, 2698, 2697, 2696, 2695, 2694, 2693, 2692, 2691, 2690, 2689, 2686, 2685, 2684, 2683, 2681, 2679, 2677, 2675, 2673, 2671, 2733, 2731, 2728, 2726, 2723, 2712, 2700, 2688, 2669, 2667 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg data_out",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:102.20-102.28|verilog/cpu.v:363.9-367.4"
          }
        },
        "processor.fence_mux.input0": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor fence_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:204.10-209.4"
          }
        },
        "processor.fence_mux.input1": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "processor fence_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:204.10-209.4"
          }
        },
        "processor.fence_mux.out": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor fence_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:204.10-209.4"
          }
        },
        "processor.fence_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor fence_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:204.10-209.4"
          }
        },
        "processor.fence_mux_out": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor fence_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:85.15-85.28"
          }
        },
        "processor.forwarding_unit.EX_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 2672, 2670, 2732, 2730, 2727, 2725, 2722, 2711, 2699, 2687, 2668, 11 ],
          "attributes": {
            "hdlname": "processor forwarding_unit EX_CSRR_Addr",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:52.15-52.27|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_CSRR": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_CSRR",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:55.9-55.17|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 2673, 2671, 2733, 2731, 2728, 2726, 2723, 2712, 2700, 2688, 2669, 2667 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_CSRR_Addr",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:53.15-53.28|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_RegWrite",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:50.9-50.21|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 2683, 2681, 2679, 2677, 2675 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_RegWriteAddr",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:48.14-48.30|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2681, 2737, 2736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2738, 2747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 2738, 2739, 2740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2675, 2743, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2810, 1191, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2788, 1291, 973, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2748, 2749, 2750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2733, 2732, 1626, 2755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2751, 2752, 2753, 2754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2681, 2757, 2758, 2759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_fwd1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_fwd1",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:57.10-57.18|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_fwd2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_fwd2",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:58.10-58.18|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_CSRR": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_CSRR",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:56.9-56.16|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 2797, 2796 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_CSRR_Addr",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:54.15-54.27|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_RegWrite",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:51.9-51.20|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 2780, 2776, 2778, 2773, 2779 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_RegWriteAddr",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:49.14-49.29|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0": {
          "hide_name": 0,
          "bits": [ 2769, 2770, 2771, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2776, 2777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2681, 2776, 2781, 2782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2773, 2763, 2774, 2775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2783, 2784, 2785, 2772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1181, 1182, 1047, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1476, 2725, 2791, 2792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1481, 2793, 2794, 2795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2798, 2799, 2800, 2801 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2789, 2790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2804, 2805, 2806, 2807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2731, 1474, 2802, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 2765, 2766, 2767, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2769, 2770, 2768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1096, 1292, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_fwd1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_fwd1",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:59.10-59.17|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_fwd2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_fwd2",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:60.10-60.17|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.rs1": {
          "hide_name": 0,
          "bits": [ 2742, 2746, 2745, 2741, 2743 ],
          "attributes": {
            "hdlname": "processor forwarding_unit rs1",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:46.14-46.17|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.rs2": {
          "hide_name": 0,
          "bits": [ 2761, 2757, 2760, 2763, 2762 ],
          "attributes": {
            "hdlname": "processor forwarding_unit rs2",
            "src": "toplevel.v:80.6-90.3|verilog/forwarding_unit.v:47.14-47.17|verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.id_ex_out": {
          "hide_name": 0,
          "bits": [ 2516, 2666, 2735, 2734, 753, 741, 2514, 2518, 2469, 13, 1047, 2168, 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873, 1288, 1290, 1286, 1284, 1282, 1293, 1153, 1133, 1124, 1114, 1104, 1084, 1067, 1169, 1052, 1039, 1029, 1019, 1009, 999, 989, 975, 1271, 1261, 1251, 1241, 1231, 1221, 1211, 2810, 1091, 1278, 1178, 2788, 1187, 1199, 1206, 1161, 1151, 1132, 1123, 1112, 1102, 1082, 1065, 1168, 1050, 1037, 1027, 1017, 1007, 997, 987, 971, 1269, 1259, 1249, 1239, 1229, 1219, 1210, 1190, 1090, 1277, 457, 359, 344, 327, 324, 313, 310, 304, 284, 271, 253, 207, 193, 473, 180, 147, 118, 87, 59, 53, 36, 18, 531, 520, 513, 503, 493, 485, 454, 250, 15, 11, 103, 102, 105, 104, 2474, 2475, 2480, "x", 958, 1298, 959, 2682, 2680, 2678, 2676, 2674, 2742, 2746, 2745, 2741, 2743, 2761, 2757, 2760, 2763, 2762, 2672, 2670, 2732, 2730, 2727, 2725, 2722, 2711, 2699, 2687, 2668, 11 ],
          "attributes": {
            "hdlname": "processor id_ex_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:91.16-91.25"
          }
        },
        "processor.id_ex_reg.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor id_ex_reg clk",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:73.10-73.13|verilog/cpu.v:313.8-317.4"
          }
        },
        "processor.id_ex_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 2520, 1667, "x", "x", "x", "x", 1824, 2559, 2609, 2603, 2600, 2597, 2594, 2562, 2527, 2524, 2591, 2589, 2586, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2555, 2552, 2549, 2546, 2543, 2540, 2537, 2534, 2531, 2611, 2607, 2665, 2003, 1998, 1993, 1988, 1985, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2083, 2080, 2074, 2071, 2068, 2065, 2062, 2059, 2056, 2053, 2050, 2047, 2041, 2038, 2035, 2032, 2029, 2026, 2023, 2020, 2017, 2013, 2102, 2099, 2096, 2093, 2090, 2087, 2078, 2045, 2011, 2009, 1825, 2560, 2610, 2604, 2601, 2598, 2595, 2563, 2528, 2525, 2592, 2590, 2587, 2584, 2581, 2578, 2575, 2572, 2569, 2566, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2612, 2608, 2613, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2811, 2619, 2631, 2629, 2627, 2625, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2615, 2630, 2628, 2626, 2624, 2623, 2622, 2621, 2620, 2614, 1643, 2613 ],
          "attributes": {
            "hdlname": "processor id_ex_reg data_in",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:74.17-74.24|verilog/cpu.v:313.8-317.4"
          }
        },
        "processor.id_ex_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2516, 2666, 2735, 2734, 753, 741, 2514, 2518, 2469, 13, 1047, 2168, 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873, 1288, 1290, 1286, 1284, 1282, 1293, 1153, 1133, 1124, 1114, 1104, 1084, 1067, 1169, 1052, 1039, 1029, 1019, 1009, 999, 989, 975, 1271, 1261, 1251, 1241, 1231, 1221, 1211, 2810, 1091, 1278, 1178, 2788, 1187, 1199, 1206, 1161, 1151, 1132, 1123, 1112, 1102, 1082, 1065, 1168, 1050, 1037, 1027, 1017, 1007, 997, 987, 971, 1269, 1259, 1249, 1239, 1229, 1219, 1210, 1190, 1090, 1277, 457, 359, 344, 327, 324, 313, 310, 304, 284, 271, 253, 207, 193, 473, 180, 147, 118, 87, 59, 53, 36, 18, 531, 520, 513, 503, 493, 485, 454, 250, 15, 11, 103, 102, 105, 104, 2474, 2475, 2480, "x", 958, 1298, 959, 2682, 2680, 2678, 2676, 2674, 2742, 2746, 2745, 2741, 2743, 2761, 2757, 2760, 2763, 2762, 2672, 2670, 2732, 2730, 2727, 2725, 2722, 2711, 2699, 2687, 2668, 11 ],
          "attributes": {
            "hdlname": "processor id_ex_reg data_out",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:75.20-75.28|verilog/cpu.v:313.8-317.4"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_46_D": {
          "hide_name": 0,
          "bits": [ 2996, 2997, 2998, 2999, "0", "0", "0", 3000, 3001, 3002, 3003, "0", "0", "0", 3004, 3005, 3006, 3007, "0", "0", "0", 3008, 3009, 3008, 3008, "0", "0", "0", 3010, 3011, 3010, 3010, "0", "0", "0", 3012, 3013, 3012, 3013, 2812, 2813, 2814, "0", 3014, "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu_control.v:0.0-0.0|verilog/alu_control.v:72.3-237.10|verilog/cpu.v:262.13-266.4|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 7 8 9 10 14 15 16 17 21 22 23 24 28 29 30 31 35 36 37 38 43"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D": {
          "hide_name": 0,
          "bits": [ 3015, 2815, 2831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/dataMem_mask_gen.v:0.0-0.0|verilog/dataMem_mask_gen.v:59.3-64.10|verilog/cpu.v:268.16-271.4|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 2815, 1640, 2817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2829, 2818, 2827, 2823, 2812, 2813, 2814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu_control.v:0.0-0.0|verilog/alu_control.v:72.3-237.10|verilog/cpu.v:262.13-266.4|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1646, 1644, 2830, 2822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1646, 1645, 2830, 1638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D": {
          "hide_name": 0,
          "bits": [ 3016, 2831, 3017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:80.6-90.3|verilog/alu_control.v:0.0-0.0|verilog/alu_control.v:224.5-233.12|verilog/cpu.v:262.13-266.4|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 2"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1646, 1439, 2832, 1643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2819, 2820, 2821, 2822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1641, 2833, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2824, 2825, 2826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R": {
          "hide_name": 0,
          "bits": [ 1646, 2816, 1438, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1641, 2834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2824, 2828, 2825, 1640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1438, 2836, 1437, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1644, 1646, 1645, 1638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_48_R_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2835, 1641, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_S": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
          }
        },
        "processor.if_id_out": {
          "hide_name": 0,
          "bits": [ 1824, 2559, 2609, 2603, 2600, 2597, 2594, 2562, 2527, 2524, 2591, 2589, 2586, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2555, 2552, 2549, 2546, 2543, 2540, 2537, 2534, 2531, 2611, 2607, 2665, 1637, 1636, 1631, 1632, 1438, 1439, 1437, 2619, 2631, 2629, 2627, 2625, 1645, 1644, 1646, 2001, 1996, 1991, 1986, 1983, 2615, 2630, 2628, 2626, 2624, 2623, 2622, 2621, 2620, 2614, 1643, 2613 ],
          "attributes": {
            "hdlname": "processor if_id_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:90.15-90.24"
          }
        },
        "processor.if_id_reg.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor if_id_reg clk",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:47.10-47.13|verilog/cpu.v:214.8-218.4"
          }
        },
        "processor.if_id_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2842, 2841, 2840, 2839, 2838, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "x", "x" ],
          "attributes": {
            "hdlname": "processor if_id_reg data_in",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:48.16-48.23|verilog/cpu.v:214.8-218.4"
          }
        },
        "processor.if_id_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1824, 2559, 2609, 2603, 2600, 2597, 2594, 2562, 2527, 2524, 2591, 2589, 2586, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2555, 2552, 2549, 2546, 2543, 2540, 2537, 2534, 2531, 2611, 2607, 2665, 1637, 1636, 1631, 1632, 1438, 1439, 1437, 2619, 2631, 2629, 2627, 2625, 1645, 1644, 1646, 2001, 1996, 1991, 1986, 1983, 2615, 2630, 2628, 2626, 2624, 2623, 2622, 2621, 2620, 2614, 1643, 2613 ],
          "attributes": {
            "hdlname": "processor if_id_reg data_out",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:49.19-49.27|verilog/cpu.v:214.8-218.4"
          }
        },
        "processor.imm_out": {
          "hide_name": 0,
          "bits": [ 1825, 2560, 2610, 2604, 2601, 2598, 2595, 2563, 2528, 2525, 2592, 2590, 2587, 2584, 2581, 2578, 2575, 2572, 2569, 2566, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2612, 2608, 2613 ],
          "attributes": {
            "hdlname": "processor imm_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:118.15-118.22"
          }
        },
        "processor.immediate_generator.imm": {
          "hide_name": 0,
          "bits": [ 1825, 2560, 2610, 2604, 2601, 2598, 2595, 2563, 2528, 2525, 2592, 2590, 2587, 2584, 2581, 2578, 2575, 2572, 2569, 2566, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2612, 2608, 2613 ],
          "attributes": {
            "hdlname": "processor immediate_generator imm",
            "src": "toplevel.v:80.6-90.3|verilog/imm_gen.v:48.20-48.23|verilog/cpu.v:257.10-260.4"
          }
        },
        "processor.immediate_generator.inst": {
          "hide_name": 0,
          "bits": [ 1637, 1636, 1631, 1632, 1438, 1439, 1437, 2619, 2631, 2629, 2627, 2625, 1645, 1644, 1646, 2001, 1996, 1991, 1986, 1983, 2615, 2630, 2628, 2626, 2624, 2623, 2622, 2621, 2620, 2614, 1643, 2613 ],
          "attributes": {
            "hdlname": "processor immediate_generator inst",
            "src": "toplevel.v:80.6-90.3|verilog/imm_gen.v:47.16-47.20|verilog/cpu.v:257.10-260.4"
          }
        },
        "processor.inst_mem_in": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "processor inst_mem_in",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:64.17-64.28"
          }
        },
        "processor.inst_mem_out": {
          "hide_name": 0,
          "bits": [ 1310, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "hdlname": "processor inst_mem_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:65.16-65.28"
          }
        },
        "processor.inst_mux.input0": {
          "hide_name": 0,
          "bits": [ 1310, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "hdlname": "processor inst_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:197.10-202.4"
          }
        },
        "processor.inst_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor inst_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:197.10-202.4"
          }
        },
        "processor.inst_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2842, 2841, 2840, 2839, 2838, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "x", "x" ],
          "attributes": {
            "hdlname": "processor inst_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:197.10-202.4"
          }
        },
        "processor.inst_mux.select": {
          "hide_name": 0,
          "bits": [ 2837 ],
          "attributes": {
            "hdlname": "processor inst_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:197.10-202.4"
          }
        },
        "processor.inst_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2842, 2841, 2840, 2839, 2838, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, "x", "x" ],
          "attributes": {
            "hdlname": "processor inst_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:84.15-84.27"
          }
        },
        "processor.inst_mux_sel": {
          "hide_name": 0,
          "bits": [ 2837 ],
          "attributes": {
            "hdlname": "processor inst_mux_sel",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:173.9-173.21"
          }
        },
        "processor.lui_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor lui_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_mux.input1": {
          "hide_name": 0,
          "bits": [ 457, 359, 344, 327, 324, 313, 310, 304, 284, 271, 253, 207, 193, 473, 180, 147, 118, 87, 59, 53, 36, 18, 531, 520, 513, 503, 493, 485, 454, 250, 15, 11 ],
          "attributes": {
            "hdlname": "processor lui_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_mux.out": {
          "hide_name": 0,
          "bits": [ 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14 ],
          "attributes": {
            "hdlname": "processor lui_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_mux.select": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "processor lui_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_result": {
          "hide_name": 0,
          "bits": [ 459, 361, 346, 329, 326, 315, 312, 306, 286, 273, 255, 208, 195, 475, 182, 149, 120, 89, 61, 55, 38, 20, 533, 522, 515, 505, 495, 487, 456, 252, 17, 14 ],
          "attributes": {
            "hdlname": "processor lui_result",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:136.15-136.25"
          }
        },
        "processor.mem_csrr_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_csrr_mux.input1": {
          "hide_name": 0,
          "bits": [ 2721, 2720, 2719, 2718, 2717, 2716, 2715, 2714, 2713, 2710, 2709, 2708, 2707, 2706, 2705, 2704, 2703, 2702, 2701, 2698, 2697, 2696, 2695, 2694, 2693, 2692, 2691, 2690, 2689, 2686, 2685, 2684 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_csrr_mux.out": {
          "hide_name": 0,
          "bits": [ 2894, 2892, 2888, 2886, 2884, 2882, 2880, 2878, 2876, 2874, 2872, 2870, 2866, 2864, 2862, 2860, 2858, 2856, 2854, 2852, 2850, 2848, 2906, 2904, 2902, 2900, 2898, 2896, 2890, 2868, 2846, 2844 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_csrr_mux.select": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_csrr_mux_out": {
          "hide_name": 0,
          "bits": [ 2894, 2892, 2888, 2886, 2884, 2882, 2880, 2878, 2876, 2874, 2872, 2870, 2866, 2864, 2862, 2860, 2858, 2856, 2854, 2852, 2850, 2848, 2906, 2904, 2902, 2900, 2898, 2896, 2890, 2868, 2846, 2844 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:142.15-142.31"
          }
        },
        "processor.mem_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 1288, 1290, 1286, 1284, 1282, 1293, 1153, 1133, 1124, 1114, 1104, 1084, 1067, 1169, 1052, 1039, 1029, 1019, 1009, 999, 989, 975, 1271, 1261, 1251, 1241, 1231, 1221, 1211, 2810, 1091, 1278 ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:435.10-440.4"
          }
        },
        "processor.mem_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:435.10-440.4"
          }
        },
        "processor.mem_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:435.10-440.4"
          }
        },
        "processor.mem_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:435.10-440.4"
          }
        },
        "processor.mem_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:154.15-154.31"
          }
        },
        "processor.mem_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 1178, 2788, 1187, 1199, 1206, 1161, 1151, 1132, 1123, 1112, 1102, 1082, 1065, 1168, 1050, 1037, 1027, 1017, 1007, 997, 987, 971, 1269, 1259, 1249, 1239, 1229, 1219, 1210, 1190, 1090, 1277 ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:442.10-447.4"
          }
        },
        "processor.mem_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:442.10-447.4"
          }
        },
        "processor.mem_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:442.10-447.4"
          }
        },
        "processor.mem_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:442.10-447.4"
          }
        },
        "processor.mem_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:155.15-155.31"
          }
        },
        "processor.mem_regwb_mux.input0": {
          "hide_name": 0,
          "bits": [ 2894, 2892, 2888, 2886, 2884, 2882, 2880, 2878, 2876, 2874, 2872, 2870, 2866, 2864, 2862, 2860, 2858, 2856, 2854, 2852, 2850, 2848, 2906, 2904, 2902, 2900, 2898, 2896, 2890, 2868, 2846, 2844 ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 2696, 2847, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 2697, 2849, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 2698, 2851, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 2701, 2853, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 2702, 2855, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 2703, 2857, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 2704, 2859, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 2705, 2861, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 2706, 2863, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 2707, 2865, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2685, 2845, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 2708, 2869, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 2709, 2871, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 2710, 2873, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 2713, 2875, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 2714, 2877, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 2715, 2879, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 2716, 2881, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 2717, 2883, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 2718, 2885, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 2719, 2887, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2686, 2867, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 2720, 2891, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 2721, 2893, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 2689, 2889, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2895, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 2691, 2897, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 2692, 2899, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 2693, 2901, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 2694, 2903, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 2695, 2905, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2684, 2843, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_regwb_mux.input1": {
          "hide_name": 0,
          "bits": [ 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847 ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_regwb_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_regwb_mux.select": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_regwb_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:496.13-496.30"
          }
        },
        "processor.mem_wb_out": {
          "hide_name": 0,
          "bits": [ "x", 981, 2764, 1481, 1482, 1483, 1484, 1485, 1502, 1503, 1504, 1505, 1522, 1523, 1524, 1525, 1542, 1543, 1544, 1545, 1562, 1563, 1564, 1565, 1582, 1583, 1584, 1585, 1602, 1603, 1604, 1605, 1622, 1623, 1624, 1625, 1176, 2786, 1185, 1197, 1205, 1162, 1155, 1135, 1126, 1116, 1106, 1086, 1069, 1171, 1054, 1041, 1031, 1021, 1011, 1001, 991, 979, 1273, 1263, 1253, 1243, 1233, 1223, 1213, 2808, 1093, 1294, 1177, 2787, 1186, 1198, 1204, 1163, 1156, 1136, 1127, 1117, 1107, 1087, 1070, 1172, 1055, 1042, 1032, 1022, 1012, 1002, 992, 980, 1274, 1264, 1254, 1244, 1234, 1224, 1214, 2809, 1094, 1295, 2780, 2776, 2778, 2773, 2779, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 2797, 2796 ],
          "attributes": {
            "hdlname": "processor mem_wb_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:93.16-93.26"
          }
        },
        "processor.mem_wb_reg.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg clk",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:127.10-127.13|verilog/cpu.v:395.9-399.4"
          }
        },
        "processor.mem_wb_reg.data_in": {
          "hide_name": 0,
          "bits": [ 2517, 983, 2736, 1626, 1180, 2729, 1189, 1201, 1208, 1297, 1157, 1137, 1128, 1118, 1108, 1088, 1071, 1173, 1056, 1043, 1033, 1023, 1013, 1003, 993, 982, 1275, 1265, 1255, 1245, 1235, 1225, 1215, 2724, 1095, 1296, 2894, 2892, 2888, 2886, 2884, 2882, 2880, 2878, 2876, 2874, 2872, 2870, 2866, 2864, 2862, 2860, 2858, 2856, 2854, 2852, 2850, 2848, 2906, 2904, 2902, 2900, 2898, 2896, 2890, 2868, 2846, 2844, 872, 871, 869, 868, 867, 866, 865, 864, 863, 862, 861, 860, 858, 857, 856, 855, 854, 853, 852, 851, 850, 849, 878, 877, 876, 875, 874, 873, 870, 859, 848, 847, 2683, 2681, 2679, 2677, 2675, 2673, 2671, 2733, 2731, 2728, 2726, 2723, 2712, 2700, 2688, 2669, 2667 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg data_in",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:128.17-128.24|verilog/cpu.v:395.9-399.4"
          }
        },
        "processor.mem_wb_reg.data_out": {
          "hide_name": 0,
          "bits": [ "x", 981, 2764, 1481, 1482, 1483, 1484, 1485, 1502, 1503, 1504, 1505, 1522, 1523, 1524, 1525, 1542, 1543, 1544, 1545, 1562, 1563, 1564, 1565, 1582, 1583, 1584, 1585, 1602, 1603, 1604, 1605, 1622, 1623, 1624, 1625, 1176, 2786, 1185, 1197, 1205, 1162, 1155, 1135, 1126, 1116, 1106, 1086, 1069, 1171, 1054, 1041, 1031, 1021, 1011, 1001, 991, 979, 1273, 1263, 1253, 1243, 1233, 1223, 1213, 2808, 1093, 1294, 1177, 2787, 1186, 1198, 1204, 1163, 1156, 1136, 1127, 1117, 1107, 1087, 1070, 1172, 1055, 1042, 1032, 1022, 1012, 1002, 992, 980, 1274, 1264, 1254, 1244, 1234, 1224, 1214, 2809, 1094, 1295, 2780, 2776, 2778, 2773, 2779, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 2797, 2796 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg data_out",
            "src": "toplevel.v:80.6-90.3|verilog/pipeline_registers.v:129.20-129.28|verilog/cpu.v:395.9-399.4"
          }
        },
        "processor.mfwd1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mfwd1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:158.9-158.14"
          }
        },
        "processor.mfwd2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mfwd2",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:159.9-159.14"
          }
        },
        "processor.mistake_trigger": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mistake_trigger",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:171.9-171.24"
          }
        },
        "processor.mistaken_branch_mux.input0": {
          "hide_name": 0,
          "bits": [ 2995, 1817, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mistaken_branch_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:489.10-494.4",
            "unused_bits": "0 "
          }
        },
        "processor.mistaken_branch_mux.input1": {
          "hide_name": 0,
          "bits": [ 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873 ],
          "attributes": {
            "hdlname": "processor mistaken_branch_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:489.10-494.4"
          }
        },
        "processor.mistaken_branch_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor mistaken_branch_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:489.10-494.4"
          }
        },
        "processor.mistaken_branch_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor mistaken_branch_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:489.10-494.4"
          }
        },
        "processor.pc_adder.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor pc_adder input1",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:49.15-49.21|verilog/cpu.v:185.8-189.4"
          }
        },
        "processor.pc_adder.input2": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "processor pc_adder input2",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:50.15-50.21|verilog/cpu.v:185.8-189.4"
          }
        },
        "processor.pc_adder.out": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor pc_adder out",
            "src": "toplevel.v:80.6-90.3|verilog/adder.v:51.16-51.19|verilog/cpu.v:185.8-189.4"
          }
        },
        "processor.pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1878, 1877, "x", 1799, 1792, 1785, 1778, 1771, 1764, 1757, 1750, 1743, 1729, 1722, 1715, 1708, 1701, 1694, 1687, 1680, 1673, 1664, 1870, 1863, 1856, 1849, 1842, 1835, 1828, 1809, 1733, 1874 ],
          "attributes": {
            "hdlname": "processor pc_adder_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:166.15-166.27"
          }
        },
        "processor.pc_in": {
          "hide_name": 0,
          "bits": [ 1822, 1816, 1803, 1796, 1789, 1782, 1775, 1768, 1761, 1754, 1747, 1740, 1726, 1719, 1712, 1705, 1698, 1691, 1684, 1677, 1670, 1660, 1867, 1860, 1853, 1846, 1839, 1832, 1813, 1737, 1657, 1654 ],
          "attributes": {
            "hdlname": "processor pc_in",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:81.15-81.20"
          }
        },
        "processor.pc_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor pc_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:178.10-183.4"
          }
        },
        "processor.pc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1820, 1814, 1804, 1797, 1790, 1783, 1776, 1769, 1762, 1755, 1748, 1741, 1727, 1720, 1713, 1706, 1699, 1692, 1685, 1678, 1671, 1661, 1868, 1861, 1854, 1847, 1840, 1833, 1826, 1807, 1731, 1872 ],
          "attributes": {
            "hdlname": "processor pc_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:178.10-183.4"
          }
        },
        "processor.pc_mux.out": {
          "hide_name": 0,
          "bits": [ 1822, 1816, 1803, 1796, 1789, 1782, 1775, 1768, 1761, 1754, 1747, 1740, 1726, 1719, 1712, 1705, 1698, 1691, 1684, 1677, 1670, 1660, 1867, 1860, 1853, 1846, 1839, 1832, 1813, 1737, 1657, 1654 ],
          "attributes": {
            "hdlname": "processor pc_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:178.10-183.4"
          }
        },
        "processor.pc_mux.select": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "hdlname": "processor pc_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:178.10-183.4"
          }
        },
        "processor.pc_mux0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor pc_mux0",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:80.15-80.22"
          }
        },
        "processor.pc_out": {
          "hide_name": 0,
          "bits": [ 1878, 1877, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1892, 1891, 1889, 1888, 1887, 1886, 1885, 1884, 1883, 1882, 1881, 1880, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1890 ],
          "attributes": {
            "hdlname": "processor pc_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:82.15-82.21"
          }
        },
        "processor.pcsrc": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "hdlname": "processor pcsrc",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:83.9-83.14"
          }
        },
        "processor.predict": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "hdlname": "processor predict",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:168.9-168.16"
          }
        },
        "processor.rdValOut_CSR": {
          "hide_name": 0,
          "bits": [ 1456, 1460, 1464, 1468, 1487, 1491, 1495, 1499, 1507, 1511, 1515, 1519, 1527, 1531, 1535, 1539, 1547, 1551, 1555, 1559, 1567, 1571, 1575, 1579, 1587, 1591, 1595, 1599, 1607, 1611, 1615, 1619 ],
          "attributes": {
            "hdlname": "processor rdValOut_CSR",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:123.15-123.27"
          }
        },
        "processor.regA_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", 1961, 1958, 1955, 1952, 1949, 1946, 1943, 1937, 1934, 1931, 1928, 1925, 1922, 1919, 1916, 1913, 1910, 1982, 1979, 1976, 1973, 1970, 1967, 1964, 1940, 1907, 1904 ],
          "attributes": {
            "hdlname": "processor regA_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:116.15-116.23"
          }
        },
        "processor.regB_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor regB_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:117.15-117.23"
          }
        },
        "processor.reg_dat_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor reg_dat_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.reg_dat_mux.input1": {
          "hide_name": 0,
          "bits": [ 1823, 1818, 1805, 1798, 1791, 1784, 1777, 1770, 1763, 1756, 1749, 1742, 1728, 1721, 1714, 1707, 1700, 1693, 1686, 1679, 1672, 1663, 1869, 1862, 1855, 1848, 1841, 1834, 1827, 1808, 1732, 1873 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.reg_dat_mux.out": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.reg_dat_mux.select": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.reg_dat_mux_out": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:148.15-148.30"
          }
        },
        "processor.register_files.clk": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "processor register_files clk",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:48.9-48.12|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrA": {
          "hide_name": 0,
          "bits": [ 2842, 2841, 2840, 2839, 2838 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrA",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:52.14-52.21|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 2911, 2910, 2909, 2908, 2907 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrA_buf",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:65.12-65.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrB": {
          "hide_name": 0,
          "bits": [ 1445, 1446, 1447, 1448, 1449 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrB",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:54.14-54.21|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 2916, 2915, 2914, 2913, 2912 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrB_buf",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:66.12-66.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrB_buf_SB_LUT4_I1_2_O": {
          "hide_name": 0,
          "bits": [ 2991, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.rdAddrB_buf_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2923, 2916, 2922, 2919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.rdDataA": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", 1961, 1958, 1955, 1952, 1949, 1946, 1943, 1937, 1934, 1931, 1928, 1925, 1922, 1919, 1916, 1913, 1910, 1982, 1979, 1976, 1973, 1970, 1967, 1964, 1940, 1907, 1904 ],
          "attributes": {
            "hdlname": "processor register_files rdDataA",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:53.16-53.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdDataB": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor register_files rdDataB",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:55.16-55.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.regDatA": {
          "hide_name": 0,
          "bits": [ 2004, 1999, 1994, 1989, 2006, 1959, 1956, 1953, 1950, 1947, 1944, 1941, 1935, 1932, 1929, 1926, 1923, 1920, 1917, 1914, 1911, 1908, 1980, 1977, 1974, 1971, 1968, 1965, 1962, 1938, 1905, 1901 ],
          "attributes": {
            "hdlname": "processor register_files regDatA",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:71.13-71.20|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.regDatB": {
          "hide_name": 0,
          "bits": [ 2084, 2081, 2075, 2072, 2069, 2066, 2063, 2060, 2057, 2054, 2051, 2048, 2042, 2039, 2036, 2033, 2030, 2027, 2024, 2021, 2018, 2014, 2103, 2100, 2097, 2094, 2091, 2088, 2085, 2076, 2043, 2104 ],
          "attributes": {
            "hdlname": "processor register_files regDatB",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:72.13-72.20|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrAddr": {
          "hide_name": 0,
          "bits": [ 2683, 2681, 2679, 2677, 2675 ],
          "attributes": {
            "hdlname": "processor register_files wrAddr",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:50.14-50.20|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 2923, 2920, 2917, 2921, 2918, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor register_files wrAddr_buf",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:73.13-73.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrData": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956 ],
          "attributes": {
            "hdlname": "processor register_files wrData",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:51.15-51.21|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1663, 2959, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1672, 2960, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1679, 2961, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1686, 2962, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1693, 2963, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1700, 2964, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1707, 2965, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1714, 2966, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1721, 2967, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1728, 2968, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1732, 2958, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1742, 2970, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1749, 2971, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1756, 2972, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 1763, 2973, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1770, 2974, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 1777, 2975, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1784, 2976, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 1791, 2977, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 1798, 2978, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 1805, 2979, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1808, 2969, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 1818, 2981, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 1823, 2982, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1827, 2980, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1834, 2983, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1841, 2984, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1848, 2985, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1855, 2986, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1862, 2987, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1869, 2988, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1873, 2957, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf": {
          "hide_name": 0,
          "bits": [ 2005, 2000, 1995, 1990, 2007, 1960, 1957, 1954, 1951, 1948, 1945, 1942, 1936, 1933, 1930, 1927, 1924, 1921, 1918, 1915, 1912, 1909, 1981, 1978, 1975, 1972, 1969, 1966, 1963, 1939, 1906, 1902 ],
          "attributes": {
            "hdlname": "processor register_files wrData_buf",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:74.13-74.23|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.write": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "hdlname": "processor register_files write",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:49.9-49.14|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.write_buf": {
          "hide_name": 0,
          "bits": [ 2989 ],
          "attributes": {
            "hdlname": "processor register_files write_buf",
            "src": "toplevel.v:80.6-90.3|verilog/register_file.v:75.7-75.16|verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2921, 2990, 2989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2991, 2992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1962, 1963, 1903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2104, 1902, 2015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2920, 2910, 2993, 2994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.sign_mask_gen_inst.func3": {
          "hide_name": 0,
          "bits": [ 1645, 1644, 1646 ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst func3",
            "src": "toplevel.v:80.6-90.3|verilog/dataMem_mask_gen.v:46.14-46.19|verilog/cpu.v:268.16-271.4"
          }
        },
        "processor.sign_mask_gen_inst.mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst mask",
            "src": "toplevel.v:80.6-90.3|verilog/dataMem_mask_gen.v:49.12-49.16|verilog/cpu.v:268.16-271.4"
          }
        },
        "processor.sign_mask_gen_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2811 ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst sign_mask",
            "src": "toplevel.v:80.6-90.3|verilog/dataMem_mask_gen.v:47.15-47.24|verilog/cpu.v:268.16-271.4"
          }
        },
        "processor.wb_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd1_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:449.10-454.4"
          }
        },
        "processor.wb_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd1_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:449.10-454.4"
          }
        },
        "processor.wb_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216, 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
          "attributes": {
            "hdlname": "processor wb_fwd1_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:449.10-454.4"
          }
        },
        "processor.wb_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd1_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:449.10-454.4"
          }
        },
        "processor.wb_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2204, 2233, 2232, 2231, 2230, 2229, 2228, 2225, 2214, 2203, 2202, 2218, 2217, 2216, 2215, 2213, 2212, 2211, 2210, 2227, 2226, 2224, 2223, 2222, 2221, 2220, 2219, 2209, 2208, 2207 ],
          "attributes": {
            "hdlname": "processor wb_fwd1_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:156.15-156.30"
          }
        },
        "processor.wb_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:456.10-461.4"
          }
        },
        "processor.wb_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:456.10-461.4"
          }
        },
        "processor.wb_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:456.10-461.4"
          }
        },
        "processor.wb_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:456.10-461.4"
          }
        },
        "processor.wb_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 734, 733, 732, 731, 730, 729, 728, 726, 1121, 1111, 1101, 1074, 1059, 1166, 1046, 1036, 1026, 1016, 1006, 996, 986, 970, 1268, 1258, 1248, 1238, 1228, 1218, 1194, 1098, 967, 964 ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:157.15-157.30"
          }
        },
        "processor.wb_mux.input0": {
          "hide_name": 0,
          "bits": [ 1176, 2786, 1185, 1197, 1205, 1162, 1155, 1135, 1126, 1116, 1106, 1086, 1069, 1171, 1054, 1041, 1031, 1021, 1011, 1001, 991, 979, 1273, 1263, 1253, 1243, 1233, 1223, 1213, 2808, 1093, 1294 ],
          "attributes": {
            "hdlname": "processor wb_mux input0",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.15-46.21|verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.input1": {
          "hide_name": 0,
          "bits": [ 1177, 2787, 1186, 1198, 1204, 1163, 1156, 1136, 1127, 1117, 1107, 1087, 1070, 1172, 1055, 1042, 1032, 1022, 1012, 1002, 992, 980, 1274, 1264, 1254, 1244, 1234, 1224, 1214, 2809, 1094, 1295 ],
          "attributes": {
            "hdlname": "processor wb_mux input1",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:46.23-46.29|verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_mux out",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:48.16-48.19|verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.select": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "hdlname": "processor wb_mux select",
            "src": "toplevel.v:80.6-90.3|verilog/mux2to1.v:47.9-47.15|verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor wb_mux_out",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:147.15-147.25"
          }
        },
        "processor.wfwd1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor wfwd1",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:160.9-160.14"
          }
        },
        "processor.wfwd2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "processor wfwd2",
            "src": "toplevel.v:80.6-90.3|verilog/cpu.v:161.9-161.14"
          }
        }
      }
    }
  }
}
