<?xml version="1.0" encoding="UTF-8"?>
<module id="AIF2" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="AD_DIO_Ingress_Table_Select_Register" offset="0x0c000" width="32" description="(1 of 3, stride 256)">
    <bitfield id="bcn_table_sel" width="1" begin="0" end="0" description="Selects which buffer channel number table for the DMA engine to use" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_Table_Loop_Configuration" offset="0x0c004" width="32" description="(1 of 3, stride 256)">
    <bitfield id="num_qw" width="2" begin="1" end="0" description="Sets the number of quad words per AxC." rwaccess="RW" />
    <bitfield id="num_axc" width="6" begin="13" end="8" description="Sets the number of AxCs (i.e. 0 to 63 ... 1 to 64 AxCs)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_DMA_Configuration_Register_0" offset="0x0c008" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_brst_ln" width="2" begin="1" end="0" description="Sets the maximum DMA burst length." rwaccess="RW" />
    <bitfield id="dma_ch_en" width="1" begin="8" end="8" description="Enable channel DMA." rwaccess="RW" />
    <bitfield id="dma_num_blks" width="13" begin="28" end="16" description="Set the number of data blocks to transfer before wrapping back to dma_base_addr." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_DMA_Configuration_Register_1" offset="0x0c00c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_base_addr" width="28" begin="27" end="0" description="Sets the VBUS destination base address (upper 28 bits of 32 bit data bus)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_DMA_Configuration_Register_2" offset="0x0c010" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_brst_addr_stride" width="12" begin="11" end="0" description="Sets the DMA burst address stride (in multiples of 0x10). After each DMA burst, the DMA address will increment by this amount." rwaccess="RW" />
    <bitfield id="dma_blk_addr_stride" width="12" begin="27" end="16" description="Sets the DMA block address stride (in multiples of 0x10)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_0_Register" offset="0x0c014" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn0" width="7" begin="6" end="0" description="Data Buffer Channel Number 0" rwaccess="RW" />
    <bitfield id="dbcn1" width="7" begin="14" end="8" description="Data Buffer Channel Number 1" rwaccess="RW" />
    <bitfield id="dbcn2" width="7" begin="22" end="16" description="Data Buffer Channel Number 2" rwaccess="RW" />
    <bitfield id="dbcn3" width="7" begin="30" end="24" description="Data Buffer Channel Number 3" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_1_Register" offset="0x0c018" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn4" width="7" begin="6" end="0" description="Data Buffer Channel Number 4" rwaccess="RW" />
    <bitfield id="dbcn5" width="7" begin="14" end="8" description="Data Buffer Channel Number 5" rwaccess="RW" />
    <bitfield id="dbcn6" width="7" begin="22" end="16" description="Data Buffer Channel Number 6" rwaccess="RW" />
    <bitfield id="dbcn7" width="7" begin="30" end="24" description="Data Buffer Channel Number 7" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_2_Register" offset="0x0c01c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn8" width="7" begin="6" end="0" description="Data Buffer Channel Number 8" rwaccess="RW" />
    <bitfield id="dbcn9" width="7" begin="14" end="8" description="Data Buffer Channel Number 9" rwaccess="RW" />
    <bitfield id="dbcn10" width="7" begin="22" end="16" description="Data Buffer Channel Number 10" rwaccess="RW" />
    <bitfield id="dbcn11" width="7" begin="30" end="24" description="Data Buffer Channel Number 11" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_3_Register" offset="0x0c020" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn12" width="7" begin="6" end="0" description="Data Buffer Channel Number 12" rwaccess="RW" />
    <bitfield id="dbcn13" width="7" begin="14" end="8" description="Data Buffer Channel Number 13" rwaccess="RW" />
    <bitfield id="dbcn14" width="7" begin="22" end="16" description="Data Buffer Channel Number 14" rwaccess="RW" />
    <bitfield id="dbcn15" width="7" begin="30" end="24" description="Data Buffer Channel Number 15" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_4_Register" offset="0x0c024" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn16" width="7" begin="6" end="0" description="Data Buffer Channel Number 16" rwaccess="RW" />
    <bitfield id="dbcn17" width="7" begin="14" end="8" description="Data Buffer Channel Number 17" rwaccess="RW" />
    <bitfield id="dbcn18" width="7" begin="22" end="16" description="Data Buffer Channel Number 18" rwaccess="RW" />
    <bitfield id="dbcn19" width="7" begin="30" end="24" description="Data Buffer Channel Number 19" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_5_Register" offset="0x0c028" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn20" width="7" begin="6" end="0" description="Data Buffer Channel Number 20" rwaccess="RW" />
    <bitfield id="dbcn21" width="7" begin="14" end="8" description="Data Buffer Channel Number 21" rwaccess="RW" />
    <bitfield id="dbcn22" width="7" begin="22" end="16" description="Data Buffer Channel Number 22" rwaccess="RW" />
    <bitfield id="dbcn23" width="7" begin="30" end="24" description="Data Buffer Channel Number 23" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_6_Register" offset="0x0c02c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn24" width="7" begin="6" end="0" description="Data Buffer Channel Number 24" rwaccess="RW" />
    <bitfield id="dbcn25" width="7" begin="14" end="8" description="Data Buffer Channel Number 25" rwaccess="RW" />
    <bitfield id="dbcn26" width="7" begin="22" end="16" description="Data Buffer Channel Number 26" rwaccess="RW" />
    <bitfield id="dbcn27" width="7" begin="30" end="24" description="Data Buffer Channel Number 27" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_7_Register" offset="0x0c030" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn28" width="7" begin="6" end="0" description="Data Buffer Channel Number 28" rwaccess="RW" />
    <bitfield id="dbcn29" width="7" begin="14" end="8" description="Data Buffer Channel Number 29" rwaccess="RW" />
    <bitfield id="dbcn30" width="7" begin="22" end="16" description="Data Buffer Channel Number 30" rwaccess="RW" />
    <bitfield id="dbcn31" width="7" begin="30" end="24" description="Data Buffer Channel Number 31" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_8_Register" offset="0x0c034" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn32" width="7" begin="6" end="0" description="Data Buffer Channel Number 32" rwaccess="RW" />
    <bitfield id="dbcn33" width="7" begin="14" end="8" description="Data Buffer Channel Number 33" rwaccess="RW" />
    <bitfield id="dbcn34" width="7" begin="22" end="16" description="Data Buffer Channel Number 34" rwaccess="RW" />
    <bitfield id="dbcn35" width="7" begin="30" end="24" description="Data Buffer Channel Number 35" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_9_Register" offset="0x0c038" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn36" width="7" begin="6" end="0" description="Data Buffer Channel Number 36" rwaccess="RW" />
    <bitfield id="dbcn37" width="7" begin="14" end="8" description="Data Buffer Channel Number 37" rwaccess="RW" />
    <bitfield id="dbcn38" width="7" begin="22" end="16" description="Data Buffer Channel Number 38" rwaccess="RW" />
    <bitfield id="dbcn39" width="7" begin="30" end="24" description="Data Buffer Channel Number 39" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_10_Register" offset="0x0c03c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn40" width="7" begin="6" end="0" description="Data Buffer Channel Number 40" rwaccess="RW" />
    <bitfield id="dbcn41" width="7" begin="14" end="8" description="Data Buffer Channel Number 41" rwaccess="RW" />
    <bitfield id="dbcn42" width="7" begin="22" end="16" description="Data Buffer Channel Number 42" rwaccess="RW" />
    <bitfield id="dbcn43" width="7" begin="30" end="24" description="Data Buffer Channel Number 43" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_11_Register" offset="0x0c040" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn44" width="7" begin="6" end="0" description="Data Buffer Channel Number 44" rwaccess="RW" />
    <bitfield id="dbcn45" width="7" begin="14" end="8" description="Data Buffer Channel Number 45" rwaccess="RW" />
    <bitfield id="dbcn46" width="7" begin="22" end="16" description="Data Buffer Channel Number 46" rwaccess="RW" />
    <bitfield id="dbcn47" width="7" begin="30" end="24" description="Data Buffer Channel Number 47" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_12_Register" offset="0x0c044" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn48" width="7" begin="6" end="0" description="Data Buffer Channel Number 48" rwaccess="RW" />
    <bitfield id="dbcn49" width="7" begin="14" end="8" description="Data Buffer Channel Number 49" rwaccess="RW" />
    <bitfield id="dbcn50" width="7" begin="22" end="16" description="Data Buffer Channel Number 50" rwaccess="RW" />
    <bitfield id="dbcn51" width="7" begin="30" end="24" description="Data Buffer Channel Number 51" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_13_Register" offset="0x0c048" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn52" width="7" begin="6" end="0" description="Data Buffer Channel Number 52" rwaccess="RW" />
    <bitfield id="dbcn53" width="7" begin="14" end="8" description="Data Buffer Channel Number 53" rwaccess="RW" />
    <bitfield id="dbcn54" width="7" begin="22" end="16" description="Data Buffer Channel Number 54" rwaccess="RW" />
    <bitfield id="dbcn55" width="7" begin="30" end="24" description="Data Buffer Channel Number 55" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_14_Register" offset="0x0c04c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn56" width="7" begin="6" end="0" description="Data Buffer Channel Number 56" rwaccess="RW" />
    <bitfield id="dbcn57" width="7" begin="14" end="8" description="Data Buffer Channel Number 57" rwaccess="RW" />
    <bitfield id="dbcn58" width="7" begin="22" end="16" description="Data Buffer Channel Number 58" rwaccess="RW" />
    <bitfield id="dbcn59" width="7" begin="30" end="24" description="Data Buffer Channel Number 59" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_0_Row_15_Register" offset="0x0c050" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn60" width="7" begin="6" end="0" description="Data Buffer Channel Number 60" rwaccess="RW" />
    <bitfield id="dbcn61" width="7" begin="14" end="8" description="Data Buffer Channel Number 61" rwaccess="RW" />
    <bitfield id="dbcn62" width="7" begin="22" end="16" description="Data Buffer Channel Number 62" rwaccess="RW" />
    <bitfield id="dbcn63" width="7" begin="30" end="24" description="Data Buffer Channel Number 63" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_0_Register" offset="0x0c054" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn0" width="7" begin="6" end="0" description="Data Buffer Channel Number 0" rwaccess="RW" />
    <bitfield id="dbcn1" width="7" begin="14" end="8" description="Data Buffer Channel Number 1" rwaccess="RW" />
    <bitfield id="dbcn2" width="7" begin="22" end="16" description="Data Buffer Channel Number 2" rwaccess="RW" />
    <bitfield id="dbcn3" width="7" begin="30" end="24" description="Data Buffer Channel Number 3" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_1_Register" offset="0x0c058" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn4" width="7" begin="6" end="0" description="Data Buffer Channel Number 4" rwaccess="RW" />
    <bitfield id="dbcn5" width="7" begin="14" end="8" description="Data Buffer Channel Number 5" rwaccess="RW" />
    <bitfield id="dbcn6" width="7" begin="22" end="16" description="Data Buffer Channel Number 6" rwaccess="RW" />
    <bitfield id="dbcn7" width="7" begin="30" end="24" description="Data Buffer Channel Number 7" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_2_Register" offset="0x0c05c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn8" width="7" begin="6" end="0" description="Data Buffer Channel Number 8" rwaccess="RW" />
    <bitfield id="dbcn9" width="7" begin="14" end="8" description="Data Buffer Channel Number 9" rwaccess="RW" />
    <bitfield id="dbcn10" width="7" begin="22" end="16" description="Data Buffer Channel Number 10" rwaccess="RW" />
    <bitfield id="dbcn11" width="7" begin="30" end="24" description="Data Buffer Channel Number 11" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_3_Register" offset="0x0c060" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn12" width="7" begin="6" end="0" description="Data Buffer Channel Number 12" rwaccess="RW" />
    <bitfield id="dbcn13" width="7" begin="14" end="8" description="Data Buffer Channel Number 13" rwaccess="RW" />
    <bitfield id="dbcn14" width="7" begin="22" end="16" description="Data Buffer Channel Number 14" rwaccess="RW" />
    <bitfield id="dbcn15" width="7" begin="30" end="24" description="Data Buffer Channel Number 15" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_4_Register" offset="0x0c064" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn16" width="7" begin="6" end="0" description="Data Buffer Channel Number 16" rwaccess="RW" />
    <bitfield id="dbcn17" width="7" begin="14" end="8" description="Data Buffer Channel Number 17" rwaccess="RW" />
    <bitfield id="dbcn18" width="7" begin="22" end="16" description="Data Buffer Channel Number 18" rwaccess="RW" />
    <bitfield id="dbcn19" width="7" begin="30" end="24" description="Data Buffer Channel Number 19" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_5_Register" offset="0x0c068" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn20" width="7" begin="6" end="0" description="Data Buffer Channel Number 20" rwaccess="RW" />
    <bitfield id="dbcn21" width="7" begin="14" end="8" description="Data Buffer Channel Number 21" rwaccess="RW" />
    <bitfield id="dbcn22" width="7" begin="22" end="16" description="Data Buffer Channel Number 22" rwaccess="RW" />
    <bitfield id="dbcn23" width="7" begin="30" end="24" description="Data Buffer Channel Number 23" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_6_Register" offset="0x0c06c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn24" width="7" begin="6" end="0" description="Data Buffer Channel Number 24" rwaccess="RW" />
    <bitfield id="dbcn25" width="7" begin="14" end="8" description="Data Buffer Channel Number 25" rwaccess="RW" />
    <bitfield id="dbcn26" width="7" begin="22" end="16" description="Data Buffer Channel Number 26" rwaccess="RW" />
    <bitfield id="dbcn27" width="7" begin="30" end="24" description="Data Buffer Channel Number 27" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_7_Register" offset="0x0c070" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn28" width="7" begin="6" end="0" description="Data Buffer Channel Number 28" rwaccess="RW" />
    <bitfield id="dbcn29" width="7" begin="14" end="8" description="Data Buffer Channel Number 29" rwaccess="RW" />
    <bitfield id="dbcn30" width="7" begin="22" end="16" description="Data Buffer Channel Number 30" rwaccess="RW" />
    <bitfield id="dbcn31" width="7" begin="30" end="24" description="Data Buffer Channel Number 31" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_8_Register" offset="0x0c074" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn32" width="7" begin="6" end="0" description="Data Buffer Channel Number 32" rwaccess="RW" />
    <bitfield id="dbcn33" width="7" begin="14" end="8" description="Data Buffer Channel Number 33" rwaccess="RW" />
    <bitfield id="dbcn34" width="7" begin="22" end="16" description="Data Buffer Channel Number 34" rwaccess="RW" />
    <bitfield id="dbcn35" width="7" begin="30" end="24" description="Data Buffer Channel Number 35" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_9_Register" offset="0x0c078" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn36" width="7" begin="6" end="0" description="Data Buffer Channel Number 36" rwaccess="RW" />
    <bitfield id="dbcn37" width="7" begin="14" end="8" description="Data Buffer Channel Number 37" rwaccess="RW" />
    <bitfield id="dbcn38" width="7" begin="22" end="16" description="Data Buffer Channel Number 38" rwaccess="RW" />
    <bitfield id="dbcn39" width="7" begin="30" end="24" description="Data Buffer Channel Number 39" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_10_Register" offset="0x0c07c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn40" width="7" begin="6" end="0" description="Data Buffer Channel Number 40" rwaccess="RW" />
    <bitfield id="dbcn41" width="7" begin="14" end="8" description="Data Buffer Channel Number 41" rwaccess="RW" />
    <bitfield id="dbcn42" width="7" begin="22" end="16" description="Data Buffer Channel Number 42" rwaccess="RW" />
    <bitfield id="dbcn43" width="7" begin="30" end="24" description="Data Buffer Channel Number 43" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_11_Register" offset="0x0c080" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn44" width="7" begin="6" end="0" description="Data Buffer Channel Number 44" rwaccess="RW" />
    <bitfield id="dbcn45" width="7" begin="14" end="8" description="Data Buffer Channel Number 45" rwaccess="RW" />
    <bitfield id="dbcn46" width="7" begin="22" end="16" description="Data Buffer Channel Number 46" rwaccess="RW" />
    <bitfield id="dbcn47" width="7" begin="30" end="24" description="Data Buffer Channel Number 47" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_12_Register" offset="0x0c084" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn48" width="7" begin="6" end="0" description="Data Buffer Channel Number 48" rwaccess="RW" />
    <bitfield id="dbcn49" width="7" begin="14" end="8" description="Data Buffer Channel Number 49" rwaccess="RW" />
    <bitfield id="dbcn50" width="7" begin="22" end="16" description="Data Buffer Channel Number 50" rwaccess="RW" />
    <bitfield id="dbcn51" width="7" begin="30" end="24" description="Data Buffer Channel Number 51" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_13_Register" offset="0x0c088" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn52" width="7" begin="6" end="0" description="Data Buffer Channel Number 52" rwaccess="RW" />
    <bitfield id="dbcn53" width="7" begin="14" end="8" description="Data Buffer Channel Number 53" rwaccess="RW" />
    <bitfield id="dbcn54" width="7" begin="22" end="16" description="Data Buffer Channel Number 54" rwaccess="RW" />
    <bitfield id="dbcn55" width="7" begin="30" end="24" description="Data Buffer Channel Number 55" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_14_Register" offset="0x0c08c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn56" width="7" begin="6" end="0" description="Data Buffer Channel Number 56" rwaccess="RW" />
    <bitfield id="dbcn57" width="7" begin="14" end="8" description="Data Buffer Channel Number 57" rwaccess="RW" />
    <bitfield id="dbcn58" width="7" begin="22" end="16" description="Data Buffer Channel Number 58" rwaccess="RW" />
    <bitfield id="dbcn59" width="7" begin="30" end="24" description="Data Buffer Channel Number 59" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_BCN_Table_1_Row_15_Register" offset="0x0c090" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn60" width="7" begin="6" end="0" description="Data Buffer Channel Number 60" rwaccess="RW" />
    <bitfield id="dbcn61" width="7" begin="14" end="8" description="Data Buffer Channel Number 61" rwaccess="RW" />
    <bitfield id="dbcn62" width="7" begin="22" end="16" description="Data Buffer Channel Number 62" rwaccess="RW" />
    <bitfield id="dbcn63" width="7" begin="30" end="24" description="Data Buffer Channel Number 63" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_Table_Select_Register" offset="0x0c300" width="32" description="(1 of 3, stride 256)">
    <bitfield id="bcn_table_sel" width="1" begin="0" end="0" description="Selects which buffer channel number table for the DMA engine to use" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_Table_Loop_Configuration_Register" offset="0x0c304" width="32" description="(1 of 3, stride 256)">
    <bitfield id="num_qw" width="2" begin="1" end="0" description="Sets the number of quad words per AxC." rwaccess="RW" />
    <bitfield id="num_axc" width="6" begin="13" end="8" description="Sets the number of AxCs (i.e. 0 to 63 ... 1 to 64 AxCs)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_DMA_Configuration_Register_0" offset="0x0c308" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_brst_ln" width="2" begin="1" end="0" description="Sets the maximum DMA burst length." rwaccess="RW" />
    <bitfield id="rsa_en" width="1" begin="4" end="4" description="Configure channel DMA for RSA data format" rwaccess="RW" />
    <bitfield id="dma_ch_en" width="1" begin="8" end="8" description="Enable channel DMA." rwaccess="RW" />
    <bitfield id="dma_num_blks" width="13" begin="28" end="16" description="Set the number of data blocks to transfer before wrapping back to dma_base_addr." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_DMA_Configuration_Register_1" offset="0x0c30c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_base_addr" width="28" begin="27" end="0" description="Sets the VBUS destination base address (upper 28 bits of 32 bit data bus)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_DMA_Configuration_Register_2" offset="0x0c310" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dma_brst_addr_stride" width="12" begin="11" end="0" description="Sets the DMA burst address stride (in multiples of 0x10). After each DMA burst, the DMA address will increment by this amount." rwaccess="RW" />
    <bitfield id="dma_blk_addr_stride" width="12" begin="27" end="16" description="Sets the DMA block address stride (in multiples of 0x10)." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_0_Register" offset="0x0c314" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn0" width="7" begin="6" end="0" description="Data Buffer Channel Number 0" rwaccess="RW" />
    <bitfield id="dbcn1" width="7" begin="14" end="8" description="Data Buffer Channel Number 1" rwaccess="RW" />
    <bitfield id="dbcn2" width="7" begin="22" end="16" description="Data Buffer Channel Number 2" rwaccess="RW" />
    <bitfield id="dbcn3" width="7" begin="30" end="24" description="Data Buffer Channel Number 3" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_1_Register" offset="0x0c318" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn4" width="7" begin="6" end="0" description="Data Buffer Channel Number 4" rwaccess="RW" />
    <bitfield id="dbcn5" width="7" begin="14" end="8" description="Data Buffer Channel Number 5" rwaccess="RW" />
    <bitfield id="dbcn6" width="7" begin="22" end="16" description="Data Buffer Channel Number 6" rwaccess="RW" />
    <bitfield id="dbcn7" width="7" begin="30" end="24" description="Data Buffer Channel Number 7" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_2_Register" offset="0x0c31c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn8" width="7" begin="6" end="0" description="Data Buffer Channel Number 8" rwaccess="RW" />
    <bitfield id="dbcn9" width="7" begin="14" end="8" description="Data Buffer Channel Number 9" rwaccess="RW" />
    <bitfield id="dbcn10" width="7" begin="22" end="16" description="Data Buffer Channel Number 10" rwaccess="RW" />
    <bitfield id="dbcn11" width="7" begin="30" end="24" description="Data Buffer Channel Number 11" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_3_Register" offset="0x0c320" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn12" width="7" begin="6" end="0" description="Data Buffer Channel Number 12" rwaccess="RW" />
    <bitfield id="dbcn13" width="7" begin="14" end="8" description="Data Buffer Channel Number 13" rwaccess="RW" />
    <bitfield id="dbcn14" width="7" begin="22" end="16" description="Data Buffer Channel Number 14" rwaccess="RW" />
    <bitfield id="dbcn15" width="7" begin="30" end="24" description="Data Buffer Channel Number 15" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_4_Register" offset="0x0c324" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn16" width="7" begin="6" end="0" description="Data Buffer Channel Number 16" rwaccess="RW" />
    <bitfield id="dbcn17" width="7" begin="14" end="8" description="Data Buffer Channel Number 17" rwaccess="RW" />
    <bitfield id="dbcn18" width="7" begin="22" end="16" description="Data Buffer Channel Number 18" rwaccess="RW" />
    <bitfield id="dbcn19" width="7" begin="30" end="24" description="Data Buffer Channel Number 19" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_5_Register" offset="0x0c328" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn20" width="7" begin="6" end="0" description="Data Buffer Channel Number 20" rwaccess="RW" />
    <bitfield id="dbcn21" width="7" begin="14" end="8" description="Data Buffer Channel Number 21" rwaccess="RW" />
    <bitfield id="dbcn22" width="7" begin="22" end="16" description="Data Buffer Channel Number 22" rwaccess="RW" />
    <bitfield id="dbcn23" width="7" begin="30" end="24" description="Data Buffer Channel Number 23" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_6_Register" offset="0x0c32c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn24" width="7" begin="6" end="0" description="Data Buffer Channel Number 24" rwaccess="RW" />
    <bitfield id="dbcn25" width="7" begin="14" end="8" description="Data Buffer Channel Number 25" rwaccess="RW" />
    <bitfield id="dbcn26" width="7" begin="22" end="16" description="Data Buffer Channel Number 26" rwaccess="RW" />
    <bitfield id="dbcn27" width="7" begin="30" end="24" description="Data Buffer Channel Number 27" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_7_Register" offset="0x0c330" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn28" width="7" begin="6" end="0" description="Data Buffer Channel Number 28" rwaccess="RW" />
    <bitfield id="dbcn29" width="7" begin="14" end="8" description="Data Buffer Channel Number 29" rwaccess="RW" />
    <bitfield id="dbcn30" width="7" begin="22" end="16" description="Data Buffer Channel Number 30" rwaccess="RW" />
    <bitfield id="dbcn31" width="7" begin="30" end="24" description="Data Buffer Channel Number 31" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_8_Register" offset="0x0c334" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn32" width="7" begin="6" end="0" description="Data Buffer Channel Number 32" rwaccess="RW" />
    <bitfield id="dbcn33" width="7" begin="14" end="8" description="Data Buffer Channel Number 33" rwaccess="RW" />
    <bitfield id="dbcn34" width="7" begin="22" end="16" description="Data Buffer Channel Number 34" rwaccess="RW" />
    <bitfield id="dbcn35" width="7" begin="30" end="24" description="Data Buffer Channel Number 35" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_9_Register" offset="0x0c338" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn36" width="7" begin="6" end="0" description="Data Buffer Channel Number 36" rwaccess="RW" />
    <bitfield id="dbcn37" width="7" begin="14" end="8" description="Data Buffer Channel Number 37" rwaccess="RW" />
    <bitfield id="dbcn38" width="7" begin="22" end="16" description="Data Buffer Channel Number 38" rwaccess="RW" />
    <bitfield id="dbcn39" width="7" begin="30" end="24" description="Data Buffer Channel Number 39" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_10_Register" offset="0x0c33c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn40" width="7" begin="6" end="0" description="Data Buffer Channel Number 40" rwaccess="RW" />
    <bitfield id="dbcn41" width="7" begin="14" end="8" description="Data Buffer Channel Number 41" rwaccess="RW" />
    <bitfield id="dbcn42" width="7" begin="22" end="16" description="Data Buffer Channel Number 42" rwaccess="RW" />
    <bitfield id="dbcn43" width="7" begin="30" end="24" description="Data Buffer Channel Number 43" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_11_Register" offset="0x0c340" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn44" width="7" begin="6" end="0" description="Data Buffer Channel Number 44" rwaccess="RW" />
    <bitfield id="dbcn45" width="7" begin="14" end="8" description="Data Buffer Channel Number 45" rwaccess="RW" />
    <bitfield id="dbcn46" width="7" begin="22" end="16" description="Data Buffer Channel Number 46" rwaccess="RW" />
    <bitfield id="dbcn47" width="7" begin="30" end="24" description="Data Buffer Channel Number 47" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_12_Register" offset="0x0c344" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn48" width="7" begin="6" end="0" description="Data Buffer Channel Number 48" rwaccess="RW" />
    <bitfield id="dbcn49" width="7" begin="14" end="8" description="Data Buffer Channel Number 49" rwaccess="RW" />
    <bitfield id="dbcn50" width="7" begin="22" end="16" description="Data Buffer Channel Number 50" rwaccess="RW" />
    <bitfield id="dbcn51" width="7" begin="30" end="24" description="Data Buffer Channel Number 51" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_13_Register" offset="0x0c348" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn52" width="7" begin="6" end="0" description="Data Buffer Channel Number 52" rwaccess="RW" />
    <bitfield id="dbcn53" width="7" begin="14" end="8" description="Data Buffer Channel Number 53" rwaccess="RW" />
    <bitfield id="dbcn54" width="7" begin="22" end="16" description="Data Buffer Channel Number 54" rwaccess="RW" />
    <bitfield id="dbcn55" width="7" begin="30" end="24" description="Data Buffer Channel Number 55" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_14_Register" offset="0x0c34c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn56" width="7" begin="6" end="0" description="Data Buffer Channel Number 56" rwaccess="RW" />
    <bitfield id="dbcn57" width="7" begin="14" end="8" description="Data Buffer Channel Number 57" rwaccess="RW" />
    <bitfield id="dbcn58" width="7" begin="22" end="16" description="Data Buffer Channel Number 58" rwaccess="RW" />
    <bitfield id="dbcn59" width="7" begin="30" end="24" description="Data Buffer Channel Number 59" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_0_Row_15_Register" offset="0x0c350" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn60" width="7" begin="6" end="0" description="Data Buffer Channel Number 60" rwaccess="RW" />
    <bitfield id="dbcn61" width="7" begin="14" end="8" description="Data Buffer Channel Number 61" rwaccess="RW" />
    <bitfield id="dbcn62" width="7" begin="22" end="16" description="Data Buffer Channel Number 62" rwaccess="RW" />
    <bitfield id="dbcn63" width="7" begin="30" end="24" description="Data Buffer Channel Number 63" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_0_Register" offset="0x0c354" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn0" width="7" begin="6" end="0" description="Data Buffer Channel Number 0" rwaccess="RW" />
    <bitfield id="dbcn1" width="7" begin="14" end="8" description="Data Buffer Channel Number 1" rwaccess="RW" />
    <bitfield id="dbcn2" width="7" begin="22" end="16" description="Data Buffer Channel Number 2" rwaccess="RW" />
    <bitfield id="dbcn3" width="7" begin="30" end="24" description="Data Buffer Channel Number 3" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_1_Register" offset="0x0c358" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn4" width="7" begin="6" end="0" description="Data Buffer Channel Number 4" rwaccess="RW" />
    <bitfield id="dbcn5" width="7" begin="14" end="8" description="Data Buffer Channel Number 5" rwaccess="RW" />
    <bitfield id="dbcn6" width="7" begin="22" end="16" description="Data Buffer Channel Number 6" rwaccess="RW" />
    <bitfield id="dbcn7" width="7" begin="30" end="24" description="Data Buffer Channel Number 7" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_2_Register" offset="0x0c35c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn8" width="7" begin="6" end="0" description="Data Buffer Channel Number 8" rwaccess="RW" />
    <bitfield id="dbcn9" width="7" begin="14" end="8" description="Data Buffer Channel Number 9" rwaccess="RW" />
    <bitfield id="dbcn10" width="7" begin="22" end="16" description="Data Buffer Channel Number 10" rwaccess="RW" />
    <bitfield id="dbcn11" width="7" begin="30" end="24" description="Data Buffer Channel Number 11" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_3_Register" offset="0x0c360" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn12" width="7" begin="6" end="0" description="Data Buffer Channel Number 12" rwaccess="RW" />
    <bitfield id="dbcn13" width="7" begin="14" end="8" description="Data Buffer Channel Number 13" rwaccess="RW" />
    <bitfield id="dbcn14" width="7" begin="22" end="16" description="Data Buffer Channel Number 14" rwaccess="RW" />
    <bitfield id="dbcn15" width="7" begin="30" end="24" description="Data Buffer Channel Number 15" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_4_Register" offset="0x0c364" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn16" width="7" begin="6" end="0" description="Data Buffer Channel Number 16" rwaccess="RW" />
    <bitfield id="dbcn17" width="7" begin="14" end="8" description="Data Buffer Channel Number 17" rwaccess="RW" />
    <bitfield id="dbcn18" width="7" begin="22" end="16" description="Data Buffer Channel Number 18" rwaccess="RW" />
    <bitfield id="dbcn19" width="7" begin="30" end="24" description="Data Buffer Channel Number 19" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_5_Register" offset="0x0c368" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn20" width="7" begin="6" end="0" description="Data Buffer Channel Number 20" rwaccess="RW" />
    <bitfield id="dbcn21" width="7" begin="14" end="8" description="Data Buffer Channel Number 21" rwaccess="RW" />
    <bitfield id="dbcn22" width="7" begin="22" end="16" description="Data Buffer Channel Number 22" rwaccess="RW" />
    <bitfield id="dbcn23" width="7" begin="30" end="24" description="Data Buffer Channel Number 23" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_6_Register" offset="0x0c36c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn24" width="7" begin="6" end="0" description="Data Buffer Channel Number 24" rwaccess="RW" />
    <bitfield id="dbcn25" width="7" begin="14" end="8" description="Data Buffer Channel Number 25" rwaccess="RW" />
    <bitfield id="dbcn26" width="7" begin="22" end="16" description="Data Buffer Channel Number 26" rwaccess="RW" />
    <bitfield id="dbcn27" width="7" begin="30" end="24" description="Data Buffer Channel Number 27" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_7_Register" offset="0x0c370" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn28" width="7" begin="6" end="0" description="Data Buffer Channel Number 28" rwaccess="RW" />
    <bitfield id="dbcn29" width="7" begin="14" end="8" description="Data Buffer Channel Number 29" rwaccess="RW" />
    <bitfield id="dbcn30" width="7" begin="22" end="16" description="Data Buffer Channel Number 30" rwaccess="RW" />
    <bitfield id="dbcn31" width="7" begin="30" end="24" description="Data Buffer Channel Number 31" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_8_Register" offset="0x0c374" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn32" width="7" begin="6" end="0" description="Data Buffer Channel Number 32" rwaccess="RW" />
    <bitfield id="dbcn33" width="7" begin="14" end="8" description="Data Buffer Channel Number 33" rwaccess="RW" />
    <bitfield id="dbcn34" width="7" begin="22" end="16" description="Data Buffer Channel Number 34" rwaccess="RW" />
    <bitfield id="dbcn35" width="7" begin="30" end="24" description="Data Buffer Channel Number 35" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_9_Register" offset="0x0c378" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn36" width="7" begin="6" end="0" description="Data Buffer Channel Number 36" rwaccess="RW" />
    <bitfield id="dbcn37" width="7" begin="14" end="8" description="Data Buffer Channel Number 37" rwaccess="RW" />
    <bitfield id="dbcn38" width="7" begin="22" end="16" description="Data Buffer Channel Number 38" rwaccess="RW" />
    <bitfield id="dbcn39" width="7" begin="30" end="24" description="Data Buffer Channel Number 39" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_10_Register" offset="0x0c37c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn40" width="7" begin="6" end="0" description="Data Buffer Channel Number 40" rwaccess="RW" />
    <bitfield id="dbcn41" width="7" begin="14" end="8" description="Data Buffer Channel Number 41" rwaccess="RW" />
    <bitfield id="dbcn42" width="7" begin="22" end="16" description="Data Buffer Channel Number 42" rwaccess="RW" />
    <bitfield id="dbcn43" width="7" begin="30" end="24" description="Data Buffer Channel Number 43" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_11_Register" offset="0x0c380" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn44" width="7" begin="6" end="0" description="Data Buffer Channel Number 44" rwaccess="RW" />
    <bitfield id="dbcn45" width="7" begin="14" end="8" description="Data Buffer Channel Number 45" rwaccess="RW" />
    <bitfield id="dbcn46" width="7" begin="22" end="16" description="Data Buffer Channel Number 46" rwaccess="RW" />
    <bitfield id="dbcn47" width="7" begin="30" end="24" description="Data Buffer Channel Number 47" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_12_Register" offset="0x0c384" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn48" width="7" begin="6" end="0" description="Data Buffer Channel Number 48" rwaccess="RW" />
    <bitfield id="dbcn49" width="7" begin="14" end="8" description="Data Buffer Channel Number 49" rwaccess="RW" />
    <bitfield id="dbcn50" width="7" begin="22" end="16" description="Data Buffer Channel Number 50" rwaccess="RW" />
    <bitfield id="dbcn51" width="7" begin="30" end="24" description="Data Buffer Channel Number 51" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_13_Register" offset="0x0c388" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn52" width="7" begin="6" end="0" description="Data Buffer Channel Number 52" rwaccess="RW" />
    <bitfield id="dbcn53" width="7" begin="14" end="8" description="Data Buffer Channel Number 53" rwaccess="RW" />
    <bitfield id="dbcn54" width="7" begin="22" end="16" description="Data Buffer Channel Number 54" rwaccess="RW" />
    <bitfield id="dbcn55" width="7" begin="30" end="24" description="Data Buffer Channel Number 55" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_14_Register" offset="0x0c38c" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn56" width="7" begin="6" end="0" description="Data Buffer Channel Number 56" rwaccess="RW" />
    <bitfield id="dbcn57" width="7" begin="14" end="8" description="Data Buffer Channel Number 57" rwaccess="RW" />
    <bitfield id="dbcn58" width="7" begin="22" end="16" description="Data Buffer Channel Number 58" rwaccess="RW" />
    <bitfield id="dbcn59" width="7" begin="30" end="24" description="Data Buffer Channel Number 59" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Egress_BCN_Table_1_Row_15_Register" offset="0x0c390" width="32" description="(1 of 3, stride 256)">
    <bitfield id="dbcn60" width="7" begin="6" end="0" description="Data Buffer Channel Number 60" rwaccess="RW" />
    <bitfield id="dbcn61" width="7" begin="14" end="8" description="Data Buffer Channel Number 61" rwaccess="RW" />
    <bitfield id="dbcn62" width="7" begin="22" end="16" description="Data Buffer Channel Number 62" rwaccess="RW" />
    <bitfield id="dbcn63" width="7" begin="30" end="24" description="Data Buffer Channel Number 63" rwaccess="RW" />
  </register>
  <register id="AD_DIO_Data_Trace_DMA_Configuration_Register_0" offset="0x0c600" width="32" description="AD DIO Data Trace DMA Configuration Register 0">
    <bitfield id="dt_dma_rd_ch_en" width="1" begin="0" end="0" description="Enable data trace receive data channel DMA." rwaccess="RW" />
    <bitfield id="dt_dma_fm_ch_en" width="1" begin="1" end="1" description="Enable data trace framing dtaa channel DMA." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Data_Trace_DMA_Configuration_Register_1" offset="0x0c604" width="32" description="AD DIO Data Trace DMA Configuration Register 1">
    <bitfield id="dt_dma_rd_base_addr" width="28" begin="27" end="0" description="Sets the destination VBUS base address (upper 28 bits of 32 bit data bus) for data trace receive data." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Data_Trace_DMA_Configuration_Register_2" offset="0x0c608" width="32" description="AD DIO Data Trace DMA Configuration Register 2">
    <bitfield id="dt_dma_fm_base_addr" width="28" begin="27" end="0" description="Sets the destination VBUS base address (upper 28 bits of 32 bit data bus) for data trace framing data." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Data_Trace_DMA_Configuration_Register_3" offset="0x0c60c" width="32" description="AD DIO Data Trace DMA Configuration Register 3">
    <bitfield id="dt_dma_wrap" width="18" begin="17" end="0" description="Sets the number of burst transfers before the destination address wraps back to the base address." rwaccess="RW" />
  </register>
  <register id="AD_DIO_Ingress_Global_Enable_Set_Register" offset="0x0c610" width="32" description="Set Global Enable for AD Ingress DIO">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the AD Ingress DIO" rwaccess="W" />
  </register>
  <register id="AD_DIO_Ingress_Global_Enable_Clear_Register" offset="0x0c614" width="32" description="Clear Global Enable for AD Ingress DIO">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the AD Ingress DIO" rwaccess="W" />
  </register>
  <register id="AD_DIO_Ingress_Global_Enable_Status_Register" offset="0x0c618" width="32" description="Read Only status of AD Ingress DIO global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: AD Ingress DIO_ON 0x0:AD Ingress DIO OFF" rwaccess="R" />
  </register>
  <register id="AD_DIO_Egress_Global_Enable_Set_Register" offset="0x0c61c" width="32" description="Set Global Enable for AD Egress DIO">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the AD Egress DIO" rwaccess="W" />
  </register>
  <register id="AD_DIO_Egress_Global_Enable_Clear_Register" offset="0x0c620" width="32" description="Clear Global Enable for AD Egress DIO">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the AD Egress DIO" rwaccess="W" />
  </register>
  <register id="AD_DIO_Egress_Global_Enable_Status_Register" offset="0x0c624" width="32" description="Read Only status of AD Egress DIO global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: AD Egress DIO_ON 0x0:AD Egress DIO OFF" rwaccess="R" />
  </register>
  <register id="AD_Scheduler_Ingress_Configuration_Register" offset="0x0e000" width="32" description="AD Scheduler Ingress Configuration Register">
    <bitfield id="fail_mode" width="1" begin="0" end="0" description="This field controls how the Ingress Scheduler handles packets marked as failed by the PD." rwaccess="RW" />
    <bitfield id="pri" width="1" begin="16" end="16" description="This field controls the Ingress Scheduler aribitration priority" rwaccess="RW" />
  </register>
  <register id="AD_Scheduler_Ingress_Global_Enable_Set_Register" offset="0x0e004" width="32" description="Set Global Enable for AD Ingress Scheduler">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the AD Ingress Scheduler" rwaccess="W" />
  </register>
  <register id="AD_Scheduler_Ingress_Global_Enable_Clear" offset="0x0e008" width="32" description="Clear Global Enable for AD Ingress Scheduler">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the AD Ingress Scheduler" rwaccess="W" />
  </register>
  <register id="AD_Scheduler_Ingress_Global_Enable_Status" offset="0x0e00c" width="32" description="Read Only status of AD Ingress Scheduler global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: AD Ingress Scheduler_ON 0x0:AD Ingress Scheduler OFF" rwaccess="R" />
  </register>
  <register id="AD_Ingress_Scheduler_EOP_Counter_Register" offset="0x0e010" width="32" description="This register provides a count of the EOPs sent to the CPPI DMA Controller for activity monitoring.">
    <bitfield id="eop_cnt" width="24" begin="23" end="0" description="Wrapping count of EOPs sent to the CPPI DMA COntroller." rwaccess="R" />
  </register>
  <register id="AD_Scheduler_Egress_Configuration_Register" offset="0x0e100" width="32" description="AD Scheduler Egress Configuration Register">
    <bitfield id="txq_qmgr" width="2" begin="1" end="0" description="Queue manager number sent to CDMA Scheduling Interface for all egress transactions 0x3 to 0x0" rwaccess="RW" />
    <bitfield id="txq_qnum" width="12" begin="15" end="4" description="Base egress queue number for AIF2. Channel id of each packet 127-0 added to this base value to generate egress queue number sent to CDMA Scheduling Interface. 0xF80 to 0x000" rwaccess="RW" />
    <bitfield id="pri" width="1" begin="16" end="16" description="This field controls the Egress Scheduler aribitration priority" rwaccess="RW" />
  </register>
  <register id="AD_Scheduler_Egress_Global_Enable_Set_Register" offset="0x0e104" width="32" description="Set Global Enable for AD Egress Scheduler">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the AD Egress Scheduler" rwaccess="W" />
  </register>
  <register id="AD_Scheduler_Egress_Global_Enable_Clear" offset="0x0e108" width="32" description="Clear Global Enable for AD Egress Scheduler">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the AD Egress Scheduler" rwaccess="W" />
  </register>
  <register id="AD_Scheduler_Egress_Global_Enable_Status" offset="0x0e10c" width="32" description="Read Only status of AD Egress Scheduler global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: AD Egress Scheduler_ON 0x0:AD Egress Scheduler OFF" rwaccess="R" />
  </register>
  <register id="at_control1" offset="0x48000" width="32" description="at_control1">
    <bitfield id="PHY_syncsel" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="RAD_syncsel" width="4" begin="6" end="3" description="" rwaccess="RW" />
    <bitfield id="RP1_mode" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="Auto_resync" width="1" begin="8" end="8" description="Auto resync if new frame boundary is received" rwaccess="RW" />
    <bitfield id="CRC_use" width="1" begin="9" end="9" description="CRC flip" rwaccess="RW" />
    <bitfield id="CRC_flip" width="1" begin="10" end="10" description="RP1 mode" rwaccess="RW" />
    <bitfield id="CRC_init_ones" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="CRC_invert" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sync_sampl_window" width="4" begin="16" end="13" description="+ or" rwaccess="RW" />
    <bitfield id="RP1_RADT_Frame_Load" width="6" begin="22" end="17" description="RP1 RADT Frame Load value = size +8" rwaccess="RW" />
    <bitfield id="RP1_PHYT_Frame_Load" width="6" begin="28" end="23" description="RP1 PHYT Frame Load value = size +8" rwaccess="RW" />
  </register>
  <register id="at_control2" offset="0x48004" width="32" description="at_control2">
    <bitfield id="halt_timer" width="1" begin="0" end="0" description="Halt Timer" rwaccess="RW" />
    <bitfield id="arm_timer" width="1" begin="1" end="1" description="Arm Timer" rwaccess="RW" />
  </register>
  <register id="at_sw_sync" offset="0x48008" width="32" description="at sw sync">
    <bitfield id="RAD_sync" width="1" begin="0" end="0" description="RAD sync" rwaccess="W" />
    <bitfield id="PHY_sync" width="1" begin="1" end="1" description="PHY sync" rwaccess="W" />
  </register>
  <register id="at_phyt_cmp_radsync" offset="0x4800c" width="32" description="at phyt radsync compare">
    <bitfield id="RP1_RAD_Type_Select" width="22" begin="21" end="0" description="PHYT_CMP PHYT compare value to produce a RADT sync when slected" rwaccess="RW" />
  </register>
  <register id="at_rp1_type" offset="0x48010" width="32" description="at rp1 type">
    <bitfield id="RP1_RAD_Type_Select" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_captradt" offset="0x48014" width="32" description="Capture RADT clock and symbol and 5bit frame lsb counts on PHYT frame boundary">
    <bitfield id="RADT_clockcount_Capture" width="19" begin="18" end="0" description="Capture RADT clock count upon a PHYT frame boundary" rwaccess="R" />
    <bitfield id="RADT_symbolcount_Capture" width="8" begin="26" end="19" description="Capture RADT symbol count upon a PHYT frame boundary" rwaccess="R" />
    <bitfield id="RADT_framecount_Capture" width="5" begin="31" end="27" description="Capture RADT frame count 5lsbs upon a PHYT frame boundary" rwaccess="R" />
  </register>
  <register id="at_rp1_type_capture" offset="0x48020" width="32" description="at rp1 type capture">
    <bitfield id="RP1_Type_Captured" width="8" begin="7" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_tod_capture_l" offset="0x48024" width="32" description="at_rp1_tod_capture_l">
    <bitfield id="RP1_TOD_Capture_LSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_tod_capture_h" offset="0x48028" width="32" description="at_rp1_tod_capture_h">
    <bitfield id="RP1_TOD_Capture_MSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_rp3_capture_l" offset="0x4802c" width="32" description="at_rp1_rp3_capture_l">
    <bitfield id="RP1_RP3_Capture_LSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_rp3_capture_h" offset="0x48030" width="32" description="at_rp1_rp3_capture_h">
    <bitfield id="RP1_RP3_Capture_MSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_rad_capture_l" offset="0x48034" width="32" description="at_rp1_rad_capture_l">
    <bitfield id="RP1_RADIO_System_Capture_LSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_rp1_rad_capture_h" offset="0x48038" width="32" description="at_rp1_rad_capture_h">
    <bitfield id="RP1_RADIO_System_Capture_MSBs" width="32" begin="31" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_phyt_clkcnt_value" offset="0x48040" width="32" description="at_phyt_clkcnt_value">
    <bitfield id="PHYT_clock_count_Value" width="24" begin="23" end="0" description="PHYT clock count Value, 2 lsbs are always 00" rwaccess="R" />
  </register>
  <register id="at_phyt_frm_value_lsbs" offset="0x48044" width="32" description="at_phyt_frm_value_lsbs">
    <bitfield id="PHYT_Frame_Value_LSBs" width="12" begin="11" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_phyt_frm_value_msbs" offset="0x48048" width="32" description="at_phyt_frm_value_msbs">
    <bitfield id="PHYT_Frame_Value_MSBs" width="28" begin="27" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_radt_value_lsbs" offset="0x4804c" width="32" description="at_radt_value_lsbs">
    <bitfield id="RADT_clock_count_Value" width="19" begin="18" end="0" description="" rwaccess="R" />
    <bitfield id="RADT_symbol_count_Value" width="8" begin="26" end="19" description="" rwaccess="R" />
  </register>
  <register id="at_radt_value_mid" offset="0x48050" width="32" description="at_radt_value_mid">
    <bitfield id="RADT_Frame_Value_LSBs" width="12" begin="11" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_radt_value_msbs" offset="0x48054" width="32" description="at_radt_value_msbs">
    <bitfield id="RADT_Frame_Value_MSBs" width="28" begin="27" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_ulradt_value_lsbs" offset="0x48058" width="32" description="at_ulradt_value_lsbs">
    <bitfield id="ULRADT_clock_count_Value" width="19" begin="18" end="0" description="" rwaccess="R" />
    <bitfield id="ULRADT_symbol_count_Value" width="8" begin="26" end="19" description="ULRADT symbol count Values" rwaccess="R" />
  </register>
  <register id="at_ulradt_value_mid" offset="0x4805c" width="32" description="at_ulradt_value_mid">
    <bitfield id="ULRADT_Frame_Value_LSBs" width="12" begin="11" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_ulradt_value_msbs" offset="0x48060" width="32" description="at_ulradt_value_msbs">
    <bitfield id="ULRADT_Frame_Value_MSBs" width="28" begin="27" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_dlradt_value_lsbs" offset="0x48064" width="32" description="at_dlradt_value_lsbs">
    <bitfield id="DLRADT_clock_count_Value" width="19" begin="18" end="0" description="" rwaccess="R" />
    <bitfield id="DLRADT_symbol_count_Value" width="8" begin="26" end="19" description="" rwaccess="R" />
  </register>
  <register id="at_dlradt_value_mid" offset="0x48068" width="32" description="at_dlradt_value_mid">
    <bitfield id="DLRADT_Frame_Value_LSBs" width="12" begin="11" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_dlradt_value_msbs" offset="0x4806c" width="32" description="at_dlradt_value_msbs">
    <bitfield id="DLRADT_Frame_Value_MSBs" width="28" begin="27" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_radt_wcdma_value" offset="0x48070" width="32" description="at_radt_wcdma_value">
    <bitfield id="Chip_Value" width="12" begin="11" end="0" description="" rwaccess="R" />
    <bitfield id="Slot_Value" width="4" begin="15" end="12" description="" rwaccess="R" />
    <bitfield id="Frame_Value" width="12" begin="27" end="16" description="" rwaccess="R" />
  </register>
  <register id="at_ulradt_wcdma_value" offset="0x48074" width="32" description="at_ulradt_wcdma_value">
    <bitfield id="Chip_Value" width="12" begin="11" end="0" description="" rwaccess="R" />
    <bitfield id="Slot_Value" width="4" begin="15" end="12" description="" rwaccess="R" />
    <bitfield id="Frame_Value" width="12" begin="27" end="16" description="" rwaccess="R" />
  </register>
  <register id="at_dlradt_wcdma_value" offset="0x48078" width="32" description="at_dlradt_wcdma_value">
    <bitfield id="Chip_Value" width="12" begin="11" end="0" description="" rwaccess="R" />
    <bitfield id="Slot_Value" width="4" begin="15" end="12" description="" rwaccess="R" />
    <bitfield id="Frame_Value" width="12" begin="27" end="16" description="" rwaccess="R" />
  </register>
  <register id="at_radt_wcdma_div" offset="0x4807c" width="32" description="at radt wcdma clock divider terminal count.">
    <bitfield id="terminal_count" width="7" begin="6" end="0" description="at radt wcdma clock divider terminal count. This counter divides dualbyte clock down to 3.84MHz chip rate for wcdma counters" rwaccess="RW" />
  </register>
  <register id="at_phyt_init_lsbs" offset="0x48080" width="32" description="at_phyt_init_lsbs">
    <bitfield id="PHYT_clock_count_Init" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_phyt_init_mid" offset="0x48084" width="32" description="at_phyt_init_mid">
    <bitfield id="PHYT_Frame_Init_LSBs" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_phyt_init_msbs" offset="0x48088" width="32" description="at_phyt_init_msbs">
    <bitfield id="PHYT_Frame_Init_MSBs" width="28" begin="27" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_phyt_tc_lsbs" offset="0x4808c" width="32" description="at_phyt_tc_lsbs">
    <bitfield id="PHYT_Clock_Counter_TC" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_phyt_frame_tc_lsbs" offset="0x48090" width="32" description="at_phyt_frame_tc_lsbs">
    <bitfield id="PHYT_Frame_TC_LSBs" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_phyt_frame_tc_msbs" offset="0x48094" width="32" description="at_phyt_frame_tc_msbs">
    <bitfield id="PHYT_Frame_TC_MSBs" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_init_lsbs" offset="0x48098" width="32" description="at_radt_init_lsbs">
    <bitfield id="RADT_clock_count_Init" width="19" begin="18" end="0" description="" rwaccess="RW" />
    <bitfield id="RADT_symbol_count_Init" width="8" begin="26" end="19" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_init_mid" offset="0x4809c" width="32" description="at_radt_init_mid">
    <bitfield id="RADT_Frame_Init_LSBs" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_init_msbs" offset="0x480a0" width="32" description="at_radt_init_msbs">
    <bitfield id="RADT_Frame_Init_MSBs" width="28" begin="27" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_ulradt_init_lsbs" offset="0x480a4" width="32" description="at_ulradt_init_lsbs">
    <bitfield id="ULRADT_clock_count_Init" width="19" begin="18" end="0" description="" rwaccess="RW" />
    <bitfield id="ULRADT_symbol_count_Init" width="8" begin="26" end="19" description="" rwaccess="RW" />
    <bitfield id="ULFCB_minusone" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_tstamp_value" offset="0x480a8" width="32" description="at_radt_tstamp_value">
    <bitfield id="RADT_Tstamp_clock_counter_value" width="25" begin="24" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_dlradt_init_lsbs" offset="0x480b0" width="32" description="at_dlradt_init_lsbs">
    <bitfield id="DLRADT_clock_count_Init" width="19" begin="18" end="0" description="" rwaccess="RW" />
    <bitfield id="DLRADT_symbol_count_Init" width="8" begin="26" end="19" description="" rwaccess="RW" />
    <bitfield id="DLFCB_minusone" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="at_gsm_tcount_init" offset="0x480b4" width="32" description="at_gsm_tcount initialization">
    <bitfield id="T1" width="11" begin="10" end="0" description="T1 w=init, affects at_gsm_tcount_value" rwaccess="RW" />
    <bitfield id="T2" width="5" begin="15" end="11" description="T2 w=init, affects at_gsm_tcount_value" rwaccess="RW" />
    <bitfield id="T3" width="6" begin="21" end="16" description="T3 w=init, affects at_gsm_tcount_value" rwaccess="RW" />
  </register>
  <register id="at_gsm_tcount_value" offset="0x480b8" width="32" description="at_gsm_tcount value">
    <bitfield id="T1" width="11" begin="10" end="0" description="T1 r=value of T1 counter" rwaccess="R" />
    <bitfield id="T2" width="5" begin="15" end="11" description="T2 r=value of T2 counter" rwaccess="R" />
    <bitfield id="T3" width="6" begin="21" end="16" description="T3 r=value of T3 counter" rwaccess="R" />
  </register>
  <register id="at_radt_symb_lut_index_tc" offset="0x480bc" width="32" description="at_radt_symb_lut_index_tc">
    <bitfield id="LUT_Index_TC" width="7" begin="6" end="0" description="" rwaccess="RW" />
    <bitfield id="Symbol_TC" width="8" begin="15" end="8" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_frame_tc_lsbs" offset="0x480c8" width="32" description="at_radt_frame_tc_msbs">
    <bitfield id="RADT_Frame_TC_LSBs" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_frame_tc_msbs" offset="0x480cc" width="32" description="at_radt_frame_tc_lsbs">
    <bitfield id="RADT_Frame_TC_MSBs" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_ulradt_init_mid" offset="0x480e0" width="32" description="at_ulradt_init_mid">
    <bitfield id="RADT_Frame_Init_LSBs" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_ulradt_init_msbs" offset="0x480e4" width="32" description="at_ulradt_init_msbs">
    <bitfield id="RADT_Frame_Init_MSBs" width="28" begin="27" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_dlradt_init_mid" offset="0x480e8" width="32" description="at_dlradt_init_mid">
    <bitfield id="RADT_Frame_Init_LSBs" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_dlradt_init_msbs" offset="0x480ec" width="32" description="at_dlradt_init_msbs">
    <bitfield id="RADT_Frame_Init_MSBs" width="28" begin="27" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_radt_init_lut_index" offset="0x480f4" width="32" description="at_radt LUT Index initial value">
    <bitfield id="LUT_Index_Init" width="7" begin="6" end="0" description="LUT Index initial value" rwaccess="RW" />
  </register>
  <register id="at_ulradt_init_lut_index" offset="0x480f8" width="32" description="at_ulradt LUT Index initial value">
    <bitfield id="LUT_Index_Init" width="7" begin="6" end="0" description="LUT Index initial value" rwaccess="RW" />
  </register>
  <register id="at_dlradt_init_lut_index" offset="0x480fc" width="32" description="at_dlradt LUT Index initial value">
    <bitfield id="LUT_Index_Init" width="7" begin="6" end="0" description="LUT Index initial value" rwaccess="RW" />
  </register>
  <register id="at_pimax_lk" offset="0x48100" width="32" description="(1 of 6, stride 12)">
    <bitfield id="PI_max" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_pimin_lk" offset="0x48104" width="32" description="(1 of 6, stride 12)">
    <bitfield id="PI_min" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_pivalue_lk" offset="0x48108" width="32" description="(1 of 6, stride 12)">
    <bitfield id="PI_captured_value" width="22" begin="21" end="0" description="" rwaccess="R" />
  </register>
  <register id="at_neg_delta" offset="0x48148" width="32" description="Negative delta control">
    <bitfield id="lk0_delta" width="1" begin="0" end="0" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
    <bitfield id="lk1_delta" width="1" begin="1" end="1" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
    <bitfield id="lk2_delta" width="1" begin="2" end="2" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
    <bitfield id="lk3_delta" width="1" begin="3" end="3" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
    <bitfield id="lk4_delta" width="1" begin="4" end="4" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
    <bitfield id="lk5_delta" width="1" begin="5" end="5" description="Control for positive or negative delta for TM delta event. Controls the BFN PHYT frame number passed to the TM when the Delta event occurs" rwaccess="RW" />
  </register>
  <register id="at_evt_enable" offset="0x481f8" width="32" description="at_evt_enable">
    <bitfield id="EVENT_Enable" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_evt_force" offset="0x481fc" width="32" description="at_evt_force">
    <bitfield id="EVENT_Force" width="11" begin="10" end="0" description="" rwaccess="W" />
  </register>
  <register id="at_event_offset" offset="0x48200" width="32" description="(1 of 11, stride 16)">
    <bitfield id="Event_Index" width="22" begin="21" end="0" description="Event Offset Index" rwaccess="RW" />
    <bitfield id="Strobe_Select" width="3" begin="26" end="24" description="" rwaccess="RW" />
  </register>
  <register id="at_event_mod_tc" offset="0x48204" width="32" description="(1 of 11, stride 16)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_event_mask_lsbs" offset="0x48208" width="32" description="(1 of 11, stride 16)">
    <bitfield id="Event_Mask_LSBs" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_event_mask_msbs" offset="0x4820c" width="32" description="(1 of 11, stride 16)">
    <bitfield id="Event_Mask_MSBs" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_internal_evt_enable" offset="0x483f8" width="32" description="at_internal_evt_enable. LSB for each field corresponds to the lowest event number for that field.">
    <bitfield id="AD_INGR_EVENT_Enable" width="6" begin="5" end="0" description="AD Ingress EVENT Enable. 3 pairs of events go to 3 AD ingress engines. LSB of pair is Frame event" rwaccess="RW" />
    <bitfield id="AD_EGR_EVENT_Enable" width="6" begin="11" end="6" description="AD Egress EVENT Enable. 3 pairs of events go to 3 AD egress engines. LSB of pair is Frame event" rwaccess="RW" />
    <bitfield id="TM_DELTA_EVENT_Enable" width="6" begin="17" end="12" description="TM DELTA EVENT Enable. One event per link. LSB goes to link0, MSB to link5" rwaccess="RW" />
    <bitfield id="PE_EVENT_Enable" width="6" begin="23" end="18" description="PE at_pe_evt0 Enable . One event per link. LSB goes to link0, MSB to link5" rwaccess="RW" />
    <bitfield id="PE_EVENT2_Enable" width="6" begin="29" end="24" description="PE at_pe_evt1 Enable. One event per link. LSB goes to link0, MSB to link5" rwaccess="RW" />
  </register>
  <register id="at_internal_evt_force" offset="0x483fc" width="32" description="at_internal_evt_force">
    <bitfield id="AD_INGR_EVENT_Force" width="6" begin="5" end="0" description="AD Ingress EVENT Force" rwaccess="W" />
    <bitfield id="AD_EGR_EVENT_Force" width="6" begin="11" end="6" description="AD Egress EVENT Force" rwaccess="W" />
    <bitfield id="TM_DELTA_EVENT_Force" width="6" begin="17" end="12" description="" rwaccess="W" />
    <bitfield id="PE_EVENT_Force" width="6" begin="23" end="18" description="PE at_pe_evt0 Force" rwaccess="W" />
    <bitfield id="PE_EVENT2_Force" width="6" begin="29" end="24" description="PE at_pe_evt1 Force" rwaccess="W" />
  </register>
  <register id="at_ad_ingr_event_offset" offset="0x48400" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Index" width="22" begin="21" end="0" description="Event Offset Index" rwaccess="RW" />
    <bitfield id="Strobe_Select" width="3" begin="26" end="24" description="" rwaccess="RW" />
  </register>
  <register id="at_ad_ingr_event_mod_tc" offset="0x48404" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_ad_egr_event_offset" offset="0x48500" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Index" width="22" begin="21" end="0" description="Event Offset Index" rwaccess="RW" />
    <bitfield id="Strobe_Select" width="3" begin="26" end="24" description="" rwaccess="RW" />
  </register>
  <register id="at_ad_egr_event_mod_tc" offset="0x48504" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_tm_delta_event_offset" offset="0x48540" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Offset" width="22" begin="21" end="0" description="Event Offset Index" rwaccess="RW" />
  </register>
  <register id="at_tm_delta_event_mod_tc" offset="0x48544" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="at_pe_event_offset" offset="0x48580" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Offset" width="22" begin="21" end="0" description="Event Offset Index for at_pe_evt0" rwaccess="RW" />
  </register>
  <register id="at_pe_event_mod_tc" offset="0x48584" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="Event Modulo for at_pe_evt0" rwaccess="RW" />
  </register>
  <register id="at_pe_event2_offset" offset="0x485b0" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Offset" width="22" begin="21" end="0" description="Event Offset Index for at_pe_evt1" rwaccess="RW" />
  </register>
  <register id="at_pe_event2_mod_tc" offset="0x485b4" width="32" description="(1 of 6, stride 8)">
    <bitfield id="Event_Modulo" width="22" begin="21" end="0" description="Event Modulo for at_pe_evt1" rwaccess="RW" />
  </register>
  <register id="at_radt_sym_lut_ram" offset="0x4a000" width="32" description="(1 of 128, stride 4)">
    <bitfield id="radt_clock_tc" width="19" begin="18" end="0" description="radt_sym" rwaccess="RW" />
  </register>
  <register id="CI_LK_CFG" offset="0x58000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Link_rate" width="2" begin="1" end="0" description="The link rate field defines the rate of each link that each block will provide conversion." rwaccess="RW" />
    <bitfield id="OBSAI_CPRI" width="1" begin="2" end="2" description="The OBSAI_CPRI bit defines the mode of operation for the block." rwaccess="RW" />
    <bitfield id="sample_width" width="2" begin="4" end="3" description="The Sample Width field defines the sample size of the antenna carriers within a CPRI frame." rwaccess="RW" />
  </register>
  <register id="CO_LK_CFG" offset="0x5c000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Link_rate" width="2" begin="1" end="0" description="The link rate field defines the rate of each link that each block will provide conversion." rwaccess="RW" />
    <bitfield id="OBSAI_CPRI" width="1" begin="2" end="2" description="The OBSAI_CPRI bit defines the mode of operation for the block." rwaccess="RW" />
    <bitfield id="sample_width" width="2" begin="4" end="3" description="The Sample Width field defines the sample size of the antenna carriers within a CPRI frame." rwaccess="RW" />
  </register>
  <register id="Ingress_Data_Buffer_Configuration_Register" offset="0x10000" width="32" description="Ingress Data Buffer Configuration Register">
    <bitfield id="IDB_DEBUG_EN" width="1" begin="0" end="0" description="Enable Ingress DB debug mode" rwaccess="RW" />
    <bitfield id="DIO_LEN" width="1" begin="1" end="1" description="DirectIO buffer length" rwaccess="RW" />
    <bitfield id="DTB_EN" width="1" begin="4" end="4" description="Trace Data Capture Enable" rwaccess="RW" />
    <bitfield id="DTF_EN" width="1" begin="5" end="5" description="Trace Framing Data Capture Enable" rwaccess="RW" />
    <bitfield id="DT_SYNC" width="1" begin="6" end="6" description="Data Trace Sync Enable. When data trace capture is synchronized to the frame boundary, the least significant byte of the first quad-word is always the first byte of the frame regardless of whether the first byte was the even or odd byte" rwaccess="RW" />
    <bitfield id="DT_EN" width="1" begin="7" end="7" description="Data Trace Enable" rwaccess="RW" />
  </register>
  <register id="IDB_Global_Enable_Set_Register" offset="0x10004" width="32" description="Set Global Enable for Ingress DB">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the Ingress DB" rwaccess="W" />
  </register>
  <register id="IDB_Global_Enable_Clear_Register" offset="0x10008" width="32" description="Clear Global Enable for Ingress DB">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the Ingress DB" rwaccess="W" />
  </register>
  <register id="IDB_Global_Enable_Status_Register" offset="0x1000c" width="32" description="Read Only status of Ingress DB global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: Ingress DB_ON 0x0:Ingress DB OFF" rwaccess="R" />
  </register>
  <register id="Ingress_Data_Buffer_Channel_Enable_Register" offset="0x10010" width="32" description="(1 of 4, stride 4)">
    <bitfield id="EN" width="32" begin="31" end="0" description="Each bit is an enable for 1 of 32 contiguous Ingress data buffer channels" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Data_Register_0" offset="0x10100" width="32" description="Ingress DB Debug Data Register 0">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data written to bits 31:0 of Ingress DB RAM" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Data_Register_1" offset="0x10104" width="32" description="Ingress DB Debug Data Register 1">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data written to bits 63:32 of Ingress DB RAM" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Data_Register_2" offset="0x10108" width="32" description="Ingress DB Debug Data Register 2">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data written to bits 95:64 of Ingress DB RAM" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Data_Register_3" offset="0x1010c" width="32" description="Ingress DB Debug Data Register 3">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data written to bits 127:96 of Ingress DB RAM" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Sideband_Data_Register" offset="0x10110" width="32" description="This register provides sideband data that is written into the Ingress DB RAM during debug.">
    <bitfield id="dio_wr_en" width="1" begin="0" end="0" description="DirectIO Buffer Write Enable" rwaccess="RW" />
    <bitfield id="fifo_wr_en" width="1" begin="1" end="1" description="FIFO Buffer Write Enable" rwaccess="RW" />
    <bitfield id="sop" width="1" begin="2" end="2" description="Start of packet" rwaccess="RW" />
    <bitfield id="eop" width="1" begin="3" end="3" description="End of packet" rwaccess="RW" />
    <bitfield id="ch_id" width="7" begin="10" end="4" description="DMA channel number 127-0" rwaccess="RW" />
    <bitfield id="dio_addr" width="4" begin="15" end="12" description="Address within a DirectIO Circular Buffer. Each address contains a quad-word and 16 locations support up to 256 byte circular buffers." rwaccess="RW" />
    <bitfield id="xcnt" width="5" begin="20" end="16" description="Transfer Byte Count: Indicates how many valid bytes are transferred in the current data phase." rwaccess="RW" />
    <bitfield id="symbol" width="8" begin="31" end="24" description="AxC symbol number inserted as part of protocol specific data (0x00" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_DB_Write" offset="0x10114" width="32" description="A write of any value to this register writes the data in the following registers into the Ingress DB RAM and sideband RAMS: DB_IDB_DEBUG_D0, DB_IDB_DEBUG_D1, DB_IDB_DEBUG_D2, DB_IDB_DEBUG_D3, DB_IDB_DEBUG_SBDN0, DB_IDB_DEBUG_SBDN1">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register writes the data in the following registers into the Ingress DB and sideband RAMS: DB_IDB_DEBUG_D0, DB_IDB_DEBUG_D1, DB_IDB_DEBUG_D2, DB_IDB_DEBUG_D3, DB_IDB_DEBUG_SBDN0, DB_IDB_DEBUG_SBDN1" rwaccess="W" />
  </register>
  <register id="Ingress_DB_Debug_Offset_RAM_Address_Register" offset="0x10118" width="32" description="This register provides the addresses to access the Ingress read and write offset RAMs for debug.">
    <bitfield id="waddr" width="7" begin="6" end="0" description="Address used to access write offset RAM" rwaccess="RW" />
    <bitfield id="raddr" width="7" begin="14" end="8" description="Address used to access read offset RAM" rwaccess="RW" />
  </register>
  <register id="Ingress_DB_Debug_Offset_RAM_Data_Register" offset="0x1011c" width="32" description="This register contains the offset value read from the Ingress read and write offset RAMs for debug.">
    <bitfield id="woff" width="8" begin="7" end="0" description="Write Offset Value at address in DB_IDB_DEBUG_OFS.WADDR" rwaccess="R" />
    <bitfield id="roff" width="8" begin="15" end="8" description="Read offset value at address in DB_IDB_DEBUG_OFS.RADDR" rwaccess="R" />
  </register>
  <register id="Ingress_Data_Buffer_Channel_Pointer_Registers" offset="0x10200" width="32" description="(1 of 128, stride 4)">
    <bitfield id="BASE_ADDR" width="7" begin="6" end="0" description="Starting address of per-channel FIFO or DirectIO buffer." rwaccess="RW" />
    <bitfield id="BUF_DEPTH" width="3" begin="10" end="8" description="Depth of FIFO Buffer in number of quad-words (ignored for DirectIO circular buffers)" rwaccess="RW" />
  </register>
  <register id="Ingress_Data_Buffer_Channel_Configuration" offset="0x10400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Big endian swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping scheme." rwaccess="RW" />
    <bitfield id="PS_EN" width="1" begin="8" end="8" description="Protocol Specific Data Enable." rwaccess="RW" />
    <bitfield id="PKT_TYPE" width="5" begin="20" end="16" description="Programmable packet type that is inserted into pkt_type field in CPPI Info Word 0." rwaccess="RW" />
  </register>
  <register id="Ingress_Data_Buffer_Channel_Empty_Register" offset="0x10600" width="32" description="(1 of 4, stride 4)">
    <bitfield id="EMPTY" width="32" begin="31" end="0" description="Each bit is a buffer empty bit for 1 of 32 contiguous Ingress data buffer channels" rwaccess="R" />
  </register>
  <register id="Egress_Data_Buffer_Configuration_Register" offset="0x11000" width="32" description="Egress Data Buffer Configuration Register">
    <bitfield id="EDB_DEBUG_EN" width="1" begin="0" end="0" description="Enable Egress DB debug mode" rwaccess="RW" />
    <bitfield id="DIO_LEN" width="1" begin="1" end="1" description="DirectIO buffer length" rwaccess="RW" />
    <bitfield id="PM_CTL" width="1" begin="2" end="2" description="PM Token Control" rwaccess="RW" />
  </register>
  <register id="EDB_Global_Enable_Set_Register" offset="0x11004" width="32" description="Set Global Enable for Egress DB">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register sets the global enable for the Egress DB" rwaccess="W" />
  </register>
  <register id="EDB_Global_Enable_Clear_Register" offset="0x11008" width="32" description="Clear Global Enable for Egress DB">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register clears the global enable for the Egress DB" rwaccess="W" />
  </register>
  <register id="EDB_Global_Enable_Status_Register" offset="0x1100c" width="32" description="Read Only status of Egress DB global enable state.">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: Egress DB_ON 0x0:Egress DB OFF" rwaccess="R" />
  </register>
  <register id="Egress_Data_Buffer_Channel_Enable_Register" offset="0x11010" width="32" description="(1 of 4, stride 4)">
    <bitfield id="EN" width="32" begin="31" end="0" description="Each bit is an enable for 1 of 32 contiguous Egress data buffer channels" rwaccess="RW" />
  </register>
  <register id="Egress_DB_Debug_Data_Register_0" offset="0x11100" width="32" description="Egress DB Debug Data Register 0.">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data read from bits 31:0 of Egress DB RAM" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Data_Register_1" offset="0x11104" width="32" description="Egress DB Debug Data Register 1.">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data read from bits 63:32 of Egress DB RAM" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Data_Register_2" offset="0x11108" width="32" description="Egress DB Debug Data Register 2.">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data read from bits 95:64 of Egress DB RAM" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Data_Register_3" offset="0x1110c" width="32" description="Egress DB Debug Data Register 3.">
    <bitfield id="DATA" width="32" begin="31" end="0" description="Debug data read from bits 127:96 of Egress DB RAM" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Sideband_Data_Register" offset="0x11110" width="32" description="This register provides part of the sideband data that is written into the Egress DB RAM during debug.">
    <bitfield id="sop" width="1" begin="0" end="0" description="Start of packet" rwaccess="R" />
    <bitfield id="eop" width="1" begin="1" end="1" description="End of packet" rwaccess="R" />
    <bitfield id="xcnt" width="5" begin="8" end="4" description="Transfer Byte Count: Indicates how many bytes in DB_EDB_DEBUG_D0, DB_EDB_DEBUG_D1, DB_EDB_DEBUG_D2, DB_EDB_DEBUG_D3 and DB_EDB_DEBUG_SBND are valid." rwaccess="R" />
    <bitfield id="symbol" width="8" begin="23" end="16" description="SYMBOL NUMBER from protocol specific data. Not applicable for DirectIO. For OBSAI GSM BB hopping AxC, bits \[12:7\] of OBSAI address in symbol\[5:0\]" rwaccess="R" />
    <bitfield id="axc" width="7" begin="30" end="24" description="AxC number from protocol specific data. Not applicable for DirectIO. For OBSAI GSM BB hopping AxC, bits \[6:0\] of OBSAI address" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Read_Control_Register" offset="0x11114" width="32" description="This register provides the controls necessary to read the Egress DB RAM during debug.">
    <bitfield id="dio_rd_en" width="1" begin="0" end="0" description="DirectIO Buffer Read Enable" rwaccess="RW" />
    <bitfield id="ch_id" width="7" begin="10" end="4" description="Egress Data Buffer channel number 127-0; Also used as token channel number when DB_EDB_DEBUG_WR_TOK written" rwaccess="RW" />
  </register>
  <register id="Egress_DB_Debug_DB_Read_Register" offset="0x1111c" width="32" description="A write of any value to this register initiates a read to the Egress DB data and sideband RAMs and writes the contents into the following registers: DB_EDB_DEBUG_D0, DB_EDB_DEBUG_D1, DB_EDB_DEBUG_D2, DB_EDB_DEBUG_D3, DB_EDB_DEBUG_SBND">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register initiates a read to the Egress DB data and sideband RAMs and writes the contents into the following registers: DB_EDB_DEBUG_D0, DB_EDB_DEBUG_D1, DB_EDB_DEBUG_D2, DB_EDB_DEBUG_D3, DB_EDB_DEBUG_SBND" rwaccess="W" />
  </register>
  <register id="Egress_DB_Debug_Offset_RAM_Address_Register" offset="0x11120" width="32" description="This register provides the addresses to access the Egress read and write offset RAMs for debug.">
    <bitfield id="waddr" width="7" begin="6" end="0" description="Address used to access write offset RAM" rwaccess="RW" />
    <bitfield id="raddr" width="7" begin="14" end="8" description="Address used to access read offset RAM" rwaccess="RW" />
  </register>
  <register id="Egress_DB_Debug_Offset_RAM_Data_Register" offset="0x11124" width="32" description="This register contains the offset value read from the Egress read and write offset RAMs for debug.">
    <bitfield id="woff" width="8" begin="7" end="0" description="Write Offset Value at address in DB_EDB_DEBUG_OFS.WADDR" rwaccess="R" />
    <bitfield id="roff" width="8" begin="15" end="8" description="Read offset value at address in DB_EDB_DEBUG_OFS.RADDR" rwaccess="R" />
  </register>
  <register id="Egress_DB_Debug_Write_Token_Register" offset="0x11128" width="32" description="A write of any value to this register results in a token with the value loaded into DB_EDB_DEBUG_RD_CNTL.CH_ID being issued to the AxC Token FIFO">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register results in a token with the value loaded into DB_EDB_DEBUG_RD_CNTL.CH_ID being issued to the AxC Token FIFO" rwaccess="W" />
  </register>
  <register id="Egress_DB_EOP_Counter_Register" offset="0x1112c" width="32" description="This register provides a count of the Egress EOPs received from the CPPI DMA Controller for activity monitoring.">
    <bitfield id="eop_cnt" width="24" begin="23" end="0" description="Wrapping count of EOPs received from the CPPI DMA COntroller." rwaccess="R" />
  </register>
  <register id="Egress_Data_Buffer_Channel_Pointer_Registers" offset="0x11200" width="32" description="(1 of 128, stride 4)">
    <bitfield id="BASE_ADDR" width="7" begin="6" end="0" description="Starting address of per-channel FIFO or DirectIO buffer." rwaccess="RW" />
    <bitfield id="BUF_DEPTH" width="3" begin="10" end="8" description="Depth of FIFO Buffer in number of quad-words (ignored for DirectIO circular buffers)" rwaccess="RW" />
  </register>
  <register id="Egress_Data_Buffer_Channel_Configuration" offset="0x11400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Big endian swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping scheme." rwaccess="RW" />
    <bitfield id="DIO_OFFSET" width="4" begin="11" end="8" description="Address offset of SOP for DIO channels" rwaccess="RW" />
  </register>
  <register id="EE_Link_Raw_Status_A_Register" offset="0x40000" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error." rwaccess="R" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error." rwaccess="R" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error." rwaccess="R" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error." rwaccess="R" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error." rwaccess="R" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error" rwaccess="R" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error." rwaccess="R" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error." rwaccess="R" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error." rwaccess="R" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error." rwaccess="R" />
  </register>
  <register id="EE_Link_Set_Status_A_Register" offset="0x40004" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Set." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Set." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Set." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Set." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Set." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Set." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Set." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Clear_Status_A_Register" offset="0x40008" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect Erro Clear." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Clear." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Clear." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_A_EV0_Register" offset="0x4000c" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="R" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable." rwaccess="R" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable." rwaccess="R" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable." rwaccess="R" />
  </register>
  <register id="EE_Link_Enable_A_EV0_Set_Register" offset="0x40010" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable Set." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable Set." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_A_EV0_Clear_Register" offset="0x40014" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable Clear." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable Clear." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_A_EV1_Register" offset="0x40018" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="R" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable." rwaccess="R" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable." rwaccess="R" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable." rwaccess="R" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable." rwaccess="R" />
  </register>
  <register id="EE_Link_Enable_A_EV1_Set_Register" offset="0x4001c" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable Set." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable Set." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable Set." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_A_EV1_Clear_Register" offset="0x40020" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect ErroSet." rwaccess="W" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enable Clear." rwaccess="W" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enable Clear." rwaccess="W" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enable Clear." rwaccess="W" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enabled_Status_A_EV0_Register" offset="0x40024" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error" rwaccess="R" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enabled." rwaccess="R" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enabled." rwaccess="R" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_Link_Enabled_Status_A_EV1_Register" offset="0x40028" width="32" description="(1 of 6, stride 128)">
    <bitfield id="rm_ee_sync_status_change_err" width="1" begin="0" end="0" description="RM Sync Status Change Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_num_los_det_err" width="1" begin="1" end="1" description="RM Num Loss Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lcv_det_err" width="1" begin="2" end="2" description="RM LCV Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_frame_bndry_det_err" width="1" begin="3" end="3" description="RM Frame Boundary Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_block_bndry_det_err" width="1" begin="4" end="4" description="RM Block Boundary Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p5_err" width="1" begin="5" end="5" description="RM Missing K28p5 Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_missing_k28p7_err" width="1" begin="6" end="6" description="RM Missing K28p7 Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_k30p7_det_err" width="1" begin="7" end="7" description="RM K30p7 Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_loc_det_err" width="1" begin="8" end="8" description="RM LOC Detect Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rx_fifo_ovf_err" width="1" begin="9" end="9" description="RM RX FIFO Overflow Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_los_err" width="1" begin="10" end="10" description="RM Received LOS Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_lof_err" width="1" begin="11" end="11" description="RM Received LOF Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_rai_err" width="1" begin="12" end="12" description="RM Received RAI Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_rcvd_sdi_err" width="1" begin="13" end="13" description="RM Received SDI Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_los_err" width="1" begin="14" end="14" description="RM LOS Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lof_err" width="1" begin="15" end="15" description="RM LOF Error" rwaccess="R" />
    <bitfield id="rm_ee_hfnsync_state_err" width="1" begin="16" end="16" description="RM Hyperframe State Error Enabled." rwaccess="R" />
    <bitfield id="rm_ee_lof_state_err" width="1" begin="17" end="17" description="RM LOF State Error Enabled." rwaccess="R" />
    <bitfield id="tm_ee_frm_misalign_err" width="1" begin="24" end="24" description="TM Frame Misalign Error Enabled." rwaccess="R" />
    <bitfield id="tm_ee_fifo_starve_err" width="1" begin="25" end="25" description="TM FIFO Strave Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_Link_Raw_Status_B_Register" offset="0x4002c" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error." rwaccess="R" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error." rwaccess="R" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error." rwaccess="R" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error." rwaccess="R" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error." rwaccess="R" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error." rwaccess="R" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error." rwaccess="R" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error." rwaccess="R" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error." rwaccess="R" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error." rwaccess="R" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error." rwaccess="R" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error." rwaccess="R" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error." rwaccess="R" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error." rwaccess="R" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error." rwaccess="R" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error." rwaccess="R" />
  </register>
  <register id="EE_Link_Set_Status_B_Register" offset="0x40030" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Set." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Set." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Set." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Set." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Set." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Set." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Set." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Set." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Set." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Set." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Set." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Set." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Set." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Set." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Set." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Set." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Clear_Status_B_Register" offset="0x40034" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Clear." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Clear." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Clear." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Clear." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Clear." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Clear." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Clear." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_B_EV0_Register" offset="0x40038" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD READ to DB Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable." rwaccess="R" />
  </register>
  <register id="EE_Link_Enable_B_EV0_Set_Register" offset="0x4003c" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_B_EV0_Clear_Register" offset="0x40040" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_B_EV1_Register" offset="0x40044" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable." rwaccess="R" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD READ to DB Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable." rwaccess="R" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable." rwaccess="R" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable." rwaccess="R" />
  </register>
  <register id="EE_Link_Enable_B_EV1_Set_Register" offset="0x40048" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable Set." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable Set." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_Link_Enable_B_EV1_Clear_Register" offset="0x4004c" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enable Clear." rwaccess="W" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_Link_Enabled_Status_B_EV0_Register" offset="0x40050" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_Link_Enabled_Status_B_EV1_Register" offset="0x40054" width="32" description="(1 of 6, stride 128)">
    <bitfield id="pd_ee_eop_err" width="1" begin="0" end="0" description="PD EOP Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_crc_err" width="1" begin="1" end="1" description="PD CRC Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_cpri_frame_err" width="1" begin="2" end="2" description="PD CPRI Frame Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_axc_fail_err" width="1" begin="3" end="3" description="PD AXC Fail Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="5" end="5" description="PD SOP Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_obsai_frm_err" width="1" begin="6" end="6" description="PD OBSAI Frame Error Enabled." rwaccess="R" />
    <bitfield id="pd_ee_wr2db_err" width="1" begin="7" end="7" description="PD Write to DB Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_modrule_err" width="1" begin="16" end="16" description="PE Mod rule Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_sym_err" width="1" begin="17" end="17" description="PE symbol Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_overflow_err" width="1" begin="18" end="18" description="PE MF fifo overflow Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_mf_fifo_underflow_err" width="1" begin="19" end="19" description="PE MF fifo underflow Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_db_starve_err" width="1" begin="20" end="20" description="PE DB starvation Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_rt_if_err" width="1" begin="21" end="21" description="PE RT IF Error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_pkt_starve_err" width="1" begin="22" end="22" description="PE packet starve Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_frm_err" width="1" begin="24" end="24" description="RT Frame Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_ovfl_err" width="1" begin="25" end="25" description="RT Overflow Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_unfl_err" width="1" begin="26" end="26" description="RT Underflow Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_em_err" width="1" begin="27" end="27" description="RT EM Error Enabled." rwaccess="R" />
    <bitfield id="rt_ee_hdr_err" width="1" begin="28" end="28" description="RT HDR Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_AT_Raw_Status_Register" offset="0x40300" width="32" description="EE AT Raw Status Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error." rwaccess="R" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error." rwaccess="R" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error." rwaccess="R" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error." rwaccess="R" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error." rwaccess="R" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error." rwaccess="R" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error." rwaccess="R" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error." rwaccess="R" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error." rwaccess="R" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error." rwaccess="R" />
  </register>
  <register id="EE_AT_Set_Status_Register" offset="0x40304" width="32" description="EE AT Set Status Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Set." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Set." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Set." rwaccess="W" />
  </register>
  <register id="EE_AT_Clear_Status_Register" offset="0x40308" width="32" description="EE AT Clear Status Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Clear." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Clear." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Clear." rwaccess="W" />
  </register>
  <register id="EE_AT_Enable_EV0_Register" offset="0x4030c" width="32" description="EE AT Enable EVO Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable." rwaccess="R" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable." rwaccess="R" />
  </register>
  <register id="EE_AT_Enable_Set_EV0_Register" offset="0x40310" width="32" description="EE AT Enable Set EV0 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_AT_Enable_Clear_EV0_Register" offset="0x40314" width="32" description="EE AT Enable Clear EV0 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_AT_Enable_EV1_Register" offset="0x40318" width="32" description="EE AT Enable EV1 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable." rwaccess="R" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable." rwaccess="R" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable." rwaccess="R" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable." rwaccess="R" />
  </register>
  <register id="EE_AT_Enable_Set_EV1_Register" offset="0x4031c" width="32" description="EE AT Enable Set EV1 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable Set." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_AT_Enable_Clear_EV1_Register" offset="0x40320" width="32" description="EE AT Enable Clear EV1 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enable Clear." rwaccess="W" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_AT_Enabled_Status_EV0_Register" offset="0x40324" width="32" description="EE AT Enabled Status EV0 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame number Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame number Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_AT_Enabled_Status_EV1_Register" offset="0x40328" width="32" description="EE AT Enabled Status EV1 Register">
    <bitfield id="at_ee_rp1_type_sys_rcvd_err" width="1" begin="0" end="0" description="AT RP1 Type SYS Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rp3_rcvd_err" width="1" begin="1" end="1" description="AT RP1 Type RP3 Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_tod_rcvd_err" width="1" begin="2" end="2" description="AT RP1 Type TOD Receive Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_unsel_err" width="1" begin="3" end="3" description="AT RP1 Type Unsel Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_spare_err" width="1" begin="4" end="4" description="AT RP1 Type Spare Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_type_rsvd_err" width="1" begin="5" end="5" description="AT RP1 Type Reserved Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_bit_width_err" width="1" begin="6" end="6" description="AT RP1 Type Bit Width Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_crc_err" width="1" begin="7" end="7" description="AT RP1 Type CRC Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_rp3_err" width="1" begin="8" end="8" description="AT PHYT selected width Frame number does not match the received RP1 RP3 frame numberd Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_rp1_sys_err" width="1" begin="9" end="9" description="AT RADT selected width Frame number does not match the received RP1 SYS frame numberd Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi0_err" width="1" begin="10" end="10" description="AT Link 0 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi1_err" width="1" begin="11" end="11" description="AT Link 1 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi2_err" width="1" begin="12" end="12" description="AT Link 2 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi3_err" width="1" begin="13" end="13" description="AT Link 3 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi4_err" width="1" begin="14" end="14" description="AT Link 4 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_pi5_err" width="1" begin="15" end="15" description="AT Link 5 PI Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_phyt_sync_err" width="1" begin="16" end="16" description="AT PHYT sync input is not aligned to the PHYT counter frame boundary Error Enabled." rwaccess="R" />
    <bitfield id="at_ee_radt_sync_err" width="1" begin="17" end="17" description="AT RADT sync input is not aligned to the RADT counter frame boundary Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_PD_Common_Raw_Status_Register" offset="0x40400" width="32" description="EE PD Common Raw Status Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error." rwaccess="R" />
  </register>
  <register id="EE_PD_Common_Set_Status_Register" offset="0x40404" width="32" description="EE PD Common Set Status Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Set." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Clear_Status_Register" offset="0x40408" width="32" description="EE PD Common Clear Status Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Clear." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Enable_EV0_Register" offset="0x4040c" width="32" description="EE PD Common Enable EVO Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable." rwaccess="R" />
  </register>
  <register id="EE_PD_Common_Enable_Set_EV0_Register" offset="0x40410" width="32" description="EE PD Common Enable Set EV0 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Enable_Clear_EV0_Register" offset="0x40414" width="32" description="EE PD Common Enable Clear EV0 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Enable_EV1_Register" offset="0x40418" width="32" description="EE PD Common Enable EV1 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable." rwaccess="R" />
  </register>
  <register id="EE_PD_Common_Enable_Set_EV1_Register" offset="0x4041c" width="32" description="EE PD Common Enable Set EV1 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Enable_Clear_EV1_Register" offset="0x40420" width="32" description="EE PD Common Enable Clear EV1 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_PD_Common_Enabled_Status_EV0_Register" offset="0x40424" width="32" description="EE PD Common Enabled Status EV0 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_PD_Common_Enabled_Status_EV1_Register" offset="0x40428" width="32" description="EE PD Common Enabled Status EV1 Register">
    <bitfield id="pd_ee_ts_wdog_err" width="1" begin="0" end="0" description="PD ts watchdog Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_PE_Common_Raw_Status_Register" offset="0x40500" width="32" description="EE PE Common Raw Status Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error." rwaccess="R" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error." rwaccess="R" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error." rwaccess="R" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error." rwaccess="R" />
  </register>
  <register id="EE_PE_Common_Set_Status_Register" offset="0x40504" width="32" description="EE PE Common Set Status Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Set." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Set." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Set." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Set." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Clear_Status_Register" offset="0x40508" width="32" description="EE PE Common Clear Status Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Clear." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Clear." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Enable_EV0_Register" offset="0x4050c" width="32" description="EE PE Common Enable EVO Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enable." rwaccess="R" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enable." rwaccess="R" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enable." rwaccess="R" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enable." rwaccess="R" />
  </register>
  <register id="EE_PE_Common_Enable_Set_EV0_Register" offset="0x40510" width="32" description="EE PE Common Enable Set EV0 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Set." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Set." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Set." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Set." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Enable_Clear_EV0_Register" offset="0x40514" width="32" description="EE PE Common Enable Clear EV0 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Clear." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Clear." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Enable_EV1_Register" offset="0x40518" width="32" description="EE PE Common Enable EV1 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enable." rwaccess="R" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enable." rwaccess="R" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enable." rwaccess="R" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enable." rwaccess="R" />
  </register>
  <register id="EE_PE_Common_Enable_Set_EV1_Register" offset="0x4051c" width="32" description="EE PE Common Enable Set EV1 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enable Set." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Enable_Clear_EV1_Register" offset="0x40520" width="32" description="EE PE Common Enable Clear EV1 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enable Clear." rwaccess="W" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_PE_Common_Enabled_Status_EV0_Register" offset="0x40524" width="32" description="EE PE Common Enabled Status EV0 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enabled." rwaccess="R" />
  </register>
  <register id="EE_PE_Common_Enabled_Status_EV1_Register" offset="0x40528" width="32" description="EE PE Common Enabled Status EV1 Register">
    <bitfield id="pe_ee_rd2db_err" width="1" begin="0" end="0" description="PE read to DB error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_token_req_ovfl_err" width="1" begin="1" end="1" description="PE token register overflow error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_token_wr_err" width="1" begin="2" end="2" description="PE token write error Enabled." rwaccess="R" />
    <bitfield id="pe_ee_dat_req_ovfl_err" width="1" begin="3" end="3" description="PE data register overflow error Enabled." rwaccess="R" />
  </register>
  <register id="EE_VB_End_of_Interrupt_Register" offset="0x04000" width="32" description="This register supports the End of Interrupt (EOI) interface between the AIF2 and the external Interrupt Distributor Component used in the Highlander 0.1 Interrupt Architecture. It is a common register that is used for servicing both of the AIF2">
    <bitfield id="eoi_vector" width="8" begin="7" end="0" description="End of interrupt vector value that distinguishes which interrupt is being acknowledged. This value is outputted on the external eoi_vector interface of the AIF2." rwaccess="RW" />
  </register>
  <register id="EE_VB_AIF2_Error_Interrupt_Set_Register" offset="0x04004" width="32" description="This register allows software to create an AIF2 Error Interrupt or AIF2 Alarm Interrupt by writing bits in this register. This register is provided for debug and diagnostics.">
    <bitfield id="err_intr_set" width="1" begin="0" end="0" description="AIF2 Error Interrupt Set." rwaccess="W" />
    <bitfield id="alarm_intr_set" width="1" begin="1" end="1" description="AIF2 Alarm Interrupt Set." rwaccess="W" />
    <bitfield id="cdma_intr_set" width="1" begin="2" end="2" description="AIF2 CDMA Interrupt Set." rwaccess="W" />
  </register>
  <register id="EE_VB_AIF2_Error_Interrupt_Clear_Register" offset="0x04008" width="32" description="This register allows software to clear an AIF2 Error Interrupt or AIF2 Alarm Interrupt by writing bits in this register. This register is provided for debug and diagnostics.">
    <bitfield id="err_intr_clr" width="1" begin="0" end="0" description="AIF2 Error Interrupt Clear." rwaccess="W" />
    <bitfield id="alarm_intr_clr" width="1" begin="1" end="1" description="AIF2 Alarm Interrupt Clear." rwaccess="W" />
    <bitfield id="cdma_intr_clr" width="1" begin="2" end="2" description="AIF2 CDMA Interrupt Clear." rwaccess="W" />
  </register>
  <register id="EE_DB_Raw_Status_Register" offset="0x04100" width="32" description="EE DB Raw Status Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error." rwaccess="R" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error." rwaccess="R" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error." rwaccess="R" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error." rwaccess="R" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error." rwaccess="R" />
  </register>
  <register id="EE_DB_Set_Status_Register" offset="0x04104" width="32" description="EE DB Set Status Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Set." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Set." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Set." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Set." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Set." rwaccess="W" />
  </register>
  <register id="EE_DB_Clear_Status_Register" offset="0x04108" width="32" description="EE DB Clear Status Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Clear." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Clear." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Clear." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Clear." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Clear." rwaccess="W" />
  </register>
  <register id="EE_DB_Enable_EV0_Register" offset="0x0410c" width="32" description="EE DB Enable EV0 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable." rwaccess="R" />
  </register>
  <register id="EE_DB_Set_Enable_EV0_Register" offset="0x04110" width="32" description="EE DB Set Enable EV0 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_DB_Clear_Enable_EV0_Register" offset="0x04114" width="32" description="EE DB Clear Enable EV0 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_DB_Enable_EV1_Register" offset="0x04118" width="32" description="EE DB Enable EV1 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable." rwaccess="R" />
  </register>
  <register id="EE_DB_Set_Enable_EV1_Register" offset="0x0411c" width="32" description="EE DB Set Enable EV1 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable Set." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_DB_Clear_Enable_EV1_Register" offset="0x04120" width="32" description="EE DB Clear Enable EV1 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enable Clear." rwaccess="W" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_DB_Enabled_Status_EV0_Register" offset="0x04124" width="32" description="EE DB Enabled Status EV0 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_DB_Enabled_Status_EV1_Register" offset="0x04128" width="32" description="EE DB Enabled Status EV1 Register">
    <bitfield id="db_ee_i_trc_ram_ovfl_err" width="1" begin="0" end="0" description="DB Ingress TRC Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_token_ovfl_err" width="1" begin="1" end="1" description="DB Ingress Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_fifo_ovfl_err" width="1" begin="2" end="2" description="DB Ingress FIFO Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_i_pd2db_full_err" width="1" begin="3" end="3" description="DB Engress PM Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_ps_axc_err" width="1" begin="4" end="4" description="DB Engress AXC Token Overflow Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_err" width="1" begin="5" end="5" description="DB Ingress CDMA Data Error Enabled." rwaccess="R" />
    <bitfield id="db_ee_e_cd_data_type_err" width="1" begin="6" end="6" description="DB Engress CDMA Data Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_AD_Raw_Status_Register" offset="0x04200" width="32" description="EE AD Raw Status Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error." rwaccess="R" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error." rwaccess="R" />
  </register>
  <register id="EE_AD_Set_Status_Register" offset="0x04204" width="32" description="EE AD Set Status Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Set." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Set." rwaccess="W" />
  </register>
  <register id="EE_AD_Clear_Status_Register" offset="0x04208" width="32" description="EE AD Clear Status Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Clear." rwaccess="W" />
  </register>
  <register id="EE_AD_Enable_EV0_Register" offset="0x0420c" width="32" description="EE AD Enable EV0 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable." rwaccess="R" />
  </register>
  <register id="EE_AD_Set_Enable_EV0_Register" offset="0x04210" width="32" description="EE AD Set Enable EV0 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_AD_Clear_Enable_EV0_Register" offset="0x04214" width="32" description="EE AD Clear Enable EV0 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_AD_Enable_EV1_Register" offset="0x04218" width="32" description="EE AD Enable EV1 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable." rwaccess="R" />
  </register>
  <register id="EE_AD_Set_Enable_EV1_Register" offset="0x0421c" width="32" description="EE AD Set Enable EV1 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable Set." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_AD_Clear_Enable_EV1_Register" offset="0x04220" width="32" description="EE AD Clear Enable EV1 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enable Clear." rwaccess="W" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_AD_Enabled_Status_EV0_Register" offset="0x04224" width="32" description="EE AD Enabled Status EV0 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_AD_Enabled_Status_EV1_Register" offset="0x04228" width="32" description="EE AD Enabled Status EV1 Register">
    <bitfield id="ad_ee_i_cd_data_err" width="1" begin="0" end="0" description="AD Egress CDMA Data Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_cd_sch_err" width="1" begin="1" end="1" description="AD Engress CDMA Scheduler Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_0_err" width="1" begin="16" end="16" description="AD Ingress DMA Bit 0 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_1_err" width="1" begin="17" end="17" description="AD Ingress DMA Bit 1 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_i_dma_2_err" width="1" begin="18" end="18" description="AD Ingress DMA Bit 2 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_0_err" width="1" begin="24" end="24" description="AD Egress DMA Bit 0 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_1_err" width="1" begin="25" end="25" description="AD Egress DMA Bit 1 Error Enabled." rwaccess="R" />
    <bitfield id="ad_ee_e_dma_2_err" width="1" begin="26" end="26" description="AD Egress DMA Bit 2 Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_CD_Raw_Status_Register" offset="0x04300" width="32" description="EE CD Raw Status Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error." rwaccess="R" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error." rwaccess="R" />
  </register>
  <register id="EE_CD_Set_Status_Register" offset="0x04304" width="32" description="EE CD Set Status Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Set." rwaccess="W" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Set." rwaccess="W" />
  </register>
  <register id="EE_CD_Clear_Status_Register" offset="0x04308" width="32" description="EE CD Clear Status Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Clear." rwaccess="W" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Clear." rwaccess="W" />
  </register>
  <register id="EE_CD_Enable_EV_Register" offset="0x0430c" width="32" description="EE CD Enable EV0 Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Enable." rwaccess="R" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Enable." rwaccess="R" />
  </register>
  <register id="EE_CD_Set_Enable_EV_Register" offset="0x04310" width="32" description="EE CD Set Enable EV0 Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Enable Set." rwaccess="W" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Enable Set." rwaccess="W" />
  </register>
  <register id="EE_CD_Clear_Enable_EV_Register" offset="0x04314" width="32" description="EE CD Clear Enable EV0 Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Enable Clear." rwaccess="W" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Enable Clear." rwaccess="W" />
  </register>
  <register id="EE_CD_Enabled_Status_EV_Register" offset="0x04318" width="32" description="EE CD Enabled Status EV0 Register">
    <bitfield id="cd_ee_sop_desc_starve_err" width="1" begin="0" end="0" description="CD SOP Desc. Starve Error Enabled." rwaccess="R" />
    <bitfield id="cd_ee_mop_desc_starve_err" width="1" begin="1" end="1" description="CD MOP Desc. Starve Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_SD_Raw_Status_Register" offset="0x04400" width="32" description="EE SD Raw Status Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error." rwaccess="R" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error." rwaccess="R" />
  </register>
  <register id="EE_SD_Set_Status_Register" offset="0x04404" width="32" description="EE SD Set Status Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Set." rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Set." rwaccess="W" />
  </register>
  <register id="EE_SD_Clear_Status_Register" offset="0x04408" width="32" description="EE SD Clear Status Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Clear" rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Clear" rwaccess="W" />
  </register>
  <register id="EE_SD_Enable_EV0_Register" offset="0x0440c" width="32" description="EE SD Enable EV0 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Enable." rwaccess="R" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Enable." rwaccess="R" />
  </register>
  <register id="EE_SD_Enable_Set_EV0_Register" offset="0x04410" width="32" description="EE SD Enable Set EV0 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Set Enable." rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Set Enable." rwaccess="W" />
  </register>
  <register id="EE_SD_Enable_Clear_EV0_Register" offset="0x04414" width="32" description="EE SD Enable Clear EV0 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Clear Enable." rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Clear Enable." rwaccess="W" />
  </register>
  <register id="EE_SD_Enable_EV1_Register" offset="0x04418" width="32" description="EE SD Enable EV1 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Enable." rwaccess="R" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Enable." rwaccess="R" />
  </register>
  <register id="EE_SD_Enable_Set_EV1_Register" offset="0x0441c" width="32" description="EE SD Enable Set EV1 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Set Enable." rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Set Enable." rwaccess="W" />
  </register>
  <register id="EE_SD_Enable_Clear_EV1_Register" offset="0x04420" width="32" description="EE SD Enable Clear EV1 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Clear Enable." rwaccess="W" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Clear Enable." rwaccess="W" />
  </register>
  <register id="EE_SD_Enabled_Status_EV0_Register" offset="0x04424" width="32" description="EE SD Enabled Status EV0 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Enabled." rwaccess="R" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_SD_Enabled_Status_EV1_Register" offset="0x04428" width="32" description="EE SD Enabled Status EV1 Register">
    <bitfield id="sd_ee_stspll_b4_err" width="1" begin="0" end="0" description="SD B4 PLL Error Enabled." rwaccess="R" />
    <bitfield id="sd_ee_stspll_b8_err" width="1" begin="1" end="1" description="SD B8 PLL Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_VC_Raw_Status_Register" offset="0x04500" width="32" description="EE VC Raw Status Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="SD B4 PLL Error." rwaccess="R" />
  </register>
  <register id="EE_VC_Set_Status_Register" offset="0x04504" width="32" description="EE VC Set Status Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Set." rwaccess="W" />
  </register>
  <register id="EE_VC_Clear_Status_Register" offset="0x04508" width="32" description="EE VC Clear Status Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Clear" rwaccess="W" />
  </register>
  <register id="EE_VC_Enable_EV0_Register" offset="0x0450c" width="32" description="EE VC Enable EV0 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Enable." rwaccess="R" />
  </register>
  <register id="EE_VC_Enable_Set_EV0_Register" offset="0x04510" width="32" description="EE VC Enable Set EV0 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Set Enable." rwaccess="W" />
  </register>
  <register id="EE_VC_Enable_Clear_EV0_Register" offset="0x04514" width="32" description="EE VC Enable Clear EV0 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Clear Enable." rwaccess="W" />
  </register>
  <register id="EE_VC_Enable_EV1_Register" offset="0x04518" width="32" description="EE VC Enable EV1 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Enable." rwaccess="R" />
  </register>
  <register id="EE_VC_Enable_Set_EV1_Register" offset="0x0451c" width="32" description="EE VC Enable Set EV1 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Set Enable." rwaccess="W" />
  </register>
  <register id="EE_VC_Enable_Clear_EV1_Register" offset="0x04520" width="32" description="EE VC Enable Clear EV1 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Clear Enable." rwaccess="W" />
  </register>
  <register id="EE_VC_Enabled_Status_EV0_Register" offset="0x04524" width="32" description="EE VC Enabled Status EV0 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Enabled." rwaccess="R" />
  </register>
  <register id="EE_VC_Enabled_Status_EV1_Register" offset="0x04528" width="32" description="EE VC Enabled Status EV1 Register">
    <bitfield id="vc_ee_vbus_err" width="1" begin="0" end="0" description="EE VC VBUS Error Enabled" rwaccess="R" />
  </register>
  <register id="EE_AIF2_RUN_Status_Register" offset="0x04600" width="32" description="This register is used to indicate the state of AIF2">
    <bitfield id="aif2_phy_run" width="1" begin="0" end="0" description="This bit indicates the state of the AIF2 Phy section." rwaccess="R" />
    <bitfield id="aif2_global_run" width="1" begin="1" end="1" description="This bit indicates the overall state of the AIF2." rwaccess="R" />
  </register>
  <register id="EE_AIF2_RUN_Control_Register" offset="0x04604" width="32" description="This register is used to indicate the state of AIF2">
    <bitfield id="aif2_phy_run" width="1" begin="0" end="0" description="This bit indicates the state of the AIF2 Phy section." rwaccess="W" />
    <bitfield id="aif2_global_run" width="1" begin="1" end="1" description="This bit indicates the overall state of the AIF2." rwaccess="W" />
  </register>
  <register id="EE_Error_or_Alarm_Origination_Register" offset="0x04700" width="32" description="EE Register used to determine which EN_STSregister contains the error/alarm that caused an event">
    <bitfield id="lk_en_sts_a0" width="1" begin="0" end="0" description="EE_LK_EN_STS_A0 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b0" width="1" begin="1" end="1" description="EE_LK_EN_STS_B0 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_a1" width="1" begin="2" end="2" description="EE_LK_EN_STS_A1 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b1" width="1" begin="3" end="3" description="EE_LK_EN_STS_B1 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_a2" width="1" begin="4" end="4" description="EE_LK_EN_STS_A2 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b2" width="1" begin="5" end="5" description="EE_LK_EN_STS_B2 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_a3" width="1" begin="6" end="6" description="EE_LK_EN_STS_A3 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b3" width="1" begin="7" end="7" description="EE_LK_EN_STS_B3 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_a4" width="1" begin="8" end="8" description="EE_LK_EN_STS_A4 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b4" width="1" begin="9" end="9" description="EE_LK_EN_STS_B4 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_a5" width="1" begin="10" end="10" description="EE_LK_EN_STS_A5 register indication." rwaccess="R" />
    <bitfield id="lk_en_sts_b5" width="1" begin="11" end="11" description="EE_LK_EN_STS_B5 register indication." rwaccess="R" />
    <bitfield id="at_en_sts" width="1" begin="12" end="12" description="AT_EN_STS register indication." rwaccess="R" />
    <bitfield id="sd_en_sts" width="1" begin="13" end="13" description="SD_EN_STS register indication." rwaccess="R" />
    <bitfield id="db_en_sts" width="1" begin="14" end="14" description="DB_EN_STS register indication." rwaccess="R" />
    <bitfield id="ad_en_sts" width="1" begin="15" end="15" description="AD_EN_STS register indication." rwaccess="R" />
    <bitfield id="cd_en_sts" width="1" begin="16" end="16" description="CD_EN_STS register indication." rwaccess="R" />
    <bitfield id="vc_en_sts" width="1" begin="17" end="17" description="VC_EN_STS register indication." rwaccess="R" />
  </register>
  <register id="PD_Global_Register" offset="0x63000" width="32" description="Fields which are global for the entire PD">
    <bitfield id="shrt_frm_mode" width="1" begin="0" end="0" description="Short Frame mode, used for HW test # only. Shortens the OBSAI and CPRI frames for purposes of reducing simulation time." rwaccess="RW" />
    <bitfield id="dio_cppi" width="1" begin="1" end="1" description="For streams that are AxC, use DB as a circular RAM which will feed DIO DMA. (WCDMA use DIO) otherwise, DB is used as a FIFO for AxC traffic and will feed CPPI DMA. (For packet streams, this fields has no impact)" rwaccess="RW" />
    <bitfield id="axcoffset_win" width="12" begin="27" end="16" description="OBSAI reception timing window width parameter. Indicates the window size for searching the radio frame boundary identified by TS=0. Minimum WCDMA value is (320/2 + 80)" rwaccess="RW" />
  </register>
  <register id="PD_Global_Enable_Set_Register" offset="0x63004" width="32" description="Set Global Enable for PD">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="PD_Global_Enable_Clear_Register" offset="0x63008" width="32" description="Clear Global Enable for PD">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="pd_global_en_sts" offset="0x6300c" width="32" description="Read Only status of global enable state. Even if this register is OFF, PD may still be closing out packets.">
    <bitfield id="enable" width="1" begin="0" end="0" description="0x1: PD_ON 0x0:PD_OFF" rwaccess="R" />
  </register>
  <register id="PD_DMA_Register" offset="0x63010" width="32" description="Controls DMA funcationality which is common ammong all links">
    <bitfield id="ts_wdog_cnt" width="12" begin="11" end="0" description="OBSAI Watch Dog Count Duration. Counts in 307.2 MHz SYS Clock. Terminal Count must be reach approximately 3 times before Timer fails" rwaccess="RW" />
    <bitfield id="wdog_eop_add" width="1" begin="12" end="12" description="Controls circuit to simply report or to report and add an EOP if the WDog fails on an expected EOP. ADD_EOP is only a valid choice for OBSAI GSM type traffic where there is no incoming data during TDD=0 time slots. All other standards have null traffic to" rwaccess="RW" />
    <bitfield id="wdog_ee_ctrl" width="1" begin="13" end="13" description="Report every missed WDog fail, or report only fails of missing EOP" rwaccess="RW" />
  </register>
  <register id="PD_RadT_Terminal_Count" offset="0x63014" width="32" description="OBSAI timing control, RadT usage (used for OBSAI LTE and WiMax)">
    <bitfield id="radt_tc" width="25" begin="24" end="0" description="Max expected value for the RadT timer value. Used for creating a exected timing window (for which TS=0 marks a Radio Frame Boundary)" rwaccess="RW" />
  </register>
  <register id="PD_Channel_Status_Registers" offset="0x63020" width="32" description="(1 of 4, stride 4)">
    <bitfield id="chan_on" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="PD_Packet_Status_Registers" offset="0x63030" width="32" description="(1 of 4, stride 4)">
    <bitfield id="chan_pkt" width="32" begin="31" end="0" description="Channel is currently in the middle of a packet. Channel will not turn off even if disabled." rwaccess="R" />
  </register>
  <register id="PD_Frame_Terminal_Count" offset="0x63040" width="32" description="(1 of 6, stride 4)">
    <bitfield id="frm_index_tc" width="8" begin="7" end="0" description="Radio framing counter. Index Terminal count." rwaccess="RW" />
    <bitfield id="frm_index_sc" width="8" begin="15" end="8" description="Radio framing counter. Index Start count." rwaccess="RW" />
    <bitfield id="frm_sym_tc" width="8" begin="23" end="16" description="Radio framing counter. Symbol terminal count." rwaccess="RW" />
  </register>
  <register id="PD_Routing_Register" offset="0x63400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="route_ts" width="6" begin="5" end="0" description="Reception Routing: OBSAI time stamp. Used to extend addressing by using the TS field. (Only known use is for OBSAI Generic Packet type and Control Packet type) The number of bits of TS to compare is controlled via the ctrl field." rwaccess="RW" />
    <bitfield id="route_type" width="5" begin="10" end="6" description="Reception Routing: OBSAI type." rwaccess="RW" />
    <bitfield id="route_adr" width="13" begin="23" end="11" description="Reception Routing: OBSAI address." rwaccess="RW" />
    <bitfield id="route_lk" width="3" begin="26" end="24" description="Reception Routing: Link number for which to apply this routing rule." rwaccess="RW" />
    <bitfield id="route_mask" width="2" begin="29" end="28" description="Reception Routing: controls how many OBSAI time stamp bits to use in the reception routing." rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_Register" offset="0x63600" width="32" description="(1 of 128, stride 4)">
    <bitfield id="chan_en" width="1" begin="0" end="0" description="Channel On/Off. Schedules a channel to be turned on or off. For AxC traffic, Channel will turn On/Off on next Radio Frame Boundary. For Packet Traffic, Channel will turn On/Off once channel is in EOP state, competeling any packet which may currently be" rwaccess="RW" />
    <bitfield id="data_format" width="1" begin="8" end="8" description="Data Format" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_0_Register" offset="0x64000" width="32" description="(1 of 128, stride 4)">
    <bitfield id="axc_offset" width="25" begin="24" end="0" description="OBSAI: Antenna Carrier offset programmed in 307.2MHz clocks and relative to the Frame Boundary of the RadT AT timer. Specifies the center of the receive window for an AxC offset (typical WCDMA value of (4chip_offset x 320) + 320/2) CPRI: Antenna Carrier" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_1_Register" offset="0x64200" width="32" description="(1 of 128, stride 4)">
    <bitfield id="ts_wdog_en" width="1" begin="0" end="0" description="TS: enable OBSAI time stamp watch dog" rwaccess="RW" />
    <bitfield id="gsm_ul" width="1" begin="4" end="4" description="Data Format" rwaccess="RW" />
    <bitfield id="frm_grp" width="3" begin="7" end="5" description="OBSAI framing counter: Which of 6 framing counter terminal counts should be used for each dma channel. (codes 3'b110 and 3'b111 are reserved)" rwaccess="RW" />
    <bitfield id="dio_offset" width="4" begin="15" end="12" description="Offset for DIO DMA mode. Used to align DMA for AxC with differing AxC offsets." rwaccess="RW" />
    <bitfield id="tdd_en" width="16" begin="31" end="16" description="PD TDD Sym15-to-0, disables DMA of whole symbols (CPPI packets), Program as 0xffff for most applications Bit mapped, bit0" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_2_Register" offset="0x64400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="tdd_en" width="32" begin="31" end="0" description="PD TDD Sym16-to-47, disables DMA of whole symbols (CPPI packets), Program as 0xffff for most applications Bit mapped, bit0" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_3_Register" offset="0x64600" width="32" description="(1 of 128, stride 4)">
    <bitfield id="tdd_en" width="32" begin="31" end="0" description="PD TDD Sym48-to-79, disables DMA of whole symbols (CPPI packets), Program as 0xffff for most applications Bit mapped, bit0" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_4_Register" offset="0x64800" width="32" description="(1 of 128, stride 4)">
    <bitfield id="tdd_en" width="32" begin="31" end="0" description="PD TDD Sym80-to-111, disables DMA of whole symbols (CPPI packets), Program as 0xffff for most applications Bit mapped, bit0" rwaccess="RW" />
  </register>
  <register id="PD_x128_DMA_Channel_Config_5_Register" offset="0x64a00" width="32" description="(1 of 128, stride 4)">
    <bitfield id="tdd_en" width="32" begin="31" end="0" description="PD TDD Sym112-to-143, disables DMA of whole symbols (CPPI packets), Program as 0xffff for most applications Bit mapped, bit0" rwaccess="RW" />
  </register>
  <register id="pd_frm_msg_tc" offset="0x64c00" width="32" description="(1 of 128, stride 4)">
    <bitfield id="frme_msg_tc" width="16" begin="15" end="0" description="Radio AxC framing counter. nx4 sample count (OBSAI equal to message count)." rwaccess="RW" />
  </register>
  <register id="PD_Link_Register_0" offset="0x60000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="link_en" width="1" begin="0" end="0" description="Link Enable." rwaccess="RW" />
    <bitfield id="obsai_cpri" width="1" begin="4" end="4" description="OBSAI or CPRI mode of operation." rwaccess="RW" />
    <bitfield id="ethnet_strip" width="4" begin="11" end="8" description="CPRI: bit3-0 enables stripping Ethernet headers for chan3-0 OBSAI: unused" rwaccess="RW" />
    <bitfield id="crc8_poly" width="8" begin="23" end="16" description="CRC8: programmable polynomial for CRC8 (CRC16 and CRC32 polynomials are fixed)" rwaccess="RW" />
    <bitfield id="crc8_seed" width="8" begin="31" end="24" description="CRC8: programmable starting seed value (CRC16 and CRC32 seed is fixed)" rwaccess="RW" />
  </register>
  <register id="PD_Link_Register_1" offset="0x60004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_lk_rate" width="2" begin="1" end="0" description="CPRI link rate (na for OBSAI)." rwaccess="RW" />
    <bitfield id="cpri_axc_pack" width="2" begin="3" end="2" description="CRPI: identifies the bit precision of the IQ data. Used to un-packing packet data passed over CPRI AxC slots" rwaccess="RW" />
    <bitfield id="cpri_nulldelm" width="9" begin="20" end="12" description="CPRI Conrol Word Null Delimitor. Used instead of 4B/5B for packet delimitation. Only used when enabled by above fields" rwaccess="RW" />
    <bitfield id="pkt_delim_ch0" width="2" begin="25" end="24" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch1" width="2" begin="27" end="26" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch2" width="2" begin="29" end="28" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch3" width="2" begin="31" end="30" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
  </register>
  <register id="PD_Link_cpri_packing_Register" offset="0x60008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="pre_enc_bitswap" width="4" begin="3" end="0" description="Swaps bits in bytes before 4B,5B,Null decoders. 1 bit for each of the 4 channels." rwaccess="RW" />
    <bitfield id="post_enc_bitswap" width="4" begin="7" end="4" description="Swaps bits in bytes after 4B,5B,Null decoders. 1 bit for each of the 4 channels." rwaccess="RW" />
  </register>
  <register id="pd_cpri_crc" offset="0x60014" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="crc0_type" width="2" begin="1" end="0" description="CRC: length of CRC." rwaccess="RW" />
    <bitfield id="crc0_en" width="1" begin="2" end="2" description="CRC: enable CRC check on type-by-type basis." rwaccess="RW" />
    <bitfield id="crc1_type" width="2" begin="5" end="4" description="(same) CPRI Packt Stream 1" rwaccess="RW" />
    <bitfield id="crc1_en" width="1" begin="6" end="6" description="(same) CPRI Packt Stream 1" rwaccess="RW" />
    <bitfield id="crc2_type" width="2" begin="9" end="8" description="(same) CPRI Packt Stream 2" rwaccess="RW" />
    <bitfield id="crc2_en" width="1" begin="10" end="10" description="(same) CPRI Packt Stream 2" rwaccess="RW" />
    <bitfield id="crc03_type" width="2" begin="13" end="12" description="(same) CPRI Packt Stream 3" rwaccess="RW" />
    <bitfield id="crc3_en" width="1" begin="14" end="14" description="(same) CPRI Packt Stream 3" rwaccess="RW" />
  </register>
  <register id="pd_pack_map" offset="0x60018" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="pack0_dma_ch" width="7" begin="6" end="0" description="same... pack0" rwaccess="RW" />
    <bitfield id="pack0_en" width="1" begin="7" end="7" description="same... pack0" rwaccess="RW" />
    <bitfield id="pack1_dma_ch" width="7" begin="14" end="8" description="same... pack1" rwaccess="RW" />
    <bitfield id="pack1_en" width="1" begin="15" end="15" description="same... pack1" rwaccess="RW" />
    <bitfield id="pack2_dma_ch" width="7" begin="22" end="16" description="same... pack2" rwaccess="RW" />
    <bitfield id="pack2_en" width="1" begin="23" end="23" description="same... pack2" rwaccess="RW" />
    <bitfield id="pack3_dma_ch" width="7" begin="30" end="24" description="When enabled, indicates which DMA channel should be associated with this stream" rwaccess="RW" />
    <bitfield id="pack3_en" width="1" begin="31" end="31" description="Enables usage of pack3 circuit. When diabled, 0x1, data is dropped on the floor without capture to a DMA channel" rwaccess="RW" />
  </register>
  <register id="PD_DualBitMap_FSM_Register" offset="0x6001c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="dbm_x" width="7" begin="6" end="0" description="CPRI Dual Bit Map FSM (DBMF) channel count, sets the max number of AxC supported in a given Link. i.e. for CPRI 4x LTE15MHz this must be set to 7b'0000001 indicating 2 AxC" rwaccess="RW" />
    <bitfield id="dbm_xbubble" width="4" begin="10" end="7" description="DBMF bubble count where 0:indicates 1 bubble of 1 AxC sample (4bytes). OBSAI DBMF assumes 4 AxC samples as a bubble length. A burst of bubbles is inserted only when dictated to do so by the bit maps. This field gives great flexibility in rate matching" rwaccess="RW" />
    <bitfield id="dbm_1mult" width="5" begin="15" end="11" description="DBMF repititions of map1." rwaccess="RW" />
    <bitfield id="dbm_1size" width="7" begin="22" end="16" description="DBMF number of bits of bit map1 to use." rwaccess="RW" />
    <bitfield id="dbm_2size" width="7" begin="30" end="24" description="DBMF number of bits of bit map2 to use." rwaccess="RW" />
  </register>
  <register id="PD_DualaBitMap_Bit_Map_1" offset="0x60020" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="dbm_1map" width="32" begin="31" end="0" description="bit-by-bit bit map \[99:0\]. pd_dbm_1map\[0\].dbm_1map\[0\] == bit 0 of 100 bits" rwaccess="RW" />
  </register>
  <register id="PD_DualaBitMap_Bit_Map_2" offset="0x60030" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="dbm_2map" width="32" begin="31" end="0" description="bit-by-bit bit map \[67:0\]. pd_dbm_2map\[0\].dbm_2map\[0\] == bit 0 of 68 bits" rwaccess="RW" />
  </register>
  <register id="pd_type_lut" offset="0x60080" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="ts_format" width="3" begin="2" end="0" description="TS: OBSAI time stamp check (n/a CPRI)" rwaccess="RW" />
    <bitfield id="crc_type" width="2" begin="5" end="4" description="CRC: length of CRC." rwaccess="RW" />
    <bitfield id="crc_en" width="1" begin="6" end="6" description="CRC: enable CRC check on type-by-type basis." rwaccess="RW" />
    <bitfield id="obsai_pkt_en" width="1" begin="8" end="8" description="Used to determine if PD should" rwaccess="RW" />
    <bitfield id="enet_strip" width="1" begin="11" end="11" description="0x0: No Strip 0x1: Strip off the first 8 bytes of each packet. Purpose is to strip the ethernet preamble and SOP. PD blindly strips without checking content of 8 bytes. CRC is not calculated over stripped bytes." rwaccess="RW" />
    <bitfield id="crc_hdr" width="1" begin="16" end="16" description="CRC16 is calucalted over OBSAI header as well as payload (only valid for OBSAI TYPES CONTROL (0x0) and MEASUREMENT (0x1)" rwaccess="RW" />
  </register>
  <register id="pd_cpri_id_lut" offset="0x00200" width="32" description="(1 of 128, stride 4)">
    <bitfield id="cpri_dmachan" width="7" begin="6" end="0" description="DBMF CPRI Stream LUT: AxC:used to map DBM X count to DMA channel. PKT:2 lsb indicates 0-3 PKT packing circuit (assumed 4B/5B encoding)" rwaccess="RW" />
    <bitfield id="cpri_x_en" width="1" begin="7" end="7" description="DBMF CPRI Stream LUT: enable-disable of channel, for each value of DBM X count." rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
    <bitfield id="cpri_8wd_ofset" width="3" begin="14" end="12" description="Fine AxC offset. Used in the front end of PD to align word data into QWords. bit \[1:0\] are offset into a QWord. bit\[2\] give RSA double QWork alignment. Bit\[2\] and corresponding axc_offset\[0\] should always be programmed to be identical" rwaccess="RW" />
  </register>
  <register id="pd_cw_lut" offset="0x00400" width="32" description="(1 of 256, stride 4)">
    <bitfield id="cw_chan" width="2" begin="1" end="0" description="All possible CPRI CW per hyperframe are are mapped to one of four CPRI CW staging areas. This allow CPRI CW to be split into 4 differen streams." rwaccess="RW" />
    <bitfield id="cw_en" width="1" begin="2" end="2" description="All possible CPRI CW per hyperframe. Dicatates whether the control word should be captured at all" rwaccess="RW" />
    <bitfield id="hypfm_eop" width="1" begin="3" end="3" description="All possible CPRI CW per hyperframe. (Used for pkt_delim_ch HyperFrame delineation)Identifies last CW per HyperFrame for this channel" rwaccess="RW" />
  </register>
  <register id="PE_Link_Register" offset="0x68000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="lk_en" width="1" begin="0" end="0" description="Link Enable" rwaccess="RW" />
    <bitfield id="dio_cppi" width="1" begin="1" end="1" description="All AxC within the link are treated as DIO traffic. Packets still remain as CPPI traffic." rwaccess="RW" />
    <bitfield id="tdd_axc" width="1" begin="2" end="2" description="AIF2 is tollerant of whole symbols of missing data on AxC-by-AxC basis. In TDD, SW is permitted to have gaps of whole symbols. (Also support for Base Band hopping of GSM antenna carriers. SW manages which antenna each symbol is sent to.)" rwaccess="RW" />
    <bitfield id="gsm_compress" width="1" begin="3" end="3" description="GSM OBSAI is only suppling some DMA data for each GSM Time Slot. AIF2_PE will not consider this an error, will insert OBSAI empty message in the gaps, and will sync up to the beginning of the next GSM Time Slot" rwaccess="RW" />
    <bitfield id="obsai_cpri" width="1" begin="4" end="4" description="OBSAI or CPRI mode of operation." rwaccess="RW" />
    <bitfield id="lk_rate" width="2" begin="17" end="16" description="Link rate (5x na for OBSAI)." rwaccess="RW" />
    <bitfield id="obsai_bubble_bw" width="1" begin="20" end="20" description="OBSAI Only. DBM rule Bubbles are used for traffic. Channel is indicated by 64th location of Channel Rule LUT. Recommended for Pkt traffic only and recommended only for cases where XCNT is less than 64" rwaccess="RW" />
    <bitfield id="mem_fetch_delay" width="5" begin="28" end="24" description="delay (in sys_clks) between DB read and PE processing. Gives time for DB RAM fetch prior to message construction. Nominally programmed OBSAI==28 CPRI==0." rwaccess="RW" />
  </register>
  <register id="PE_CRC_Register" offset="0x68004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="crc8_poly" width="8" begin="7" end="0" description="CRC: programmable polynomial for CRC8 (other polynomials are fixed)" rwaccess="RW" />
    <bitfield id="crc8_seed" width="8" begin="15" end="8" description="CRC8: programmable starting seed value (CRC16 and CRC32 seed is fixed)" rwaccess="RW" />
  </register>
  <register id="PE_CPRI_DualBitMap_FSM_Register" offset="0x68008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_dbm_x" width="7" begin="6" end="0" description="CPRI Dual Bit Map FSM (DBMF) channel count, sets the max number of AxC supported in a given Link. i.e. for CPRI 4x LTE15MHz this must be set to 7b'0000001 indicating 2 AxC" rwaccess="RW" />
    <bitfield id="cpri_dbm_xbubble" width="4" begin="10" end="7" description="DBMF bubble count where 0:indicates 1 bubble of 1 AxC sample. OBSAI DBMF assumes 4 AxC samples as a bubble length. A burst of bubbles is inserted only when dictated to do so by the bit maps. This field gives great flexibility in rate matching" rwaccess="RW" />
    <bitfield id="cpri_dbm_1mult" width="5" begin="15" end="11" description="DBMF repititions of map1." rwaccess="RW" />
    <bitfield id="cpri_dbm_1size" width="7" begin="22" end="16" description="DBMF number of bits of bit map1 to use." rwaccess="RW" />
    <bitfield id="cpri_dbm_2size" width="7" begin="30" end="24" description="DBMF number of bits of bit map2 to use." rwaccess="RW" />
  </register>
  <register id="PE_CPRI_Encoder_Bitswap_Register" offset="0x6800c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="pre_enc_bitswap" width="4" begin="3" end="0" description="CPRI pre_enc_bitswap swaps bits in bytes before 4B,5B,Null encoders. 1 bit for each of the 4 channels." rwaccess="RW" />
    <bitfield id="post_enc_bitswap" width="4" begin="7" end="4" description="CPRI post_enc_bitswap swaps bits in bytes after 4B,5B,Null encoders. 1 bit for each of the 4 channels." rwaccess="RW" />
  </register>
  <register id="pe_cpridbm_1map" offset="0x68010" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_dbm_1map" width="32" begin="31" end="0" description="DBMF bit map1." rwaccess="RW" />
  </register>
  <register id="pe_cpridbm_2map" offset="0x68020" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_dbm_2map" width="32" begin="31" end="0" description="DBMF bit map2." rwaccess="RW" />
  </register>
  <register id="PE_CPRI_Link_Register_1" offset="0x6802c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_axc_pack" width="2" begin="1" end="0" description="CRPI: identifies the bit precision of the IQ data. Used to un-packing packet data passed over CPRI AxC slots" rwaccess="RW" />
    <bitfield id="cpri_nulldelm" width="9" begin="20" end="12" description="CPRI Conrol Word Null Delimitor. Used instead of 4B/5B for packet delimitation. Only used when enabled by above fields" rwaccess="RW" />
    <bitfield id="pkt_delim_ch0" width="2" begin="25" end="24" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch1" width="2" begin="27" end="26" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch2" width="2" begin="29" end="28" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
    <bitfield id="pkt_delim_ch3" width="2" begin="31" end="30" description="CRPI Control Word 4B/5B encoding enable" rwaccess="RW" />
  </register>
  <register id="PE_CPRI_Link_Register_2" offset="0x68030" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cpri_pkt0_ch" width="7" begin="6" end="0" description="same... pack0" rwaccess="RW" />
    <bitfield id="cpri_pkt0_ch_en" width="1" begin="7" end="7" description="same... pack0" rwaccess="RW" />
    <bitfield id="cpri_pkt1_ch" width="7" begin="14" end="8" description="same... pack1" rwaccess="RW" />
    <bitfield id="cpri_pkt1_ch_en" width="1" begin="15" end="15" description="same... pack1" rwaccess="RW" />
    <bitfield id="cpri_pkt2_ch" width="7" begin="22" end="16" description="same... pack2" rwaccess="RW" />
    <bitfield id="cpri_pkt2_ch_en" width="1" begin="23" end="23" description="same... pack2" rwaccess="RW" />
    <bitfield id="cpri_pkt3_ch" width="7" begin="30" end="24" description="When enabled, indicates which DMA channel should be associated with this stream" rwaccess="RW" />
    <bitfield id="cpri_pkt3_ch_en" width="1" begin="31" end="31" description="Enables usage of pack3 circuit. When diabled, 0x1, data is dropped on the floor without capture to a DMA channel" rwaccess="RW" />
  </register>
  <register id="pe_cpri_cw_lut" offset="0x68400" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="cw_chan" width="2" begin="1" end="0" description="All possible CPRI CW per hyperframe are are mapped to one of four CPRI CW staging areas. This allow CPRI CW to be split into 4 differen streams." rwaccess="RW" />
    <bitfield id="cw_en" width="1" begin="2" end="2" description="All possible CPRI CW per hyperframe. Dicatates whether the control word should be captured at all" rwaccess="RW" />
  </register>
  <register id="PE_Global_Register" offset="0x6c000" width="32" description="PE Global Register">
    <bitfield id="shrt_frm_mode" width="1" begin="0" end="0" description="Short Frame mode, used for HW test # only. Shortens the OBSAI and CPRI frames for purposes of reducing simulation time." rwaccess="RW" />
    <bitfield id="token_phase" width="3" begin="6" end="4" description="Gives Phase alignement relative to Channel Radio Frame Boundary for scheduling DMA. OBSAI: only lsb is used CPRI: all three bits give 8th phase alignment. Phase can be used to adjust DMA according to DMA transfer budget." rwaccess="RW" />
    <bitfield id="enet_hdr_sel" width="1" begin="8" end="8" description="bit order for Ethernet preamble and SOF 0: 0xAAAAAAAB 1: 0x555555D5" rwaccess="RW" />
    <bitfield id="dio_len" width="1" begin="12" end="12" description="DirectIO buffer length, set same as value in DB" rwaccess="RW" />
  </register>
  <register id="PE_Global_Enable_Set_Register" offset="0x6c004" width="32" description="Set Global Enable for PE">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="PE_Global_Enable_Clear_Register" offset="0x6c008" width="32" description="Clear Global Enable for PE">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="PE_global_en_sts" offset="0x6c00c" width="32" description="Read Only status of global enable state. Even if this register is OFF, PE may still be closing out packets.">
    <bitfield id="enable" width="1" begin="0" end="0" description="0x1: pe_ON 0x0:pe_OFF" rwaccess="R" />
  </register>
  <register id="PE_Channel_Status_Registers" offset="0x6c010" width="32" description="(1 of 4, stride 4)">
    <bitfield id="chan_on_sts" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="PE_Packet_Status_Registers" offset="0x6c020" width="32" description="(1 of 4, stride 4)">
    <bitfield id="pkt_sts" width="32" begin="31" end="0" description="0x1: IN_PKT 0x0:OUT_PKT" rwaccess="R" />
  </register>
  <register id="PE_Frame_Count_Register" offset="0x6c080" width="32" description="(1 of 6, stride 4)">
    <bitfield id="frm_index_tc" width="7" begin="6" end="0" description="OBSAI/CPRI radio framing counter. Index Terminal count." rwaccess="RW" />
    <bitfield id="frm_index_sc" width="7" begin="14" end="8" description="OBSAI/CPRI radio framing counter. Index Start count." rwaccess="RW" />
    <bitfield id="frm_sym_tc" width="8" begin="23" end="16" description="OBSAI/CPRI radio framing counter. Symbol terminal count." rwaccess="RW" />
  </register>
  <register id="PE_DMA_Channel_Enable_Register" offset="0x6c200" width="32" description="(1 of 128, stride 4)">
    <bitfield id="ch_en" width="1" begin="0" end="0" description="Enable channels one-by-one" rwaccess="RW" />
  </register>
  <register id="PE_DMA_Channel_0_Register" offset="0x6c400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="crc_en" width="1" begin="0" end="0" description="CRC: enable CRC check on AxC by AxC basis" rwaccess="RW" />
    <bitfield id="frm_tc" width="3" begin="6" end="4" description="OBSAI/CPRI framing counter: Which of 6 framing counter terminal counts should be used for each dma channel. (codes 3b110 and 3b111 are reserved)" rwaccess="RW" />
    <bitfield id="rt_ctl" width="2" begin="8" end="7" description="Controls RT to perform appropriate insterion/aggregation into PHY" rwaccess="RW" />
    <bitfield id="crc_type" width="2" begin="10" end="9" description="CRC: length of CRC" rwaccess="RW" />
    <bitfield id="ethernet" width="1" begin="12" end="12" description="Channel is ethernet. This field controls insertion of the Ethernet Premble and SOF" rwaccess="RW" />
    <bitfield id="crc_hdr" width="1" begin="16" end="16" description="CRC16 is calucalted over OBSAI header as well as payload (only valid for OBSAI TYPES CONTROL (0x0) and MEASUREMENT (0x1)" rwaccess="RW" />
  </register>
  <register id="PE_Input_FIFO_Control" offset="0x6c600" width="32" description="(1 of 128, stride 4)">
    <bitfield id="mf_wmark" width="4" begin="3" end="0" description="Message Constuction FIFO: Set water mark per channel. Water mark controls fill level for which lower/higher fetch rate is issued" rwaccess="RW" />
    <bitfield id="mf_full_lev" width="4" begin="7" end="4" description="Message Constuction FIFO: Set full level per channel. Full level controls halt of data fetch to prevent overflow." rwaccess="RW" />
    <bitfield id="sync_sym" width="8" begin="23" end="16" description="Normally set to 0. First non-tdd symbol of frame. Used for startup sync with DMA." rwaccess="RW" />
  </register>
  <register id="PE_Antenna_Carrier_Offset" offset="0x6c800" width="32" description="(1 of 128, stride 4)">
    <bitfield id="axc_offset" width="25" begin="24" end="0" description="Antanna carrier offset. Programmed in sys-clocks relative to the radio frame boundary." rwaccess="RW" />
  </register>
  <register id="PE_AxC_Framing_Counter_Register" offset="0x6ca00" width="32" description="(1 of 128, stride 4)">
    <bitfield id="frme_msg_tc" width="16" begin="15" end="0" description="OBSAI AxC framing counter. Number of OBSAI messages (16 bytes) per radio symbol" rwaccess="RW" />
  </register>
  <register id="PE_Modulo_Terminal_Count_Register" offset="0x6cc00" width="32" description="(1 of 64, stride 4)">
    <bitfield id="rule_mod" width="12" begin="11" end="0" description="Modulo Terminal count of the rule counter. Dictates the period of the rule. Terminal count is the OBSAI Module minus 1." rwaccess="RW" />
    <bitfield id="rule_en" width="1" begin="12" end="12" description="Transmission Rule Enable." rwaccess="RW" />
    <bitfield id="rule_ctl_msg" width="1" begin="13" end="13" description="1: Module Rule oppeations on OBSAI control messages 0: AxC messages" rwaccess="RW" />
    <bitfield id="rule_index" width="12" begin="27" end="16" description="Index. Transmission Rule. Index indicates at which count the rule will fire." rwaccess="RW" />
    <bitfield id="rule_lk" width="3" begin="30" end="28" description="Indicates which link the rule is allocated to" rwaccess="RW" />
  </register>
  <register id="PE_DMA_Channel_OBSAI_HDR_Register" offset="0x6ce00" width="32" description="(1 of 128, stride 4)">
    <bitfield id="obsai_ts_adr" width="6" begin="5" end="0" description="OBSAI hdr( 5:0) TS : only used if TS is inserted instead of generated" rwaccess="RW" />
    <bitfield id="obsai_type" width="5" begin="10" end="6" description="OBSAI hdr(10:6) TYPE: inserted int OBSAI header TYPE field" rwaccess="RW" />
    <bitfield id="obsai_adr" width="13" begin="23" end="11" description="OBSAI hdr(23:11)ADR : inserted into OBSAI header ADDRESS field" rwaccess="RW" />
    <bitfield id="obsai_ts_mask" width="2" begin="25" end="24" description="Controls which parts of the OBSAI TS field are inserted vs. calculated" rwaccess="RW" />
    <bitfield id="obsai_ts_frmt" width="3" begin="28" end="26" description="TS: OBSAI time stamp generation algorithm" rwaccess="RW" />
    <bitfield id="obsai_pkt" width="1" begin="29" end="29" description="OBSAI channel (not used for CPRI) is a packet channel not AxC channel. AxC traffic is given higher DMA priority than Pkt traffic." rwaccess="RW" />
    <bitfield id="bb_hop" width="1" begin="30" end="30" description="OBSAI Address is taken from CPPI protocol specific bits (SW value passed in data dma) instead of obsai_adr mmr bits" rwaccess="RW" />
  </register>
  <register id="PE_DBMF_Register" offset="0x70000" width="32" description="(1 of 64, stride 4)">
    <bitfield id="dbm_x" width="7" begin="6" end="0" description="DBMF max number of supported channels" rwaccess="RW" />
    <bitfield id="dbm_1mult" width="5" begin="12" end="8" description="DBMF repititions of map1" rwaccess="RW" />
    <bitfield id="dbm_1size" width="7" begin="22" end="16" description="DBMF number of bits of bit map1 to use." rwaccess="RW" />
    <bitfield id="dbm_2size" width="7" begin="30" end="24" description="DBMF number of bits of bit map2 to use." rwaccess="RW" />
  </register>
  <register id="PE_OBSAI_DBMF_Bit_Map_1_and_2_Register" offset="0x70800" width="32" description="(1 of 512, stride 4)">
    <bitfield id="dbm_bit_map" width="32" begin="31" end="0" description="DBMF bit map 1and2" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_0" offset="0x74000" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_1" offset="0x74800" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_2" offset="0x75000" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_3" offset="0x75800" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_4" offset="0x76000" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_5" offset="0x76800" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels (CPRI 0-3 packet channel if cpri_pkt_en=1)" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="cpri_pkt_en" width="1" begin="8" end="8" description="DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic. (note: the concept of packet traffic in CPRI payload is a feature extention of CPRI)" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_6" offset="0x77000" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="unused" width="1" begin="8" end="8" description="UNUSED" rwaccess="RW" />
  </register>
  <register id="PE_Channel_Rule_LUT_7" offset="0x77800" width="32" description="(1 of 512, stride 4)">
    <bitfield id="chanindex" width="7" begin="6" end="0" description="DMA channel number, LUT maps rule indexes to DMA channels" rwaccess="RW" />
    <bitfield id="chanindex_en" width="1" begin="7" end="7" description="enable entry" rwaccess="RW" />
    <bitfield id="unused" width="1" begin="8" end="8" description="UNUSED" rwaccess="RW" />
  </register>
  <register id="RM_CFG" offset="0x53000" width="32" description="RM Configuration Register">
    <bitfield id="raw_data_sel" width="3" begin="2" end="0" description="Select 1 of 6 links of raw, not gated, RM output data used for data trace feature" rwaccess="RW" />
    <bitfield id="short_frm_en" width="1" begin="8" end="8" description="Short Frame enable" rwaccess="RW" />
  </register>
  <register id="RM_LK_CFG0" offset="0x50000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="mode_sel" width="1" begin="0" end="0" description="Enables short frame mode for all six links" rwaccess="RW" />
    <bitfield id="rx_en" width="1" begin="1" end="1" description="Enable RM Link" rwaccess="RW" />
    <bitfield id="link_rate" width="2" begin="3" end="2" description="The link rate field defines the rate of each link that each block" rwaccess="RW" />
    <bitfield id="fifo_thold" width="2" begin="5" end="4" description="Sets the watermark of where the RM begins reading from the RX FIFO" rwaccess="RW" />
    <bitfield id="force_rx_state" width="3" begin="10" end="8" description="Force receiver state machine state" rwaccess="RW" />
    <bitfield id="error_suppress" width="1" begin="11" end="11" description="Suppress error reporting when the receiver state machine is not in state ST3" rwaccess="RW" />
    <bitfield id="sd_auto_align_en" width="1" begin="12" end="12" description="Enables the RM to automatically disable Serdes symbol alignment when the receiver state machine reaches state ST3" rwaccess="RW" />
    <bitfield id="scr_en" width="1" begin="13" end="13" description="Enables the scrambler for operation in the receiver data path" rwaccess="RW" />
    <bitfield id="lcv_unsync_en" width="1" begin="14" end="14" description="Enables a state transition from teh ST3 to the ST0 state when lcv_det_thold is met" rwaccess="RW" />
    <bitfield id="lcv_cntr_en" width="1" begin="15" end="15" description="Writing a 1 to the bit will enable the Line Code Violation counter. THis 16 bitt counter will saturate when it reaches a value of 0xffff. Writing a 0 to this bit will clear and disable the counter. The current counter value is available as status," rwaccess="RW" />
  </register>
  <register id="RM_LK_CFG1" offset="0x50004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="wd_wrap" width="8" begin="7" end="0" description="Defines the wrap value of the clock detection watchdog circuit. A value of zero disables the clock watchdog timer, Range 0 to 255" rwaccess="RW" />
    <bitfield id="wd_en" width="1" begin="8" end="8" description="Enables the clock detect watch dog timer." rwaccess="RW" />
    <bitfield id="cq_en" width="1" begin="9" end="9" description="Enables the clock quality circuit." rwaccess="RW" />
    <bitfield id="mon_wrap" width="16" begin="31" end="16" description="Defines the wrap value of the clock monitor used to define clock quality. A value of zero disables the clock monitor, Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="RM_LK_CFG2" offset="0x50008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="los_det_thold" width="16" begin="15" end="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received during a master frame, OBSAI, or during a Hyperframe, CPRI. Writing to this location will automatically clear the num_los counter and num_los_det status bit. Range 0 to" rwaccess="RW" />
  </register>
  <register id="RM_LK_CFG3" offset="0x5000c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="sync_t" width="16" begin="15" end="0" description="Threshold value for consecutive valid blocks of bytes which result in state ST1. Range 0 to 65,535" rwaccess="RW" />
    <bitfield id="frame_sync_t" width="16" begin="31" end="16" description="Threshold value for consecutive valid message groups which result in state ST3. Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="RM_LK_CFG4" offset="0x50010" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="unsync_t" width="16" begin="15" end="0" description="Threshold value for consecutive invalid blocks of bytes which result in state ST0. Range 0 to 65,535" rwaccess="RW" />
    <bitfield id="frame_unsync_t" width="16" begin="31" end="16" description="Threshold value for consecutive invalid message groups which result in state ST1. Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="RM_LK_STS0" offset="0x50014" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="sync_status" width="6" begin="5" end="0" description="Indicates the surrent status of the RX state machine" rwaccess="R" />
    <bitfield id="los" width="1" begin="8" end="8" description="Active when RX state machine is in ST0, inactive otherwise" rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="9" end="9" description="Detects when num_los counter has reached the programable los_det_thold limit" rwaccess="R" />
    <bitfield id="loc" width="1" begin="10" end="10" description="The clock watchdog circuit detected a missing clock" rwaccess="R" />
    <bitfield id="fifo_ovf" width="1" begin="11" end="11" description="Active after an RM FIFO overflow" rwaccess="R" />
  </register>
  <register id="RM_LK_STS1" offset="0x50018" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="num_los" width="16" begin="15" end="0" description="Represents the number of los_det, 8b10b code violation, occurrences in a mater frame, in OBSAI, or hyperframe, in CPRI. This counter will saturate and hold its value until either cleared by writing the configuration value los_det_thold = 0 or after a" rwaccess="R" />
    <bitfield id="lcv_cntr_value" width="16" begin="31" end="16" description="Number of Line Code Violations counted since last cleared and enabled. Range 0 to 65,535" rwaccess="R" />
  </register>
  <register id="RM_LK_STS2" offset="0x5001c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="clk_qual" width="16" begin="15" end="0" description="A value that represents the quality, relative frequency, of the received Serdes clock. Range 0 to 65,535" rwaccess="R" />
    <bitfield id="scr_value" width="7" begin="22" end="16" description="Indicates the captured scrambling code, only when configuration bit scr_en = 1." rwaccess="R" />
  </register>
  <register id="RM_LK_STS3" offset="0x50020" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="hfn" width="8" begin="7" end="0" description="Received hyperframe number, Z.64.0. Range 0 to 149 basic frames" rwaccess="R" />
    <bitfield id="bfn_low" width="8" begin="15" end="8" description="Received Node B Frame number low byte, Z.128.0" rwaccess="R" />
    <bitfield id="bfn_high" width="8" begin="23" end="16" description="Received Node B Frame number high byte, Z.130.0" rwaccess="R" />
    <bitfield id="hfsync_state" width="1" begin="24" end="24" description="Active high status indicates when the receiber FSM is in the HFSYNC state ST3" rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="25" end="25" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1. NOTE.. The value of this bit will be 0 after reset but will change to a value of 1 if CPRI mode is enabled." rwaccess="R" />
  </register>
  <register id="RM_LK_STS4" offset="0x50024" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="l1_version" width="8" begin="7" end="0" description="Received protocol version, Z.2.0" rwaccess="R" />
    <bitfield id="l1_start_up" width="8" begin="15" end="8" description="Received start up information, Z.66.0" rwaccess="R" />
    <bitfield id="l1_rcvd_rst" width="1" begin="16" end="16" description="Received reset, Z.130.0, b0" rwaccess="R" />
    <bitfield id="l1_rcvd_rai" width="1" begin="17" end="17" description="Received rai, Z.130.0, b1" rwaccess="R" />
    <bitfield id="l1_rcvd_sdi" width="1" begin="18" end="18" description="Received sdi, Z.130.0, b2" rwaccess="R" />
    <bitfield id="l1_rcvd_los" width="1" begin="19" end="19" description="Received sdi, Z.130.0, b3" rwaccess="R" />
    <bitfield id="l1_rcvd_lof" width="1" begin="20" end="20" description="Received sdi, Z.130.0, b4" rwaccess="R" />
    <bitfield id="l1_pntr_p" width="8" begin="31" end="24" description="Received Pointer P" rwaccess="R" />
  </register>
  <register id="RT_LK_CFG" offset="0x54000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Link_rate" width="2" begin="1" end="0" description="The link rate field defines the rate of each link that each block will provide conversion." rwaccess="RW" />
    <bitfield id="OBSAI_CPRI" width="1" begin="2" end="2" description="The OBSAI_CPRI bit defines the mode of operation for the block." rwaccess="RW" />
    <bitfield id="sample_width" width="2" begin="4" end="3" description="The Sample Width field defines the sample size of the antenna carriers within a CPRI frame." rwaccess="RW" />
    <bitfield id="CI_Select" width="3" begin="7" end="5" description="The CI Select bits indicate the selected link for the retransmitted data path." rwaccess="RW" />
    <bitfield id="EM_Enable" width="1" begin="8" end="8" description="The Empty Message Enable Bit configures the RT block to insert an empty message in the event that a message is discovered to have a code violation in the header. The configuration is valid in OBSAI mode only." rwaccess="RW" />
    <bitfield id="RT_Config" width="2" begin="10" end="9" description="The RT Configuration field configures the mode of operation of the RT block." rwaccess="RW" />
  </register>
  <register id="RT_FIFO_Depth_Status_Register" offset="0x54004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RT_DEPTH" width="8" begin="7" end="0" description="Describes the Current FIFO Depth" rwaccess="R" />
  </register>
  <register id="RT_Header_Error_Status_Register" offset="0x54008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="DMA_CHAN" width="7" begin="6" end="0" description="Defines DMA Channel of Error" rwaccess="R" />
    <bitfield id="HDR_ERR" width="1" begin="7" end="7" description="Indicates an Error has Occurred" rwaccess="R" />
  </register>
  <register id="RT_Status_Register" offset="0x5400c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RT_HDR_ERR_STS" width="1" begin="0" end="0" description="Indicates a header error has occurred" rwaccess="R" />
    <bitfield id="RT_EM_STS" width="1" begin="1" end="1" description="Indicates an empty message was inserted" rwaccess="R" />
    <bitfield id="RT_UNFL_STS" width="1" begin="2" end="2" description="Indicates an Underflow of the FIFO has occurred" rwaccess="R" />
    <bitfield id="RT_OVFL_STS" width="1" begin="3" end="3" description="Indicates an Overflow of the FIFO has occurred" rwaccess="R" />
    <bitfield id="RT_FRM_ERR_STS" width="1" begin="4" end="4" description="Indicates a frame error of the FIFO has occurred" rwaccess="R" />
  </register>
  <register id="SD_RX_Enable_Configuration_Register" offset="0x08000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Enable_RX" width="1" begin="0" end="0" description="The receiver Ser-des macro should be enabled once all the Ser-des configurations are complete, and the PLL has acquired lock." rwaccess="RW" />
  </register>
  <register id="SD_RX_Configuration_Register_1" offset="0x08004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RX_Rate" width="2" begin="1" end="0" description="The AIF2 antenna interface link configuration registers must reflect the sample rate of each receiver as 2x, 4x, 8x so that the receiver logic is aware of the rate setting. These rates are listed in the following table." rwaccess="RW" />
    <bitfield id="RX_Byte_Alignment" width="2" begin="5" end="4" description="The receiver frame synchronizer must control the byte alignment feature of each receiver so that a jog can be initiated based on detection of non-alignment. The ALIGNi bits must be set to 2b00 for normal operation." rwaccess="RW" />
    <bitfield id="RX_Loss_Of_Signal" width="3" begin="10" end="8" description="The LOSi bits should be set to 2b10 to allow Loss of signal detection by the Ser-des macro." rwaccess="RW" />
    <bitfield id="RX_Clock_and_Data_Recover" width="3" begin="14" end="12" description="Clock/data recovery. Configures the clock/data recovery algorithm." rwaccess="RW" />
  </register>
  <register id="SD_RX_Configuration_Register_2" offset="0x08008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RX_Invert_Polarity" width="1" begin="0" end="0" description="Invert Polarity. Inverts the polarity of RXPi and RXNi." rwaccess="RW" />
    <bitfield id="RX_Termination" width="3" begin="4" end="2" description="Termination. Selects the input termination options suitable for AC or DC coupled scenarios." rwaccess="RW" />
    <bitfield id="RX_Equalizer" width="3" begin="8" end="6" description="Equalizer. Enables and configures the equalizer to compensate for loss in the transmission media." rwaccess="RW" />
    <bitfield id="RX_Equalizer_hold" width="1" begin="9" end="9" description="Hold Equalizer. Holds equalizer in the current state." rwaccess="RW" />
    <bitfield id="RX_Enable_Offset_Compensation" width="1" begin="11" end="11" description="Enable Offset Compensation. Enables samplers offset compensation." rwaccess="RW" />
    <bitfield id="RX_Loopback" width="2" begin="16" end="15" description="The receiver frame synchronizer must have knowledge that each Ser-des port had been placed in Tx to Rx loopback so that the receiver can suppress events due to the realignment of the received frames. These bits should be set to 2b00 for normal operation." rwaccess="RW" />
    <bitfield id="RX_Test_Pattern" width="3" begin="24" end="22" description="Enables and selects test patterns. Enables and selects verification of one of three PRBS patterns, a user defined pattern, or a clock test pattern." rwaccess="RW" />
  </register>
  <register id="SD_RX_Status_Register" offset="0x0800c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RX_SYNC" width="1" begin="0" end="0" description="If the alignment feature of the Ser-des is used by hardware, the receiver frame synchronizer must have knowledge that each Ser-des port had completed a requested byte alignment so that the byte alignment control logic can operate." rwaccess="R" />
    <bitfield id="RX_Loss_of_Signal" width="1" begin="2" end="2" description="The receiver frame synchronizer must have knowledge that each Ser-des port had detected a loss of signal condition so that the receiver can suppress events due to a loss of frame synchronization." rwaccess="R" />
    <bitfield id="RX_Offset_Compensation" width="1" begin="8" end="8" description="Offset compensation in progress. Driven high asynchronously during offset compensation." rwaccess="R" />
    <bitfield id="RX_Signal_underequalized" width="1" begin="9" end="9" description="Driven high during equalizer analysis if under equalized." rwaccess="R" />
    <bitfield id="RX_Signal_overequalized" width="1" begin="10" end="10" description="Driven high during equalizer analysis if over equalized." rwaccess="R" />
    <bitfield id="RX_Bus_Bandwidth" width="3" begin="18" end="16" description="The receiver bus bandwidth is fixed in hardware to 20 bits and is not configurable through an MMR. However the value that reflects a 20 bit bus width will be read of the configuration register is read." rwaccess="R" />
    <bitfield id="RX_Test_Failure" width="1" begin="24" end="24" description="Test Failure. Driven high when an error is encountered during a test sequence executed on an individual channel. Synchronous to RXBCLK." rwaccess="R" />
  </register>
  <register id="SD_TX_Enable_Configuration_Register" offset="0x08010" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Enable_TX" width="1" begin="0" end="0" description="The receiver Ser-des macro should be enabled once all the Ser-des configurations are complete, and the PLL has acquired lock." rwaccess="RW" />
  </register>
  <register id="SD_TX_Configuration_Register_1" offset="0x08014" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="TX_Rate" width="2" begin="1" end="0" description="The AIF2 antenna interface link configuration registers must reflect the sample rate of each transmitter as 2x, 4x, 8x so that the transmitter logic is aware of the rate setting. Because AIF2 utilizes the system clock of 307.2 Mhz generated by one of the" rwaccess="RW" />
    <bitfield id="TX_Synchronization_Master" width="1" begin="3" end="3" description="Synchronisation Master. Enables the channel as the master lane for synchronization purposes. Tie high unless implementing macro to macro synchronization." rwaccess="RW" />
    <bitfield id="TX_Loopback" width="2" begin="6" end="5" description="Loopback. Enable loopback high to assert." rwaccess="RW" />
    <bitfield id="TX_Test_Pattern" width="3" begin="12" end="10" description="Enables and selects test patterns. Enables and selects verification of one of three PRBS patterns, a user defined pattern, or a clock test pattern." rwaccess="RW" />
  </register>
  <register id="SD_TX_Configuration_Register_2" offset="0x08018" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="TX_Invert_Polarity" width="1" begin="0" end="0" description="Invert Polarity. Inverts the polarity of TXPi and TXNi." rwaccess="RW" />
    <bitfield id="TX_Output_Swing" width="4" begin="5" end="2" description="Output swing. Selects one of 16 output amplitude settings between 100 and 850 mVdfpp." rwaccess="RW" />
    <bitfield id="TX_Precursor_Tap_Weight" width="3" begin="9" end="7" description="Precursor Tap Weight. Selects one of 8 output tap weights for TX waveform conditioning. The settings are from 0 to 17.5% in 2.5% steps." rwaccess="RW" />
    <bitfield id="Adjacent_Post_Cursor_Tap_Weight" width="5" begin="15" end="11" description="Adjacent post cursor Tap Weight. Selects one of 32 output tap weights for TX waveform conditioning." rwaccess="RW" />
    <bitfield id="TX_Cursor_FIR" width="1" begin="17" end="17" description="Transmitter pre and post cursor FIR filter Update. Update control of FIR taps weights. Fields TWPRE and TWPST1 can be updated when TXBCLK and this input are both high." rwaccess="RW" />
  </register>
  <register id="SD_TX_Status_Register" offset="0x0801c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="TX_Bus_Bandwidth" width="3" begin="2" end="0" description="The transmitter bus bandwidth is fixed in hardware to 20 bits and is not configurable through an MMR. However the value that reflects a 20 bit bus width will be read of the configuration register is read." rwaccess="R" />
    <bitfield id="TX_Test_Failure" width="1" begin="4" end="4" description="Test Failure. Driven high when an error is encountered during a test sequence executed on an individual channel. Synchronous to TXBCLK." rwaccess="R" />
  </register>
  <register id="SD_PLL_B8_Enable_Configuration_Register" offset="0x0b000" width="32" description="B8 PLL configuration Register">
    <bitfield id="Enable_B8_PLL" width="1" begin="0" end="0" description="The transmit and receive Ser-des functions requires that the PLL has been enabled." rwaccess="RW" />
  </register>
  <register id="SD_PLL_B4_Enable_Configuration_Register" offset="0x0b004" width="32" description="B4 PLL configuration Register">
    <bitfield id="Enable_B4_PLL" width="1" begin="0" end="0" description="The transmit and receive Ser-des functions requires that the PLL has been enabled." rwaccess="RW" />
  </register>
  <register id="SD_PLL_B8_Configuration_Register" offset="0x0b008" width="32" description="B8 PLL configuration Register">
    <bitfield id="B8_PLL_Multiply_Factor" width="8" begin="7" end="0" description="The PLL of the Ser-des module must be between 1.5625 Ghz and 3.125 Ghz for proper ser-des operation. The optimal reference clock frequency should be between 300 and 800 Mhz, although a low frequency of 100 Mhz can be used but at the expense of quality of" rwaccess="RW" />
    <bitfield id="B8_Voltage_Range" width="1" begin="8" end="8" description="Select between and and low range." rwaccess="RW" />
    <bitfield id="Sleep_PLL_B8" width="1" begin="9" end="9" description="Puts the B8 PLL into sleep state when high." rwaccess="RW" />
    <bitfield id="B8_Loop_Bandwidth" width="2" begin="11" end="10" description="Loop Bandwidth. Specifiy loop bandwidth." rwaccess="RW" />
    <bitfield id="B8_PLL_Bypass" width="2" begin="14" end="13" description="Clock Bypass. Facilitates bypassing of the PLL with either REFCLKP/N or TESTCLKT, and bypassing of the recovered receiver clock with TESTCLKR." rwaccess="RW" />
  </register>
  <register id="SD_PLL_B4_Configuration_Register" offset="0x0b00c" width="32" description="B4 PLL configuration Register">
    <bitfield id="B4_PLL_Multiply_Factor" width="8" begin="7" end="0" description="The PLL of the Ser-des module must be between 1.5625 Ghz and 3.125 Ghz for proper ser-des operation. The optimal reference clock frequency should be between 300 and 800 Mhz, although a low frequency of 100 Mhz can be used but at the expense of quality of" rwaccess="RW" />
    <bitfield id="B4_Voltage_Range" width="1" begin="8" end="8" description="Select between and and low range." rwaccess="RW" />
    <bitfield id="Sleep_PLL_B4" width="1" begin="9" end="9" description="Puts the B4 PLL into sleep state when high." rwaccess="RW" />
    <bitfield id="B4_Loop_Bandwidth" width="2" begin="11" end="10" description="Loop Bandwidth. Specifiy loop bandwidth." rwaccess="RW" />
    <bitfield id="B4_PLL_Bypass" width="2" begin="14" end="13" description="Clock Bypass. Facilitates bypassing of the PLL with either REFCLKP/N or TESTCLKT, and bypassing of the recovered receiver clock with TESTCLKR." rwaccess="RW" />
  </register>
  <register id="SD_PLL_B8_Status_Register" offset="0x0b010" width="32" description="B8 PLL Status Register">
    <bitfield id="B8_PLL_Lock" width="1" begin="0" end="0" description="The transmitter and receiver Ser-des macros require that the PLL has acquired lock to operate. The lock status should be validated before the Ser-des macros are enabled.." rwaccess="R" />
  </register>
  <register id="SD_PLL_B4_Status_Register" offset="0x0b014" width="32" description="B4 PLL Status Register">
    <bitfield id="B4_PLL_Lock" width="1" begin="0" end="0" description="The transmitter and receiver Ser-des macros require that the PLL has acquired lock to operate. The lock status should be validated before the Ser-des macros are enabled.." rwaccess="R" />
  </register>
  <register id="SD_Clock_select_Configuration_Register" offset="0x0b018" width="32" description="Clock selection">
    <bitfield id="Enable_RX" width="1" begin="0" end="0" description="The TX byte clock from either B8 or B4 SERDES link 0 will be selected as sys_clk once the PLL has acquired lock." rwaccess="RW" />
  </register>
  <register id="SD_Link_Clock_Disable_Configuration_Register" offset="0x0b01c" width="32" description="Link clock Enable Register">
    <bitfield id="Disable_Link_clock_0" width="1" begin="0" end="0" description="The clock for this link will be gated off when set." rwaccess="RW" />
    <bitfield id="Disable_Link_clock_1" width="1" begin="1" end="1" description="The clock for this link will be gated off when set." rwaccess="RW" />
    <bitfield id="Disable_Link_clock_2" width="1" begin="2" end="2" description="The clock for this link will be gated off when set." rwaccess="RW" />
    <bitfield id="Disable_Link_clock_3" width="1" begin="3" end="3" description="The clock for this link will be gated off when set." rwaccess="RW" />
    <bitfield id="Disable_Link_clock_4" width="1" begin="4" end="4" description="The clock for this link will be gated off when set." rwaccess="RW" />
    <bitfield id="Disable_Link_clock_5" width="1" begin="5" end="5" description="The clock for this link will be gated off when set." rwaccess="RW" />
  </register>
  <register id="TM_Configuration_Register" offset="0x4c000" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Link_Rate" width="2" begin="1" end="0" description="The link rate field defines the rate of each link that each block will provide conversion. This field should only be updated if TM Enable is 0. The field can be programmed for the following rates" rwaccess="RW" />
    <bitfield id="OBSAI_CPRI" width="1" begin="2" end="2" description="The OBSAI/CPRI bit defines the mode of operation for the block. This bit should only be updated if TM Enable is 0" rwaccess="RW" />
    <bitfield id="TM_EN" width="1" begin="7" end="7" description="The Transmit Enable Bit allows the TM block transmit state machine to operate. The following configurations" rwaccess="RW" />
  </register>
  <register id="TM_State_Machine_Control_Register" offset="0x4c004" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="TM_Flush" width="1" begin="0" end="0" description="Instructs the TM link to flush the FIFO and force a TM Fail condition on the link. When set high, the State machine is forced into the RE_SYNC state" rwaccess="RW" />
    <bitfield id="TM_Idle" width="1" begin="1" end="1" description="Forces the Frame Sync state machine to transition from either the FRAME_SYNC or RESYNC states to the IDLE state and remain in the IDLE state until the bit is cleared. If the state machine is in the OFF state, this bit is ignored until the state machine" rwaccess="RW" />
    <bitfield id="TM_RESYNC" width="1" begin="2" end="2" description="Forces the Frame Sync state machine to transition from the FRAME_SYNC state to the RESYNC state and remain in the RESYNC state until the bit is cleared. If the state machine is in either the OFF state or the IDLE state, this bit is ignored until the state" rwaccess="RW" />
    <bitfield id="LOS_EN" width="1" begin="3" end="3" description="Allows Loss of Signal from the RM to cause the TM state machine to transition to the OFF state." rwaccess="RW" />
  </register>
  <register id="TM_Scrambler_Control_Register" offset="0x4c008" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="Seed_Value" width="7" begin="6" end="0" description="The seed value is used to initialize the transmit scrambler circuit" rwaccess="RW" />
    <bitfield id="SCR_EN" width="1" begin="7" end="7" description="Enables the scrambler for operation in the transmit data path." rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_Configuration_Register" offset="0x4c00c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="L1_Inband_CFG" width="5" begin="4" end="0" description="Bit 0: RESET, Bit 1:RAI, Bit 2: SDI, Bit 3: LOS, Bit 4: LOF" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_Enable_Register" offset="0x4c010" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="L1_Inband_EN" width="9" begin="8" end="0" description="Bit 8: LOS_LOSERR_EN, Bit 7: LOS_LOSRX_EN, Bit 6: LOF_LOFERR_EN, Bit 5: LOF_LOFRX_EN, Bit 4: RAI_LOSERR_EN, Bit 3: RAI_LOSRX_EN, Bit 2: RAI_LOFERR_EN, Bit 1: RAI_LOFRX_EN, Bit 0: RAI_RAIRX_EN" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_LOSERR_Link_Select_Register" offset="0x4c014" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RM_Link_LOSERR" width="3" begin="2" end="0" description="RM Link LOSERR Select" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_LOFERR_Link_Select_Register" offset="0x4c018" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RM_Link_LOFERR" width="3" begin="2" end="0" description="RM Link LOFERR Select" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_LOSRx_Link_Select_Register" offset="0x4c01c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RM_Link_LOSRx" width="3" begin="2" end="0" description="RM Link LOSRx Select" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_LOFRx_Link_Select_Register" offset="0x4c020" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RM_Link_LOFRx" width="3" begin="2" end="0" description="RM Link LOFRx Select" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_L1_Inband_RAIRx_Link_Select_Register" offset="0x4c024" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="RM_Link_RAIRx" width="3" begin="2" end="0" description="RM Link RAIRx Select" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_HFN_Status_Register" offset="0x4c028" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="HFN" width="8" begin="7" end="0" description="The Hyperframe number of the currently transmitting frame" rwaccess="R" />
  </register>
  <register id="TM_CPRI_Pointer_P_Configuration_Register" offset="0x4c02c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="PTR_P" width="8" begin="7" end="0" description="Pointer P value" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_Startup_Configuration_Register" offset="0x4c030" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="STARTUP" width="8" begin="7" end="0" description="Startup value" rwaccess="RW" />
  </register>
  <register id="TM_CPRI_Protocol_Version_Configuration_Register" offset="0x4c034" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="PROT_VERS" width="8" begin="7" end="0" description="Protocol version value" rwaccess="RW" />
  </register>
  <register id="TM_Status_Register" offset="0x4c038" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="TM_FAIL" width="1" begin="0" end="0" description="TM Fail condition met" rwaccess="R" />
    <bitfield id="FIFO_UNFL" width="1" begin="1" end="1" description="Tx FIFO underflow" rwaccess="R" />
    <bitfield id="FRM_MISALIGN" width="1" begin="2" end="2" description="CO Frame alignment mismatch from transmit FSM" rwaccess="R" />
    <bitfield id="FRM_STATE" width="4" begin="6" end="3" description="Indicates that status of the Frame Sync state machine" rwaccess="R" />
  </register>
  <register id="TM_FRAME_MODE_Configuration_Register" offset="0x4c03c" width="32" description="(1 of 6, stride 2048)">
    <bitfield id="FRM_MODE" width="1" begin="0" end="0" description="Short Frame Enable" rwaccess="RW" />
  </register>
  <register id="AIF2_Periperal_ID_Register" offset="0x00000" width="32" description="aif2 Periperal ID Register">
    <bitfield id="MINOR" width="6" begin="5" end="0" description="Minor revision Y code" rwaccess="R" />
    <bitfield id="CUSTOM" width="2" begin="7" end="6" description="Custom version code" rwaccess="R" />
    <bitfield id="MAJOR" width="3" begin="10" end="8" description="Major revision X code" rwaccess="R" />
    <bitfield id="RTL" width="5" begin="15" end="11" description="RTL Version R code" rwaccess="R" />
    <bitfield id="FUNC" width="12" begin="27" end="16" description="Function code assigned to AIF2" rwaccess="R" />
    <bitfield id="SCHEME" width="2" begin="31" end="30" description="Current scheme" rwaccess="R" />
  </register>
  <register id="AIF2_Scratch_Register" offset="0x00004" width="32" description="VC Scratch Register">
    <bitfield id="Scratch" width="32" begin="31" end="0" description="This is the VC Scratch Field." rwaccess="RW" />
  </register>
  <register id="AIF2_sw_reset" offset="0x00008" width="32" description="at sw sync">
    <bitfield id="sw_rst" width="1" begin="0" end="0" description="AIF2 software reset pulse" rwaccess="W" />
  </register>
  <register id="aif2_Emulation_Control_Register" offset="0x0000c" width="32" description="aif2 Emulation Control Register">
    <bitfield id="FREERUN" width="1" begin="0" end="0" description="FREERUN bit" rwaccess="RW" />
    <bitfield id="SOFT" width="1" begin="1" end="1" description="SOFT bit. This bit is ignored by the AIF2. AIF2 always performs a graceful SOFT stop" rwaccess="RW" />
    <bitfield id="RT_SEL" width="1" begin="2" end="2" description="RT_SEL bit" rwaccess="RW" />
  </register>
  <register id="VC_Status_Register" offset="0x00010" width="32" description="VC Status Register">
    <bitfield id="EMU_HALT" width="1" begin="0" end="0" description="Emulation halt status" rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
