

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Thu Mar  5 11:41:14 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        dct
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.608|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  59857|  59857|  59857|  59857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  59856|  59856|      7482|          -|          -|     8|    no    |
        | + Loop 1.1          |   7480|   7480|       935|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |    920|    920|       115|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |    112|    112|        14|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	20  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	6  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %dataIn) nounwind, !map !20"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %dataOut) nounwind, !map !26"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/dct.cpp:97]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %dataIn, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 37 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %dataIn, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x float]* %dataOut, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"   --->   Operation 39 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %dataOut, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.66ns)   --->   "br label %.loopexit1" [src/dct.cpp:108]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %.loopexit1.loopexit ]"   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.44ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [src/dct.cpp:108]   --->   Operation 43 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.77ns)   --->   "%i_1 = add i4 %i, 1" [src/dct.cpp:108]   --->   Operation 45 'add' 'i_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %.preheader4.preheader" [src/dct.cpp:108]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.44ns)   --->   "%tmp = icmp eq i4 %i, 0" [src/dct.cpp:113]   --->   Operation 47 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i4 %i to i3" [src/dct.cpp:108]   --->   Operation 48 'trunc' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_20, i3 0)" [src/dct.cpp:144]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.98ns)   --->   "%tmp_5 = select i1 %tmp, double 0x3FC6A09E60000000, double 2.500000e-01" [src/dct.cpp:152]   --->   Operation 50 'select' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.66ns)   --->   "br label %.preheader4" [src/dct.cpp:110]   --->   Operation 51 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [src/dct.cpp:159]   --->   Operation 52 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_1, %2 ], [ 0, %.preheader4.preheader ]"   --->   Operation 53 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_cast3 = zext i4 %j to i6" [src/dct.cpp:110]   --->   Operation 54 'zext' 'j_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [src/dct.cpp:110]   --->   Operation 55 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.77ns)   --->   "%j_1 = add i4 %j, 1" [src/dct.cpp:110]   --->   Operation 57 'add' 'j_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit1.loopexit, label %._crit_edge" [src/dct.cpp:110]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.44ns)   --->   "%tmp_6 = icmp eq i4 %j, 0" [src/dct.cpp:123]   --->   Operation 59 'icmp' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i4 %j to i3" [src/dct.cpp:110]   --->   Operation 60 'trunc' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_21, i3 0)" [src/dct.cpp:144]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.66ns)   --->   "br label %.loopexit" [src/dct.cpp:135]   --->   Operation 62 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 63 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.20>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%ds = phi float [ 0.000000e+00, %._crit_edge ], [ %ds_1, %.loopexit.loopexit ]" [src/dct.cpp:144]   --->   Operation 64 'phi' 'ds' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x = phi i4 [ 0, %._crit_edge ], [ %x_1, %.loopexit.loopexit ]"   --->   Operation 65 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%x_cast2 = zext i4 %x to i6" [src/dct.cpp:135]   --->   Operation 66 'zext' 'x_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %x, -8" [src/dct.cpp:135]   --->   Operation 67 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.77ns)   --->   "%x_1 = add i4 %x, 1" [src/dct.cpp:135]   --->   Operation 69 'add' 'x_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [src/dct.cpp:135]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i4 %x to i3" [src/dct.cpp:135]   --->   Operation 71 'trunc' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.94ns)   --->   "%tmp_12 = add i6 %x_cast2, %tmp_1" [src/dct.cpp:144]   --->   Operation 72 'add' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = zext i6 %tmp_12 to i64" [src/dct.cpp:144]   --->   Operation 73 'zext' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%constant_addr = getelementptr inbounds [64 x float]* @constant_r, i64 0, i64 %tmp_13" [src/dct.cpp:144]   --->   Operation 74 'getelementptr' 'constant_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%constant_load = load float* %constant_addr, align 4" [src/dct.cpp:144]   --->   Operation 75 'load' 'constant_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "%tmp_9 = select i1 %tmp_6, double 0x3FE6A09E60000000, double 1.000000e+00" [src/dct.cpp:152]   --->   Operation 76 'select' 'tmp_9' <Predicate = (exitcond1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.94ns)   --->   "%tmp_2 = add i6 %tmp_1, %j_cast3" [src/dct.cpp:152]   --->   Operation 77 'add' 'tmp_2' <Predicate = (exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_22, i3 0)" [src/dct.cpp:144]   --->   Operation 78 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%constant_load = load float* %constant_addr, align 4" [src/dct.cpp:144]   --->   Operation 79 'load' 'constant_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 80 [1/1] (1.66ns)   --->   "br label %.preheader" [src/dct.cpp:137]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.66>

State 6 <SV = 5> <Delay = 4.09>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%ds_1 = phi float [ %ds_2, %1 ], [ %ds, %.preheader.preheader ]"   --->   Operation 81 'phi' 'ds_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%y = phi i4 [ %y_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 82 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%y_cast1 = zext i4 %y to i6" [src/dct.cpp:137]   --->   Operation 83 'zext' 'y_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %y, -8" [src/dct.cpp:137]   --->   Operation 84 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.77ns)   --->   "%y_1 = add i4 %y, 1" [src/dct.cpp:137]   --->   Operation 86 'add' 'y_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [src/dct.cpp:137]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.94ns)   --->   "%tmp_14 = add i6 %tmp_11, %y_cast1" [src/dct.cpp:144]   --->   Operation 88 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15 = zext i6 %tmp_14 to i64" [src/dct.cpp:144]   --->   Operation 89 'zext' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%dataIn_addr = getelementptr [64 x float]* %dataIn, i64 0, i64 %tmp_15" [src/dct.cpp:144]   --->   Operation 90 'getelementptr' 'dataIn_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (2.15ns)   --->   "%dataIn_load = load float* %dataIn_addr, align 4" [src/dct.cpp:144]   --->   Operation 91 'load' 'dataIn_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 92 [1/1] (1.94ns)   --->   "%tmp_17 = add i6 %tmp_s, %y_cast1" [src/dct.cpp:144]   --->   Operation 92 'add' 'tmp_17' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 93 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.93>
ST_7 : Operation 94 [1/2] (2.15ns)   --->   "%dataIn_load = load float* %dataIn_addr, align 4" [src/dct.cpp:144]   --->   Operation 94 'load' 'dataIn_load' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 95 [4/4] (5.78ns)   --->   "%tmp_16 = fmul float %dataIn_load, %constant_load" [src/dct.cpp:144]   --->   Operation 95 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 96 [3/4] (5.78ns)   --->   "%tmp_16 = fmul float %dataIn_load, %constant_load" [src/dct.cpp:144]   --->   Operation 96 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 97 [2/4] (5.78ns)   --->   "%tmp_16 = fmul float %dataIn_load, %constant_load" [src/dct.cpp:144]   --->   Operation 97 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_18 = zext i6 %tmp_17 to i64" [src/dct.cpp:144]   --->   Operation 98 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%constant_addr_1 = getelementptr inbounds [64 x float]* @constant_r, i64 0, i64 %tmp_18" [src/dct.cpp:144]   --->   Operation 99 'getelementptr' 'constant_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (3.25ns)   --->   "%constant_load_1 = load float* %constant_addr_1, align 4" [src/dct.cpp:144]   --->   Operation 100 'load' 'constant_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 101 [1/4] (5.78ns)   --->   "%tmp_16 = fmul float %dataIn_load, %constant_load" [src/dct.cpp:144]   --->   Operation 101 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/2] (3.25ns)   --->   "%constant_load_1 = load float* %constant_addr_1, align 4" [src/dct.cpp:144]   --->   Operation 102 'load' 'constant_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 11 <SV = 10> <Delay = 5.78>
ST_11 : Operation 103 [4/4] (5.78ns)   --->   "%tmp_19 = fmul float %tmp_16, %constant_load_1" [src/dct.cpp:144]   --->   Operation 103 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.78>
ST_12 : Operation 104 [3/4] (5.78ns)   --->   "%tmp_19 = fmul float %tmp_16, %constant_load_1" [src/dct.cpp:144]   --->   Operation 104 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.78>
ST_13 : Operation 105 [2/4] (5.78ns)   --->   "%tmp_19 = fmul float %tmp_16, %constant_load_1" [src/dct.cpp:144]   --->   Operation 105 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.78>
ST_14 : Operation 106 [1/4] (5.78ns)   --->   "%tmp_19 = fmul float %tmp_16, %constant_load_1" [src/dct.cpp:144]   --->   Operation 106 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.26>
ST_15 : Operation 107 [5/5] (8.26ns)   --->   "%ds_2 = fadd float %ds_1, %tmp_19" [src/dct.cpp:144]   --->   Operation 107 'fadd' 'ds_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.26>
ST_16 : Operation 108 [4/5] (8.26ns)   --->   "%ds_2 = fadd float %ds_1, %tmp_19" [src/dct.cpp:144]   --->   Operation 108 'fadd' 'ds_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.26>
ST_17 : Operation 109 [3/5] (8.26ns)   --->   "%ds_2 = fadd float %ds_1, %tmp_19" [src/dct.cpp:144]   --->   Operation 109 'fadd' 'ds_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.26>
ST_18 : Operation 110 [2/5] (8.26ns)   --->   "%ds_2 = fadd float %ds_1, %tmp_19" [src/dct.cpp:144]   --->   Operation 110 'fadd' 'ds_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.26>
ST_19 : Operation 111 [1/5] (8.26ns)   --->   "%ds_2 = fadd float %ds_1, %tmp_19" [src/dct.cpp:144]   --->   Operation 111 'fadd' 'ds_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader" [src/dct.cpp:137]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.79>
ST_20 : Operation 113 [6/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 113 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 7.79>
ST_21 : Operation 114 [5/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 114 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 7.79>
ST_22 : Operation 115 [4/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 115 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 7.79>
ST_23 : Operation 116 [3/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 116 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 7.79>
ST_24 : Operation 117 [2/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 117 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 7.79>
ST_25 : Operation 118 [1/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_5, %tmp_9" [src/dct.cpp:152]   --->   Operation 118 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 119 [1/1] (5.12ns)   --->   "%tmp_4 = fpext float %ds to double" [src/dct.cpp:152]   --->   Operation 119 'fpext' 'tmp_4' <Predicate = true> <Delay = 5.12> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 10> <Delay = 7.79>
ST_26 : Operation 120 [6/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 120 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 7.79>
ST_27 : Operation 121 [5/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 121 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 7.79>
ST_28 : Operation 122 [4/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 122 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 7.79>
ST_29 : Operation 123 [3/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 123 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 7.79>
ST_30 : Operation 124 [2/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 124 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 7.79>
ST_31 : Operation 125 [1/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_3, %tmp_4" [src/dct.cpp:152]   --->   Operation 125 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 8.60>
ST_32 : Operation 126 [1/1] (6.45ns)   --->   "%tmp_8 = fptrunc double %tmp_7 to float" [src/dct.cpp:152]   --->   Operation 126 'fptrunc' 'tmp_8' <Predicate = true> <Delay = 6.45> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %tmp_2 to i64" [src/dct.cpp:152]   --->   Operation 127 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%dataOut_addr = getelementptr [64 x float]* %dataOut, i64 0, i64 %tmp_10" [src/dct.cpp:152]   --->   Operation 128 'getelementptr' 'dataOut_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (2.15ns)   --->   "store float %tmp_8, float* %dataOut_addr, align 4" [src/dct.cpp:152]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader4" [src/dct.cpp:110]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/dct.cpp:108) [14]  (1.66 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/dct.cpp:108) [14]  (0 ns)
	'icmp' operation ('tmp', src/dct.cpp:113) [20]  (1.44 ns)
	'select' operation ('tmp_5', src/dct.cpp:152) [23]  (0.987 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/dct.cpp:110) [26]  (0 ns)
	'add' operation ('j', src/dct.cpp:110) [30]  (1.78 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', src/dct.cpp:135) [39]  (0 ns)
	'add' operation ('tmp_12', src/dct.cpp:144) [48]  (1.95 ns)
	'getelementptr' operation ('constant_addr', src/dct.cpp:144) [50]  (0 ns)
	'load' operation ('constant_load', src/dct.cpp:144) on array 'constant_r' [51]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('constant_load', src/dct.cpp:144) on array 'constant_r' [51]  (3.26 ns)

 <State 6>: 4.1ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', src/dct.cpp:137) [55]  (0 ns)
	'add' operation ('tmp_14', src/dct.cpp:144) [62]  (1.95 ns)
	'getelementptr' operation ('dataIn_addr', src/dct.cpp:144) [64]  (0 ns)
	'load' operation ('dataIn_load', src/dct.cpp:144) on array 'dataIn' [65]  (2.15 ns)

 <State 7>: 7.94ns
The critical path consists of the following:
	'load' operation ('dataIn_load', src/dct.cpp:144) on array 'dataIn' [65]  (2.15 ns)
	'fmul' operation ('tmp_16', src/dct.cpp:144) [66]  (5.78 ns)

 <State 8>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', src/dct.cpp:144) [66]  (5.78 ns)

 <State 9>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', src/dct.cpp:144) [66]  (5.78 ns)

 <State 10>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', src/dct.cpp:144) [66]  (5.78 ns)

 <State 11>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', src/dct.cpp:144) [71]  (5.78 ns)

 <State 12>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', src/dct.cpp:144) [71]  (5.78 ns)

 <State 13>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', src/dct.cpp:144) [71]  (5.78 ns)

 <State 14>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', src/dct.cpp:144) [71]  (5.78 ns)

 <State 15>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('ds', src/dct.cpp:144) [72]  (8.26 ns)

 <State 16>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('ds', src/dct.cpp:144) [72]  (8.26 ns)

 <State 17>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('ds', src/dct.cpp:144) [72]  (8.26 ns)

 <State 18>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('ds', src/dct.cpp:144) [72]  (8.26 ns)

 <State 19>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('ds', src/dct.cpp:144) [72]  (8.26 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 23>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 24>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 25>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', src/dct.cpp:152) [78]  (7.79 ns)

 <State 26>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 27>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 28>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 29>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', src/dct.cpp:152) [80]  (7.79 ns)

 <State 32>: 8.61ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_8', src/dct.cpp:152) [81]  (6.46 ns)
	'store' operation (src/dct.cpp:152) of variable 'tmp_8', src/dct.cpp:152 on array 'dataOut' [85]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
