2mm_refsrc_8_Isrc_13_8_0_refsnk_8.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_8_Isrc_13_8_0_refsnk_8.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_6_Isrc_15_2_refsnk_9.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_6_Isrc_15_2_refsnk_9.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_0_Isrc_0_7_refsnk_3.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_0_Isrc_0_7_refsnk_3.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_2_Isrc_4_6_1_refsnk_2.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 1 else 0)
2mm_refsrc_2_Isrc_4_6_1_refsnk_2.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 1 else 0)
2mm_refsrc_7_Isrc_3_7_0_refsnk_7.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B3) then 0 else 1)
2mm_refsrc_7_Isrc_3_7_0_refsnk_7.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B3) then 0 else 1)
2mm_refsrc_3_Isrc_12_1_1_refsnk_4.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
2mm_refsrc_3_Isrc_12_1_1_refsnk_4.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
2mm_refsrc_6_Isrc_17_9_refsnk_9.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
2mm_refsrc_6_Isrc_17_9_refsnk_9.Isnk2.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
