\hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h}{}\doxysection{sysdeps/aarch64/fpu/fpu\+\_\+control.h File Reference}
\label{sysdeps_2aarch64_2fpu_2fpu__control_8h}\index{sysdeps/aarch64/fpu/fpu\_control.h@{sysdeps/aarch64/fpu/fpu\_control.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0c7aa42a27ae9306a4baa56cd051b7b2}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(fpcr)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrs	\%0, fpcr\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpcr))
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ae6197367288499bafc054e91428bb09c}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(fpcr)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}msr	fpcr, \%0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpcr))
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a99e0a328ec0a9c788fd4e425d2e76e08}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+F\+P\+SR}}(fpsr)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrs	\%0, fpsr\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpsr))
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0116e785e248c26fd9f7f66d677d0805}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+F\+P\+SR}}(fpsr)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}msr	fpsr, \%0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpsr))
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0xfe0fe0ff
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54aab77ebf9da2c08db41559ca4a7f12}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0x0fffffe0
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54cffb24ecaeb79890669fec4839e228}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1cea7e9b86aa0ba85fc31e1e65d04d5d}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+R\+M\+\_\+\+M\+A\+SK}}~0xc00000
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1d0f9461ccf42d29a21adc3adfcb3eb4}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+I\+XE}}~0x1000
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_acd4bb808d3349796af0122563a8745f0}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+U\+FE}}~0x0800
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ad56310f4e4809ced306a9d1eb80c8496}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+O\+FE}}~0x0400
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0abb7d83829aa3be6a8db44f97c8b88b}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+D\+ZE}}~0x0200
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ade17aeeda8887a4b111e675a397d8f96}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+I\+OE}}~0x0100
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ab2d56ada91a4f16b151138aa27b17405}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+I\+E\+EE}}
\item 
\#define \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ac2ddcdb00f921a9c11cc4c64823bf21a}{\+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+I\+E\+EE}}~0
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_aca5df59304fb1af810109cbbe542d76f}{fpu\+\_\+fpsr\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_ab2d56ada91a4f16b151138aa27b17405}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_ab2d56ada91a4f16b151138aa27b17405}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_IEEE@{\_FPU\_FPCR\_IEEE}}
\index{\_FPU\_FPCR\_IEEE@{\_FPU\_FPCR\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_IEEE}{\_FPU\_FPCR\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+I\+E\+EE}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\_FPU\_DEFAULT}}  | \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1d0f9461ccf42d29a21adc3adfcb3eb4}{\_FPU\_FPCR\_MASK\_IXE}} |      \(\backslash\)}
\DoxyCodeLine{   \_FPU\_FPCR\_MASK\_UFE | \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ad56310f4e4809ced306a9d1eb80c8496}{\_FPU\_FPCR\_MASK\_OFE}} | \(\backslash\)}
\DoxyCodeLine{   \_FPU\_FPCR\_MASK\_DZE | \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_ade17aeeda8887a4b111e675a397d8f96}{\_FPU\_FPCR\_MASK\_IOE}})}

\end{DoxyCode}
\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0abb7d83829aa3be6a8db44f97c8b88b}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0abb7d83829aa3be6a8db44f97c8b88b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_MASK\_DZE@{\_FPU\_FPCR\_MASK\_DZE}}
\index{\_FPU\_FPCR\_MASK\_DZE@{\_FPU\_FPCR\_MASK\_DZE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_MASK\_DZE}{\_FPU\_FPCR\_MASK\_DZE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+D\+ZE~0x0200}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_ade17aeeda8887a4b111e675a397d8f96}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_ade17aeeda8887a4b111e675a397d8f96}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_MASK\_IOE@{\_FPU\_FPCR\_MASK\_IOE}}
\index{\_FPU\_FPCR\_MASK\_IOE@{\_FPU\_FPCR\_MASK\_IOE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_MASK\_IOE}{\_FPU\_FPCR\_MASK\_IOE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+I\+OE~0x0100}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1d0f9461ccf42d29a21adc3adfcb3eb4}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1d0f9461ccf42d29a21adc3adfcb3eb4}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_MASK\_IXE@{\_FPU\_FPCR\_MASK\_IXE}}
\index{\_FPU\_FPCR\_MASK\_IXE@{\_FPU\_FPCR\_MASK\_IXE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_MASK\_IXE}{\_FPU\_FPCR\_MASK\_IXE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+I\+XE~0x1000}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_ad56310f4e4809ced306a9d1eb80c8496}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_ad56310f4e4809ced306a9d1eb80c8496}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_MASK\_OFE@{\_FPU\_FPCR\_MASK\_OFE}}
\index{\_FPU\_FPCR\_MASK\_OFE@{\_FPU\_FPCR\_MASK\_OFE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_MASK\_OFE}{\_FPU\_FPCR\_MASK\_OFE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+O\+FE~0x0400}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_acd4bb808d3349796af0122563a8745f0}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_acd4bb808d3349796af0122563a8745f0}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_MASK\_UFE@{\_FPU\_FPCR\_MASK\_UFE}}
\index{\_FPU\_FPCR\_MASK\_UFE@{\_FPU\_FPCR\_MASK\_UFE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_MASK\_UFE}{\_FPU\_FPCR\_MASK\_UFE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+M\+A\+S\+K\+\_\+\+U\+FE~0x0800}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1cea7e9b86aa0ba85fc31e1e65d04d5d}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a1cea7e9b86aa0ba85fc31e1e65d04d5d}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPCR\_RM\_MASK@{\_FPU\_FPCR\_RM\_MASK}}
\index{\_FPU\_FPCR\_RM\_MASK@{\_FPU\_FPCR\_RM\_MASK}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPCR\_RM\_MASK}{\_FPU\_FPCR\_RM\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+C\+R\+\_\+\+R\+M\+\_\+\+M\+A\+SK~0xc00000}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54cffb24ecaeb79890669fec4839e228}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54cffb24ecaeb79890669fec4839e228}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPSR\_DEFAULT@{\_FPU\_FPSR\_DEFAULT}}
\index{\_FPU\_FPSR\_DEFAULT@{\_FPU\_FPSR\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPSR\_DEFAULT}{\_FPU\_FPSR\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_ac2ddcdb00f921a9c11cc4c64823bf21a}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_ac2ddcdb00f921a9c11cc4c64823bf21a}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPSR\_IEEE@{\_FPU\_FPSR\_IEEE}}
\index{\_FPU\_FPSR\_IEEE@{\_FPU\_FPSR\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPSR\_IEEE}{\_FPU\_FPSR\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+I\+E\+EE~0}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54aab77ebf9da2c08db41559ca4a7f12}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a54aab77ebf9da2c08db41559ca4a7f12}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FPSR\_RESERVED@{\_FPU\_FPSR\_RESERVED}}
\index{\_FPU\_FPSR\_RESERVED@{\_FPU\_FPSR\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FPSR\_RESERVED}{\_FPU\_FPSR\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+P\+S\+R\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0x0fffffe0}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0c7aa42a27ae9306a4baa56cd051b7b2}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0c7aa42a27ae9306a4baa56cd051b7b2}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{fpcr }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrs	\%0, fpcr\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpcr))}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a99e0a328ec0a9c788fd4e425d2e76e08}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a99e0a328ec0a9c788fd4e425d2e76e08}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETFPSR@{\_FPU\_GETFPSR}}
\index{\_FPU\_GETFPSR@{\_FPU\_GETFPSR}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETFPSR}{\_FPU\_GETFPSR}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+F\+P\+SR(\begin{DoxyParamCaption}\item[{}]{fpsr }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrs	\%0, fpsr\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpsr))}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0xfe0fe0ff}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_ae6197367288499bafc054e91428bb09c}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_ae6197367288499bafc054e91428bb09c}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{fpcr }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}msr	fpcr, \%0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpcr))}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0116e785e248c26fd9f7f66d677d0805}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a0116e785e248c26fd9f7f66d677d0805}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETFPSR@{\_FPU\_SETFPSR}}
\index{\_FPU\_SETFPSR@{\_FPU\_SETFPSR}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETFPSR}{\_FPU\_SETFPSR}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+F\+P\+SR(\begin{DoxyParamCaption}\item[{}]{fpsr }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}msr	fpsr, \%0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (fpsr))}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_control\_t@{fpu\_control\_t}}
\index{fpu\_control\_t@{fpu\_control\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_control\_t}{fpu\_control\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}

\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_aca5df59304fb1af810109cbbe542d76f}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_aca5df59304fb1af810109cbbe542d76f}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_fpsr\_t@{fpu\_fpsr\_t}}
\index{fpu\_fpsr\_t@{fpu\_fpsr\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_fpsr\_t}{fpu\_fpsr\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_aca5df59304fb1af810109cbbe542d76f}{fpu\+\_\+fpsr\+\_\+t}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2aarch64_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2aarch64_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

