Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 28 06:50:57 2022
| Host         : Fahim-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 16 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.200        0.000                      0                  728        0.198        0.000                      0                  522        9.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.200        0.000                      0                  728        0.198        0.000                      0                  522        9.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lowest_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 2.774ns (23.615%)  route 8.973ns (76.385%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 24.715 - 20.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.530     5.013    clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.379     5.392 r  data_reg[1]/Q
                         net (fo=93, routed)          1.372     6.764    data_msb
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.105     6.869 r  h7[hammingDistances][finalStates][0][4]_i_5/O
                         net (fo=1, routed)           0.455     7.324    h7[hammingDistances][finalStates][0][4]_i_5_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.126     7.450 f  h7[hammingDistances][finalStates][0][4]_i_4/O
                         net (fo=2, routed)           0.245     7.695    h7[hammingDistances][finalStates][0][4]_i_4_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.275     7.970 r  h7[aTransition][0][1]_i_4/O
                         net (fo=7, routed)           0.548     8.517    h7[aTransition][0][1]_i_4_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.105     8.622 f  h7[hammingDistances][finalStates][0][0]_i_1/O
                         net (fo=3, routed)           0.584     9.206    h7[hammingDistances][finalStates][0][0]_i_1_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.105     9.311 r  lowest_index[0]_i_13/O
                         net (fo=3, routed)           0.388     9.699    lowest_index[0]_i_13_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.105     9.804 r  lowest_index[0]_i_7/O
                         net (fo=9, routed)           0.530    10.334    lowest_index[0]_i_7_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.105    10.439 f  lowest_index[1]_i_28/O
                         net (fo=1, routed)           0.551    10.989    lowest_index[1]_i_28_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.105    11.094 r  lowest_index[1]_i_14/O
                         net (fo=9, routed)           0.384    11.478    lowest_index[1]_i_14_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.105    11.583 f  lowest_index[2]_i_32/O
                         net (fo=8, routed)           0.501    12.084    lowest_index[2]_i_32_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.105    12.189 r  lowest_index[2]_i_22/O
                         net (fo=1, routed)           0.607    12.797    lowest_index[2]_i_22_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.105    12.902 r  lowest_index[2]_i_15/O
                         net (fo=11, routed)          0.539    13.440    lowest_index[2]_i_15_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I1_O)        0.126    13.566 f  lowest_index[1]_i_18/O
                         net (fo=1, routed)           0.659    14.225    lowest_index[1]_i_18_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.267    14.492 r  lowest_index[1]_i_6/O
                         net (fo=6, routed)           0.689    15.181    lowest_index[1]_i_6_n_0
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.118    15.299 r  lowest_index[2]_i_8/O
                         net (fo=2, routed)           0.336    15.635    lowest_index[2]_i_8_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.271    15.906 r  lowest_index[2]_i_3/O
                         net (fo=1, routed)           0.587    16.492    lowest_index[2]_i_3_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I1_O)        0.267    16.759 r  lowest_index[2]_i_1/O
                         net (fo=1, routed)           0.000    16.759    lowest_index[2]
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AB21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.357    21.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.875    23.232    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.309 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.406    24.715    clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[2]/C
                         clock pessimism              0.247    24.962    
                         clock uncertainty           -0.035    24.926    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.033    24.959    lowest_index_reg[2]
  -------------------------------------------------------------------
                         required time                         24.959    
                         arrival time                         -16.759    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lowest_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.336ns  (logic 2.433ns (21.462%)  route 8.903ns (78.538%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 24.715 - 20.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.530     5.013    clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.379     5.392 r  data_reg[1]/Q
                         net (fo=93, routed)          1.372     6.764    data_msb
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.105     6.869 r  h7[hammingDistances][finalStates][0][4]_i_5/O
                         net (fo=1, routed)           0.455     7.324    h7[hammingDistances][finalStates][0][4]_i_5_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.126     7.450 f  h7[hammingDistances][finalStates][0][4]_i_4/O
                         net (fo=2, routed)           0.245     7.695    h7[hammingDistances][finalStates][0][4]_i_4_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.275     7.970 r  h7[aTransition][0][1]_i_4/O
                         net (fo=7, routed)           0.548     8.517    h7[aTransition][0][1]_i_4_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.105     8.622 f  h7[hammingDistances][finalStates][0][0]_i_1/O
                         net (fo=3, routed)           0.584     9.206    h7[hammingDistances][finalStates][0][0]_i_1_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.105     9.311 r  lowest_index[0]_i_13/O
                         net (fo=3, routed)           0.388     9.699    lowest_index[0]_i_13_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.105     9.804 r  lowest_index[0]_i_7/O
                         net (fo=9, routed)           0.530    10.334    lowest_index[0]_i_7_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.105    10.439 f  lowest_index[1]_i_28/O
                         net (fo=1, routed)           0.551    10.989    lowest_index[1]_i_28_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.105    11.094 r  lowest_index[1]_i_14/O
                         net (fo=9, routed)           0.384    11.478    lowest_index[1]_i_14_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.105    11.583 f  lowest_index[2]_i_32/O
                         net (fo=8, routed)           0.501    12.084    lowest_index[2]_i_32_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.105    12.189 r  lowest_index[2]_i_22/O
                         net (fo=1, routed)           0.607    12.797    lowest_index[2]_i_22_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.105    12.902 r  lowest_index[2]_i_15/O
                         net (fo=11, routed)          0.539    13.440    lowest_index[2]_i_15_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I1_O)        0.126    13.566 f  lowest_index[1]_i_18/O
                         net (fo=1, routed)           0.659    14.225    lowest_index[1]_i_18_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.267    14.492 r  lowest_index[1]_i_6/O
                         net (fo=6, routed)           0.494    14.986    lowest_index[1]_i_6_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.105    15.091 f  lowest_index[2]_i_12/O
                         net (fo=1, routed)           0.582    15.672    lowest_index[2]_i_12_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.105    15.777 f  lowest_index[2]_i_5/O
                         net (fo=3, routed)           0.467    16.244    lowest_index[2]_i_5_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I1_O)        0.105    16.349 r  lowest_index[0]_i_1/O
                         net (fo=1, routed)           0.000    16.349    lowest_index[0]
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AB21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.357    21.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.875    23.232    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.309 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.406    24.715    clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[0]/C
                         clock pessimism              0.247    24.962    
                         clock uncertainty           -0.035    24.926    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.030    24.956    lowest_index_reg[0]
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[4]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 3.708ns (70.694%)  route 1.537ns (29.306%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589     5.072    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.379     5.451 r  out_reg[4]/Q
                         net (fo=1, routed)           1.537     6.988    out_OBUF[4]
    AE18                 OBUF (Prop_obuf_I_O)         3.329    10.318 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.318    out[4]
    AE18                                                              r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[0]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 3.738ns (71.500%)  route 1.490ns (28.500%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591     5.074    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.433     5.507 r  out_reg[0]/Q
                         net (fo=1, routed)           1.490     6.997    out_OBUF[0]
    AD20                 OBUF (Prop_obuf_I_O)         3.305    10.302 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.302    out[0]
    AD20                                                              r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[6]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 3.698ns (70.753%)  route 1.529ns (29.247%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.590     5.073    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.379     5.452 r  out_reg[6]/Q
                         net (fo=1, routed)           1.529     6.980    out_OBUF[6]
    AE20                 OBUF (Prop_obuf_I_O)         3.319    10.299 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.299    out[6]
    AE20                                                              r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lowest_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 2.433ns (21.708%)  route 8.775ns (78.292%))
  Logic Levels:           16  (LUT3=1 LUT4=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 24.715 - 20.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.530     5.013    clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.379     5.392 r  data_reg[1]/Q
                         net (fo=93, routed)          1.372     6.764    data_msb
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.105     6.869 r  h7[hammingDistances][finalStates][0][4]_i_5/O
                         net (fo=1, routed)           0.455     7.324    h7[hammingDistances][finalStates][0][4]_i_5_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.126     7.450 f  h7[hammingDistances][finalStates][0][4]_i_4/O
                         net (fo=2, routed)           0.245     7.695    h7[hammingDistances][finalStates][0][4]_i_4_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.275     7.970 r  h7[aTransition][0][1]_i_4/O
                         net (fo=7, routed)           0.548     8.517    h7[aTransition][0][1]_i_4_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.105     8.622 f  h7[hammingDistances][finalStates][0][0]_i_1/O
                         net (fo=3, routed)           0.584     9.206    h7[hammingDistances][finalStates][0][0]_i_1_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.105     9.311 r  lowest_index[0]_i_13/O
                         net (fo=3, routed)           0.388     9.699    lowest_index[0]_i_13_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.105     9.804 r  lowest_index[0]_i_7/O
                         net (fo=9, routed)           0.530    10.334    lowest_index[0]_i_7_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.105    10.439 f  lowest_index[1]_i_28/O
                         net (fo=1, routed)           0.551    10.989    lowest_index[1]_i_28_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.105    11.094 r  lowest_index[1]_i_14/O
                         net (fo=9, routed)           0.384    11.478    lowest_index[1]_i_14_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.105    11.583 f  lowest_index[2]_i_32/O
                         net (fo=8, routed)           0.501    12.084    lowest_index[2]_i_32_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.105    12.189 r  lowest_index[2]_i_22/O
                         net (fo=1, routed)           0.607    12.797    lowest_index[2]_i_22_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.105    12.902 r  lowest_index[2]_i_15/O
                         net (fo=11, routed)          0.539    13.440    lowest_index[2]_i_15_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I1_O)        0.126    13.566 f  lowest_index[1]_i_18/O
                         net (fo=1, routed)           0.659    14.225    lowest_index[1]_i_18_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.267    14.492 r  lowest_index[1]_i_6/O
                         net (fo=6, routed)           0.271    14.763    lowest_index[1]_i_6_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.105    14.868 r  lowest_index[2]_i_11/O
                         net (fo=2, routed)           0.448    15.317    lowest_index[2]_i_11_n_0
    SLICE_X29Y8          LUT4 (Prop_lut4_I2_O)        0.105    15.422 f  lowest_index[2]_i_4/O
                         net (fo=3, routed)           0.694    16.116    lowest_index[2]_i_4_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.105    16.221 r  lowest_index[1]_i_1/O
                         net (fo=1, routed)           0.000    16.221    lowest_index[1]
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AB21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.357    21.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.875    23.232    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.309 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.406    24.715    clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  lowest_index_reg[1]/C
                         clock pessimism              0.247    24.962    
                         clock uncertainty           -0.035    24.926    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.032    24.958    lowest_index_reg[1]
  -------------------------------------------------------------------
                         required time                         24.958    
                         arrival time                         -16.221    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[1]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 3.665ns (71.144%)  route 1.486ns (28.856%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591     5.074    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.379     5.453 r  out_reg[1]/Q
                         net (fo=1, routed)           1.486     6.939    out_OBUF[1]
    AD19                 OBUF (Prop_obuf_I_O)         3.286    10.225 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.225    out[1]
    AD19                                                              r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[5]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 3.694ns (72.169%)  route 1.424ns (27.831%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.590     5.073    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.379     5.452 r  out_reg[5]/Q
                         net (fo=1, routed)           1.424     6.876    out_OBUF[5]
    AF20                 OBUF (Prop_obuf_I_O)         3.315    10.191 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.191    out[5]
    AF20                                                              r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[3]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 3.704ns (72.405%)  route 1.412ns (27.595%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589     5.072    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.379     5.451 r  out_reg[3]/Q
                         net (fo=1, routed)           1.412     6.863    out_OBUF[3]
    AF19                 OBUF (Prop_obuf_I_O)         3.325    10.188 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.188    out[3]
    AF19                                                              r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[2]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 3.666ns (72.247%)  route 1.408ns (27.753%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.402    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591     5.074    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.379     5.453 r  out_reg[2]/Q
                         net (fo=1, routed)           1.408     6.861    out_OBUF[2]
    AC19                 OBUF (Prop_obuf_I_O)         3.287    10.148 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.148    out[2]
    AC19                                                              r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  8.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 counter_for_path_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_for_path_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.520%)  route 0.149ns (44.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.664     1.742    clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  counter_for_path_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.883 r  counter_for_path_reg[1]/Q
                         net (fo=12, routed)          0.149     2.032    counter_for_path_reg_n_0_[1]
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.045     2.077 r  counter_for_path[5]_i_1/O
                         net (fo=1, routed)           0.000     2.077    counter_for_path[5]
    SLICE_X6Y9           FDRE                                         r  counter_for_path_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.940     2.271    clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  counter_for_path_reg[5]/C
                         clock pessimism             -0.513     1.758    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.121     1.879    counter_for_path_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_onehot_steps_n_reg[0]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_steps_n_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.635     1.713    clk_IBUF_BUFG
    SLICE_X20Y8          FDRE                                         r  FSM_onehot_steps_n_reg[0]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.141     1.854 r  FSM_onehot_steps_n_reg[0]_fret/Q
                         net (fo=4, routed)           0.117     1.971    FSM_onehot_steps_n_reg[0]_fret_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I3_O)        0.045     2.016 r  FSM_onehot_steps_n[6]_i_2/O
                         net (fo=1, routed)           0.000     2.016    FSM_onehot_steps_n[6]_i_2_n_0
    SLICE_X21Y8          FDRE                                         r  FSM_onehot_steps_n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X21Y8          FDRE                                         r  FSM_onehot_steps_n_reg[6]/C
                         clock pessimism             -0.514     1.726    
    SLICE_X21Y8          FDRE (Hold_fdre_C_D)         0.091     1.817    FSM_onehot_steps_n_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_steps_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage_n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.049%)  route 0.119ns (38.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.635     1.713    clk_IBUF_BUFG
    SLICE_X22Y8          FDRE                                         r  FSM_onehot_steps_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141     1.854 r  FSM_onehot_steps_n_reg[4]/Q
                         net (fo=29, routed)          0.119     1.973    FSM_onehot_steps_n_reg_n_0_[4]
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.018 r  stage_n[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    stage_n[0]_i_1_n_0
    SLICE_X23Y8          FDRE                                         r  stage_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X23Y8          FDRE                                         r  stage_n_reg[0]/C
                         clock pessimism             -0.514     1.726    
    SLICE_X23Y8          FDRE (Hold_fdre_C_D)         0.091     1.817    stage_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 h2_reg[hammingDistances][finalStates][4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h3_reg[hammingDistances][finalStates][6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.771%)  route 0.141ns (40.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.635     1.713    clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  h2_reg[hammingDistances][finalStates][4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     1.877 r  h2_reg[hammingDistances][finalStates][4][1]/Q
                         net (fo=7, routed)           0.141     2.018    h2_reg[hammingDistances][finalStates_n_0_][4][1]
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  h3[hammingDistances][finalStates][6][1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    h3[hammingDistances][finalStates][6][1]_i_1_n_0
    SLICE_X12Y6          FDRE                                         r  h3_reg[hammingDistances][finalStates][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.911     2.242    clk_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  h3_reg[hammingDistances][finalStates][6][1]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121     1.851    h3_reg[hammingDistances][finalStates][6][1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 h2_reg[eTransition][1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h2_reg[eTransition][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.202%)  route 0.118ns (38.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.634     1.712    clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  h2_reg[eTransition][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.853 r  h2_reg[eTransition][1][0]/Q
                         net (fo=2, routed)           0.118     1.971    h2_reg[eTransition_n_0_][1][0]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.016 r  h2[eTransition][1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.016    h2[eTransition][1][0]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  h2_reg[eTransition][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  h2_reg[eTransition][1][0]/C
                         clock pessimism             -0.528     1.712    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.092     1.804    h2_reg[eTransition][1][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 h3_reg[cTransition][1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h3_reg[cTransition][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.202%)  route 0.118ns (38.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.634     1.712    clk_IBUF_BUFG
    SLICE_X19Y11         FDRE                                         r  h3_reg[cTransition][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.853 r  h3_reg[cTransition][1][0]/Q
                         net (fo=2, routed)           0.118     1.971    h3_reg[cTransition_n_0_][1][0]
    SLICE_X19Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  h3[cTransition][1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.016    h3[cTransition][1][0]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  h3_reg[cTransition][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X19Y11         FDRE                                         r  h3_reg[cTransition][1][0]/C
                         clock pessimism             -0.528     1.712    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.092     1.804    h3_reg[cTransition][1][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 h3_reg[gTransition][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h3_reg[gTransition][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.447%)  route 0.127ns (40.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.635     1.713    clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  h3_reg[gTransition][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.141     1.854 r  h3_reg[gTransition][0][0]/Q
                         net (fo=2, routed)           0.127     1.981    h3_reg[gTransition_n_0_][0][0]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  h3[gTransition][0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    h3[gTransition][0][0]_i_1_n_0
    SLICE_X20Y9          FDRE                                         r  h3_reg[gTransition][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  h3_reg[gTransition][0][0]/C
                         clock pessimism             -0.527     1.713    
    SLICE_X20Y9          FDRE (Hold_fdre_C_D)         0.092     1.805    h3_reg[gTransition][0][0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 h1_reg[aTransition][1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h1_reg[aTransition][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.447%)  route 0.127ns (40.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.634     1.712    clk_IBUF_BUFG
    SLICE_X16Y10         FDRE                                         r  h1_reg[aTransition][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.141     1.853 r  h1_reg[aTransition][1][0]/Q
                         net (fo=2, routed)           0.127     1.980    h1_reg[aTransition_n_0_][1][0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  h1[aTransition][1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.025    h1[aTransition][1][0]_i_1_n_0
    SLICE_X16Y10         FDRE                                         r  h1_reg[aTransition][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.909     2.240    clk_IBUF_BUFG
    SLICE_X16Y10         FDRE                                         r  h1_reg[aTransition][1][0]/C
                         clock pessimism             -0.528     1.712    
    SLICE_X16Y10         FDRE (Hold_fdre_C_D)         0.092     1.804    h1_reg[aTransition][1][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 h7_reg[hammingDistances][finalStates][4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h7_reg[hammingDistances][finalStates][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.501%)  route 0.136ns (39.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.632     1.710    clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  h7_reg[hammingDistances][finalStates][4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.874 r  h7_reg[hammingDistances][finalStates][4][1]/Q
                         net (fo=1, routed)           0.136     2.010    h7_reg[hammingDistances][finalStates_n_0_][4][1]
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  h7[hammingDistances][finalStates][4][1]_i_2/O
                         net (fo=9, routed)           0.000     2.055    h7[hammingDistances][finalStates][4][1]_i_1_n_0
    SLICE_X34Y3          FDRE                                         r  h7_reg[hammingDistances][finalStates][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.907     2.238    clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  h7_reg[hammingDistances][finalStates][4][1]/C
                         clock pessimism             -0.528     1.710    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.121     1.831    h7_reg[hammingDistances][finalStates][4][1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 h7_reg[hammingDistances][finalStates][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            h7_reg[hammingDistances][finalStates][5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.501%)  route 0.136ns (39.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.052    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.632     1.710    clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  h7_reg[hammingDistances][finalStates][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.874 r  h7_reg[hammingDistances][finalStates][5][3]/Q
                         net (fo=1, routed)           0.136     2.010    h7_reg[hammingDistances][finalStates_n_0_][5][3]
    SLICE_X30Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  h7[hammingDistances][finalStates][5][3]_i_2/O
                         net (fo=5, routed)           0.000     2.055    h7[hammingDistances][finalStates][5][3]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  h7_reg[hammingDistances][finalStates][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.302    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.908     2.239    clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  h7_reg[hammingDistances][finalStates][5][3]/C
                         clock pessimism             -0.529     1.710    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.121     1.831    h7_reg[hammingDistances][finalStates][5][3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X21Y8    FSM_onehot_steps_n_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y8    FSM_onehot_steps_n_reg[0]_fret/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y8    FSM_onehot_steps_n_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y8    FSM_onehot_steps_n_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y8    FSM_onehot_steps_n_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y8    FSM_onehot_steps_n_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y8    FSM_onehot_steps_n_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y8    FSM_onehot_steps_n_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y10   h1_reg[aTransition][1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y2    h4_reg[hammingDistances][finalStates][3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y2    h4_reg[hammingDistances][finalStates][3][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y1    h4_reg[hammingDistances][finalStates][3][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y3    h4_reg[hammingDistances][finalStates][5][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y3    h4_reg[hammingDistances][finalStates][5][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y14    out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y14    out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y14    out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y4    h3_reg[hammingDistances][finalStates][2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y4    h3_reg[hammingDistances][finalStates][2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y3     h4_reg[hammingDistances][finalStates][1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y1    h4_reg[hammingDistances][finalStates][3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y1    h4_reg[hammingDistances][finalStates][3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y2    h4_reg[hammingDistances][finalStates][3][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y2    h4_reg[hammingDistances][finalStates][3][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y1    h4_reg[hammingDistances][finalStates][3][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y2    h5_reg[hammingDistances][finalStates][6][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y2    h5_reg[hammingDistances][finalStates][7][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y2    h5_reg[hammingDistances][finalStates][7][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y2    h5_reg[hammingDistances][finalStates][7][4]/C



