// Seed: 2723831175
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5
);
  logic id_6 = 1;
  logic id_7;
  logic id_8;
  logic id_9;
endmodule
