
*** Running vivado
    with args -log dec512.vds -m64 -mode batch -messageDb vivado.pb -notrace -source dec512.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source dec512.tcl -notrace
Command: synth_design -top dec512 -part xc7a200tfbg676-2 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.668 ; gain = 132.926 ; free physical = 181 ; free virtual = 5871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dec512' [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/sources_1/new/dec512.v:25]
	Parameter wait_dec bound to: 2'b00 
	Parameter dec_mul bound to: 2'b01 
	Parameter dec_add bound to: 2'b10 
	Parameter decode bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dec512' (1#1) [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/sources_1/new/dec512.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.043 ; gain = 258.301 ; free physical = 220 ; free virtual = 5738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.043 ; gain = 258.301 ; free physical = 213 ; free virtual = 5737
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1443.660 ; gain = 2.000 ; free physical = 179 ; free virtual = 5568
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 101801 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.660 ; gain = 616.918 ; free physical = 204 ; free virtual = 5570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.660 ; gain = 616.918 ; free physical = 204 ; free virtual = 5570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.660 ; gain = 616.918 ; free physical = 204 ; free virtual = 5570
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/sources_1/new/dec512.v:113]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Valid_reg' [/home/shahriar/IDEAS/papers/remote-attestation/implementations/hardware/raz/raz.srcs/sources_1/new/dec512.v:176]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1538.645 ; gain = 711.902 ; free physical = 180 ; free virtual = 5365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 512   
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 512   
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 513   
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 513   
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dec512 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 512   
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 512   
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 513   
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 513   
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1538.652 ; gain = 711.910 ; free physical = 179 ; free virtual = 5364
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4095]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4094]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4093]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4092]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4091]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4090]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4089]
WARNING: [Synth 8-3331] design dec512 has unconnected port c2[4088]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1595.777 ; gain = 769.035 ; free physical = 186 ; free virtual = 5313
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1595.777 ; gain = 769.035 ; free physical = 186 ; free virtual = 5313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1595.777 ; gain = 769.035 ; free physical = 175 ; free virtual = 5173
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1595.777 ; gain = 769.035 ; free physical = 175 ; free virtual = 5173

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1595.777 ; gain = 769.035 ; free physical = 191 ; free virtual = 5188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 285 ; free virtual = 5148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 293 ; free virtual = 5157
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 293 ; free virtual = 5157

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 293 ; free virtual = 5157
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 195 ; free virtual = 5049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 195 ; free virtual = 5049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 195 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 195 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 194 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 194 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1024|
|3     |LUT1   |     8|
|4     |LUT2   |   518|
|5     |LUT3   |     3|
|6     |LUT4   |  3579|
|7     |LUT5   |  4615|
|8     |LUT6   |     3|
|9     |FDRE   |  4630|
|10    |LD     |     1|
|11    |IBUF   |  8699|
|12    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 23594|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 194 ; free virtual = 5048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 1725.918 ; gain = 450.633 ; free physical = 194 ; free virtual = 5048
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1725.918 ; gain = 899.176 ; free physical = 194 ; free virtual = 5048
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dec512' is not ideal for floorplanning, since the cellview 'dec512' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:53 . Memory (MB): peak = 1757.934 ; gain = 859.875 ; free physical = 283 ; free virtual = 5136
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1789.949 ; gain = 0.000 ; free physical = 196 ; free virtual = 5052
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 17:52:15 2023...
