Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/FA10_tb_isim_beh.exe -prj E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/FA10_tb_beh.prj work.FA10_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/../HA/HA.vhd" into library work
Parsing VHDL file "E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/../FA/FA.vhd" into library work
Parsing VHDL file "E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/FA10.vhd" into library work
Parsing VHDL file "E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/FA10_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture ha_arch of entity HA [ha_default]
Compiling architecture fa_arch of entity FA [fa_default]
Compiling architecture fa10_arch of entity FA10 [fa10_default]
Compiling architecture tb of entity fa10_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable E:/Works/GitHub/Systolic-Processor-On-FPGA/ISE Design Files/FA10/FA10_tb_isim_beh.exe
Fuse Memory Usage: 27836 KB
Fuse CPU Usage: 452 ms
