{"index": 866, "svad": "This property verifies that when the reset signal RxReset becomes asserted (active high), the TypeLengthOK signal must be zero on the next rising edge of the clock MRxClk. The property is only active when RxReset is not zero, and it triggers immediately when RxReset transitions to 1. The expected behavior is that exactly one clock cycle later, TypeLengthOK must be 0. If this condition is not met, the assertion fails.", "reference_sva": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 TypeLengthOK == 0;\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_TypeLengthOK_RxReset) else $error(\"Assertion failed: TypeLengthOK signal is not 0 one cycle after RxReset is asserted\");", "generated_sva": "property p_TypeLengthOK_after_reset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n    $rose(RxReset) |=> (TypeLengthOK == 0);\nendproperty\n\nassert property (p_TypeLengthOK_after_reset);", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_TypeLengthOK_RxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `TypeLengthOK`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `RxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `RxReset == 1`\n    * Response condition: `##1 TypeLengthOK == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `RxReset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 TypeLengthOK == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (RxReset == 0)`\n    * Property is disabled when reset `RxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) RxReset == 1 |-> ##1 TypeLengthOK == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 TypeLengthOK == 0;\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_TypeLengthOK_RxReset) else $error(\"Assertion failed: TypeLengthOK signal is not 0 one cycle after RxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_TypeLengthOK_RxReset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 3.047234058380127, "verification_time": 0.02112102508544922, "from_cache": false}