#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000110e6b0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0000000001512e90_0 .var "CLK", 0 0;
v0000000001512990_0 .var "RST", 0 0;
v0000000001512a30_0 .var/i "count", 31 0;
S_0000000001045f20 .scope module, "cpu" "Simple_Single_CPU" 2 12, 3 2 0, S_000000000110e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_00000000014aa3a0 .functor AND 1, v000000000150bd60_0, L_00000000015134d0, C4<1>, C4<1>;
L_00000000014aafe0 .functor OR 1, L_0000000001512280, v00000000014b4f60_0, C4<0>, C4<0>;
L_00000000014ab050 .functor AND 1, L_0000000001510fc0, L_00000000015107a0, C4<1>, C4<1>;
L_00000000014aa170 .functor AND 1, v000000000150c080_0, v00000000014b4920_0, C4<1>, C4<1>;
v000000000150c3a0_0 .net "ALUCtrl", 3 0, v00000000014b5320_0;  1 drivers
v000000000150a640_0 .net "ALUOp", 2 0, v000000000150bcc0_0;  1 drivers
v000000000150a6e0_0 .net "ALUSrc", 0 0, v000000000150b7c0_0;  1 drivers
v000000000150a780_0 .net "ALUoutput", 31 0, v00000000014b4380_0;  1 drivers
v000000000150af00_0 .net "BranchType", 1 0, v000000000150ad20_0;  1 drivers
v000000000150a8c0_0 .net "Jump", 0 0, v000000000150adc0_0;  1 drivers
v000000000150a820_0 .net "MemIn_ctrl", 0 0, v00000000014b44c0_0;  1 drivers
v000000000150b4a0_0 .net "MemRead", 0 0, v000000000150bc20_0;  1 drivers
v000000000150b860_0 .net "MemToReg", 1 0, v000000000150c260_0;  1 drivers
v000000000150b9a0_0 .net "MemWrite", 0 0, v000000000150bb80_0;  1 drivers
v000000000150abe0_0 .net "RS", 31 0, L_00000000014aaf00;  1 drivers
v000000000150bae0_0 .net "RT", 31 0, L_00000000014aaa30;  1 drivers
v000000000150be00_0 .net "Readdata", 31 0, v00000000014b5780_0;  1 drivers
v000000000150ac80_0 .net "RegDout", 4 0, v0000000001100310_0;  1 drivers
v000000000150b040_0 .net "RegDst", 1 0, v000000000150aaa0_0;  1 drivers
v000000000150b0e0_0 .net "RegWrite", 0 0, v000000000150bd60_0;  1 drivers
v000000000150b540_0 .var "Reg_current_program", 31 0;
v000000000150b5e0_0 .net "RtALU", 31 0, v0000000001101490_0;  1 drivers
v000000000150b900_0 .net "SignExtend", 31 0, v000000000150afa0_0;  1 drivers
v0000000001512f30_0 .net "WriteData", 31 0, v000000000150bfe0_0;  1 drivers
v0000000001513930_0 .net "ZeroExtend", 31 0, L_00000000015137f0;  1 drivers
v0000000001512850_0 .net *"_s19", 3 0, L_0000000001511d80;  1 drivers
v0000000001514150_0 .net *"_s21", 25 0, L_0000000001510700;  1 drivers
L_0000000001514660 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015139d0_0 .net/2u *"_s22", 1 0, L_0000000001514660;  1 drivers
v0000000001513570_0 .net *"_s27", 0 0, L_0000000001512280;  1 drivers
v00000000015140b0_0 .net *"_s31", 0 0, L_0000000001511f60;  1 drivers
v00000000015141f0_0 .net *"_s33", 0 0, L_0000000001510fc0;  1 drivers
v0000000001513750_0 .net *"_s35", 0 0, L_00000000015107a0;  1 drivers
L_00000000015146f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001512710_0 .net/2u *"_s48", 26 0, L_00000000015146f0;  1 drivers
v0000000001513c50_0 .net *"_s51", 4 0, L_0000000001511600;  1 drivers
v0000000001512670_0 .net *"_s7", 0 0, L_00000000015134d0;  1 drivers
v00000000015143d0_0 .net "branch", 0 0, v000000000150c080_0;  1 drivers
v0000000001513bb0_0 .net "branch_address", 31 0, v00000000014b50a0_0;  1 drivers
v0000000001512530_0 .net "branch_judge", 0 0, v00000000014b4920_0;  1 drivers
v0000000001513250_0 .net "branch_or_jump", 31 0, v00000000014b4560_0;  1 drivers
v0000000001513ed0_0 .net "branch_select_pc_or_not", 31 0, v0000000001101ad0_0;  1 drivers
v0000000001512fd0_0 .net "clk_i", 0 0, v0000000001512e90_0;  1 drivers
v0000000001513110_0 .net "current_program", 31 0, v00000000011003b0_0;  1 drivers
v0000000001513cf0_0 .net "extend", 31 0, v0000000001101f30_0;  1 drivers
v0000000001514290_0 .net "extend_choose", 0 0, v000000000150b360_0;  1 drivers
v0000000001514330_0 .net "extend_shift_two", 31 0, L_0000000001513b10;  1 drivers
v0000000001514010_0 .net "instruction", 31 0, v00000000014b41a0_0;  1 drivers
v0000000001513430_0 .net "jr_ctrl", 0 0, v00000000014b6040_0;  1 drivers
v0000000001513070_0 .net "next_address", 31 0, v00000000014b5000_0;  1 drivers
v0000000001512b70_0 .net "now_address", 31 0, v0000000001101850_0;  1 drivers
v0000000001513890_0 .net "result", 31 0, v0000000001100e50_0;  1 drivers
v00000000015125d0_0 .net "rst_i", 0 0, v0000000001512990_0;  1 drivers
v0000000001513390_0 .net "shamt", 31 0, v0000000001100ef0_0;  1 drivers
v00000000015127b0_0 .net "shamt_ctrl", 0 0, v00000000014b4e20_0;  1 drivers
v00000000015132f0_0 .net "shifter_out", 31 0, v000000000150c120_0;  1 drivers
v00000000015128f0_0 .net "zero", 0 0, v00000000014b4f60_0;  1 drivers
E_00000000014ada10 .event edge, v00000000011003b0_0;
L_0000000001512d50 .part v00000000014b41a0_0, 21, 5;
L_0000000001513e30 .part v00000000014b41a0_0, 16, 5;
L_00000000015134d0 .reduce/nor v00000000014b6040_0;
L_0000000001513610 .part v00000000014b41a0_0, 26, 6;
L_0000000001513d90 .part v00000000014b41a0_0, 0, 6;
L_00000000015136b0 .part v00000000014b41a0_0, 0, 16;
L_0000000001513a70 .part v00000000014b41a0_0, 0, 16;
L_0000000001511d80 .part v00000000014b5000_0, 28, 4;
L_0000000001510700 .part v00000000014b41a0_0, 0, 26;
L_0000000001511c40 .concat [ 2 26 4 0], L_0000000001514660, L_0000000001510700, L_0000000001511d80;
L_0000000001512280 .part v0000000001100e50_0, 31, 1;
L_0000000001511f60 .part v0000000001100e50_0, 31, 1;
L_0000000001510fc0 .reduce/nor L_0000000001511f60;
L_00000000015107a0 .reduce/nor v00000000014b4f60_0;
L_00000000015119c0 .reduce/nor v00000000014b4f60_0;
L_00000000015116a0 .part v00000000014b41a0_0, 16, 5;
L_0000000001510de0 .part v00000000014b41a0_0, 11, 5;
L_0000000001511600 .part v00000000014b41a0_0, 6, 5;
L_00000000015108e0 .concat [ 5 27 0 0], L_0000000001511600, L_00000000015146f0;
S_00000000010ce6a0 .scope module, "AC" "ALU_Ctrl" 3 106, 4 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 1 "MemIn_ctrl_o";
    .port_info 3 /OUTPUT 1 "shamt_ctrl_o";
    .port_info 4 /OUTPUT 1 "jr_ctrl_o";
    .port_info 5 /OUTPUT 4 "ALUCtrl_o";
v00000000014b5320_0 .var "ALUCtrl_o", 3 0;
v00000000014b5fa0_0 .net "ALUOp_i", 2 0, v000000000150bcc0_0;  alias, 1 drivers
v00000000014b44c0_0 .var "MemIn_ctrl_o", 0 0;
v00000000014b4b00_0 .net "funct_i", 5 0, L_0000000001513d90;  1 drivers
v00000000014b6040_0 .var "jr_ctrl_o", 0 0;
v00000000014b4e20_0 .var "shamt_ctrl_o", 0 0;
E_00000000014adcd0 .event edge, v00000000014b5fa0_0, v00000000014b4b00_0;
S_00000000010ce830 .scope module, "ALU_unit" "ALU" 3 126, 5 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
v00000000014b5280_0 .net "ctrl_i", 3 0, v00000000014b5320_0;  alias, 1 drivers
v00000000014b4380_0 .var "result_o", 31 0;
v00000000014b4ec0_0 .net "src1_i", 31 0, L_00000000014aaf00;  alias, 1 drivers
v00000000014b4740_0 .net "src2_i", 31 0, v0000000001101490_0;  alias, 1 drivers
v00000000014b4f60_0 .var "zero_o", 0 0;
E_00000000014ae190 .event edge, v00000000014b5320_0, v00000000014b4ec0_0, v00000000014b4740_0, v00000000014b4380_0;
S_00000000010b5ff0 .scope module, "Adder1" "Adder" 3 61, 6 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000000014b5e60_0 .net "src1_i", 31 0, v0000000001101850_0;  alias, 1 drivers
L_00000000015144f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014b5460_0 .net "src2_i", 31 0, L_00000000015144f8;  1 drivers
v00000000014b5000_0 .var "sum_o", 31 0;
E_00000000014ae950 .event edge, v00000000014b5e60_0, v00000000014b5460_0;
S_00000000010b6180 .scope module, "Adder2" "Adder" 3 67, 6 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000000014b55a0_0 .net "src1_i", 31 0, v00000000014b5000_0;  alias, 1 drivers
v00000000014b5f00_0 .net "src2_i", 31 0, L_0000000001513b10;  alias, 1 drivers
v00000000014b50a0_0 .var "sum_o", 31 0;
E_00000000014ae1d0 .event edge, v00000000014b5000_0, v00000000014b5f00_0;
S_00000000010abf40 .scope module, "Branch_mux" "MUX_4to1" 3 177, 7 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "data2_i";
    .port_info 3 /INPUT 1 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 1 "data_o";
P_00000000014aee50 .param/l "size" 0 7 11, +C4<00000000000000000000000000000001>;
v00000000014b42e0_0 .net "data0_i", 0 0, v00000000014b4f60_0;  alias, 1 drivers
v00000000014b5820_0 .net "data1_i", 0 0, L_00000000014aafe0;  1 drivers
v00000000014b5140_0 .net "data2_i", 0 0, L_00000000014ab050;  1 drivers
v00000000014b4a60_0 .net "data3_i", 0 0, L_00000000015119c0;  1 drivers
v00000000014b4920_0 .var "data_o", 0 0;
v00000000014b5640_0 .net "select_i", 1 0, v000000000150ad20_0;  alias, 1 drivers
E_00000000014ae650/0 .event edge, v00000000014b5640_0, v00000000014b4f60_0, v00000000014b5820_0, v00000000014b5140_0;
E_00000000014ae650/1 .event edge, v00000000014b4a60_0;
E_00000000014ae650 .event/or E_00000000014ae650/0, E_00000000014ae650/1;
S_00000000010ac0d0 .scope module, "Data_Memory" "Data_Memory" 3 147, 8 1 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v00000000014b56e0 .array "Mem", 127 0, 7 0;
v00000000014b5be0_0 .net "MemRead_i", 0 0, v000000000150bc20_0;  alias, 1 drivers
v00000000014b49c0_0 .net "MemWrite_i", 0 0, v000000000150bb80_0;  alias, 1 drivers
v00000000014b4ba0_0 .net "addr_i", 31 0, v0000000001100e50_0;  alias, 1 drivers
v00000000014b5960_0 .net "clk_i", 0 0, v0000000001512e90_0;  alias, 1 drivers
v00000000014b5d20_0 .net "data_i", 31 0, L_00000000014aaa30;  alias, 1 drivers
v00000000014b5780_0 .var "data_o", 31 0;
v00000000014b5dc0_0 .var/i "i", 31 0;
v00000000014b5a00 .array "memory", 31 0;
v00000000014b5a00_0 .net v00000000014b5a00 0, 31 0, L_0000000001513f70; 1 drivers
v00000000014b5a00_1 .net v00000000014b5a00 1, 31 0, L_0000000001510a20; 1 drivers
v00000000014b5a00_2 .net v00000000014b5a00 2, 31 0, L_0000000001510520; 1 drivers
v00000000014b5a00_3 .net v00000000014b5a00 3, 31 0, L_0000000001512140; 1 drivers
v00000000014b5a00_4 .net v00000000014b5a00 4, 31 0, L_0000000001510f20; 1 drivers
v00000000014b5a00_5 .net v00000000014b5a00 5, 31 0, L_0000000001511740; 1 drivers
v00000000014b5a00_6 .net v00000000014b5a00 6, 31 0, L_0000000001510ac0; 1 drivers
v00000000014b5a00_7 .net v00000000014b5a00 7, 31 0, L_00000000015121e0; 1 drivers
v00000000014b5a00_8 .net v00000000014b5a00 8, 31 0, L_00000000015112e0; 1 drivers
v00000000014b5a00_9 .net v00000000014b5a00 9, 31 0, L_0000000001511ce0; 1 drivers
v00000000014b5a00_10 .net v00000000014b5a00 10, 31 0, L_0000000001510840; 1 drivers
v00000000014b5a00_11 .net v00000000014b5a00 11, 31 0, L_00000000015117e0; 1 drivers
v00000000014b5a00_12 .net v00000000014b5a00 12, 31 0, L_0000000001510b60; 1 drivers
v00000000014b5a00_13 .net v00000000014b5a00 13, 31 0, L_0000000001511380; 1 drivers
v00000000014b5a00_14 .net v00000000014b5a00 14, 31 0, L_0000000001511100; 1 drivers
v00000000014b5a00_15 .net v00000000014b5a00 15, 31 0, L_0000000001510c00; 1 drivers
v00000000014b5a00_16 .net v00000000014b5a00 16, 31 0, L_00000000015114c0; 1 drivers
v00000000014b5a00_17 .net v00000000014b5a00 17, 31 0, L_0000000001510ca0; 1 drivers
v00000000014b5a00_18 .net v00000000014b5a00 18, 31 0, L_0000000001510e80; 1 drivers
v00000000014b5a00_19 .net v00000000014b5a00 19, 31 0, L_0000000001512320; 1 drivers
v00000000014b5a00_20 .net v00000000014b5a00 20, 31 0, L_00000000015123c0; 1 drivers
v00000000014b5a00_21 .net v00000000014b5a00 21, 31 0, L_0000000001510d40; 1 drivers
v00000000014b5a00_22 .net v00000000014b5a00 22, 31 0, L_0000000001511880; 1 drivers
v00000000014b5a00_23 .net v00000000014b5a00 23, 31 0, L_00000000015111a0; 1 drivers
v00000000014b5a00_24 .net v00000000014b5a00 24, 31 0, L_0000000001511560; 1 drivers
v00000000014b5a00_25 .net v00000000014b5a00 25, 31 0, L_0000000001511ec0; 1 drivers
v00000000014b5a00_26 .net v00000000014b5a00 26, 31 0, L_00000000015105c0; 1 drivers
v00000000014b5a00_27 .net v00000000014b5a00 27, 31 0, L_0000000001511060; 1 drivers
v00000000014b5a00_28 .net v00000000014b5a00 28, 31 0, L_0000000001510980; 1 drivers
v00000000014b5a00_29 .net v00000000014b5a00 29, 31 0, L_0000000001511920; 1 drivers
v00000000014b5a00_30 .net v00000000014b5a00 30, 31 0, L_0000000001510660; 1 drivers
v00000000014b5a00_31 .net v00000000014b5a00 31, 31 0, L_0000000001511e20; 1 drivers
E_00000000014aebd0 .event edge, v00000000014b5be0_0, v00000000014b4ba0_0;
E_00000000014af050 .event posedge, v00000000014b5960_0;
v00000000014b56e0_0 .array/port v00000000014b56e0, 0;
v00000000014b56e0_1 .array/port v00000000014b56e0, 1;
v00000000014b56e0_2 .array/port v00000000014b56e0, 2;
v00000000014b56e0_3 .array/port v00000000014b56e0, 3;
L_0000000001513f70 .concat [ 8 8 8 8], v00000000014b56e0_0, v00000000014b56e0_1, v00000000014b56e0_2, v00000000014b56e0_3;
v00000000014b56e0_4 .array/port v00000000014b56e0, 4;
v00000000014b56e0_5 .array/port v00000000014b56e0, 5;
v00000000014b56e0_6 .array/port v00000000014b56e0, 6;
v00000000014b56e0_7 .array/port v00000000014b56e0, 7;
L_0000000001510a20 .concat [ 8 8 8 8], v00000000014b56e0_4, v00000000014b56e0_5, v00000000014b56e0_6, v00000000014b56e0_7;
v00000000014b56e0_8 .array/port v00000000014b56e0, 8;
v00000000014b56e0_9 .array/port v00000000014b56e0, 9;
v00000000014b56e0_10 .array/port v00000000014b56e0, 10;
v00000000014b56e0_11 .array/port v00000000014b56e0, 11;
L_0000000001510520 .concat [ 8 8 8 8], v00000000014b56e0_8, v00000000014b56e0_9, v00000000014b56e0_10, v00000000014b56e0_11;
v00000000014b56e0_12 .array/port v00000000014b56e0, 12;
v00000000014b56e0_13 .array/port v00000000014b56e0, 13;
v00000000014b56e0_14 .array/port v00000000014b56e0, 14;
v00000000014b56e0_15 .array/port v00000000014b56e0, 15;
L_0000000001512140 .concat [ 8 8 8 8], v00000000014b56e0_12, v00000000014b56e0_13, v00000000014b56e0_14, v00000000014b56e0_15;
v00000000014b56e0_16 .array/port v00000000014b56e0, 16;
v00000000014b56e0_17 .array/port v00000000014b56e0, 17;
v00000000014b56e0_18 .array/port v00000000014b56e0, 18;
v00000000014b56e0_19 .array/port v00000000014b56e0, 19;
L_0000000001510f20 .concat [ 8 8 8 8], v00000000014b56e0_16, v00000000014b56e0_17, v00000000014b56e0_18, v00000000014b56e0_19;
v00000000014b56e0_20 .array/port v00000000014b56e0, 20;
v00000000014b56e0_21 .array/port v00000000014b56e0, 21;
v00000000014b56e0_22 .array/port v00000000014b56e0, 22;
v00000000014b56e0_23 .array/port v00000000014b56e0, 23;
L_0000000001511740 .concat [ 8 8 8 8], v00000000014b56e0_20, v00000000014b56e0_21, v00000000014b56e0_22, v00000000014b56e0_23;
v00000000014b56e0_24 .array/port v00000000014b56e0, 24;
v00000000014b56e0_25 .array/port v00000000014b56e0, 25;
v00000000014b56e0_26 .array/port v00000000014b56e0, 26;
v00000000014b56e0_27 .array/port v00000000014b56e0, 27;
L_0000000001510ac0 .concat [ 8 8 8 8], v00000000014b56e0_24, v00000000014b56e0_25, v00000000014b56e0_26, v00000000014b56e0_27;
v00000000014b56e0_28 .array/port v00000000014b56e0, 28;
v00000000014b56e0_29 .array/port v00000000014b56e0, 29;
v00000000014b56e0_30 .array/port v00000000014b56e0, 30;
v00000000014b56e0_31 .array/port v00000000014b56e0, 31;
L_00000000015121e0 .concat [ 8 8 8 8], v00000000014b56e0_28, v00000000014b56e0_29, v00000000014b56e0_30, v00000000014b56e0_31;
v00000000014b56e0_32 .array/port v00000000014b56e0, 32;
v00000000014b56e0_33 .array/port v00000000014b56e0, 33;
v00000000014b56e0_34 .array/port v00000000014b56e0, 34;
v00000000014b56e0_35 .array/port v00000000014b56e0, 35;
L_00000000015112e0 .concat [ 8 8 8 8], v00000000014b56e0_32, v00000000014b56e0_33, v00000000014b56e0_34, v00000000014b56e0_35;
v00000000014b56e0_36 .array/port v00000000014b56e0, 36;
v00000000014b56e0_37 .array/port v00000000014b56e0, 37;
v00000000014b56e0_38 .array/port v00000000014b56e0, 38;
v00000000014b56e0_39 .array/port v00000000014b56e0, 39;
L_0000000001511ce0 .concat [ 8 8 8 8], v00000000014b56e0_36, v00000000014b56e0_37, v00000000014b56e0_38, v00000000014b56e0_39;
v00000000014b56e0_40 .array/port v00000000014b56e0, 40;
v00000000014b56e0_41 .array/port v00000000014b56e0, 41;
v00000000014b56e0_42 .array/port v00000000014b56e0, 42;
v00000000014b56e0_43 .array/port v00000000014b56e0, 43;
L_0000000001510840 .concat [ 8 8 8 8], v00000000014b56e0_40, v00000000014b56e0_41, v00000000014b56e0_42, v00000000014b56e0_43;
v00000000014b56e0_44 .array/port v00000000014b56e0, 44;
v00000000014b56e0_45 .array/port v00000000014b56e0, 45;
v00000000014b56e0_46 .array/port v00000000014b56e0, 46;
v00000000014b56e0_47 .array/port v00000000014b56e0, 47;
L_00000000015117e0 .concat [ 8 8 8 8], v00000000014b56e0_44, v00000000014b56e0_45, v00000000014b56e0_46, v00000000014b56e0_47;
v00000000014b56e0_48 .array/port v00000000014b56e0, 48;
v00000000014b56e0_49 .array/port v00000000014b56e0, 49;
v00000000014b56e0_50 .array/port v00000000014b56e0, 50;
v00000000014b56e0_51 .array/port v00000000014b56e0, 51;
L_0000000001510b60 .concat [ 8 8 8 8], v00000000014b56e0_48, v00000000014b56e0_49, v00000000014b56e0_50, v00000000014b56e0_51;
v00000000014b56e0_52 .array/port v00000000014b56e0, 52;
v00000000014b56e0_53 .array/port v00000000014b56e0, 53;
v00000000014b56e0_54 .array/port v00000000014b56e0, 54;
v00000000014b56e0_55 .array/port v00000000014b56e0, 55;
L_0000000001511380 .concat [ 8 8 8 8], v00000000014b56e0_52, v00000000014b56e0_53, v00000000014b56e0_54, v00000000014b56e0_55;
v00000000014b56e0_56 .array/port v00000000014b56e0, 56;
v00000000014b56e0_57 .array/port v00000000014b56e0, 57;
v00000000014b56e0_58 .array/port v00000000014b56e0, 58;
v00000000014b56e0_59 .array/port v00000000014b56e0, 59;
L_0000000001511100 .concat [ 8 8 8 8], v00000000014b56e0_56, v00000000014b56e0_57, v00000000014b56e0_58, v00000000014b56e0_59;
v00000000014b56e0_60 .array/port v00000000014b56e0, 60;
v00000000014b56e0_61 .array/port v00000000014b56e0, 61;
v00000000014b56e0_62 .array/port v00000000014b56e0, 62;
v00000000014b56e0_63 .array/port v00000000014b56e0, 63;
L_0000000001510c00 .concat [ 8 8 8 8], v00000000014b56e0_60, v00000000014b56e0_61, v00000000014b56e0_62, v00000000014b56e0_63;
v00000000014b56e0_64 .array/port v00000000014b56e0, 64;
v00000000014b56e0_65 .array/port v00000000014b56e0, 65;
v00000000014b56e0_66 .array/port v00000000014b56e0, 66;
v00000000014b56e0_67 .array/port v00000000014b56e0, 67;
L_00000000015114c0 .concat [ 8 8 8 8], v00000000014b56e0_64, v00000000014b56e0_65, v00000000014b56e0_66, v00000000014b56e0_67;
v00000000014b56e0_68 .array/port v00000000014b56e0, 68;
v00000000014b56e0_69 .array/port v00000000014b56e0, 69;
v00000000014b56e0_70 .array/port v00000000014b56e0, 70;
v00000000014b56e0_71 .array/port v00000000014b56e0, 71;
L_0000000001510ca0 .concat [ 8 8 8 8], v00000000014b56e0_68, v00000000014b56e0_69, v00000000014b56e0_70, v00000000014b56e0_71;
v00000000014b56e0_72 .array/port v00000000014b56e0, 72;
v00000000014b56e0_73 .array/port v00000000014b56e0, 73;
v00000000014b56e0_74 .array/port v00000000014b56e0, 74;
v00000000014b56e0_75 .array/port v00000000014b56e0, 75;
L_0000000001510e80 .concat [ 8 8 8 8], v00000000014b56e0_72, v00000000014b56e0_73, v00000000014b56e0_74, v00000000014b56e0_75;
v00000000014b56e0_76 .array/port v00000000014b56e0, 76;
v00000000014b56e0_77 .array/port v00000000014b56e0, 77;
v00000000014b56e0_78 .array/port v00000000014b56e0, 78;
v00000000014b56e0_79 .array/port v00000000014b56e0, 79;
L_0000000001512320 .concat [ 8 8 8 8], v00000000014b56e0_76, v00000000014b56e0_77, v00000000014b56e0_78, v00000000014b56e0_79;
v00000000014b56e0_80 .array/port v00000000014b56e0, 80;
v00000000014b56e0_81 .array/port v00000000014b56e0, 81;
v00000000014b56e0_82 .array/port v00000000014b56e0, 82;
v00000000014b56e0_83 .array/port v00000000014b56e0, 83;
L_00000000015123c0 .concat [ 8 8 8 8], v00000000014b56e0_80, v00000000014b56e0_81, v00000000014b56e0_82, v00000000014b56e0_83;
v00000000014b56e0_84 .array/port v00000000014b56e0, 84;
v00000000014b56e0_85 .array/port v00000000014b56e0, 85;
v00000000014b56e0_86 .array/port v00000000014b56e0, 86;
v00000000014b56e0_87 .array/port v00000000014b56e0, 87;
L_0000000001510d40 .concat [ 8 8 8 8], v00000000014b56e0_84, v00000000014b56e0_85, v00000000014b56e0_86, v00000000014b56e0_87;
v00000000014b56e0_88 .array/port v00000000014b56e0, 88;
v00000000014b56e0_89 .array/port v00000000014b56e0, 89;
v00000000014b56e0_90 .array/port v00000000014b56e0, 90;
v00000000014b56e0_91 .array/port v00000000014b56e0, 91;
L_0000000001511880 .concat [ 8 8 8 8], v00000000014b56e0_88, v00000000014b56e0_89, v00000000014b56e0_90, v00000000014b56e0_91;
v00000000014b56e0_92 .array/port v00000000014b56e0, 92;
v00000000014b56e0_93 .array/port v00000000014b56e0, 93;
v00000000014b56e0_94 .array/port v00000000014b56e0, 94;
v00000000014b56e0_95 .array/port v00000000014b56e0, 95;
L_00000000015111a0 .concat [ 8 8 8 8], v00000000014b56e0_92, v00000000014b56e0_93, v00000000014b56e0_94, v00000000014b56e0_95;
v00000000014b56e0_96 .array/port v00000000014b56e0, 96;
v00000000014b56e0_97 .array/port v00000000014b56e0, 97;
v00000000014b56e0_98 .array/port v00000000014b56e0, 98;
v00000000014b56e0_99 .array/port v00000000014b56e0, 99;
L_0000000001511560 .concat [ 8 8 8 8], v00000000014b56e0_96, v00000000014b56e0_97, v00000000014b56e0_98, v00000000014b56e0_99;
v00000000014b56e0_100 .array/port v00000000014b56e0, 100;
v00000000014b56e0_101 .array/port v00000000014b56e0, 101;
v00000000014b56e0_102 .array/port v00000000014b56e0, 102;
v00000000014b56e0_103 .array/port v00000000014b56e0, 103;
L_0000000001511ec0 .concat [ 8 8 8 8], v00000000014b56e0_100, v00000000014b56e0_101, v00000000014b56e0_102, v00000000014b56e0_103;
v00000000014b56e0_104 .array/port v00000000014b56e0, 104;
v00000000014b56e0_105 .array/port v00000000014b56e0, 105;
v00000000014b56e0_106 .array/port v00000000014b56e0, 106;
v00000000014b56e0_107 .array/port v00000000014b56e0, 107;
L_00000000015105c0 .concat [ 8 8 8 8], v00000000014b56e0_104, v00000000014b56e0_105, v00000000014b56e0_106, v00000000014b56e0_107;
v00000000014b56e0_108 .array/port v00000000014b56e0, 108;
v00000000014b56e0_109 .array/port v00000000014b56e0, 109;
v00000000014b56e0_110 .array/port v00000000014b56e0, 110;
v00000000014b56e0_111 .array/port v00000000014b56e0, 111;
L_0000000001511060 .concat [ 8 8 8 8], v00000000014b56e0_108, v00000000014b56e0_109, v00000000014b56e0_110, v00000000014b56e0_111;
v00000000014b56e0_112 .array/port v00000000014b56e0, 112;
v00000000014b56e0_113 .array/port v00000000014b56e0, 113;
v00000000014b56e0_114 .array/port v00000000014b56e0, 114;
v00000000014b56e0_115 .array/port v00000000014b56e0, 115;
L_0000000001510980 .concat [ 8 8 8 8], v00000000014b56e0_112, v00000000014b56e0_113, v00000000014b56e0_114, v00000000014b56e0_115;
v00000000014b56e0_116 .array/port v00000000014b56e0, 116;
v00000000014b56e0_117 .array/port v00000000014b56e0, 117;
v00000000014b56e0_118 .array/port v00000000014b56e0, 118;
v00000000014b56e0_119 .array/port v00000000014b56e0, 119;
L_0000000001511920 .concat [ 8 8 8 8], v00000000014b56e0_116, v00000000014b56e0_117, v00000000014b56e0_118, v00000000014b56e0_119;
v00000000014b56e0_120 .array/port v00000000014b56e0, 120;
v00000000014b56e0_121 .array/port v00000000014b56e0, 121;
v00000000014b56e0_122 .array/port v00000000014b56e0, 122;
v00000000014b56e0_123 .array/port v00000000014b56e0, 123;
L_0000000001510660 .concat [ 8 8 8 8], v00000000014b56e0_120, v00000000014b56e0_121, v00000000014b56e0_122, v00000000014b56e0_123;
v00000000014b56e0_124 .array/port v00000000014b56e0, 124;
v00000000014b56e0_125 .array/port v00000000014b56e0, 125;
v00000000014b56e0_126 .array/port v00000000014b56e0, 126;
v00000000014b56e0_127 .array/port v00000000014b56e0, 127;
L_0000000001511e20 .concat [ 8 8 8 8], v00000000014b56e0_124, v00000000014b56e0_125, v00000000014b56e0_126, v00000000014b56e0_127;
S_00000000010a1c00 .scope module, "IM" "Instr_Memory" 3 73, 9 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v00000000014b5aa0 .array "Instr_Mem", 31 0, 31 0;
v00000000014b4420_0 .var/i "i", 31 0;
v00000000014b41a0_0 .var "instr_o", 31 0;
v00000000014b4240_0 .net "pc_addr_i", 31 0, v0000000001101850_0;  alias, 1 drivers
E_00000000014aea10 .event edge, v00000000014b5e60_0;
S_00000000010a1d90 .scope module, "Jump_or_not" "MUX_2to1" 3 169, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014aed10 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000014b4c40_0 .net "data0_i", 31 0, v0000000001101ad0_0;  alias, 1 drivers
v00000000014b5b40_0 .net "data1_i", 31 0, L_0000000001511c40;  1 drivers
v00000000014b4560_0 .var "data_o", 31 0;
v00000000014b46a0_0 .net "select_i", 0 0, v000000000150adc0_0;  alias, 1 drivers
E_00000000014af190 .event edge, v00000000014b46a0_0, v00000000014b5b40_0, v00000000014b4c40_0;
S_000000000109d7c0 .scope module, "MUX_MemIn" "MUX_2to1" 3 211, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014af010 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001044720_0 .net "data0_i", 31 0, v00000000014b4380_0;  alias, 1 drivers
v0000000001101030_0 .net "data1_i", 31 0, v000000000150c120_0;  alias, 1 drivers
v0000000001100e50_0 .var "data_o", 31 0;
v00000000011012b0_0 .net "select_i", 0 0, v00000000014b44c0_0;  alias, 1 drivers
E_00000000014ae250 .event edge, v00000000014b44c0_0, v0000000001101030_0, v00000000014b4380_0;
S_000000000109d950 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 241, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014ae490 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001100630_0 .net "data0_i", 31 0, L_00000000014aaa30;  alias, 1 drivers
v00000000011006d0_0 .net "data1_i", 31 0, v0000000001101f30_0;  alias, 1 drivers
v0000000001101490_0 .var "data_o", 31 0;
v0000000001101350_0 .net "select_i", 0 0, v000000000150b7c0_0;  alias, 1 drivers
E_00000000014aef90 .event edge, v0000000001101350_0, v00000000011006d0_0, v00000000014b5d20_0;
S_000000000109a620 .scope module, "Mux_Extend" "MUX_2to1" 3 234, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014ae690 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000011015d0_0 .net "data0_i", 31 0, v000000000150afa0_0;  alias, 1 drivers
v0000000001101670_0 .net "data1_i", 31 0, L_00000000015137f0;  alias, 1 drivers
v0000000001101f30_0 .var "data_o", 31 0;
v0000000001100db0_0 .net "select_i", 0 0, v000000000150b360_0;  alias, 1 drivers
E_00000000014aee90 .event edge, v0000000001100db0_0, v0000000001101670_0, v00000000011015d0_0;
S_000000000109a7b0 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 195, 11 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_00000000014aec10 .param/l "size" 0 11 10, +C4<00000000000000000000000000000101>;
v0000000001100770_0 .net "data0_i", 4 0, L_00000000015116a0;  1 drivers
v0000000001101df0_0 .net "data1_i", 4 0, L_0000000001510de0;  1 drivers
L_00000000015146a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000000001101d50_0 .net "data2_i", 4 0, L_00000000015146a8;  1 drivers
v0000000001100310_0 .var "data_o", 4 0;
v0000000001101c10_0 .net "select_i", 1 0, v000000000150aaa0_0;  alias, 1 drivers
E_00000000014ae290 .event edge, v0000000001101c10_0, v0000000001100770_0, v0000000001101df0_0, v0000000001101d50_0;
S_0000000001081080 .scope module, "Mux_branch_type" "MUX_2to1" 3 204, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014ae7d0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000011018f0_0 .net "data0_i", 31 0, v00000000014b5000_0;  alias, 1 drivers
v00000000011004f0_0 .net "data1_i", 31 0, v00000000014b50a0_0;  alias, 1 drivers
v0000000001101ad0_0 .var "data_o", 31 0;
v0000000001101cb0_0 .net "select_i", 0 0, L_00000000014aa170;  1 drivers
E_00000000014aefd0 .event edge, v0000000001101cb0_0, v00000000014b50a0_0, v00000000014b5000_0;
S_0000000001081210 .scope module, "Mux_jr" "MUX_2to1" 3 162, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014ae990 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001100270_0 .net "data0_i", 31 0, v00000000014b4560_0;  alias, 1 drivers
v0000000001100d10_0 .net "data1_i", 31 0, L_00000000014aaf00;  alias, 1 drivers
v00000000011003b0_0 .var "data_o", 31 0;
v00000000011009f0_0 .net "select_i", 0 0, v00000000014b6040_0;  alias, 1 drivers
E_00000000014af0d0 .event edge, v00000000014b6040_0, v00000000014b4ec0_0, v00000000014b4560_0;
S_0000000001108d40 .scope module, "Mux_shamt_src" "MUX_2to1" 3 219, 10 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014aea90 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000011013f0_0 .net "data0_i", 31 0, L_00000000015108e0;  1 drivers
v0000000001100090_0 .net "data1_i", 31 0, L_00000000014aaf00;  alias, 1 drivers
v0000000001100ef0_0 .var "data_o", 31 0;
v0000000001100f90_0 .net "select_i", 0 0, v00000000014b4e20_0;  alias, 1 drivers
E_00000000014ae610 .event edge, v00000000014b4e20_0, v00000000014b4ec0_0, v00000000011013f0_0;
S_00000000011083e0 .scope module, "PC" "ProgramCounter" 3 54, 12 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0000000001101e90_0 .net "clk_i", 0 0, v0000000001512e90_0;  alias, 1 drivers
v0000000001101710_0 .net "pc_in_i", 31 0, v00000000011003b0_0;  alias, 1 drivers
v0000000001101850_0 .var "pc_out_o", 31 0;
v0000000001100130_0 .net "rst_i", 0 0, v0000000001512990_0;  alias, 1 drivers
S_0000000001108bb0 .scope module, "RF" "Reg_File" 3 79, 13 1 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000000014aaf00 .functor BUFZ 32, L_0000000001512c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000014aaa30 .functor BUFZ 32, L_0000000001512cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011010d0_0 .net "RDaddr_i", 4 0, v0000000001100310_0;  alias, 1 drivers
v00000000011001d0_0 .net "RDdata_i", 31 0, v000000000150bfe0_0;  alias, 1 drivers
v0000000001100450_0 .net "RSaddr_i", 4 0, L_0000000001512d50;  1 drivers
v0000000001101170_0 .net "RSdata_o", 31 0, L_00000000014aaf00;  alias, 1 drivers
v0000000001100a90_0 .net "RTaddr_i", 4 0, L_0000000001513e30;  1 drivers
v0000000001100810_0 .net "RTdata_o", 31 0, L_00000000014aaa30;  alias, 1 drivers
v0000000001100590_0 .net "RegWrite_i", 0 0, L_00000000014aa3a0;  1 drivers
v00000000011008b0 .array/s "Reg_File", 31 0, 31 0;
v0000000001100950_0 .net *"_s0", 31 0, L_0000000001512c10;  1 drivers
v0000000001101990_0 .net *"_s10", 6 0, L_0000000001512ad0;  1 drivers
L_0000000001514588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001101b70_0 .net *"_s13", 1 0, L_0000000001514588;  1 drivers
v0000000001100b30_0 .net *"_s2", 6 0, L_00000000015131b0;  1 drivers
L_0000000001514540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001100bd0_0 .net *"_s5", 1 0, L_0000000001514540;  1 drivers
v0000000001100c70_0 .net *"_s8", 31 0, L_0000000001512cb0;  1 drivers
v0000000001101210_0 .net "clk_i", 0 0, v0000000001512e90_0;  alias, 1 drivers
v0000000001101530_0 .net "rst_i", 0 0, v0000000001512990_0;  alias, 1 drivers
E_00000000014ae5d0 .event posedge, v00000000014b5960_0, v0000000001100130_0;
L_0000000001512c10 .array/port v00000000011008b0, L_00000000015131b0;
L_00000000015131b0 .concat [ 5 2 0 0], L_0000000001512d50, L_0000000001514540;
L_0000000001512cb0 .array/port v00000000011008b0, L_0000000001512ad0;
L_0000000001512ad0 .concat [ 5 2 0 0], L_0000000001513e30, L_0000000001514588;
S_0000000001108570 .scope module, "SE" "Sign_Extend" 3 115, 14 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000011017b0_0 .net "data_i", 15 0, L_00000000015136b0;  1 drivers
v000000000150afa0_0 .var "data_o", 31 0;
E_00000000014ae9d0 .event edge, v00000000011017b0_0;
S_0000000001108250 .scope module, "Shifter01" "Shift_Left_Two_32" 3 134, 15 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000000000150b400_0 .net *"_s2", 29 0, L_0000000001512df0;  1 drivers
L_0000000001514618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000150b180_0 .net *"_s4", 1 0, L_0000000001514618;  1 drivers
v000000000150aa00_0 .net "data_i", 31 0, v0000000001101f30_0;  alias, 1 drivers
v000000000150a500_0 .net "data_o", 31 0, L_0000000001513b10;  alias, 1 drivers
L_0000000001512df0 .part v0000000001101f30_0, 0, 30;
L_0000000001513b10 .concat [ 2 30 0 0], L_0000000001514618, L_0000000001512df0;
S_0000000001108ed0 .scope module, "Shifter02" "Shifter_under" 3 139, 16 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000000000150b220_0 .net "ALUCtrl_i", 3 0, v00000000014b5320_0;  alias, 1 drivers
v000000000150c120_0 .var "data_o", 31 0;
v000000000150ae60_0 .net "src1_i", 31 0, v0000000001101490_0;  alias, 1 drivers
v000000000150ba40_0 .net "src2_i", 31 0, v0000000001100ef0_0;  alias, 1 drivers
E_00000000014aead0 .event edge, v00000000014b5320_0, v00000000014b4740_0, v0000000001100ef0_0;
S_0000000001108a20 .scope module, "Write_data_mux" "MUX_4to1" 3 186, 7 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_00000000014aec50 .param/l "size" 0 7 11, +C4<00000000000000000000000000100000>;
v000000000150b720_0 .net "data0_i", 31 0, v0000000001100e50_0;  alias, 1 drivers
v000000000150a5a0_0 .net "data1_i", 31 0, v00000000014b5780_0;  alias, 1 drivers
v000000000150ab40_0 .net "data2_i", 31 0, v000000000150afa0_0;  alias, 1 drivers
v000000000150bf40_0 .net "data3_i", 31 0, v00000000014b5000_0;  alias, 1 drivers
v000000000150bfe0_0 .var "data_o", 31 0;
v000000000150b2c0_0 .net "select_i", 1 0, v000000000150c260_0;  alias, 1 drivers
E_00000000014aec90/0 .event edge, v000000000150b2c0_0, v00000000014b4ba0_0, v00000000014b5780_0, v00000000011015d0_0;
E_00000000014aec90/1 .event edge, v00000000014b5000_0;
E_00000000014aec90 .event/or E_00000000014aec90/0, E_00000000014aec90/1;
S_00000000011080c0 .scope module, "Zf" "Zero_filled" 3 120, 17 2 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_00000000014aaf70 .functor BUFZ 16, L_0000000001513a70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000150a960_0 .net *"_s3", 15 0, L_00000000014aaf70;  1 drivers
L_00000000015145d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000150bea0_0 .net/2u *"_s7", 15 0, L_00000000015145d0;  1 drivers
v000000000150b680_0 .net "data_i", 15 0, L_0000000001513a70;  1 drivers
v000000000150c1c0_0 .net "data_o", 31 0, L_00000000015137f0;  alias, 1 drivers
L_00000000015137f0 .concat8 [ 16 16 0 0], L_00000000014aaf70, L_00000000015145d0;
S_0000000001108700 .scope module, "decode" "Decoder" 3 91, 18 3 0, S_0000000001045f20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Extend_mux";
    .port_info 7 /OUTPUT 2 "MemToReg_o";
    .port_info 8 /OUTPUT 2 "BranchType_o";
    .port_info 9 /OUTPUT 1 "Jump_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
v000000000150b7c0_0 .var "ALUSrc_o", 0 0;
v000000000150bcc0_0 .var "ALU_op_o", 2 0;
v000000000150ad20_0 .var "BranchType_o", 1 0;
v000000000150c080_0 .var "Branch_o", 0 0;
v000000000150b360_0 .var "Extend_mux", 0 0;
v000000000150adc0_0 .var "Jump_o", 0 0;
v000000000150bc20_0 .var "MemRead_o", 0 0;
v000000000150c260_0 .var "MemToReg_o", 1 0;
v000000000150bb80_0 .var "MemWrite_o", 0 0;
v000000000150aaa0_0 .var "RegDst_o", 1 0;
v000000000150bd60_0 .var "RegWrite_o", 0 0;
v000000000150c300_0 .net "instr_op_i", 5 0, L_0000000001513610;  1 drivers
E_00000000014aecd0 .event edge, v000000000150c300_0;
    .scope S_00000000011083e0;
T_0 ;
    %wait E_00000000014af050;
    %load/vec4 v0000000001100130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001101850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001101710_0;
    %assign/vec4 v0000000001101850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b5ff0;
T_1 ;
    %wait E_00000000014ae950;
    %load/vec4 v00000000014b5e60_0;
    %load/vec4 v00000000014b5460_0;
    %add;
    %assign/vec4 v00000000014b5000_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010b6180;
T_2 ;
    %wait E_00000000014ae1d0;
    %load/vec4 v00000000014b55a0_0;
    %load/vec4 v00000000014b5f00_0;
    %add;
    %assign/vec4 v00000000014b50a0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010a1c00;
T_3 ;
    %wait E_00000000014aea10;
    %load/vec4 v00000000014b4240_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000014b5aa0, 4;
    %store/vec4 v00000000014b41a0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000010a1c00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014b4420_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000014b4420_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014b4420_0;
    %store/vec4a v00000000014b5aa0, 4, 0;
    %load/vec4 v00000000014b4420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014b4420_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000001108bb0;
T_5 ;
    %wait E_00000000014ae5d0;
    %load/vec4 v0000000001101530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001100590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000011001d0_0;
    %load/vec4 v00000000011010d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000011010d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011008b0, 4;
    %load/vec4 v00000000011010d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011008b0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001108700;
T_6 ;
    %wait E_00000000014aecd0;
    %load/vec4 v000000000150c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000150bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150bd60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000150aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000150bb80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000150ad20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000150adc0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000150c260_0, 0, 2;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000010ce6a0;
T_7 ;
    %wait E_00000000014adcd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b44c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b4e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b6040_0, 0;
    %load/vec4 v00000000014b5fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000014b4b00_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.12 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b44c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b4e20_0, 0;
    %jmp T_7.17;
T_7.13 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b44c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b4e20_0, 0;
    %jmp T_7.17;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b44c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b4e20_0, 0;
    %jmp T_7.17;
T_7.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b6040_0, 0;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b44c0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000014b5320_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001108570;
T_8 ;
    %wait E_00000000014ae9d0;
    %load/vec4 v00000000011017b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000150afa0_0, 4, 16;
    %load/vec4 v00000000011017b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000150afa0_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000010ce830;
T_9 ;
    %wait E_00000000014ae190;
    %load/vec4 v00000000014b5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %and;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %or;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %add;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %sub;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %load/vec4 v00000000014b4380_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %pad/s 1;
    %store/vec4 v00000000014b4f60_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v00000000014b4ec0_0;
    %load/vec4 v00000000014b4740_0;
    %mul;
    %store/vec4 v00000000014b4380_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001108ed0;
T_10 ;
    %wait E_00000000014aead0;
    %load/vec4 v000000000150b220_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150c120_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000000000150ae60_0;
    %ix/getv 4, v000000000150ba40_0;
    %shiftr/s 4;
    %store/vec4 v000000000150c120_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000000000150ae60_0;
    %ix/getv 4, v000000000150ba40_0;
    %shiftr/s 4;
    %store/vec4 v000000000150c120_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000000000150ae60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000150c120_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000000000150ae60_0;
    %ix/getv 4, v000000000150ba40_0;
    %shiftl 4;
    %store/vec4 v000000000150c120_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000010ac0d0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014b5dc0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000014b5dc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000014b5dc0_0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %load/vec4 v00000000014b5dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014b5dc0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014b56e0, 4, 0;
    %end;
    .thread T_11;
    .scope S_00000000010ac0d0;
T_12 ;
    %wait E_00000000014af050;
    %load/vec4 v00000000014b49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000014b5d20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b56e0, 0, 4;
    %load/vec4 v00000000014b5d20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b56e0, 0, 4;
    %load/vec4 v00000000014b5d20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b56e0, 0, 4;
    %load/vec4 v00000000014b5d20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000000014b4ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b56e0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000010ac0d0;
T_13 ;
    %wait E_00000000014aebd0;
    %load/vec4 v00000000014b5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014b56e0, 4;
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014b56e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014b4ba0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014b56e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000000014b4ba0_0;
    %load/vec4a v00000000014b56e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014b5780_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000001081210;
T_14 ;
    %wait E_00000000014af0d0;
    %load/vec4 v00000000011009f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000001100d10_0;
    %assign/vec4 v00000000011003b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001100270_0;
    %assign/vec4 v00000000011003b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000010a1d90;
T_15 ;
    %wait E_00000000014af190;
    %load/vec4 v00000000014b46a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000000014b5b40_0;
    %assign/vec4 v00000000014b4560_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000014b4c40_0;
    %assign/vec4 v00000000014b4560_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000010abf40;
T_16 ;
    %wait E_00000000014ae650;
    %load/vec4 v00000000014b5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v00000000014b42e0_0;
    %assign/vec4 v00000000014b4920_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v00000000014b5820_0;
    %assign/vec4 v00000000014b4920_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v00000000014b5140_0;
    %assign/vec4 v00000000014b4920_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v00000000014b4a60_0;
    %assign/vec4 v00000000014b4920_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001108a20;
T_17 ;
    %wait E_00000000014aec90;
    %load/vec4 v000000000150b2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000000000150b720_0;
    %assign/vec4 v000000000150bfe0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000000000150a5a0_0;
    %assign/vec4 v000000000150bfe0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000000000150ab40_0;
    %assign/vec4 v000000000150bfe0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000000000150bf40_0;
    %assign/vec4 v000000000150bfe0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000109a7b0;
T_18 ;
    %wait E_00000000014ae290;
    %load/vec4 v0000000001101c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0000000001100770_0;
    %assign/vec4 v0000000001100310_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0000000001101df0_0;
    %assign/vec4 v0000000001100310_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0000000001101d50_0;
    %assign/vec4 v0000000001100310_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000001081080;
T_19 ;
    %wait E_00000000014aefd0;
    %load/vec4 v0000000001101cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000011004f0_0;
    %assign/vec4 v0000000001101ad0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000011018f0_0;
    %assign/vec4 v0000000001101ad0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000109d7c0;
T_20 ;
    %wait E_00000000014ae250;
    %load/vec4 v00000000011012b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000000001101030_0;
    %assign/vec4 v0000000001100e50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000001044720_0;
    %assign/vec4 v0000000001100e50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000001108d40;
T_21 ;
    %wait E_00000000014ae610;
    %load/vec4 v0000000001100f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000000001100090_0;
    %assign/vec4 v0000000001100ef0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000011013f0_0;
    %assign/vec4 v0000000001100ef0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000109a620;
T_22 ;
    %wait E_00000000014aee90;
    %load/vec4 v0000000001100db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000000001101670_0;
    %assign/vec4 v0000000001101f30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000000011015d0_0;
    %assign/vec4 v0000000001101f30_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000109d950;
T_23 ;
    %wait E_00000000014aef90;
    %load/vec4 v0000000001101350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v00000000011006d0_0;
    %assign/vec4 v0000000001101490_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000001100630_0;
    %assign/vec4 v0000000001101490_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000001045f20;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150b540_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000000001045f20;
T_25 ;
    %wait E_00000000014ada10;
    %load/vec4 v0000000001513110_0;
    %assign/vec4 v000000000150b540_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000110e6b0;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0000000001512e90_0;
    %inv;
    %store/vec4 v0000000001512e90_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000000000110e6b0;
T_27 ;
    %vpi_call 2 22 "$readmemb", "machine_code_answer.txt", v00000000014b5aa0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "lab3_cpu.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001045f20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001512e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001512990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001512a30_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001512990_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_000000000110e6b0;
T_28 ;
    %wait E_00000000014af050;
    %load/vec4 v0000000001512a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001512a30_0, 0, 32;
    %load/vec4 v0000000001512a30_0;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 36 "$display", "r0 =%d | r1 =%d | r2 =%d | r3 =%d\012r4 =%d | r5 =%d | r6 =%d | r7 =%d\012r8 =%d | r9 =%d | r10=%d | r11=%d\012r29=%d | r31=%d\012", &A<v00000000011008b0, 0>, &A<v00000000011008b0, 1>, &A<v00000000011008b0, 2>, &A<v00000000011008b0, 3>, &A<v00000000011008b0, 4>, &A<v00000000011008b0, 5>, &A<v00000000011008b0, 6>, &A<v00000000011008b0, 7>, &A<v00000000011008b0, 8>, &A<v00000000011008b0, 9>, &A<v00000000011008b0, 10>, &A<v00000000011008b0, 11>, &A<v00000000011008b0, 29>, &A<v00000000011008b0, 31> {0 0 0};
    %vpi_call 2 42 "$display", "0x0  =%d | 0x4  =%d | 0x8  =%d | 0xc  =%d", v00000000014b5a00_0, v00000000014b5a00_1, v00000000014b5a00_2, v00000000014b5a00_3 {0 0 0};
    %vpi_call 2 44 "$display", "0x10 =%d | 0x14 =%d | 0x18 =%d | 0x1c =%d", v00000000014b5a00_4, v00000000014b5a00_5, v00000000014b5a00_6, v00000000014b5a00_7 {0 0 0};
    %vpi_call 2 46 "$display", "0x20 =%d | 0x24 =%d | 0x28 =%d | 0x2c =%d", v00000000014b5a00_8, v00000000014b5a00_9, v00000000014b5a00_10, v00000000014b5a00_11 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "MUX_4to1.v";
    "Data_Memory.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Shifter_under.v";
    "Zero_filled.v";
    "Decoder.v";
