// Seed: 962800158
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input logic id_4
);
  logic id_5;
  initial id_5 = (id_4 ? 1'b0 : 1);
endmodule
