Running: D:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Practicos Arquitectura/Pipeline/insruction_decode_test_isim_beh.exe -prj D:/Practicos Arquitectura/Pipeline/insruction_decode_test_beh.prj work.insruction_decode_test work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/sign_extend.v" into library work
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/registers.v" into library work
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/id_ex.v" into library work
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/Adder.v" into library work
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/instruction_decode.v" into library work
Analyzing Verilog file "D:/Practicos Arquitectura/Pipeline/insruction_decode_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module registers
Compiling module sign_extend
Compiling module adder
Compiling module id_ex
Compiling module instruction_decode
Compiling module insruction_decode_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable D:/Practicos Arquitectura/Pipeline/insruction_decode_test_isim_beh.exe
Fuse Memory Usage: 26460 KB
Fuse CPU Usage: 405 ms
