<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
D:\Gowin\Gowin_V1.9.7Beta\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\MaiBenBen\Desktop\csi1\dk_video_csi\impl\gao\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 10 13:20:12 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>gw_gao</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW2A-18</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>91</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>587</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>172</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>341</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>464</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>110</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>299</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>22</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>485(475 LUTs, 10 ALUs) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>587 / 16512</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>22 / 46</td>
<td>48%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>eth_txc_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_txc_d_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>eth_txc_d</td>
<td>100.0 MHz</td>
<td>238.4 MHz</td>
<td>6</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_txc_d[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.688, 74.365%; route: 0.237, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 50.533%; tC2Q: 0.232, 49.467% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_txc_d[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.375, 74.365%; route: 0.474, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 67.139%; tC2Q: 0.232, 32.861% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.365, 79.130%; route: 0.360, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_txc_d[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.063, 74.365%; route: 0.711, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 75.398%; tC2Q: 0.232, 24.602% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.048, 79.130%; route: 0.540, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_txc_d[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.750, 74.365%; route: 0.948, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.948, 80.339%; tC2Q: 0.232, 19.661% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.730, 79.130%; route: 0.720, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_txc_d[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_txc_d_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>eth_txc_d_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.310</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 3.438, 74.365%; route: 1.185, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 1.185, 83.627%; tC2Q: 0.232, 16.373% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 3.412, 79.130%; route: 0.900, 20.870% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:8s realtime, 0h:0m:7s cputime
<br/>
Memory peak: 47.2MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
