--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml XOR_8bit.twx XOR_8bit.ncd -o XOR_8bit.twr XOR_8bit.pcf

Design file:              XOR_8bit.ncd
Physical constraint file: XOR_8bit.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    1.806(R)|   -0.188(R)|clk_BUFGP         |   0.000|
A<1>        |    0.905(R)|    0.532(R)|clk_BUFGP         |   0.000|
A<2>        |    0.989(R)|    0.465(R)|clk_BUFGP         |   0.000|
A<3>        |    1.308(R)|    0.210(R)|clk_BUFGP         |   0.000|
A<4>        |    1.834(R)|   -0.211(R)|clk_BUFGP         |   0.000|
A<5>        |    1.230(R)|    0.272(R)|clk_BUFGP         |   0.000|
A<6>        |    1.468(R)|    0.082(R)|clk_BUFGP         |   0.000|
A<7>        |    1.417(R)|    0.123(R)|clk_BUFGP         |   0.000|
B<0>        |    2.081(R)|   -0.408(R)|clk_BUFGP         |   0.000|
B<1>        |    0.598(R)|    0.778(R)|clk_BUFGP         |   0.000|
B<2>        |    0.887(R)|    0.546(R)|clk_BUFGP         |   0.000|
B<3>        |    0.827(R)|    0.595(R)|clk_BUFGP         |   0.000|
B<4>        |    1.325(R)|    0.196(R)|clk_BUFGP         |   0.000|
B<5>        |    0.852(R)|    0.574(R)|clk_BUFGP         |   0.000|
B<6>        |    1.367(R)|    0.163(R)|clk_BUFGP         |   0.000|
B<7>        |    0.598(R)|    0.778(R)|clk_BUFGP         |   0.000|
start       |    2.745(R)|    0.477(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Y<0>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<1>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<2>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<3>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<4>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<5>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<6>        |    6.424(R)|clk_BUFGP         |   0.000|
Y<7>        |    6.424(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun May 19 02:33:02 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4479 MB



