; ADD tests

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_BYTE

arrange_code
$00040000 d0 10

assert_code
> ADD.B (A0),D0

arrange_reg

D0 00000001 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00000002 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

arrange_assert_mem
$00050002 01

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_BYTE_OVERFLOW

arrange_code
$00040000 d0 10

assert_code
> ADD.B (A0),D0

arrange_reg

D0 0000007f 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00000080 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -N-O-

arrange_assert_mem
$00050002 01

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_BYTE_CARRY

arrange_code
$00040000 d0 10

assert_code
> ADD.B (A0),D0

arrange_reg

D0 000000ff 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00000000 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00050002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS E-Z-C

arrange_assert_mem
$00050002 01

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_WORD

arrange_code
$00040000 d0 50

assert_code
> ADD.W (A0),D0

arrange_reg

D0 00000001 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00000002 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

arrange_assert_mem
$00060002 00 01

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_WORD_OVERFLOW

arrange_code
$00040000 d0 50

assert_code
> ADD.W (A0),D0

arrange_reg

D0 00007fff 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00008000 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -N-O-

arrange_assert_mem
$00060002 00 01

:ADDRESS_REGISTER_INDIRECT_TO_DATA_REGISTER_DIRECT_WORD_CARRY

arrange_code
$00040000 d0 50

assert_code
> ADD.W (A0),D0

arrange_reg

D0 0000ffff 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 00000000 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 0000d7d7
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS E-Z-C

arrange_assert_mem
$00060002 00 01

:DATA_REGISTER_DIRECT_TO_DATA_REGISTER_DIRECT_LONG

arrange_code
$00040000 de 80

assert_code
> ADD.L D0,D7

arrange_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 54324321
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 77775555
A0 00060002 000000a1 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

:DATA_REGISTER_DIRECT_TO_ADDRESS_REGISTER_INDIRECT_LONG

arrange_code
$00040000 df 99

assert_code
> ADD.L D7,(A1)+

arrange_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 12345678
A0 00060002 00060002 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 000000d6 12345678
A0 00060002 00060006 000000a2 000000a3 000000a4 000000a5 000000a6 000000a7
SR_FLAGS -----

arrange_mem
$00060002 11 22 33 44

assert_mem
$00060002 23 56 89 BC

:DATA_REGISTER_DIRECT_TO_ADDRESS_REGISTER_INDIRECT_WORD

arrange_code
$00040000 dd 5e

assert_code
> ADD.W D6,(A6)+

arrange_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 00002468 12345678
A0 00060002 00060006 000000a2 000000a3 000000a4 000000a5 00060002 000000a7
SR_FLAGS ENZOC

assert_reg

D0 23451234 000000d1 000000d2 000000d3 000000d4 000000d5 00002468 12345678
A0 00060002 00060006 000000a2 000000a3 000000a4 000000a5 00060004 000000a7
SR_FLAGS -----

arrange_mem
$00060002 11 44

assert_mem
$00060002 35 AC

:DATA_REGISTER_DIRECT_TO_ADDRESS_REGISTER_INDIRECT_BYTE

arrange_code
$00040000 d5 20

assert_code
> ADD.B D2,-(A0)

arrange_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 00060003 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 000000a7
SR_FLAGS ENZOC

assert_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 00060002 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 000000a7
SR_FLAGS -N-O-

arrange_mem
$00060002 44

assert_mem
$00060002 8a

:IMMEDIATE_DATA_TO_ADDRESS_REGISTER_DIRECT_WORD

arrange_code
$00040000 d0 fc 44 11

assert_code
> ADDA.W #$4411,A0

arrange_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 ffffff00 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 000000a7
SR_FLAGS -----

assert_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 00004311 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 000000a7
SR_FLAGS -----

:IMMEDIATE_DATA_TO_ADDRESS_REGISTER_DIRECT_LONG

arrange_code
$00040000 df fc 88 88 88 88

assert_code
> ADDA.L #$88888888,A7

arrange_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 a0a0a0a0 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 22220000
SR_FLAGS -----

assert_reg

D0 23451234 000000d1 00000046 000000d3 000000d4 000000d5 00002468 12345678
A0 a0a0a0a0 00060006 000000a2 000000a3 000000a4 000000a5 a6a6a6a6 aaaa8888
SR_FLAGS -----
