% Familia Lógica MOS - Puerta NAND en NMOS
% MOS Logic Family  - NAND Gate using NMOS

% Author: José Domingo Gil Iglesias
% Date: April, 2025

\documentclass[border=10pt]{standalone}
\usepackage[american, siunitx]{circuitikz}

\begin{document}

\begin{circuitikz}
    \ctikzset{tripoles/mos style/arrows}
    \ctikzset{transistors/arrow pos=end}    
    
    \draw (0,0) node[nmos] (n2) {\(N2\)}
        (n2.G) to[short, -o] ++(-1,0) node[left] {\(A\)}
        (n2.D) to[short, *-o] ++(1,0) node[right] {\(V_{out}\)}
        (0,-1.5) node[nmos] (n3) {\(N3\)}
        (n3.G) to[short, -o] ++(-1,0) node[left] {\(B\)}
        (n3.S) node[ground] {} 
        (0,1.5) node[nmos] (n1) {\(N1\)}
        (n1.G) -|++(-0.5,1) coordinate(b) to[short, -*] (b-|n1.D) -- (n1.D)
        (n1.D) to[short, -o] ++(0,1) node[above] {\(V_D\)}
    ;    
\end{circuitikz}

\end{document}
