ring
processor
latency
utilization
contention
outstanding
transaction
traffic
hector
cache
locality
saturation
cycle
branching
efficiency
memory
workload
blocking
topology
prefetching
slotted
processors
multiprocessors
simulator
tradeoff
hierarchy
transfers
memories
unidirectional
multiprocessor
hierarchical
interfaces
questionable
inter
shared
communication
simulating
interconnection
prototype
crossbar
network
interface
validated
accesses
consistency
prohibitively
mem
cause
connections
hardware
hierarchies
increased
distributing
simulation
transactions
realistic
concurrency
caches
access
transfer
request rate
ring utilization
transaction latency
maximum ring
outstanding transactions
hot spot
communication locality
processor efficiency
memory banks
cycle time
ring cycle
target memory
processor cycles
memory cycle
blocking reads
request rates
multiple outstanding
branching factors
memory utilization
mean remote
memory saturation
spot memory
multiple memory
branching factor
ring interface
root ring
spot traffic
topologies with
contention free
workload model
ring levels
hierarchical ring
ring hierarchy
ring utilizations
versus request
traffic patterns
hot spots
factor at
ring topology
ring cycles
source processor
favorite memory
processor module
e request
response packet
cache miss
processor cycle
cache misses
memory contention
workload parameters
remote transaction
processing module
memory latency
cache hit
traffic pattern
request packet
plots efficiency
larger branching
ring saturation
1 ring
ring contention
communication localities
locality model
r u
cache coherence
memory access
one memory
maximum number
memory bank
hardware contexts
best topologies
reads block
scalable coherent
1024 processors
ring interfaces
large branching
multiple hardware
coherent interface
per processing
l e
system performance
limiting factor
memory module
overall system
block transfers
ring connections
processor modules
station controller
efficiency versus
banks per
increasing efficiency
maximum transaction
synthetic workload
increasing the
cycle times
memory multiprocessors
per processor
effect on
software cache
memory consistency
experiments indicate
maximum ring utilization
theta theta theta
number of outstanding
non blocking reads
multiple outstanding transactions
multiple memory banks
memory cycle time
hot spot memory
request rate for
hot spot traffic
ring cycle time
page mode access
outstanding transactions and
theta theta figure
ring utilization is
versus request rate
transaction latency is
branching factor at
mean remote transaction
remote transaction latency
e request rate
branching factors at
cluster 1 probabilities
factors at the
inter ring interface
maximum ring utilizations
target memory is
one memory bank
packets from the
overall system performance
maximum number of
scalable coherent interface
hierarchical ring based
cycles between cache
per processing module
three traffic patterns
traffic patterns the
multiple hardware contexts
transaction latency for
ring and memory
favorite memory probabilities
memory utilization and
inter ring connections
ring utilization for
memory and maximum
memory banks per
request rate 0
maximum transaction latency
larger branching factors
system and workload
level 1 ring
memory and ring
number of processor
shared memory multiprocessors
rate of 0
processor cycle time
latency is the
software cache coherence
somewhat larger branching
higher request rates
processor ring and
level workload model
one outstanding transaction
utilization and maximum
outstanding transactions per
rings at the
ring utilization the
transaction latency and
synthetic workload model
concurrency and contention
adaptive maximum number
efficiency versus request
number of ring
plots efficiency versus
communication locality model
effect on efficiency
source processor module
transactions and non
take prohibitively long
communication locality changes
memory bank per
processor cycles between
use of page
large branching factors
would take prohibitively
low level workload
transactions per processor
degree of communication
simple node interfaces
exposed transaction latency
ring cycles for
node interfaces and
tradeoff between concurrency
mean number of
shared memory multiprocessor
