// Seed: 3559976046
module module_0;
  reg id_2, id_3;
  id_4(
      id_1, -1, 1'b0, id_3, id_1, id_3
  );
  localparam id_5 = !id_3;
  bit id_6;
  always_latch id_3 <= id_1;
  wire id_7;
  wire id_8;
  assign id_3 = -1;
  wire id_9;
  supply1 id_10;
  supply1 id_11, id_12, id_13;
  always id_10 = -1;
  always id_6 <= -1'd0;
  parameter id_14 = 'd0 | id_13 + !id_11;
  wire id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input tri1 id_0
);
  tri id_2, id_3;
  module_0 modCall_1 ();
  for (id_4 = (1); id_3; {id_0, id_0, id_3, id_2, -1} = -1) supply1 id_5, id_6;
  assign id_5 = id_3;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
