{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645623063673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645623063695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 10:31:03 2022 " "Processing started: Wed Feb 23 10:31:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645623063695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623063695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623063717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645623065471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645623065471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_top_level_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vending_machine_top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_array " "Found design unit 1: pkg_array" {  } { { "vending_machine_top_level_tb.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level_tb.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645623080288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vending_machine_top_level_tb-sim " "Found design unit 2: vending_machine_top_level_tb-sim" {  } { { "vending_machine_top_level_tb.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645623080288 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine_top_level_tb " "Found entity 1: vending_machine_top_level_tb" {  } { { "vending_machine_top_level_tb.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level_tb.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645623080288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623080288 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "pkg_array work vending_machine_top_level.vhd(1) " "VHDL Primary Unit Declaration error at vending_machine_top_level.vhd(1): primary unit \"pkg_array\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vending_machine_top_level.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level.vhd" 1 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1645623080324 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pkg_array vending_machine_top_level_tb.vhd(1) " "HDL error at vending_machine_top_level_tb.vhd(1): see declaration for object \"pkg_array\"" {  } { { "vending_machine_top_level_tb.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level_tb.vhd" 1 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645623080324 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "vending_machine_top_level vending_machine_top_level.vhd(15) " "Ignored construct vending_machine_top_level at vending_machine_top_level.vhd(15) due to previous errors" {  } { { "vending_machine_top_level.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level.vhd" 15 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645623080324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vending_machine_top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623080324 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "pkg_array work troco.vhd(1) " "VHDL Primary Unit Declaration error at troco.vhd(1): primary unit \"pkg_array\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "troco.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/troco.vhd" 1 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1645623080329 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pkg_array vending_machine_top_level_tb.vhd(1) " "HDL error at vending_machine_top_level_tb.vhd(1): see declaration for object \"pkg_array\"" {  } { { "vending_machine_top_level_tb.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/vending_machine_top_level_tb.vhd" 1 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645623080329 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "troco troco.vhd(13) " "Ignored construct troco at troco.vhd(13) due to previous errors" {  } { { "troco.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/troco.vhd" 13 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645623080329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "troco.vhd 0 0 " "Found 0 design units, including 0 entities, in source file troco.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623080329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_precos-rom_arq " "Found design unit 1: rom_precos-rom_arq" {  } { { "ROM.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645623080329 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_precos " "Found entity 1: rom_precos" {  } { { "ROM.vhd" "" { Text "C:/Users/ferre/Desktop/vending_machine/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645623080329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623080329 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645623081205 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 23 10:31:21 2022 " "Processing ended: Wed Feb 23 10:31:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645623081205 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645623081205 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645623081205 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645623081205 ""}
