--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 51, Column: 9 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 207, Column: 36 }
Function:        _Z22drive_group_head_phaseRA4_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 177, Column: 2 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'HeadCtx::HeadCtx()'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.hpp, 
                       Line: 50, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 421, Column: 9 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_354_2
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:354:23'
  - String:          ') '
  - String:          'in function '''
  - String:          scheduler_hls
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_424_4
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:424:23'
  - String:          ') '
  - String:          'in function '''
  - String:          scheduler_hls
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_408_3
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:408:20'
  - String:          ') '
  - String:          'in function '''
  - String:          scheduler_hls
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_175_1
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:175:23'
  - String:          ') '
  - String:          'in function '''
  - String:          scheduler_hls
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 196, Column: 0 }
Function:        _Z22drive_group_head_phaseRA4_7HeadCtxiib
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_201_1
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:201:23'
  - String:          ') '
  - String:          'in function '''
  - String:          drive_group_head_phase
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 51, Column: 9 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int) (.5)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 207, Column: 36 }
Function:        _Z22drive_group_head_phaseRA4_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 177, Column: 2 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'HeadCtx::HeadCtx()'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.hpp, 
                       Line: 50, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 414, Column: 9 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int) (.5)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 421, Column: 9 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
Function:        apatb_scheduler_hls_ir
Args:            
  - Callee:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          apatb_scheduler_hls_ir
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 44, Column: 0 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - String:          'Inlining function '''
  - Callee:          'init_head_ctx(HeadCtx&, int) (.5)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ''' into '''
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Inlining function '''
  - Callee:          'HeadCtx::HeadCtx()'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.hpp, 
                       Line: 50, Column: 0 }
  - String:          ''' into '''
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Inlining function '''
  - Callee:          'init_head_ctx(HeadCtx&, int) (.5)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ''' into '''
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.layer_stamp
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.phase
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.compute_ready
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.compute_start
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.compute_op
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.start_head
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.q_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.k_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.v_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.att_scores_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.val_scale_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.softmax_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.att_value_started
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.q_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.k_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.v_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.att_scores_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.val_scale_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.softmax_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 404, Column: 13 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_group.att_value_compute_done
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_ctx_ref
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_3
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_2
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_1
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 76, Column: 0 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_0
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        unknown
  - String:          '> at '
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:404:13'
  - String:          ' '
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                   Line: 207, Column: 36 }
Function:        _Z22drive_group_head_phaseRA4_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 177, Column: 2 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                   Line: 421, Column: 9 }
Function:        _Z13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedState
Args:            
  - Callee:          'drive_group_head_phase(HeadCtx (&) [4], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'scheduler_hls(bool, bool, unsigned int&, bool&, bool&, bool, bool, bool&, bool, bool&, int&, int&, int&, int&, bool, bool, bool, bool, bool, HeadCtx (&) [4], bool&, int&, bool&, int&, bool, bool&, bool, bool&, unsigned int&, SchedState&)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp, 
                       Line: 76, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
