From 99ad9961334bb8a83b71bea28993112848d94dbc Mon Sep 17 00:00:00 2001
From: Erik Schumacher <Erik.Schumacher@iris-sensing.com>
Date: Wed, 9 Mar 2022 10:40:43 +0100
Subject: [PATCH] imx8mp-irma6r2.dts: Replace dummy clock for serializer with
 24MHz PWM (pwm2)

Signed-off-by: Erik Schumacher <Erik.Schumacher@iris-sensing.com>
Signed-off-by: Jasper Orschulko <jasper@fancydomain.eu>
---
 arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts | 16 ++++++++++------
 1 file changed, 10 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
index 8f525d107c26..54db9d6a9204 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
@@ -45,11 +45,12 @@ reg_usdhc2_vmmc: regulator-usdhc2 {
 		enable-active-high;
 	};
 
-	clk_serialize: clock_serialize {
-		compatible = "fixed-clock";
+	clk_serializer: serializer_clock {
+		compatible = "pwm-clock";
 		#clock-cells = <0>;
-		clock-frequency = <32000000>;
-		clock-output-names = "32m_serialize";
+		clock-frequency = <24000000>;
+		clock-output-names = "serializer_clk";
+		pwms = <&pwm2 0 42>; /* 42ns - 24 MHz */
 	};
 };
 
@@ -82,6 +83,9 @@ &pwm1 {
 &pwm2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm2>;
+	assigned-clocks = <&clk IMX8MP_CLK_PWM2>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL3_OUT>;
+	assigned-clock-rates = <600000000>;
 	status = "okay";
 };
 
@@ -237,7 +241,7 @@ tc358748_adapter: csi-bridge@e {
 		reg = <0x0e>;
 		status = "okay";
 
-		clocks = <&clk_serialize>;
+		clocks = <&clk_serializer>;
 		default-input = <0>;
 
 		#address-cells = <1>;
@@ -495,7 +499,7 @@ MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT	0x116
 
 	pinctrl_pwm2: pwm2grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO11__PWM2_OUT	0x116
+			MX8MP_IOMUXC_SAI5_RXD0__PWM2_OUT	0x116
 		>;
 	};
 
-- 
2.46.0

