Analysis & Elaboration report for DE0_CV
Wed May 24 08:14:23 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram
  6. Source assignments for sld_signaltap:auto_signaltap_0
  7. Parameter Settings for User Entity Instance: SPI:SPI|fifo:fifo1|scfifo:scfifo_component
  8. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  9. scfifo Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "SPI:SPI|fifo:fifo1"
 12. Port Connectivity Checks: "SPI:SPI|SPI_tx:SPI_tx_test"
 13. Port Connectivity Checks: "SPI:SPI"
 14. Signal Tap Logic Analyzer Settings
 15. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May 24 08:14:23 2023       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; DE0_CV                                      ;
; Top-level Entity Name         ; DE0_CV                                      ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |DE0_CV|SPI:SPI|fifo:fifo1                                                                                                                                                                                                                                                  ; fifo.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI:SPI|fifo:fifo1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; lpm_width               ; 16          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                         ;
; ALMOST_EMPTY_VALUE      ; 50          ; Signed Integer                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                         ;
; CBXI_PARAMETER          ; scfifo_7ld1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                     ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334528                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 12                               ; Untyped        ;
; sld_trigger_bits                                ; 1                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                ; Untyped        ;
; sld_sample_depth                                ; 32768                            ; Untyped        ;
; sld_segment_size                                ; 32768                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                             ; Untyped        ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                ; Untyped        ;
; sld_ram_pipeline                                ; 1                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 32                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                            ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; SPI:SPI|fifo:fifo1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                               ;
;     -- lpm_width           ; 16                                         ;
;     -- LPM_NUMWORDS        ; 2048                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                        ;
;     -- USE_EAB             ; ON                                         ;
+----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DE0_CV             ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|fifo:fifo1"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                              ;
; empty        ; Output ; Info     ; Explicitly unconnected                                                              ;
; full         ; Output ; Info     ; Explicitly unconnected                                                              ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw        ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|SPI_tx:SPI_tx_test"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI"                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_debug[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 12               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed May 24 08:13:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file design/edge_detector_pos.sv
    Info (12023): Found entity 1: edge_detector_pos File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/edge_detector_pos.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file design/edge_detector.sv
    Info (12023): Found entity 1: edge_detector File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/edge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi_tx.sv
    Info (12023): Found entity 1: SPI_tx File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi_rx.sv
    Info (12023): Found entity 1: SPI_rx File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi.sv
    Info (12023): Found entity 1: SPI File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 4
Warning (12019): Can't analyze file -- file design/Low_Pass_Filter.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file design/de0_cv.sv
    Info (12023): Found entity 1: DE0_CV File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/code/sv_project/LAB10/DE0_CV_SPI/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/code/sv_project/LAB10/DE0_CV_SPI/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at SPI.sv(107): created implicit net for "rst" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 107
Info (12127): Elaborating entity "DE0_CV" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE0_CV.sv(71): truncated value with size 16 to match size of target (10) File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 71
Warning (10034): Output port "HEX0" at DE0_CV.sv(15) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 15
Warning (10034): Output port "HEX1" at DE0_CV.sv(16) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 16
Warning (10034): Output port "HEX2" at DE0_CV.sv(17) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 17
Warning (10034): Output port "HEX3" at DE0_CV.sv(18) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 18
Warning (10034): Output port "HEX4" at DE0_CV.sv(19) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 19
Warning (10034): Output port "HEX5" at DE0_CV.sv(20) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 20
Warning (10034): Output port "SD_CLK" at DE0_CV.sv(31) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 31
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:SPI" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at SPI.sv(61): object "dontcare" assigned a value but never read File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 61
Warning (10230): Verilog HDL assignment warning at SPI.sv(53): truncated value with size 32 to match size of target (6) File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 53
Warning (10034): Output port "data_debug" at SPI.sv(7) has no driver File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 7
Info (12128): Elaborating entity "edge_detector_pos" for hierarchy "SPI:SPI|edge_detector_pos:edge_detector_pos" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 26
Info (12128): Elaborating entity "edge_detector" for hierarchy "SPI:SPI|edge_detector:edge_detector_neg2" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 34
Info (12128): Elaborating entity "SPI_tx" for hierarchy "SPI:SPI|SPI_tx:SPI_tx_test" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 109
Warning (10230): Verilog HDL assignment warning at SPI_tx.sv(20): truncated value with size 32 to match size of target (6) File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv Line: 20
Warning (10958): SystemVerilog warning at SPI_tx.sv(58): unique or priority keyword makes case statement complete File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv Line: 58
Info (12128): Elaborating entity "fifo" for hierarchy "SPI:SPI|fifo:fifo1" File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 143
Info (12128): Elaborating entity "scfifo" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component" File: D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "SPI:SPI|fifo:fifo1|scfifo:scfifo_component" File: D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v Line: 88
Info (12133): Instantiated megafunction "SPI:SPI|fifo:fifo1|scfifo:scfifo_component" with the following parameter: File: D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v Line: 88
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "50"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ld1.tdf
    Info (12023): Found entity 1: scfifo_7ld1 File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/scfifo_7ld1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ld1" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_00a1.tdf
    Info (12023): Found entity 1: a_dpfifo_00a1 File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_00a1" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo" File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/scfifo_7ld1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf
    Info (12023): Found entity 1: a_fefifo_raf File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_fefifo_raf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_raf" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state" File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf
    Info (12023): Found entity 1: cntr_bi7 File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_bi7.tdf Line: 26
Info (12128): Elaborating entity "cntr_bi7" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw" File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_fefifo_raf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04t1.tdf
    Info (12023): Found entity 1: altsyncram_04t1 File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/altsyncram_04t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_04t1" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram" File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf
    Info (12023): Found entity 1: cntr_vhb File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_vhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vhb" for hierarchy "SPI:SPI|fifo:fifo1|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|cntr_vhb:rd_ptr_count" File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SPI:SPI|rst" is missing source, defaulting to GND File: D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv Line: 107
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8l84.tdf
    Info (12023): Found entity 1: altsyncram_8l84 File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/altsyncram_8l84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf
    Info (12023): Found entity 1: mux_3hb File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/mux_3hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_t8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.24.08:14:12 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Wed May 24 08:14:23 2023
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:45


