# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_HA_source_0_0/sim/TBA_Block_HA_source_0_0.v" \
"../../../../project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_FA_Source_0_0/sim/TBA_Block_FA_Source_0_0.v" \
"../../../../project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" \
"../../../../project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
