P "CDS_LMAN_SYM_OUTLINE" "-125,1900,1150,-100" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -125 1900 -125 -100 -1 0
L -125 1900 1150 1900 -1 0
L 1150 1900 1150 -100 -1 0
L -125 -100 1150 -100 -1 0
T 100 1942 0 0 32 0 0 1 0 13 0
xc7z015_1clg485c
L -175 1825 -125 1825 -1 0
C -175 1825 "F20" -200 1825 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DRST_B_502" -115 1825 0 0 24 0 0 0 0 0 1 0 0
L -175 1775 -125 1775 -1 0
C -175 1775 "D22" -200 1775 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ0_502" -115 1775 0 0 24 0 0 0 0 0 1 0 0
L -175 1725 -125 1725 -1 0
C -175 1725 "C20" -200 1725 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ1_502" -115 1725 0 0 24 0 0 0 0 0 1 0 0
L -175 1675 -125 1675 -1 0
C -175 1675 "B21" -200 1675 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ2_502" -115 1675 0 0 24 0 0 0 0 0 1 0 0
L -175 1625 -125 1625 -1 0
C -175 1625 "D20" -200 1625 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ3_502" -115 1625 0 0 24 0 0 0 0 0 1 0 0
L -175 1575 -125 1575 -1 0
C -175 1575 "B22" -200 1575 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM0_502" -115 1575 0 0 24 0 0 0 0 0 1 0 0
L -175 1525 -125 1525 -1 0
C -175 1525 "C21" -200 1525 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P0_502" -115 1525 0 0 24 0 0 0 0 0 1 0 0
L -175 1475 -125 1475 -1 0
C -175 1475 "D21" -200 1475 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N0_502" -115 1475 0 0 24 0 0 0 0 0 1 0 0
L -175 1425 -125 1425 -1 0
C -175 1425 "E20" -200 1425 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ4_502" -115 1425 0 0 24 0 0 0 0 0 1 0 0
L -175 1375 -125 1375 -1 0
C -175 1375 "E22" -200 1375 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ5_502" -115 1375 0 0 24 0 0 0 0 0 1 0 0
L -175 1325 -125 1325 -1 0
C -175 1325 "F21" -200 1325 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ6_502" -115 1325 0 0 24 0 0 0 0 0 1 0 0
L -175 1275 -125 1275 -1 0
C -175 1275 "F22" -200 1275 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ7_502" -115 1275 0 0 24 0 0 0 0 0 1 0 0
L -175 1225 -125 1225 -1 0
C -175 1225 "G21" -200 1225 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ8_502" -115 1225 0 0 24 0 0 0 0 0 1 0 0
L -175 1175 -125 1175 -1 0
C -175 1175 "G22" -200 1175 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ9_502" -115 1175 0 0 24 0 0 0 0 0 1 0 0
L -175 1125 -125 1125 -1 0
C -175 1125 "L22" -200 1125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ10_502" -115 1125 0 0 24 0 0 0 0 0 1 0 0
L -175 1075 -125 1075 -1 0
C -175 1075 "L21" -200 1075 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ11_502" -115 1075 0 0 24 0 0 0 0 0 1 0 0
L -175 1025 -125 1025 -1 0
C -175 1025 "H20" -200 1025 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM1_502" -115 1025 0 0 24 0 0 0 0 0 1 0 0
L -175 975 -125 975 -1 0
C -175 975 "H21" -200 975 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P1_502" -115 975 0 0 24 0 0 0 0 0 1 0 0
L -175 925 -125 925 -1 0
C -175 925 "J21" -200 925 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N1_502" -115 925 0 0 24 0 0 0 0 0 1 0 0
L -175 875 -125 875 -1 0
C -175 875 "L20" -200 875 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ12_502" -115 875 0 0 24 0 0 0 0 0 1 0 0
L -175 825 -125 825 -1 0
C -175 825 "K22" -200 825 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ13_502" -115 825 0 0 24 0 0 0 0 0 1 0 0
L -175 775 -125 775 -1 0
C -175 775 "J22" -200 775 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ14_502" -115 775 0 0 24 0 0 0 0 0 1 0 0
L -175 725 -125 725 -1 0
C -175 725 "K20" -200 725 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ15_502" -115 725 0 0 24 0 0 0 0 0 1 0 0
L -175 675 -125 675 -1 0
C -175 675 "G19" -200 675 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A14_502" -115 675 0 0 24 0 0 0 0 0 1 0 0
L -175 625 -125 625 -1 0
C -175 625 "F19" -200 625 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A13_502" -115 625 0 0 24 0 0 0 0 0 1 0 0
L -175 575 -125 575 -1 0
C -175 575 "H19" -200 575 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A12_502" -115 575 0 0 24 0 0 0 0 0 1 0 0
L -175 525 -125 525 -1 0
C -175 525 "G18" -200 525 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A11_502" -115 525 0 0 24 0 0 0 0 0 1 0 0
L -175 475 -125 475 -1 0
C -175 475 "J20" -200 475 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A10_502" -115 475 0 0 24 0 0 0 0 0 1 0 0
L -175 425 -125 425 -1 0
C -175 425 "H18" -200 425 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A9_502" -115 425 0 0 24 0 0 0 0 0 1 0 0
L -175 375 -125 375 -1 0
C -175 375 "J18" -200 375 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A8_502" -115 375 0 0 24 0 0 0 0 0 1 0 0
L -175 325 -125 325 -1 0
C -175 325 "J17" -200 325 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A7_502" -115 325 0 0 24 0 0 0 0 0 1 0 0
L -175 275 -125 275 -1 0
C -175 275 "J16" -200 275 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A6_502" -115 275 0 0 24 0 0 0 0 0 1 0 0
L -175 225 -125 225 -1 0
C -175 225 "K18" -200 225 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A5_502" -115 225 0 0 24 0 0 0 0 0 1 0 0
L -175 175 -125 175 -1 0
C -175 175 "K17" -200 175 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A4_502" -115 175 0 0 24 0 0 0 0 0 1 0 0
L -175 125 -125 125 -1 0
C -175 125 "L19" -200 125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_A3_502" -115 125 0 0 24 0 0 0 0 0 1 0 0
L -175 75 -125 75 -1 0
C -175 75 "M16" -200 75 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_VRN_502" -115 75 0 0 24 0 0 0 0 0 1 0 0
L -175 25 -125 25 -1 0
C -175 25 "N16" -200 25 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_VRP_502" -115 25 0 0 24 0 0 0 0 0 1 0 0
L -175 -25 -125 -25 -1 0
C -175 -25 "N19" -200 -25 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_CKP_502" -115 -24 0 0 24 0 0 0 0 0 1 0 0
L 1200 1825 1150 1825 -1 0
C 1200 1825 "N18" 1225 1825 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKN_502" 1140 1824 0 0 24 0 0 2 0 0 1 0 0
L 1200 1775 1150 1775 -1 0
C 1200 1775 "K19" 1225 1775 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A2_502" 1140 1774 0 0 24 0 0 2 0 0 1 0 0
L 1200 1725 1150 1725 -1 0
C 1200 1725 "M18" 1225 1725 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A1_502" 1140 1724 0 0 24 0 0 2 0 0 1 0 0
L 1200 1675 1150 1675 -1 0
C 1200 1675 "M19" 1225 1675 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A0_502" 1140 1674 0 0 24 0 0 2 0 0 1 0 0
L 1200 1625 1150 1625 -1 0
C 1200 1625 "M17" 1225 1625 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA2_502" 1140 1624 0 0 24 0 0 2 0 0 1 0 0
L 1200 1575 1150 1575 -1 0
C 1200 1575 "L17" 1225 1575 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA1_502" 1140 1574 0 0 24 0 0 2 0 0 1 0 0
L 1200 1525 1150 1525 -1 0
C 1200 1525 "L16" 1225 1525 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA0_502" 1140 1524 0 0 24 0 0 2 0 0 1 0 0
L 1200 1475 1150 1475 -1 0
C 1200 1475 "P18" 1225 1475 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_ODT_502" 1140 1474 0 0 24 0 0 2 0 0 1 0 0
L 1200 1425 1150 1425 -1 0
C 1200 1425 "P17" 1225 1425 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CS_B_502" 1140 1424 0 0 24 0 0 2 0 0 1 0 0
L 1200 1375 1150 1375 -1 0
C 1200 1375 "T19" 1225 1375 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKE_502" 1140 1374 0 0 24 0 0 2 0 0 1 0 0
L 1200 1325 1150 1325 -1 0
C 1200 1325 "R19" 1225 1325 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_WE_B_502" 1140 1324 0 0 24 0 0 2 0 0 1 0 0
L 1200 1275 1150 1275 -1 0
C 1200 1275 "P20" 1225 1275 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CAS_B_502" 1140 1274 0 0 24 0 0 2 0 0 1 0 0
L 1200 1225 1150 1225 -1 0
C 1200 1225 "R18" 1225 1225 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_RAS_B_502" 1140 1224 0 0 24 0 0 2 0 0 1 0 0
L 1200 1175 1150 1175 -1 0
C 1200 1175 "M22" 1225 1175 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ16_502" 1140 1174 0 0 24 0 0 2 0 0 1 0 0
L 1200 1125 1150 1125 -1 0
C 1200 1125 "T20" 1225 1125 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ17_502" 1140 1124 0 0 24 0 0 2 0 0 1 0 0
L 1200 1075 1150 1075 -1 0
C 1200 1075 "N20" 1225 1075 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ18_502" 1140 1074 0 0 24 0 0 2 0 0 1 0 0
L 1200 1025 1150 1025 -1 0
C 1200 1025 "T22" 1225 1025 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ19_502" 1140 1024 0 0 24 0 0 2 0 0 1 0 0
L 1200 975 1150 975 -1 0
C 1200 975 "P22" 1225 975 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DM2_502" 1140 974 0 0 24 0 0 2 0 0 1 0 0
L 1200 925 1150 925 -1 0
C 1200 925 "N21" 1225 925 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_P2_502" 1140 924 0 0 24 0 0 2 0 0 1 0 0
L 1200 875 1150 875 -1 0
C 1200 875 "P21" 1225 875 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_N2_502" 1140 874 0 0 24 0 0 2 0 0 1 0 0
L 1200 825 1150 825 -1 0
C 1200 825 "R20" 1225 825 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ20_502" 1140 824 0 0 24 0 0 2 0 0 1 0 0
L 1200 775 1150 775 -1 0
C 1200 775 "T21" 1225 775 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ21_502" 1140 774 0 0 24 0 0 2 0 0 1 0 0
L 1200 725 1150 725 -1 0
C 1200 725 "M21" 1225 725 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ22_502" 1140 724 0 0 24 0 0 2 0 0 1 0 0
L 1200 675 1150 675 -1 0
C 1200 675 "R22" 1225 675 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ23_502" 1140 674 0 0 24 0 0 2 0 0 1 0 0
L 1200 625 1150 625 -1 0
C 1200 625 "Y20" 1225 625 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ24_502" 1140 624 0 0 24 0 0 2 0 0 1 0 0
L 1200 575 1150 575 -1 0
C 1200 575 "U22" 1225 575 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ25_502" 1140 574 0 0 24 0 0 2 0 0 1 0 0
L 1200 525 1150 525 -1 0
C 1200 525 "AA22" 1225 525 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ26_502" 1140 524 0 0 24 0 0 2 0 0 1 0 0
L 1200 475 1150 475 -1 0
C 1200 475 "U21" 1225 475 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ27_502" 1140 474 0 0 24 0 0 2 0 0 1 0 0
L 1200 425 1150 425 -1 0
C 1200 425 "AA21" 1225 425 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DM3_502" 1140 424 0 0 24 0 0 2 0 0 1 0 0
L 1200 375 1150 375 -1 0
C 1200 375 "V21" 1225 375 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_P3_502" 1140 374 0 0 24 0 0 2 0 0 1 0 0
L 1200 325 1150 325 -1 0
C 1200 325 "W21" 1225 325 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQS_N3_502" 1140 324 0 0 24 0 0 2 0 0 1 0 0
L 1200 275 1150 275 -1 0
C 1200 275 "W22" 1225 275 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ28_502" 1140 274 0 0 24 0 0 2 0 0 1 0 0
L 1200 225 1150 225 -1 0
C 1200 225 "W20" 1225 225 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ29_502" 1140 224 0 0 24 0 0 2 0 0 1 0 0
L 1200 175 1150 175 -1 0
C 1200 175 "V20" 1225 175 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ30_502" 1140 174 0 0 24 0 0 2 0 0 1 0 0
L 1200 125 1150 125 -1 0
C 1200 125 "Y22" 1225 125 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DQ31_502" 1140 124 0 0 24 0 0 2 0 0 1 0 0
L 1200 75 1150 75 -1 0
C 1200 75 "G13" 1225 75 0 1 32 0 L
X "PIN_TEXT" "VCCPLL" 1140 74 0 0 24 0 0 2 0 0 1 0 0
L 1200 25 1150 25 -1 0
C 1200 25 "H16" 1225 25 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF0_502" 1140 24 0 0 24 0 0 2 0 0 1 0 0
L 1200 -25 1150 -25 -1 0
C 1200 -25 "P16" 1225 -25 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF1_502" 1140 -25 0 0 24 0 0 2 0 0 1 0 0


