
„
Kxocc_compile_digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0$79373efa-8f25-4d83-80b7-642b9fda2650ñxocc  -c --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s -k digitrec_kernel -o xclbin/digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xo -t hw_emu --platform /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm ./digitrec.cpp --xp param:compiler.useHlsGpp=1 *ç"à/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/_x/reports/digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xocc_compile_digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0_guidance.html2ƒ"ø/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/_x/xocc_compile_digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0_guidance.pb*ÏF
Ω∏HLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJË
ÓInferring multiple bus burst read of a total cumulative length 18000 on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Ù
Ò2ÓInferring multiple bus burst read of a total cumulative length 18000 on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˘ÙHLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ§
åUnable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
í
è2åUnable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˘ÙHLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ§
åUnable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
í
è2åUnable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˘ÙHLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ§
åUnable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
í
è2åUnable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˘ÙHLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ§
åUnable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
í
è2åUnable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˝¯HLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ®
éUnable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115).
î
ë2éUnable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
˝¯HLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ®
éUnable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115).
î
ë2éUnable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) and bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115).
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf
π¥HLS_WARNING"ä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfJ‰
ÏInferring multiple bus burst write of a total cumulative length 3 on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Ú
Ô2ÏInferring multiple bus burst write of a total cumulative length 3 on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
R¨
Please consult the !URI%1!ç
äá
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfB‹
Ÿ
HLS_WARNING…
HLS_WARNINGHLS Warning"%sBPlease consult the !URI%1!Jä
á
Vivado HLS User Guide (UG902)f"bwww.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdfP