<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:4s</data>
            <data>144</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i5-13400</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 1)] Analyzing module square_wave (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 20)] Analyzing module ad_clock_125m (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 20)] Analyzing module ipml_rom_v1_5_rom_square_wave (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 19)] Analyzing module ipml_spram_v1_5_rom_square_wave (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/rom_square_wave_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 142)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 146)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 150)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 151)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 154)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 155)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 158)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 159)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 162)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 163)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 166)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 167)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 170)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 171)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 174)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 175)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 178)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 179)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 182)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 183)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 186)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 187)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 190)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 191)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 194)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 195)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 199)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 200)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 203)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 204)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 208)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 209)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 216)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 217)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 18)] Analyzing module rom_square_wave (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;square_wave&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 1)] Elaborating module square_wave</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 29)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 20)] Elaborating module ad_clock_125m</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 117)] Net clkfb in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 120)] Net pfden in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 121)] Net clkout0_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 122)] Net clkout0_2pad_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 123)] Net clkout1_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 124)] Net clkout2_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 125)] Net clkout3_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 126)] Net clkout4_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 127)] Net clkout5_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 128)] Net dyn_idiv in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 129)] Net dyn_odiv0 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 130)] Net dyn_odiv1 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 131)] Net dyn_odiv2 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 132)] Net dyn_odiv3 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 133)] Net dyn_odiv4 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 134)] Net dyn_fdiv in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 135)] Net dyn_duty0 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 136)] Net dyn_duty1 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 137)] Net dyn_duty2 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 138)] Net dyn_duty3 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 139)] Net dyn_duty4 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 35)] Elaborating instance u_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 18)] Elaborating module rom_square_wave</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 104)] Elaborating instance U_ipml_rom_rom_square_wave</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 20)] Elaborating module ipml_rom_v1_5_rom_square_wave</data>
        </row>
        <row>
            <data message="4">Module instance {square_wave.u_rom.U_ipml_rom_rom_square_wave} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Elaborating instance U_ipml_spram_rom_square_wave</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 19)] Elaborating module ipml_spram_v1_5_rom_square_wave</data>
        </row>
        <row>
            <data message="4">Module instance {square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 256)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 267)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 271)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 275)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 547)] Elaborating instance U_GTP_DRM9K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[9] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[10] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[11] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[12] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[13] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[14] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[15] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[16] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[9] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[10] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[11] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[12] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[13] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[14] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[15] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[16] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N28 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N82 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N79 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N57 (bmsREDAND).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50G-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>square_wave</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>D:/admin/desktop/AD_DA_50H/AD9708_square_wave	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>