{
  "design": {
    "design_info": {
      "boundary_crc": "0x7A857340CB754E7E",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../RISCV.gen/sources_1/bd/design_riscv",
      "name": "design_riscv",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "FetchStage": "",
      "RegisterSet": "",
      "MUX": "",
      "Forward": "",
      "ExecutionStage": "",
      "DecodeStage": "",
      "MemMux_0": "",
      "AXI_Mem_Interface_0": "",
      "imem_test06mem_0": "",
      "Fetch": "",
      "MemStage": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_1": "",
      "ALU": "",
      "Decode": ""
    },
    "ports": {
      "BTNL": {
        "direction": "I"
      },
      "GCLK": {
        "direction": "I"
      }
    },
    "components": {
      "FetchStage": {
        "vlnv": "xilinx.com:module_ref:FetchStage:1.0",
        "xci_name": "design_riscv_FetchStage_0",
        "xci_path": "ip/design_riscv_FetchStage_0/design_riscv_FetchStage_0.xci",
        "inst_hier_path": "FetchStage",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "FetchStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RegisterSet": {
        "vlnv": "xilinx.com:module_ref:RegisterSet:1.0",
        "xci_name": "design_riscv_RegisterSet_0",
        "xci_path": "ip/design_riscv_RegisterSet_0/design_riscv_RegisterSet_0.xci",
        "inst_hier_path": "RegisterSet",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "RegisterSet",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RdRegNo1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "RdRegNo2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "WrEn": {
            "direction": "I"
          },
          "WrRegNo": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "WrData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RdData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RdData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "MUX": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "xci_name": "design_riscv_MUX_0",
        "xci_path": "ip/design_riscv_MUX_0/design_riscv_MUX_0.xci",
        "inst_hier_path": "MUX",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "In1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Sel": {
            "direction": "I"
          }
        }
      },
      "Forward": {
        "vlnv": "xilinx.com:module_ref:Forward:1.0",
        "xci_name": "design_riscv_Forward_0",
        "xci_path": "ip/design_riscv_Forward_0/design_riscv_Forward_0.xci",
        "inst_hier_path": "Forward",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "Forward",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SrcRegNo1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "SrcRegNo2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "SrcData1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcData2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEn_EX": {
            "direction": "I"
          },
          "DestRegNo_EX": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestData_EX": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEn_MEM": {
            "direction": "I"
          },
          "DestRegNo_MEM": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestData_MEM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FwdData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FwdData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ExecutionStage": {
        "vlnv": "xilinx.com:module_ref:ExecutionStage:1.0",
        "xci_name": "design_riscv_ExecutionStage_0",
        "xci_path": "ip/design_riscv_ExecutionStage_0/design_riscv_ExecutionStage_0.xci",
        "inst_hier_path": "ExecutionStage",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "ExecutionStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "SrcData1I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcData2I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "AuxI": {
            "direction": "I"
          },
          "PCNextI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "JumpI": {
            "direction": "I"
          },
          "JumpRelI": {
            "direction": "I"
          },
          "JumpTargetI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "MemWrEnI": {
            "direction": "I"
          },
          "ClearI": {
            "direction": "I"
          },
          "ImmI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SelSrc2I": {
            "direction": "I"
          },
          "Stall": {
            "direction": "I"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SrcData1O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SrcData2O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "AuxO": {
            "direction": "O"
          },
          "PCNextO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "JumpO": {
            "direction": "O"
          },
          "JumpRelO": {
            "direction": "O"
          },
          "JumpTargetO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemWrEnO": {
            "direction": "O"
          },
          "ClearO": {
            "direction": "O"
          },
          "ImmO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SelSrc2O": {
            "direction": "O"
          }
        }
      },
      "DecodeStage": {
        "vlnv": "xilinx.com:module_ref:DecodeStage:1.0",
        "xci_name": "design_riscv_DecodeStage_0",
        "xci_path": "ip/design_riscv_DecodeStage_0/design_riscv_DecodeStage_0.xci",
        "inst_hier_path": "DecodeStage",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "DecodeStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "InstI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InterlockI": {
            "direction": "I"
          },
          "ClearI": {
            "direction": "I"
          },
          "Stall": {
            "direction": "I"
          },
          "InstO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PCO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "InterlockO": {
            "direction": "O"
          },
          "ClearO": {
            "direction": "O"
          }
        }
      },
      "MemMux_0": {
        "vlnv": "xilinx.com:module_ref:MemMux:1.0",
        "xci_name": "design_riscv_MemMux_0_0",
        "xci_path": "ip/design_riscv_MemMux_0_0/design_riscv_MemMux_0_0.xci",
        "inst_hier_path": "MemMux_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "MemMux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ALUDataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemoryDataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Sel": {
            "direction": "I"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "WrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "AXI_Mem_Interface_0": {
        "vlnv": "xilinx.com:module_ref:AXI_Mem_Interface:1.0",
        "xci_name": "design_riscv_AXI_Mem_Interface_0_0",
        "xci_path": "ip/design_riscv_AXI_Mem_Interface_0_0/design_riscv_AXI_Mem_Interface_0_0.xci",
        "inst_hier_path": "AXI_Mem_Interface_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "AXI_Mem_Interface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ReadEn": {
            "direction": "I"
          },
          "WriteEn": {
            "direction": "I"
          },
          "WrByteEna": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          },
          "M_AXI_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_aresetn",
                "value_src": "constant"
              }
            }
          },
          "M_AXI_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "imem_test06mem_0": {
        "vlnv": "xilinx.com:module_ref:imem_test06mem:1.0",
        "xci_name": "design_riscv_imem_test06mem_0_0",
        "xci_path": "ip/design_riscv_imem_test06mem_0_0/design_riscv_imem_test06mem_0_0.xci",
        "inst_hier_path": "imem_test06mem_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "imem_test06mem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "address": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Fetch": {
        "vlnv": "xilinx.com:module_ref:Fetch:1.0",
        "xci_name": "design_riscv_Fetch_0",
        "xci_path": "ip/design_riscv_Fetch_0/design_riscv_Fetch_0.xci",
        "inst_hier_path": "Fetch",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "Fetch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Jump": {
            "direction": "I"
          },
          "JumpTarget": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InterlockI": {
            "direction": "I"
          },
          "Stall": {
            "direction": "I"
          },
          "PCNext": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ImemAddr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "MemStage": {
        "vlnv": "xilinx.com:module_ref:MemStage:1.0",
        "xci_name": "design_riscv_MemStage_0",
        "xci_path": "ip/design_riscv_MemStage_0/design_riscv_MemStage_0.xci",
        "inst_hier_path": "MemStage",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "MemStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "DestDataI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "MemWrData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemByteEna": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "StallI": {
            "direction": "I"
          },
          "RamRdData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RamBusy": {
            "direction": "I"
          },
          "DestDataO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemRdData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RamReadEn": {
            "direction": "O"
          },
          "RamWriteEn": {
            "direction": "O"
          },
          "RamByteEna": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RamAddress": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RamWrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "StallO": {
            "direction": "O"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_riscv_axi_bram_ctrl_0_0",
        "xci_path": "ip/design_riscv_axi_bram_ctrl_0_0/design_riscv_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_riscv_blk_mem_gen_1_0",
        "xci_path": "ip/design_riscv_blk_mem_gen_1_0/design_riscv_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1"
      },
      "ALU": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_riscv_ALU_0",
        "xci_path": "ip/design_riscv_ALU_0/design_riscv_ALU_0.xci",
        "inst_hier_path": "ALU",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Funct": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "Aux": {
            "direction": "I"
          },
          "PCNext": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "JumpI": {
            "direction": "I"
          },
          "JumpRel": {
            "direction": "I"
          },
          "JumpTargetI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "SrcData2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "Clear": {
            "direction": "I"
          },
          "MemWrEn": {
            "direction": "I"
          },
          "X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "JumpO": {
            "direction": "O"
          },
          "JumpTargetO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemWrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemByteEna": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "Decode": {
        "vlnv": "xilinx.com:module_ref:Decode:1.0",
        "xci_name": "design_riscv_Decode_0",
        "xci_path": "ip/design_riscv_Decode_0/design_riscv_Decode_0.xci",
        "inst_hier_path": "Decode",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "Decode",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InterlockI": {
            "direction": "I"
          },
          "Clear": {
            "direction": "I"
          },
          "Funct": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SrcRegNo1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "SrcRegNo2": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DestWrEn": {
            "direction": "O"
          },
          "DestRegNo": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "Aux": {
            "direction": "O"
          },
          "PCNext": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Jump": {
            "direction": "O"
          },
          "JumpRel": {
            "direction": "O"
          },
          "JumpTarget": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemAccess": {
            "direction": "O"
          },
          "MemWrEn": {
            "direction": "O"
          },
          "InterlockO": {
            "direction": "O"
          },
          "Imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SelSrc2": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Mem_Interface_0_M_AXI": {
        "interface_ports": [
          "AXI_Mem_Interface_0/M_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "ALU_0_DestRegNoO": {
        "ports": [
          "ALU/DestRegNoO",
          "MemStage/DestRegNoI"
        ]
      },
      "ALU_0_DestWrEnO": {
        "ports": [
          "ALU/DestWrEnO",
          "MemStage/DestWrEnI"
        ]
      },
      "ALU_0_JumpO": {
        "ports": [
          "ALU/JumpO",
          "ExecutionStage/ClearI",
          "DecodeStage/ClearI",
          "Fetch/Jump"
        ]
      },
      "ALU_0_JumpTargetO": {
        "ports": [
          "ALU/JumpTargetO",
          "Fetch/JumpTarget"
        ]
      },
      "ALU_0_X": {
        "ports": [
          "ALU/X",
          "Forward/DestData_EX",
          "MemStage/DestDataI"
        ]
      },
      "ALU_FunctO": {
        "ports": [
          "ALU/FunctO",
          "MemStage/FunctI"
        ]
      },
      "ALU_MemAccessO": {
        "ports": [
          "ALU/MemAccessO",
          "MemStage/MemAccessI"
        ]
      },
      "ALU_MemByteEna": {
        "ports": [
          "ALU/MemByteEna",
          "MemStage/MemByteEna"
        ]
      },
      "ALU_MemWrData": {
        "ports": [
          "ALU/MemWrData",
          "MemStage/MemWrData"
        ]
      },
      "AXI_Mem_Interface_0_DataOut": {
        "ports": [
          "AXI_Mem_Interface_0/DataOut",
          "MemStage/RamRdData"
        ]
      },
      "AXI_Mem_Interface_0_busy": {
        "ports": [
          "AXI_Mem_Interface_0/busy",
          "MemStage/RamBusy"
        ]
      },
      "BTNL_1": {
        "ports": [
          "BTNL",
          "FetchStage/Reset",
          "RegisterSet/Reset",
          "ExecutionStage/Reset",
          "DecodeStage/Reset",
          "AXI_Mem_Interface_0/M_AXI_aresetn",
          "MemStage/Reset",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "DecodeStage_0_ClearO": {
        "ports": [
          "DecodeStage/ClearO",
          "Decode/Clear"
        ]
      },
      "DecodeStage_0_InstO": {
        "ports": [
          "DecodeStage/InstO",
          "Decode/Inst"
        ]
      },
      "DecodeStage_0_PCO": {
        "ports": [
          "DecodeStage/PCO",
          "Decode/PC"
        ]
      },
      "DecodeStage_InterlockO": {
        "ports": [
          "DecodeStage/InterlockO",
          "Decode/InterlockI"
        ]
      },
      "Decode_0_Aux": {
        "ports": [
          "Decode/Aux",
          "ExecutionStage/AuxI"
        ]
      },
      "Decode_0_DestRegNo": {
        "ports": [
          "Decode/DestRegNo",
          "ExecutionStage/DestRegNoI"
        ]
      },
      "Decode_0_DestWrEn": {
        "ports": [
          "Decode/DestWrEn",
          "ExecutionStage/DestWrEnI"
        ]
      },
      "Decode_0_Funct": {
        "ports": [
          "Decode/Funct",
          "ExecutionStage/FunctI"
        ]
      },
      "Decode_0_Imm": {
        "ports": [
          "Decode/Imm",
          "ExecutionStage/ImmI"
        ]
      },
      "Decode_0_Jump": {
        "ports": [
          "Decode/Jump",
          "ExecutionStage/JumpI"
        ]
      },
      "Decode_0_JumpRel": {
        "ports": [
          "Decode/JumpRel",
          "ExecutionStage/JumpRelI"
        ]
      },
      "Decode_0_JumpTarget": {
        "ports": [
          "Decode/JumpTarget",
          "ExecutionStage/JumpTargetI"
        ]
      },
      "Decode_0_PCNext": {
        "ports": [
          "Decode/PCNext",
          "ExecutionStage/PCNextI"
        ]
      },
      "Decode_0_SelSrc2": {
        "ports": [
          "Decode/SelSrc2",
          "ExecutionStage/SelSrc2I"
        ]
      },
      "Decode_0_SrcRegNo1": {
        "ports": [
          "Decode/SrcRegNo1",
          "RegisterSet/RdRegNo1",
          "Forward/SrcRegNo1"
        ]
      },
      "Decode_0_SrcRegNo2": {
        "ports": [
          "Decode/SrcRegNo2",
          "RegisterSet/RdRegNo2",
          "Forward/SrcRegNo2"
        ]
      },
      "Decode_InterlockO": {
        "ports": [
          "Decode/InterlockO",
          "DecodeStage/InterlockI",
          "Fetch/InterlockI"
        ]
      },
      "Decode_MemAccess": {
        "ports": [
          "Decode/MemAccess",
          "ExecutionStage/MemAccessI"
        ]
      },
      "Decode_MemWrEn": {
        "ports": [
          "Decode/MemWrEn",
          "ExecutionStage/MemWrEnI"
        ]
      },
      "ExecutionStage_0_AuxO": {
        "ports": [
          "ExecutionStage/AuxO",
          "ALU/Aux"
        ]
      },
      "ExecutionStage_0_ClearO": {
        "ports": [
          "ExecutionStage/ClearO",
          "ALU/Clear"
        ]
      },
      "ExecutionStage_0_DestRegNoO": {
        "ports": [
          "ExecutionStage/DestRegNoO",
          "Forward/DestRegNo_EX",
          "ALU/DestRegNoI"
        ]
      },
      "ExecutionStage_0_DestWrEnO": {
        "ports": [
          "ExecutionStage/DestWrEnO",
          "Forward/DestWrEn_EX",
          "ALU/DestWrEnI"
        ]
      },
      "ExecutionStage_0_FunctO": {
        "ports": [
          "ExecutionStage/FunctO",
          "ALU/Funct"
        ]
      },
      "ExecutionStage_0_ImmO": {
        "ports": [
          "ExecutionStage/ImmO",
          "MUX/In1"
        ]
      },
      "ExecutionStage_0_JumpO": {
        "ports": [
          "ExecutionStage/JumpO",
          "ALU/JumpI"
        ]
      },
      "ExecutionStage_0_JumpRelO": {
        "ports": [
          "ExecutionStage/JumpRelO",
          "ALU/JumpRel"
        ]
      },
      "ExecutionStage_0_JumpTargetO": {
        "ports": [
          "ExecutionStage/JumpTargetO",
          "ALU/JumpTargetI"
        ]
      },
      "ExecutionStage_0_PCNextO": {
        "ports": [
          "ExecutionStage/PCNextO",
          "ALU/PCNext"
        ]
      },
      "ExecutionStage_0_SelSrc2O": {
        "ports": [
          "ExecutionStage/SelSrc2O",
          "MUX/Sel"
        ]
      },
      "ExecutionStage_0_SrcData1O": {
        "ports": [
          "ExecutionStage/SrcData1O",
          "ALU/A"
        ]
      },
      "ExecutionStage_0_SrcData2O": {
        "ports": [
          "ExecutionStage/SrcData2O",
          "MUX/In2",
          "ALU/SrcData2"
        ]
      },
      "ExecutionStage_MemAccessO": {
        "ports": [
          "ExecutionStage/MemAccessO",
          "ALU/MemAccessI"
        ]
      },
      "ExecutionStage_MemWrEnO": {
        "ports": [
          "ExecutionStage/MemWrEnO",
          "ALU/MemWrEn"
        ]
      },
      "FetchStage_0_PCO": {
        "ports": [
          "FetchStage/PCO",
          "Fetch/PCI"
        ]
      },
      "Fetch_0_ImemAddr": {
        "ports": [
          "Fetch/ImemAddr",
          "imem_test06mem_0/address"
        ]
      },
      "Fetch_0_PC": {
        "ports": [
          "Fetch/PC",
          "DecodeStage/PCI"
        ]
      },
      "Fetch_0_PCNext": {
        "ports": [
          "Fetch/PCNext",
          "FetchStage/PCI"
        ]
      },
      "Forward_0_FwdData1": {
        "ports": [
          "Forward/FwdData1",
          "ExecutionStage/SrcData1I"
        ]
      },
      "Forward_0_FwdData2": {
        "ports": [
          "Forward/FwdData2",
          "ExecutionStage/SrcData2I"
        ]
      },
      "GCLK_1": {
        "ports": [
          "GCLK",
          "FetchStage/Clock",
          "RegisterSet/Clock",
          "ExecutionStage/Clock",
          "DecodeStage/Clock",
          "AXI_Mem_Interface_0/M_AXI_aclk",
          "imem_test06mem_0/Clock",
          "MemStage/Clock",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "MUX_0_O": {
        "ports": [
          "MUX/O",
          "ALU/B"
        ]
      },
      "MemMux_0_WrData": {
        "ports": [
          "MemMux_0/WrData",
          "RegisterSet/WrData",
          "Forward/DestData_MEM"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "MemStage_0_DestRegNoO": {
        "ports": [
          "MemStage/DestRegNoO",
          "RegisterSet/WrRegNo",
          "Forward/DestRegNo_MEM"
        ]
      },
      "MemStage_0_DestWrEnO": {
        "ports": [
          "MemStage/DestWrEnO",
          "RegisterSet/WrEn",
          "Forward/DestWrEn_MEM"
        ]
      },
      "MemStage_DestDataO": {
        "ports": [
          "MemStage/DestDataO",
          "MemMux_0/ALUDataIn"
        ]
      },
      "MemStage_FunctO": {
        "ports": [
          "MemStage/FunctO",
          "MemMux_0/FunctI"
        ]
      },
      "MemStage_MemAccessO": {
        "ports": [
          "MemStage/MemAccessO",
          "MemMux_0/Sel"
        ]
      },
      "MemStage_MemRdData": {
        "ports": [
          "MemStage/MemRdData",
          "MemMux_0/MemoryDataIn"
        ]
      },
      "MemStage_RamAddress": {
        "ports": [
          "MemStage/RamAddress",
          "AXI_Mem_Interface_0/Address"
        ]
      },
      "MemStage_RamByteEna": {
        "ports": [
          "MemStage/RamByteEna",
          "AXI_Mem_Interface_0/WrByteEna"
        ]
      },
      "MemStage_RamReadEn": {
        "ports": [
          "MemStage/RamReadEn",
          "AXI_Mem_Interface_0/ReadEn"
        ]
      },
      "MemStage_RamWrData": {
        "ports": [
          "MemStage/RamWrData",
          "AXI_Mem_Interface_0/DataIn"
        ]
      },
      "MemStage_RamWriteEn": {
        "ports": [
          "MemStage/RamWriteEn",
          "AXI_Mem_Interface_0/WriteEn"
        ]
      },
      "MemStage_StallO": {
        "ports": [
          "MemStage/StallO",
          "DecodeStage/Stall",
          "ExecutionStage/Stall",
          "Fetch/Stall",
          "MemStage/StallI"
        ]
      },
      "RegisterSet_0_RdData1": {
        "ports": [
          "RegisterSet/RdData1",
          "Forward/SrcData1"
        ]
      },
      "RegisterSet_0_RdData2": {
        "ports": [
          "RegisterSet/RdData2",
          "Forward/SrcData2"
        ]
      },
      "imem_test06mem_0_q": {
        "ports": [
          "imem_test06mem_0/q",
          "DecodeStage/InstI"
        ]
      }
    },
    "addressing": {
      "/AXI_Mem_Interface_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}