VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {aska_dig}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {PVT Mode} {max}
  {Tree Type} {worst_case_tree}
  {Process} {1.0}
  {Voltage} {3.0}
  {Temperature} {125.0}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {Genus(TM) Synthesis Solution v21.18-s082_1}
  {DATE} {Mon Jul 15 12:14:19 EDT 2024}
END_BANNER

PATH 1
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[0]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11760__1666} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[0]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 1

PATH 2
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[1]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11756__9315} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[1]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 2

PATH 3
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[2]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11761__7410} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[2]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 3

PATH 4
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[3]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11762__6417} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[3]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 4

PATH 5
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[4]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11763__5477} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[4]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 5

PATH 6
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[5]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11799__5477} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[5]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 6

PATH 7
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[6]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11802__6260} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[6]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 7

PATH 8
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[7]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11806__6783} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[7]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 8

PATH 9
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[8]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11810__1705} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[8]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 9

PATH 10
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[9]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11813__7098} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[9]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 10

PATH 11
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[10]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11819__6161} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[10]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 11

PATH 12
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[11]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11818__4733} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[11]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 12

PATH 13
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[12]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11817__7482} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[12]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 13

PATH 14
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[13]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11816__5115} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[13]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 14

PATH 15
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[14]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11815__1881} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[14]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 15

PATH 16
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[15]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11814__6131} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[15]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 16

PATH 17
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[16]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11796__1666} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[16]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 17

PATH 18
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[17]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11811__5122} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[17]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 18

PATH 19
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[18]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11809__2802} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[18]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 19

PATH 20
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[19]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11808__1617} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[19]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 20

PATH 21
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[20]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11807__3680} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[20]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 21

PATH 22
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[21]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11805__5526} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[21]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 22

PATH 23
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[22]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11804__8428} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[22]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 23

PATH 24
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[23]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11803__4319} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[23]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 24

PATH 25
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[24]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11801__5107} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[24]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 25

PATH 26
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[25]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11800__2398} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[25]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 26

PATH 27
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[26]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11798__6417} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[26]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 27

PATH 28
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[27]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11797__7410} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[27]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 28

PATH 29
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[28]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11812__8246} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[28]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 29

PATH 30
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[29]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11757__9945} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[29]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 30

PATH 31
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[30]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11758__2883} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[30]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 31

PATH 32
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {down_switches[31]} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_state_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.947}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.053} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.053} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {1.298} {0.000} {0.762} {} {3.298} {3.351} {} {17} {}
    NET {} {} {} {} {} {npg1_phase_down_state} {} {0.010} {0.000} {0.762} {0.080} {3.308} {3.361} {} {} {}
    INST {g11901__6260} {AN} {^} {Q} {^} {} {NO2I1JI3VX1} {0.743} {0.000} {0.739} {} {4.051} {4.104} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.739} {0.037} {4.053} {4.107} {} {} {}
    INST {g11871} {A} {^} {Q} {^} {} {BUJI3VX2} {0.515} {0.000} {0.351} {} {4.568} {4.622} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.351} {0.077} {4.577} {4.630} {} {} {}
    INST {g11862} {A} {^} {Q} {v} {} {INJI3VX2} {1.095} {0.000} {1.286} {} {5.672} {5.725} {} {32} {}
    NET {} {} {} {} {} {n_509} {} {0.047} {0.000} {1.286} {0.224} {5.719} {5.772} {} {} {}
    INST {g11759__2346} {A} {v} {Q} {^} {} {ON21JI3VX4} {2.221} {0.000} {2.145} {} {7.940} {7.993} {} {1} {}
    NET {} {} {} {} {} {down_switches[31]} {} {0.007} {0.000} {2.145} {1.000} {7.947} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.947} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.947} {} {} {}
  END_CAP_CLK_PATH

END_PATH 32

PATH 33
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[0]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11716__5526} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[0]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 33

PATH 34
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[1]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11715__8428} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[1]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 34

PATH 35
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[2]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11714__4319} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[2]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 35

PATH 36
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[3]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11713__6260} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[3]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 36

PATH 37
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[4]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11712__5107} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[4]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 37

PATH 38
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {DAC[5]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.94}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.060} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.060} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.685} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.749} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.123} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.125} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.649} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.649} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.095} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.095} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.433} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.433} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.673} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.673} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.429} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.432} {} {} {}
    INST {g11711__2398} {A} {v} {Q} {v} {} {AND2JI3VX4} {1.561} {0.000} {1.426} {} {7.933} {7.993} {} {1} {}
    NET {} {} {} {} {} {DAC[5]} {} {0.007} {0.000} {1.426} {1.000} {7.940} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.940} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.940} {} {} {}
  END_CAP_CLK_PATH

END_PATH 38

PATH 39
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {pulse_active} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.786}
    {=} {Slack Time} {0.214}
  END_SLK_CLC
  SLK 0.214

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.214} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.214} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {3.839} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {3.902} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.277} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.279} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {4.803} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {4.803} {} {} {}
    INST {g11723__5122} {C} {v} {Q} {v} {} {OR3JI3VX1} {0.446} {0.000} {0.109} {} {5.034} {5.249} {} {1} {}
    NET {} {} {} {} {} {n_645} {} {0.000} {0.000} {0.109} {0.004} {5.034} {5.249} {} {} {}
    INST {g11720__1617} {C} {v} {Q} {^} {} {NO3JI3VX0} {0.339} {0.000} {0.385} {} {5.373} {5.587} {} {1} {}
    NET {} {} {} {} {} {n_648} {} {0.000} {0.000} {0.385} {0.005} {5.373} {5.587} {} {} {}
    INST {g11719__3680} {A} {^} {Q} {v} {} {NA4JI3VX0} {0.240} {0.000} {0.282} {} {5.612} {5.827} {} {1} {}
    NET {} {} {} {} {} {n_649} {} {0.000} {0.000} {0.282} {0.005} {5.612} {5.827} {} {} {}
    INST {g11718__6783} {A} {v} {Q} {v} {} {OR4JI3VX1} {0.757} {0.000} {0.581} {} {6.369} {6.583} {} {7} {}
    NET {} {} {} {} {} {n_650} {} {0.003} {0.000} {0.581} {0.049} {6.372} {6.586} {} {} {}
    INST {g11717} {A} {v} {Q} {v} {} {BUJI3VX6} {1.407} {0.000} {1.497} {} {7.779} {7.993} {} {1} {}
    NET {} {} {} {} {} {pulse_active} {} {0.007} {0.000} {1.497} {1.000} {7.786} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.786} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.786} {} {} {}
  END_CAP_CLK_PATH

END_PATH 39

PATH 40
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[7]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.54}
    {=} {Slack Time} {0.460}
  END_SLK_CLC
  SLK 0.460

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.460} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.460} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.085} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.148} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.522} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.525} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.066} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.074} {} {} {}
    INST {g11773__2802} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.527} {0.000} {0.157} {} {5.142} {5.602} {} {2} {}
    NET {} {} {} {} {} {n_627} {} {0.000} {0.000} {0.157} {0.013} {5.142} {5.602} {} {} {}
    INST {g11741} {A} {v} {Q} {v} {} {BUJI3VX3} {2.391} {0.000} {2.958} {} {7.533} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[7]} {} {0.007} {0.000} {2.958} {1.000} {7.540} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.540} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.540} {} {} {}
  END_CAP_CLK_PATH

END_PATH 40

PATH 41
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[6]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.537}
    {=} {Slack Time} {0.463}
  END_SLK_CLC
  SLK 0.463

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.463} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.463} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.088} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.152} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.526} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.528} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.070} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.078} {} {} {}
    INST {g11774__1705} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.525} {0.000} {0.154} {} {5.139} {5.602} {} {2} {}
    NET {} {} {} {} {} {n_626} {} {0.000} {0.000} {0.154} {0.013} {5.139} {5.603} {} {} {}
    INST {g11742} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.530} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[6]} {} {0.007} {0.000} {2.958} {1.000} {7.537} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.537} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.537} {} {} {}
  END_CAP_CLK_PATH

END_PATH 41

PATH 42
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[1]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.535}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.465} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.465} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.090} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.153} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.527} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.530} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.071} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.079} {} {} {}
    INST {g11780__5115} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.523} {0.000} {0.154} {} {5.138} {5.602} {} {2} {}
    NET {} {} {} {} {} {n_620} {} {0.000} {0.000} {0.154} {0.012} {5.138} {5.603} {} {} {}
    INST {g11748} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.528} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[1]} {} {0.007} {0.000} {2.958} {1.000} {7.535} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.535} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.535} {} {} {}
  END_CAP_CLK_PATH

END_PATH 42

PATH 43
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[11]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.535}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.465} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.465} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.090} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.153} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.528} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.530} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.071} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11822__2883} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.523} {0.000} {0.153} {} {5.138} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_610} {} {0.000} {0.000} {0.153} {0.012} {5.138} {5.603} {} {} {}
    INST {g11790} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.528} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[11]} {} {0.007} {0.000} {2.958} {1.000} {7.535} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.535} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.535} {} {} {}
  END_CAP_CLK_PATH

END_PATH 43

PATH 44
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[13]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.535}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.465} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.465} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.090} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.153} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.528} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.530} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.071} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11825__7410} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.523} {0.000} {0.153} {} {5.138} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_607} {} {0.000} {0.000} {0.153} {0.012} {5.138} {5.603} {} {} {}
    INST {g11793} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.528} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[13]} {} {0.007} {0.000} {2.958} {1.000} {7.535} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.535} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.535} {} {} {}
  END_CAP_CLK_PATH

END_PATH 44

PATH 45
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[15]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.535}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.465} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.465} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.090} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.153} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.528} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.530} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.071} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11827__5477} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.523} {0.000} {0.153} {} {5.138} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_605} {} {0.000} {0.000} {0.153} {0.012} {5.138} {5.603} {} {} {}
    INST {g11795} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.528} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[15]} {} {0.007} {0.000} {2.958} {1.000} {7.535} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.535} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.535} {} {} {}
  END_CAP_CLK_PATH

END_PATH 45

PATH 46
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[0]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.534}
    {=} {Slack Time} {0.466}
  END_SLK_CLC
  SLK 0.466

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.466} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.466} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.091} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.154} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.529} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.531} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.072} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11782__4733} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {5.137} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_618} {} {0.000} {0.000} {0.152} {0.012} {5.137} {5.603} {} {} {}
    INST {g11750} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.527} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[0]} {} {0.007} {0.000} {2.958} {1.000} {7.534} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.534} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.534} {} {} {}
  END_CAP_CLK_PATH

END_PATH 46

PATH 47
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[10]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.534}
    {=} {Slack Time} {0.466}
  END_SLK_CLC
  SLK 0.466

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.466} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.466} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.091} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.154} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.529} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.531} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.072} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11824__1666} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {5.137} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_608} {} {0.000} {0.000} {0.152} {0.012} {5.137} {5.603} {} {} {}
    INST {g11792} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.527} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[10]} {} {0.007} {0.000} {2.958} {1.000} {7.534} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.534} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.534} {} {} {}
  END_CAP_CLK_PATH

END_PATH 47

PATH 48
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[12]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.534}
    {=} {Slack Time} {0.466}
  END_SLK_CLC
  SLK 0.466

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.466} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.466} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.091} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.154} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.529} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.531} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.072} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11820__9315} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {5.137} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_612} {} {0.000} {0.000} {0.152} {0.012} {5.137} {5.603} {} {} {}
    INST {g11788} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.527} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[12]} {} {0.007} {0.000} {2.958} {1.000} {7.534} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.534} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.534} {} {} {}
  END_CAP_CLK_PATH

END_PATH 48

PATH 49
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[14]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.534}
    {=} {Slack Time} {0.466}
  END_SLK_CLC
  SLK 0.466

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.466} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.466} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.091} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.154} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {4.529} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {4.531} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {5.072} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {5.080} {} {} {}
    INST {g11826__6417} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {5.137} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_606} {} {0.000} {0.000} {0.152} {0.012} {5.137} {5.603} {} {} {}
    INST {g11794} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {7.527} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[14]} {} {0.007} {0.000} {2.958} {1.000} {7.534} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.534} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.534} {} {} {}
  END_CAP_CLK_PATH

END_PATH 49

PATH 50
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[21]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.469}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.531} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.531} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.156} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.220} {} {} {}
    INST {g11766__6260} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.269} {0.000} {0.288} {} {3.957} {4.488} {} {2} {}
    NET {} {} {} {} {} {n_634} {} {0.000} {0.000} {0.288} {0.011} {3.957} {4.488} {} {} {}
    INST {g11734} {A} {v} {Q} {v} {} {BUJI3VX2} {3.505} {0.000} {4.445} {} {7.462} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[21]} {} {0.007} {0.000} {4.445} {1.000} {7.469} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.469} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.469} {} {} {}
  END_CAP_CLK_PATH

END_PATH 50

PATH 51
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[23]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.466}
    {=} {Slack Time} {0.534}
  END_SLK_CLC
  SLK 0.534

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.534} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.534} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.159} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.222} {} {} {}
    INST {g11765__5107} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.266} {0.000} {0.286} {} {3.955} {4.489} {} {2} {}
    NET {} {} {} {} {} {n_635} {} {0.000} {0.000} {0.286} {0.011} {3.955} {4.489} {} {} {}
    INST {g11733} {A} {v} {Q} {v} {} {BUJI3VX2} {3.504} {0.000} {4.445} {} {7.459} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[23]} {} {0.007} {0.000} {4.445} {1.000} {7.466} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.466} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.466} {} {} {}
  END_CAP_CLK_PATH

END_PATH 51

PATH 52
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[24]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.46}
    {=} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.540} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.540} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.165} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.229} {} {} {}
    INST {g11769__5526} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.261} {0.000} {0.282} {} {3.949} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_631} {} {0.000} {0.000} {0.282} {0.011} {3.950} {4.490} {} {} {}
    INST {g11737} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.453} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[24]} {} {0.007} {0.000} {4.445} {1.000} {7.460} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.460} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.460} {} {} {}
  END_CAP_CLK_PATH

END_PATH 52

PATH 53
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[26]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.46}
    {=} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.540} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.540} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.165} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.229} {} {} {}
    INST {g11787__2346} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.261} {0.000} {0.282} {} {3.949} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_613} {} {0.000} {0.000} {0.282} {0.011} {3.950} {4.490} {} {} {}
    INST {g11755} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.453} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[26]} {} {0.007} {0.000} {4.445} {1.000} {7.460} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.460} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.460} {} {} {}
  END_CAP_CLK_PATH

END_PATH 53

PATH 54
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[28]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.46}
    {=} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.540} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.540} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.165} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.229} {} {} {}
    INST {g11770__6783} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.261} {0.000} {0.282} {} {3.949} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_630} {} {0.000} {0.000} {0.282} {0.011} {3.950} {4.490} {} {} {}
    INST {g11738} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.453} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[28]} {} {0.007} {0.000} {4.445} {1.000} {7.460} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.460} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.460} {} {} {}
  END_CAP_CLK_PATH

END_PATH 54

PATH 55
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[30]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.46}
    {=} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.540} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.540} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.165} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.229} {} {} {}
    INST {g11785__9945} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.261} {0.000} {0.282} {} {3.949} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_615} {} {0.000} {0.000} {0.282} {0.011} {3.950} {4.490} {} {} {}
    INST {g11753} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.453} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[30]} {} {0.007} {0.000} {4.445} {1.000} {7.460} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.460} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.460} {} {} {}
  END_CAP_CLK_PATH

END_PATH 55

PATH 56
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[19]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.458}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.542} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.542} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.166} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.230} {} {} {}
    INST {g11772__1617} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.260} {0.000} {0.281} {} {3.948} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_628} {} {0.000} {0.000} {0.281} {0.011} {3.948} {4.490} {} {} {}
    INST {g11740} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.451} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[19]} {} {0.007} {0.000} {4.445} {1.000} {7.458} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.458} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.458} {} {} {}
  END_CAP_CLK_PATH

END_PATH 56

PATH 57
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[20]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.458}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.542} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.542} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.166} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.230} {} {} {}
    INST {g11771__3680} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.260} {0.000} {0.281} {} {3.948} {4.490} {} {2} {}
    NET {} {} {} {} {} {n_629} {} {0.000} {0.000} {0.281} {0.011} {3.948} {4.490} {} {} {}
    INST {g11739} {A} {v} {Q} {v} {} {BUJI3VX2} {3.503} {0.000} {4.445} {} {7.451} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[20]} {} {0.007} {0.000} {4.445} {1.000} {7.458} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.458} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.458} {} {} {}
  END_CAP_CLK_PATH

END_PATH 57

PATH 58
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[25]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.452}
    {=} {Slack Time} {0.548}
  END_SLK_CLC
  SLK 0.548

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.548} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.548} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.173} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.236} {} {} {}
    INST {g11784__9315} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.255} {0.000} {0.276} {} {3.943} {4.491} {} {2} {}
    NET {} {} {} {} {} {n_616} {} {0.000} {0.000} {0.276} {0.010} {3.943} {4.491} {} {} {}
    INST {g11752} {A} {v} {Q} {v} {} {BUJI3VX2} {3.502} {0.000} {4.445} {} {7.445} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[25]} {} {0.007} {0.000} {4.445} {1.000} {7.452} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.452} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.452} {} {} {}
  END_CAP_CLK_PATH

END_PATH 58

PATH 59
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[27]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.452}
    {=} {Slack Time} {0.548}
  END_SLK_CLC
  SLK 0.548

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.548} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.548} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.173} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.236} {} {} {}
    INST {g11764__2398} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.255} {0.000} {0.276} {} {3.943} {4.491} {} {2} {}
    NET {} {} {} {} {} {n_636} {} {0.000} {0.000} {0.276} {0.010} {3.943} {4.491} {} {} {}
    INST {g11732} {A} {v} {Q} {v} {} {BUJI3VX2} {3.502} {0.000} {4.445} {} {7.445} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[27]} {} {0.007} {0.000} {4.445} {1.000} {7.452} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.452} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.452} {} {} {}
  END_CAP_CLK_PATH

END_PATH 59

PATH 60
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[29]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.452}
    {=} {Slack Time} {0.548}
  END_SLK_CLC
  SLK 0.548

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.548} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.548} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.173} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.236} {} {} {}
    INST {g11768__8428} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.255} {0.000} {0.276} {} {3.943} {4.491} {} {2} {}
    NET {} {} {} {} {} {n_632} {} {0.000} {0.000} {0.276} {0.010} {3.943} {4.491} {} {} {}
    INST {g11736} {A} {v} {Q} {v} {} {BUJI3VX2} {3.502} {0.000} {4.445} {} {7.445} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[29]} {} {0.007} {0.000} {4.445} {1.000} {7.452} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.452} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.452} {} {} {}
  END_CAP_CLK_PATH

END_PATH 60

PATH 61
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[31]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.452}
    {=} {Slack Time} {0.548}
  END_SLK_CLC
  SLK 0.548

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {12.548} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {12.548} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.173} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.236} {} {} {}
    INST {g11786__2883} {B} {^} {Q} {v} {} {ON21JI3VX1} {0.255} {0.000} {0.276} {} {3.943} {4.491} {} {2} {}
    NET {} {} {} {} {} {n_614} {} {0.000} {0.000} {0.276} {0.010} {3.943} {4.491} {} {} {}
    INST {g11754} {A} {v} {Q} {v} {} {BUJI3VX2} {3.502} {0.000} {4.445} {} {7.445} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[31]} {} {0.007} {0.000} {4.445} {1.000} {7.452} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {9.452} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {9.452} {} {} {}
  END_CAP_CLK_PATH

END_PATH 61

PATH 62
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[16]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.986}
    {=} {Slack Time} {1.014}
  END_SLK_CLC
  SLK 1.014

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.014} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.014} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.638} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.702} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.076} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.079} {} {} {}
    INST {g17233} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.524} {0.000} {0.154} {} {4.589} {5.602} {} {2} {}
    NET {} {} {} {} {} {n_736} {} {0.000} {0.000} {0.154} {0.013} {4.589} {5.603} {} {} {}
    INST {g11751} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.979} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[16]} {} {0.007} {0.000} {2.958} {1.000} {6.986} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.986} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.986} {} {} {}
  END_CAP_CLK_PATH

END_PATH 62

PATH 63
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[5]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.985}
    {=} {Slack Time} {1.015}
  END_SLK_CLC
  SLK 1.015

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.015} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.015} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.640} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.704} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.078} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.080} {} {} {}
    INST {g11775__5122} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.153} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_625} {} {0.000} {0.000} {0.153} {0.012} {4.588} {5.603} {} {} {}
    INST {g11743} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.978} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[5]} {} {0.007} {0.000} {2.958} {1.000} {6.985} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.985} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.985} {} {} {}
  END_CAP_CLK_PATH

END_PATH 63

PATH 64
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[9]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.985}
    {=} {Slack Time} {1.015}
  END_SLK_CLC
  SLK 1.015

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.015} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.015} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.640} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.704} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.078} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.080} {} {} {}
    INST {g11823__2346} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.153} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_609} {} {0.000} {0.000} {0.153} {0.012} {4.588} {5.603} {} {} {}
    INST {g11791} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.978} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[9]} {} {0.007} {0.000} {2.958} {1.000} {6.985} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.985} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.985} {} {} {}
  END_CAP_CLK_PATH

END_PATH 64

PATH 65
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[4]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.984}
    {=} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.016} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.641} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.705} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.079} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.081} {} {} {}
    INST {g11776__8246} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_624} {} {0.000} {0.000} {0.152} {0.012} {4.587} {5.603} {} {} {}
    INST {g11744} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.977} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[4]} {} {0.007} {0.000} {2.958} {1.000} {6.984} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.984} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 65

PATH 66
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[8]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.984}
    {=} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.016} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.641} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.705} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.079} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.081} {} {} {}
    INST {g11767__4319} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_633} {} {0.000} {0.000} {0.152} {0.012} {4.587} {5.603} {} {} {}
    INST {g11735} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.977} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[8]} {} {0.007} {0.000} {2.958} {1.000} {6.984} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.984} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 66

PATH 67
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[17]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.984}
    {=} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.016} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.641} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.705} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.079} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.081} {} {} {}
    INST {g11781__7482} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_619} {} {0.000} {0.000} {0.152} {0.012} {4.587} {5.603} {} {} {}
    INST {g11749} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.977} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[17]} {} {0.007} {0.000} {2.958} {1.000} {6.984} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.984} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 67

PATH 68
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[18]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.984}
    {=} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.016} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {4.641} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {4.705} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {5.079} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {5.081} {} {} {}
    INST {g11778__6131} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.522} {0.000} {0.152} {} {4.587} {5.603} {} {2} {}
    NET {} {} {} {} {} {n_622} {} {0.000} {0.000} {0.152} {0.012} {4.587} {5.603} {} {} {}
    INST {g11746} {A} {v} {Q} {v} {} {BUJI3VX3} {2.390} {0.000} {2.958} {} {6.977} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[18]} {} {0.007} {0.000} {2.958} {1.000} {6.984} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.984} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.984} {} {} {}
  END_CAP_CLK_PATH

END_PATH 68

PATH 69
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {enable} {} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.266}
    {=} {Slack Time} {1.734}
  END_SLK_CLC
  SLK 1.734

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {13.734} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {13.734} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {7.879} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {8.266} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {8.266} {} {} {}
  END_CAP_CLK_PATH

END_PATH 69

PATH 70
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[3]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.984999999999999}
    {=} {Slack Time} {2.015}
  END_SLK_CLC
  SLK 2.015

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {14.015} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {14.015} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {5.640} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {5.703} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {6.078} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {6.080} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {6.621} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {6.630} {} {} {}
    INST {g11777__7098} {A} {v} {Q} {^} {} {AN22JI3VX1} {0.376} {0.000} {0.436} {} {4.991} {7.006} {} {2} {}
    NET {} {} {} {} {} {n_623} {} {0.000} {0.000} {0.436} {0.013} {4.991} {7.006} {} {} {}
    INST {g11745} {A} {^} {Q} {v} {} {INJI3VX12} {0.987} {0.000} {0.761} {} {5.978} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[3]} {} {0.007} {0.000} {0.761} {1.000} {5.985} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {7.985} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {7.985} {} {} {}
  END_CAP_CLK_PATH

END_PATH 70

PATH 71
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[2]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.979}
    {=} {Slack Time} {2.021}
  END_SLK_CLC
  SLK 2.021

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {14.021} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {14.021} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {5.646} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {5.709} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {6.084} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {6.086} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {6.627} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {6.635} {} {} {}
    INST {g11779__1881} {A} {v} {Q} {^} {} {AN22JI3VX1} {0.372} {0.000} {0.430} {} {4.986} {7.007} {} {2} {}
    NET {} {} {} {} {} {n_621} {} {0.000} {0.000} {0.430} {0.013} {4.986} {7.007} {} {} {}
    INST {g11747} {A} {^} {Q} {v} {} {INJI3VX12} {0.986} {0.000} {0.761} {} {5.972} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[2]} {} {0.007} {0.000} {0.761} {1.000} {5.979} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {7.979} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {7.979} {} {} {}
  END_CAP_CLK_PATH

END_PATH 71

PATH 72
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {up_switches[22]} {} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_state_reg} {Q} {DFRRQJI3VX4} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {10.000}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {8.000}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.976}
    {=} {Slack Time} {2.024}
  END_SLK_CLC
  SLK 2.024

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {12.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {12.000} {14.024} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {12.000} {14.024} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_state_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX4} {1.625} {0.000} {0.692} {} {3.625} {5.649} {} {45} {}
    NET {} {} {} {} {} {npg1_phase_up_state} {} {0.064} {0.000} {0.692} {0.237} {3.688} {5.712} {} {} {}
    INST {g11901__6260} {B} {^} {Q} {v} {} {NO2I1JI3VX1} {0.374} {0.000} {0.364} {} {4.063} {6.087} {} {8} {}
    NET {} {} {} {} {} {n_574} {} {0.002} {0.000} {0.364} {0.038} {4.065} {6.089} {} {} {}
    INST {g11871} {A} {v} {Q} {v} {} {BUJI3VX2} {0.541} {0.000} {0.370} {} {4.606} {6.630} {} {14} {}
    NET {} {} {} {} {} {n_573} {} {0.008} {0.000} {0.370} {0.077} {4.614} {6.638} {} {} {}
    INST {g11821__9945} {A} {v} {Q} {^} {} {AN22JI3VX1} {0.369} {0.000} {0.427} {} {4.984} {7.008} {} {2} {}
    NET {} {} {} {} {} {n_611} {} {0.000} {0.000} {0.427} {0.012} {4.984} {7.008} {} {} {}
    INST {g11789} {A} {^} {Q} {v} {} {INJI3VX12} {0.985} {0.000} {0.761} {} {5.969} {7.993} {} {1} {}
    NET {} {} {} {} {} {up_switches[22]} {} {0.007} {0.000} {0.761} {1.000} {5.976} {8.000} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {10.000} {7.976} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {10.000} {7.976} {} {} {}
  END_CAP_CLK_PATH

END_PATH 72

PATH 73
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[2]} {C}
  ENDPT {npg1_UP_count_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {12.057}
    {=} {Slack Time} {7.650}
  END_SLK_CLC
  SLK 7.650

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {9.650} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {9.650} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {13.796} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {13.917} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.242} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.245} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {15.787} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {15.787} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.157} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.157} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {16.468} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {16.468} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {16.819} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {16.820} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.215} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.215} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {17.618} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {17.618} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {18.519} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {18.526} {} {} {}
    INST {g16842__1705} {A} {v} {Q} {^} {} {NO2JI3VX0} {0.571} {0.000} {0.542} {} {11.446} {19.096} {} {2} {}
    NET {} {} {} {} {} {n_372} {} {0.000} {0.000} {0.542} {0.012} {11.446} {19.096} {} {} {}
    INST {g16838} {A} {^} {Q} {v} {} {INJI3VX0} {0.174} {0.000} {0.164} {} {11.620} {19.271} {} {1} {}
    NET {} {} {} {} {} {n_373} {} {0.000} {0.000} {0.164} {0.005} {11.620} {19.271} {} {} {}
    INST {g16798__2398} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.436} {0.000} {0.107} {} {12.057} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_410} {} {0.000} {0.000} {0.107} {0.005} {12.057} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-5.650} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-5.650} {} {} {}
  END_CAP_CLK_PATH

END_PATH 73

PATH 74
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[1]} {C}
  ENDPT {npg1_UP_count_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.347}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.653}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.661999999999999}
    {=} {Slack Time} {7.991}
  END_SLK_CLC
  SLK 7.991

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {9.991} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {9.991} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.137} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.258} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.583} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.586} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.128} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.128} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.498} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.498} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {16.809} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {16.809} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.160} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.161} {} {} {}
    INST {g16882__6131} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {1.060} {0.000} {1.191} {} {10.230} {18.221} {} {15} {}
    NET {} {} {} {} {} {n_340} {} {0.007} {0.000} {1.191} {0.065} {10.238} {18.229} {} {} {}
    INST {g16874} {A} {^} {Q} {v} {} {INJI3VX0} {0.493} {0.000} {0.471} {} {10.731} {18.722} {} {3} {}
    NET {} {} {} {} {} {n_339} {} {0.001} {0.000} {0.471} {0.019} {10.731} {18.722} {} {} {}
    INST {g16849__7482} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.363} {0.000} {0.405} {} {11.095} {19.086} {} {2} {}
    NET {} {} {} {} {} {n_365} {} {0.000} {0.000} {0.405} {0.009} {11.095} {19.086} {} {} {}
    INST {g16842__1705} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.298} {0.000} {0.355} {} {11.393} {19.384} {} {2} {}
    NET {} {} {} {} {} {n_372} {} {0.000} {0.000} {0.355} {0.012} {11.393} {19.384} {} {} {}
    INST {g16800__6260} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.269} {0.000} {0.250} {} {11.662} {19.653} {} {1} {}
    NET {} {} {} {} {} {n_408} {} {0.000} {0.000} {0.250} {0.004} {11.662} {19.653} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-5.991} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-5.991} {} {} {}
  END_CAP_CLK_PATH

END_PATH 74

PATH 75
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[9]} {C}
  ENDPT {npg1_UP_accumulator_reg[9]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.386} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.386} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16650__8428} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.110} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_506} {} {0.000} {0.000} {0.110} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 75

PATH 76
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[8]} {C}
  ENDPT {npg1_UP_accumulator_reg[8]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.386} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.386} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16654__6783} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.110} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_504} {} {0.000} {0.000} {0.110} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 76

PATH 77
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[7]} {C}
  ENDPT {npg1_UP_accumulator_reg[7]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.386} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.386} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16662__8246} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.110} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_496} {} {0.000} {0.000} {0.110} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 77

PATH 78
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[6]} {C}
  ENDPT {npg1_UP_accumulator_reg[6]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.386} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.386} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16670__5115} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.110} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_490} {} {0.000} {0.000} {0.110} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 78

PATH 79
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[3]} {C}
  ENDPT {npg1_UP_count_reg[3]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16824__7410} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_385} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 79

PATH 80
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[5]} {C}
  ENDPT {npg1_UP_accumulator_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16690__7410} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_478} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 80

PATH 81
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[4]} {C}
  ENDPT {npg1_UP_accumulator_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16741__4319} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_441} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 81

PATH 82
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[3]} {C}
  ENDPT {npg1_UP_accumulator_reg[3]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16805__3680} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_403} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 82

PATH 83
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[2]} {C}
  ENDPT {npg1_UP_accumulator_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16823__1666} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_386} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 83

PATH 84
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[1]} {C}
  ENDPT {npg1_UP_accumulator_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16817__4733} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_392} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 84

PATH 85
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_accumulator_reg[0]} {C}
  ENDPT {npg1_UP_accumulator_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.458}
    {=} {Slack Time} {8.249}
  END_SLK_CLC
  SLK 8.249

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.249} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.395} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.516} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.841} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.844} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.387} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.387} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.756} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.756} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.067} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.067} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.418} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.419} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.814} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.814} {} {} {}
    INST {g16865__2398} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.403} {0.000} {0.716} {} {9.968} {18.217} {} {2} {}
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.716} {0.010} {9.968} {18.217} {} {} {}
    INST {g16856} {A} {^} {Q} {v} {} {INJI3VX0} {0.901} {0.000} {0.926} {} {10.869} {19.118} {} {13} {}
    NET {} {} {} {} {} {n_356} {} {0.006} {0.000} {0.926} {0.064} {10.875} {19.125} {} {} {}
    INST {g16821__2883} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.582} {0.000} {0.109} {} {11.458} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_388} {} {0.000} {0.000} {0.109} {0.005} {11.458} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.249} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.249} {} {} {}
  END_CAP_CLK_PATH

END_PATH 85

PATH 86
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[0]} {C}
  ENDPT {npg1_UP_count_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.328}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.672}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.334000000000001}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.338} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.338} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.483} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.604} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.929} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.932} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.475} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.475} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.844} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.844} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.156} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.156} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.507} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.508} {} {} {}
    INST {g16882__6131} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {1.060} {0.000} {1.191} {} {10.230} {18.568} {} {15} {}
    NET {} {} {} {} {} {n_340} {} {0.007} {0.000} {1.191} {0.065} {10.238} {18.575} {} {} {}
    INST {g16874} {A} {^} {Q} {v} {} {INJI3VX0} {0.493} {0.000} {0.471} {} {10.731} {19.069} {} {3} {}
    NET {} {} {} {} {} {n_339} {} {0.001} {0.000} {0.471} {0.019} {10.731} {19.069} {} {} {}
    INST {g16849__7482} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.363} {0.000} {0.405} {} {11.095} {19.433} {} {2} {}
    NET {} {} {} {} {} {n_365} {} {0.000} {0.000} {0.405} {0.009} {11.095} {19.433} {} {} {}
    INST {g16811__7098} {C} {^} {Q} {^} {} {AO21JI3VX1} {0.240} {0.000} {0.109} {} {11.335} {19.672} {} {1} {}
    NET {} {} {} {} {} {n_394} {} {0.000} {0.000} {0.109} {0.004} {11.335} {19.672} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.338} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.338} {} {} {}
  END_CAP_CLK_PATH

END_PATH 86

PATH 87
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[7]} {C}
  ENDPT {npg1_ON_count_reg[7]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.299}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.701}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.355}
    {=} {Slack Time} {8.346}
  END_SLK_CLC
  SLK 8.346

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.346} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.346} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.492} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.612} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.938} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.941} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.483} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.483} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.852} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.852} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.164} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.164} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.515} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.516} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.910} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.911} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.403} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.404} {} {} {}
    INST {g16723__4733} {C} {^} {Q} {v} {} {NA22JI3VX1} {0.256} {0.000} {0.319} {} {10.314} {18.659} {} {3} {}
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.319} {0.016} {10.314} {18.660} {} {} {}
    INST {g16715__1705} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.356} {0.000} {0.387} {} {10.670} {19.015} {} {2} {}
    NET {} {} {} {} {} {n_475} {} {0.000} {0.000} {0.387} {0.014} {10.670} {19.016} {} {} {}
    INST {g16693__2398} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.274} {0.000} {0.255} {} {10.943} {19.289} {} {2} {}
    NET {} {} {} {} {} {n_480} {} {0.000} {0.000} {0.255} {0.012} {10.944} {19.289} {} {} {}
    INST {g16673__4733} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.245} {0.000} {0.278} {} {11.188} {19.534} {} {1} {}
    NET {} {} {} {} {} {n_488} {} {0.000} {0.000} {0.278} {0.005} {11.188} {19.534} {} {} {}
    INST {g16668__1881} {A} {^} {Q} {v} {} {NA2JI3VX0} {0.167} {0.000} {0.163} {} {11.355} {19.701} {} {1} {}
    NET {} {} {} {} {} {n_491} {} {0.000} {0.000} {0.163} {0.005} {11.355} {19.701} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.346} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.346} {} {} {}
  END_CAP_CLK_PATH

END_PATH 87

PATH 88
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[4]} {C}
  ENDPT {npg1_DOWN_count_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.304}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.696}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.344000000000001}
    {=} {Slack Time} {8.352}
  END_SLK_CLC
  SLK 8.352

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.352} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.352} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.498} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.619} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.944} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.947} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.489} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.489} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.859} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.859} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.170} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.170} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.521} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.522} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.917} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.917} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {18.835} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {18.844} {} {} {}
    INST {g2__8246} {C} {v} {Q} {v} {} {AO21JI3VX1} {0.498} {0.000} {0.127} {} {10.990} {19.342} {} {2} {}
    NET {} {} {} {} {} {n_6} {} {0.000} {0.000} {0.127} {0.009} {10.990} {19.342} {} {} {}
    INST {g16718__7098} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.164} {0.000} {0.209} {} {11.154} {19.506} {} {1} {}
    NET {} {} {} {} {} {n_460} {} {0.000} {0.000} {0.209} {0.006} {11.154} {19.506} {} {} {}
    INST {g16708__4319} {D} {^} {Q} {v} {} {ON31JI3VX1} {0.191} {0.000} {0.197} {} {11.344} {19.696} {} {1} {}
    NET {} {} {} {} {} {n_472} {} {0.000} {0.000} {0.197} {0.005} {11.344} {19.696} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.352} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.352} {} {} {}
  END_CAP_CLK_PATH

END_PATH 88

PATH 89
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[6]} {C}
  ENDPT {npg1_ON_count_reg[6]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.697}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.332999999999998}
    {=} {Slack Time} {8.364}
  END_SLK_CLC
  SLK 8.364

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.364} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.364} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.509} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.630} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.955} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.958} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.501} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.501} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.870} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.870} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.181} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.182} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.533} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.534} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.928} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.929} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.421} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.422} {} {} {}
    INST {g16723__4733} {C} {^} {Q} {v} {} {NA22JI3VX1} {0.256} {0.000} {0.319} {} {10.314} {18.677} {} {3} {}
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.319} {0.016} {10.314} {18.678} {} {} {}
    INST {g16715__1705} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.356} {0.000} {0.387} {} {10.670} {19.033} {} {2} {}
    NET {} {} {} {} {} {n_475} {} {0.000} {0.000} {0.387} {0.014} {10.670} {19.034} {} {} {}
    INST {g16693__2398} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.274} {0.000} {0.255} {} {10.943} {19.307} {} {2} {}
    NET {} {} {} {} {} {n_480} {} {0.000} {0.000} {0.255} {0.012} {10.944} {19.307} {} {} {}
    INST {g16680__2883} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.200} {0.000} {0.206} {} {11.144} {19.507} {} {1} {}
    NET {} {} {} {} {} {n_482} {} {0.000} {0.000} {0.206} {0.006} {11.144} {19.507} {} {} {}
    INST {g16674__6161} {D} {^} {Q} {v} {} {ON31JI3VX1} {0.190} {0.000} {0.191} {} {11.333} {19.697} {} {1} {}
    NET {} {} {} {} {} {n_487} {} {0.000} {0.000} {0.191} {0.005} {11.333} {19.697} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.364} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.364} {} {} {}
  END_CAP_CLK_PATH

END_PATH 89

PATH 90
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[5]} {C}
  ENDPT {npg1_DOWN_count_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.298}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.702}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.329000000000002}
    {=} {Slack Time} {8.373}
  END_SLK_CLC
  SLK 8.373

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.373} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.373} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.519} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.640} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {15.965} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {15.968} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.510} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.510} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.880} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.880} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.191} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.191} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.542} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.543} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {17.938} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {17.938} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {18.857} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {18.865} {} {} {}
    INST {g2__8246} {C} {v} {Q} {v} {} {AO21JI3VX1} {0.498} {0.000} {0.127} {} {10.990} {19.363} {} {2} {}
    NET {} {} {} {} {} {n_6} {} {0.000} {0.000} {0.127} {0.009} {10.990} {19.363} {} {} {}
    INST {g16722__7482} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.170} {0.000} {0.211} {} {11.159} {19.532} {} {1} {}
    NET {} {} {} {} {} {n_456} {} {0.000} {0.000} {0.211} {0.006} {11.159} {19.532} {} {} {}
    INST {g16712__3680} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.169} {0.000} {0.153} {} {11.329} {19.702} {} {1} {}
    NET {} {} {} {} {} {n_468} {} {0.000} {0.000} {0.153} {0.005} {11.329} {19.702} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.373} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.373} {} {} {}
  END_CAP_CLK_PATH

END_PATH 90

PATH 91
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[8]} {C}
  ENDPT {npg1_OFF_count_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.161999999999999}
    {=} {Slack Time} {8.468}
  END_SLK_CLC
  SLK 8.468

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.468} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.613} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.734} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.059} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.062} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.605} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.605} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.974} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.974} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.286} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.286} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.637} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.638} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.367} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.369} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.153} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.156} {} {} {}
    INST {g16763__5122} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.474} {0.000} {0.412} {} {11.163} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_427} {} {0.000} {0.000} {0.412} {0.004} {11.163} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.468} {} {} {}
  END_CAP_CLK_PATH

END_PATH 91

PATH 92
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[5]} {C}
  ENDPT {npg1_OFF_count_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.161999999999999}
    {=} {Slack Time} {8.468}
  END_SLK_CLC
  SLK 8.468

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.468} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.613} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.734} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.059} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.062} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.605} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.605} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.974} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.974} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.286} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.286} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.637} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.638} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.367} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.369} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.153} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.156} {} {} {}
    INST {g16776__5115} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.474} {0.000} {0.412} {} {11.163} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_422} {} {0.000} {0.000} {0.412} {0.004} {11.163} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.468} {} {} {}
  END_CAP_CLK_PATH

END_PATH 92

PATH 93
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[3]} {C}
  ENDPT {npg1_OFF_count_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.161999999999999}
    {=} {Slack Time} {8.468}
  END_SLK_CLC
  SLK 8.468

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.468} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.613} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.734} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.059} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.062} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.605} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.605} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {16.974} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {16.974} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.286} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.286} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.637} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.638} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.367} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.369} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.153} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.156} {} {} {}
    INST {g16775__1881} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.474} {0.000} {0.412} {} {11.163} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_423} {} {0.000} {0.000} {0.412} {0.004} {11.163} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.468} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.468} {} {} {}
  END_CAP_CLK_PATH

END_PATH 93

PATH 94
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[4]} {C}
  ENDPT {npg1_UP_count_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.366}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.634}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.118}
    {=} {Slack Time} {8.516}
  END_SLK_CLC
  SLK 8.516

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.516} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.516} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.662} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.782} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.108} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.111} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.653} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.653} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.022} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.022} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.334} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.334} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.685} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.686} {} {} {}
    INST {g16882__6131} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {1.060} {0.000} {1.191} {} {10.230} {18.746} {} {15} {}
    NET {} {} {} {} {} {n_340} {} {0.007} {0.000} {1.191} {0.065} {10.238} {18.753} {} {} {}
    INST {g16874} {A} {^} {Q} {v} {} {INJI3VX0} {0.493} {0.000} {0.471} {} {10.731} {19.247} {} {3} {}
    NET {} {} {} {} {} {n_339} {} {0.001} {0.000} {0.471} {0.019} {10.731} {19.247} {} {} {}
    INST {g16799__5107} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.387} {0.000} {0.383} {} {11.118} {19.634} {} {1} {}
    NET {} {} {} {} {} {n_409} {} {0.000} {0.000} {0.383} {0.004} {11.118} {19.634} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.516} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.516} {} {} {}
  END_CAP_CLK_PATH

END_PATH 94

PATH 95
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[6]} {C}
  ENDPT {npg1_OFF_count_reg[6]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.108999999999998}
    {=} {Slack Time} {8.521}
  END_SLK_CLC
  SLK 8.521

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.521} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.667} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.788} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.113} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.116} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.659} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.659} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.028} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.028} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.339} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.339} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.691} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.691} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.421} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.423} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.207} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.210} {} {} {}
    INST {g16780__9315} {C} {v} {Q} {^} {} {ON22JI3VX1} {0.420} {0.000} {0.415} {} {11.108} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_418} {} {0.000} {0.000} {0.415} {0.004} {11.108} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.521} {} {} {}
  END_CAP_CLK_PATH

END_PATH 95

PATH 96
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[4]} {C}
  ENDPT {npg1_OFF_count_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.108999999999998}
    {=} {Slack Time} {8.521}
  END_SLK_CLC
  SLK 8.521

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.521} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.667} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.788} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.113} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.116} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.659} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.659} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.028} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.028} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.339} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.339} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.691} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.691} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.421} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.423} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.207} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.210} {} {} {}
    INST {g16781__9945} {C} {v} {Q} {^} {} {ON22JI3VX1} {0.420} {0.000} {0.415} {} {11.108} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_417} {} {0.000} {0.000} {0.415} {0.004} {11.108} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.521} {} {} {}
  END_CAP_CLK_PATH

END_PATH 96

PATH 97
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[2]} {C}
  ENDPT {npg1_OFF_count_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.108999999999998}
    {=} {Slack Time} {8.521}
  END_SLK_CLC
  SLK 8.521

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.521} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.667} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.788} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.113} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.116} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.659} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.659} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.028} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.028} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.339} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.339} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.691} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.691} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.421} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.423} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.207} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.210} {} {} {}
    INST {g16778__4733} {C} {v} {Q} {^} {} {ON22JI3VX1} {0.420} {0.000} {0.415} {} {11.108} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_420} {} {0.000} {0.000} {0.415} {0.004} {11.108} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.521} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.521} {} {} {}
  END_CAP_CLK_PATH

END_PATH 97

PATH 98
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[9]} {C}
  ENDPT {npg1_OFF_count_reg[9]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.354}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.646}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.059000000000001}
    {=} {Slack Time} {8.587}
  END_SLK_CLC
  SLK 8.587

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.587} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.587} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.732} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.853} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.178} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.181} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.724} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.724} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.093} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.093} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.404} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.405} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.756} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.757} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.486} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.488} {} {} {}
    INST {g16855} {A} {^} {Q} {v} {} {INJI3VX0} {0.784} {0.000} {0.778} {} {10.685} {19.272} {} {7} {}
    NET {} {} {} {} {} {n_357} {} {0.003} {0.000} {0.778} {0.051} {10.688} {19.275} {} {} {}
    INST {g16777__7482} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.371} {0.000} {0.302} {} {11.059} {19.645} {} {1} {}
    NET {} {} {} {} {} {n_421} {} {0.000} {0.000} {0.302} {0.004} {11.059} {19.645} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.587} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.587} {} {} {}
  END_CAP_CLK_PATH

END_PATH 98

PATH 99
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_UP_count_reg[5]} {C}
  ENDPT {npg1_UP_count_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.349}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.651}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {11.03}
    {=} {Slack Time} {8.621}
  END_SLK_CLC
  SLK 8.621

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.621} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.767} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {14.888} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.213} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.216} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.759} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.759} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.128} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.128} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.439} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.439} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.790} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.791} {} {} {}
    INST {g16882__6131} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {1.060} {0.000} {1.191} {} {10.230} {18.851} {} {15} {}
    NET {} {} {} {} {} {n_340} {} {0.007} {0.000} {1.191} {0.065} {10.238} {18.859} {} {} {}
    INST {g16874} {A} {^} {Q} {v} {} {INJI3VX0} {0.493} {0.000} {0.471} {} {10.731} {19.352} {} {3} {}
    NET {} {} {} {} {} {n_339} {} {0.001} {0.000} {0.471} {0.019} {10.731} {19.352} {} {} {}
    INST {g16802__8428} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.298} {0.000} {0.265} {} {11.030} {19.651} {} {1} {}
    NET {} {} {} {} {} {n_406} {} {0.000} {0.000} {0.265} {0.004} {11.030} {19.651} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.621} {} {} {}
  END_CAP_CLK_PATH

END_PATH 99

PATH 100
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[9]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[9]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.001} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.241} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.241} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.299} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16649__4319} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.110} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_507} {} {0.000} {0.000} {0.110} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 100

PATH 101
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[8]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[8]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.001} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.241} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.241} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.299} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16653__5526} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.110} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_505} {} {0.000} {0.000} {0.110} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 101

PATH 102
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[7]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[7]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.001} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.241} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.241} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.299} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16661__5122} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.110} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_497} {} {0.000} {0.000} {0.110} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 102

PATH 103
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[6]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[6]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.001} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.241} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.241} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.299} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16671__7482} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.110} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_489} {} {0.000} {0.000} {0.110} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 103

PATH 104
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[3]} {C}
  ENDPT {npg1_DOWN_count_reg[3]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16729__2883} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.108} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_452} {} {0.000} {0.000} {0.108} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 104

PATH 105
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[1]} {C}
  ENDPT {npg1_DOWN_count_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16727__9315} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.108} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_454} {} {0.000} {0.000} {0.108} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 105

PATH 106
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[5]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.218} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16689__1666} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.108} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_479} {} {0.000} {0.000} {0.108} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 106

PATH 107
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[2]} {C}
  ENDPT {npg1_DOWN_count_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16728__9945} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_453} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 107

PATH 108
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[4]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16733__6417} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_448} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 108

PATH 109
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[3]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[3]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16726__6161} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_455} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 109

PATH 110
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[2]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16732__7410} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_449} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 110

PATH 111
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[1]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16731__1666} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_450} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 111

PATH 112
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_accumulator_reg[0]} {C}
  ENDPT {npg1_DOWN_accumulator_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.972000000000001}
    {=} {Slack Time} {8.735}
  END_SLK_CLC
  SLK 8.735

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.735} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.881} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.002} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.327} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.330} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.872} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.872} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.242} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.242} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.553} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.553} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.904} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.905} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.300} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.300} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.219} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.227} {} {} {}
    INST {g16730__2346} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.480} {0.000} {0.107} {} {10.972} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_451} {} {0.000} {0.000} {0.107} {0.005} {10.972} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.735} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.735} {} {} {}
  END_CAP_CLK_PATH

END_PATH 112

PATH 113
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[5]} {C}
  ENDPT {npg1_ON_count_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.306}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.694}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.889999999999999}
    {=} {Slack Time} {8.804}
  END_SLK_CLC
  SLK 8.804

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.804} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.804} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.950} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.071} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.396} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.399} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.941} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.941} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.311} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.311} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.622} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.622} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.973} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.974} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.369} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.369} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.862} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.862} {} {} {}
    INST {g16723__4733} {C} {^} {Q} {v} {} {NA22JI3VX1} {0.256} {0.000} {0.319} {} {10.314} {19.118} {} {3} {}
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.319} {0.016} {10.314} {19.118} {} {} {}
    INST {g16715__1705} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.356} {0.000} {0.387} {} {10.670} {19.474} {} {2} {}
    NET {} {} {} {} {} {n_475} {} {0.000} {0.000} {0.387} {0.014} {10.670} {19.474} {} {} {}
    INST {g16681__2346} {A} {^} {Q} {v} {} {ON22JI3VX1} {0.220} {0.000} {0.217} {} {10.890} {19.694} {} {1} {}
    NET {} {} {} {} {} {n_481} {} {0.000} {0.000} {0.217} {0.005} {10.890} {19.694} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.804} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.804} {} {} {}
  END_CAP_CLK_PATH

END_PATH 113

PATH 114
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[0]} {C}
  ENDPT {npg1_DOWN_count_reg[0]} {D} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.903}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.097}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.284}
    {=} {Slack Time} {8.813}
  END_SLK_CLC
  SLK 8.813

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.813} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.813} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.959} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.079} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.405} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.408} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.950} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.950} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.319} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.319} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.631} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.631} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.982} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.983} {} {} {}
    INST {g16772__8246} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {1.106} {0.000} {1.254} {} {10.276} {19.089} {} {16} {}
    NET {} {} {} {} {} {n_435} {} {0.008} {0.000} {1.254} {0.069} {10.284} {19.097} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.813} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.813} {} {} {}
  END_CAP_CLK_PATH

END_PATH 114

PATH 115
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[1]} {C}
  ENDPT {npg1_OFF_count_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.349}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.651}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.829}
    {=} {Slack Time} {8.822}
  END_SLK_CLC
  SLK 8.822

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.822} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.822} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {14.968} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.089} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.414} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.417} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.960} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.960} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.329} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.329} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.640} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.640} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {17.991} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {17.992} {} {} {}
    INST {g16864__5477} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.730} {0.000} {0.731} {} {9.899} {18.722} {} {7} {}
    NET {} {} {} {} {} {n_358} {} {0.002} {0.000} {0.731} {0.036} {9.902} {18.724} {} {} {}
    INST {g16832__5526} {A} {^} {Q} {v} {} {NA2JI3VX0} {0.334} {0.000} {0.337} {} {10.235} {19.058} {} {2} {}
    NET {} {} {} {} {} {n_382} {} {0.000} {0.000} {0.337} {0.010} {10.235} {19.058} {} {} {}
    INST {g16814__5115} {AN} {v} {Q} {v} {} {NO2I1JI3VX1} {0.369} {0.000} {0.184} {} {10.605} {19.427} {} {2} {}
    NET {} {} {} {} {} {n_400} {} {0.000} {0.000} {0.184} {0.015} {10.605} {19.427} {} {} {}
    INST {g16773__7098} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.223} {0.000} {0.264} {} {10.828} {19.651} {} {1} {}
    NET {} {} {} {} {} {n_425} {} {0.000} {0.000} {0.264} {0.004} {10.828} {19.651} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.822} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.822} {} {} {}
  END_CAP_CLK_PATH

END_PATH 115

PATH 116
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[0]} {C}
  ENDPT {npg1_DOWN_count_reg[0]} {SD} {SDFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.650}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.350}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.492}
    {=} {Slack Time} {8.858}
  END_SLK_CLC
  SLK 8.858

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.858} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.858} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.004} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.125} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.450} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.453} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {16.996} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {16.996} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.365} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.365} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.676} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.676} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.027} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.028} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.423} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.424} {} {} {}
    INST {g16757__3680} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.918} {0.000} {0.521} {} {10.483} {19.342} {} {15} {}
    NET {} {} {} {} {} {n_437} {} {0.008} {0.000} {0.521} {0.074} {10.492} {19.350} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.858} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.858} {} {} {}
  END_CAP_CLK_PATH

END_PATH 116

PATH 117
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[3]} {C}
  ENDPT {npg1_ON_count_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.364}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.636}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.710999999999999}
    {=} {Slack Time} {8.925}
  END_SLK_CLC
  SLK 8.925

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.925} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.925} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.071} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.192} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.517} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.520} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.062} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.062} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.432} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.432} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.743} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.743} {} {} {}
    INST {g16756__6783} {AN} {v} {Q} {v} {} {NA3I2JI3VX1} {0.574} {0.000} {0.354} {} {9.392} {18.317} {} {4} {}
    NET {} {} {} {} {} {n_439} {} {0.001} {0.000} {0.354} {0.026} {9.393} {18.318} {} {} {}
    INST {g16750} {A} {v} {Q} {^} {} {INJI3VX0} {0.505} {0.000} {0.571} {} {9.898} {18.823} {} {7} {}
    NET {} {} {} {} {} {n_438} {} {0.002} {0.000} {0.571} {0.038} {9.900} {18.825} {} {} {}
    INST {g16723__4733} {B} {^} {Q} {^} {} {NA22JI3VX1} {0.425} {0.000} {0.407} {} {10.325} {19.250} {} {3} {}
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.407} {0.016} {10.325} {19.250} {} {} {}
    INST {g16706__5107} {A} {^} {Q} {v} {} {NA2JI3VX0} {0.207} {0.000} {0.205} {} {10.532} {19.457} {} {1} {}
    NET {} {} {} {} {} {n_474} {} {0.000} {0.000} {0.205} {0.006} {10.532} {19.457} {} {} {}
    INST {g16692__5477} {D} {v} {Q} {^} {} {ON31JI3VX1} {0.178} {0.000} {0.373} {} {10.711} {19.636} {} {1} {}
    NET {} {} {} {} {} {n_476} {} {0.000} {0.000} {0.373} {0.004} {10.711} {19.636} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.925} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.925} {} {} {}
  END_CAP_CLK_PATH

END_PATH 117

PATH 118
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[2]} {C}
  ENDPT {npg1_ON_count_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.781}
    {=} {Slack Time} {8.926}
  END_SLK_CLC
  SLK 8.926

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.926} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.926} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.072} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.193} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.518} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.521} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.063} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.063} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.433} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.433} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.744} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.744} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.095} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.096} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.491} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.491} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.983} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.984} {} {} {}
    INST {g16739} {A} {^} {Q} {v} {} {INJI3VX0} {0.307} {0.000} {0.292} {} {10.365} {19.291} {} {2} {}
    NET {} {} {} {} {} {n_443} {} {0.000} {0.000} {0.292} {0.010} {10.365} {19.291} {} {} {}
    INST {g16714__2802} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.416} {0.000} {0.108} {} {10.781} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_466} {} {0.000} {0.000} {0.108} {0.005} {10.781} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.926} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.926} {} {} {}
  END_CAP_CLK_PATH

END_PATH 118

PATH 119
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[1]} {C}
  ENDPT {npg1_ON_count_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.781}
    {=} {Slack Time} {8.926}
  END_SLK_CLC
  SLK 8.926

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.926} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.926} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.072} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.193} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.518} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.521} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.063} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.063} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.433} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.433} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.744} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.744} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.095} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.096} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.491} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.491} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.983} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.984} {} {} {}
    INST {g16739} {A} {^} {Q} {v} {} {INJI3VX0} {0.307} {0.000} {0.292} {} {10.365} {19.291} {} {2} {}
    NET {} {} {} {} {} {n_443} {} {0.000} {0.000} {0.292} {0.010} {10.365} {19.291} {} {} {}
    INST {g16713__1617} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.416} {0.000} {0.108} {} {10.781} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_467} {} {0.000} {0.000} {0.108} {0.005} {10.781} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.926} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.926} {} {} {}
  END_CAP_CLK_PATH

END_PATH 119

PATH 120
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[4]} {C}
  ENDPT {npg1_ON_count_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.776000000000002}
    {=} {Slack Time} {8.931}
  END_SLK_CLC
  SLK 8.931

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.931} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.931} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.077} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.198} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.523} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.526} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.069} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.069} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.438} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.438} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.749} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.749} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.101} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.101} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.496} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.497} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {18.989} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {18.989} {} {} {}
    INST {g16723__4733} {C} {^} {Q} {v} {} {NA22JI3VX1} {0.256} {0.000} {0.319} {} {10.314} {19.245} {} {3} {}
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.319} {0.016} {10.314} {19.245} {} {} {}
    INST {g16691__6417} {A} {v} {Q} {v} {} {AO22JI3VX1} {0.462} {0.000} {0.107} {} {10.776} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_477} {} {0.000} {0.000} {0.107} {0.005} {10.776} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.931} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.931} {} {} {}
  END_CAP_CLK_PATH

END_PATH 120

PATH 121
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[7]} {C}
  ENDPT {npg1_OFF_count_reg[7]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.707}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.722000000000001}
    {=} {Slack Time} {8.985}
  END_SLK_CLC
  SLK 8.985

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {10.985} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {10.985} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.130} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.251} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.576} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.579} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.122} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.122} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.491} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.491} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.802} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.802} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.154} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.154} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.549} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.550} {} {} {}
    INST {g16845__7098} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.732} {0.000} {0.316} {} {10.298} {19.282} {} {6} {}
    NET {} {} {} {} {} {n_369} {} {0.002} {0.000} {0.316} {0.035} {10.299} {19.284} {} {} {}
    INST {g16804__6783} {C} {v} {Q} {v} {} {AO22JI3VX1} {0.423} {0.000} {0.107} {} {10.723} {19.707} {} {1} {}
    NET {} {} {} {} {} {n_404} {} {0.000} {0.000} {0.107} {0.005} {10.723} {19.707} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-6.985} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-6.985} {} {} {}
  END_CAP_CLK_PATH

END_PATH 121

PATH 122
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_OFF_count_reg[0]} {C}
  ENDPT {npg1_OFF_count_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.705}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.647999999999998}
    {=} {Slack Time} {9.057}
  END_SLK_CLC
  SLK 9.057

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.057} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.057} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.203} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.324} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.649} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.652} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.194} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.194} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.564} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.564} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {17.875} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {17.875} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.226} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.227} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.622} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.622} {} {} {}
    INST {g16845__7098} {B} {v} {Q} {v} {} {AO22JI3VX1} {0.732} {0.000} {0.316} {} {10.298} {19.355} {} {6} {}
    NET {} {} {} {} {} {n_369} {} {0.002} {0.000} {0.316} {0.035} {10.299} {19.356} {} {} {}
    INST {g16797__5477} {B} {v} {Q} {v} {} {NA22JI3VX1} {0.349} {0.000} {0.125} {} {10.648} {19.705} {} {1} {}
    NET {} {} {} {} {} {n_411} {} {0.000} {0.000} {0.125} {0.005} {10.648} {19.705} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.057} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.057} {} {} {}
  END_CAP_CLK_PATH

END_PATH 122

PATH 123
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[39]} {C}
  ENDPT {spi1_Rx_data_temp_reg[39]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 123

PATH 124
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[38]} {C}
  ENDPT {spi1_Rx_data_temp_reg[38]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 124

PATH 125
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[37]} {C}
  ENDPT {spi1_Rx_data_temp_reg[37]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 125

PATH 126
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[36]} {C}
  ENDPT {spi1_Rx_data_temp_reg[36]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 126

PATH 127
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[35]} {C}
  ENDPT {spi1_Rx_data_temp_reg[35]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 127

PATH 128
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[34]} {C}
  ENDPT {spi1_Rx_data_temp_reg[34]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 128

PATH 129
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[33]} {C}
  ENDPT {spi1_Rx_data_temp_reg[33]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 129

PATH 130
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[32]} {C}
  ENDPT {spi1_Rx_data_temp_reg[32]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 130

PATH 131
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[31]} {C}
  ENDPT {spi1_Rx_data_temp_reg[31]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 131

PATH 132
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[30]} {C}
  ENDPT {spi1_Rx_data_temp_reg[30]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 132

PATH 133
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[29]} {C}
  ENDPT {spi1_Rx_data_temp_reg[29]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 133

PATH 134
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[28]} {C}
  ENDPT {spi1_Rx_data_temp_reg[28]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 134

PATH 135
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[27]} {C}
  ENDPT {spi1_Rx_data_temp_reg[27]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 135

PATH 136
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[26]} {C}
  ENDPT {spi1_Rx_data_temp_reg[26]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 136

PATH 137
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[25]} {C}
  ENDPT {spi1_Rx_data_temp_reg[25]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 137

PATH 138
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[24]} {C}
  ENDPT {spi1_Rx_data_temp_reg[24]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 138

PATH 139
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[23]} {C}
  ENDPT {spi1_Rx_data_temp_reg[23]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 139

PATH 140
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[22]} {C}
  ENDPT {spi1_Rx_data_temp_reg[22]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 140

PATH 141
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[21]} {C}
  ENDPT {spi1_Rx_data_temp_reg[21]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 141

PATH 142
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[20]} {C}
  ENDPT {spi1_Rx_data_temp_reg[20]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 142

PATH 143
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[19]} {C}
  ENDPT {spi1_Rx_data_temp_reg[19]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 143

PATH 144
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[18]} {C}
  ENDPT {spi1_Rx_data_temp_reg[18]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 144

PATH 145
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[17]} {C}
  ENDPT {spi1_Rx_data_temp_reg[17]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 145

PATH 146
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[16]} {C}
  ENDPT {spi1_Rx_data_temp_reg[16]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 146

PATH 147
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[15]} {C}
  ENDPT {spi1_Rx_data_temp_reg[15]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 147

PATH 148
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[14]} {C}
  ENDPT {spi1_Rx_data_temp_reg[14]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 148

PATH 149
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[13]} {C}
  ENDPT {spi1_Rx_data_temp_reg[13]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 149

PATH 150
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[12]} {C}
  ENDPT {spi1_Rx_data_temp_reg[12]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 150

PATH 151
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[11]} {C}
  ENDPT {spi1_Rx_data_temp_reg[11]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 151

PATH 152
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[10]} {C}
  ENDPT {spi1_Rx_data_temp_reg[10]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 152

PATH 153
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[9]} {C}
  ENDPT {spi1_Rx_data_temp_reg[9]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 153

PATH 154
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[8]} {C}
  ENDPT {spi1_Rx_data_temp_reg[8]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 154

PATH 155
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[7]} {C}
  ENDPT {spi1_Rx_data_temp_reg[7]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 155

PATH 156
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[6]} {C}
  ENDPT {spi1_Rx_data_temp_reg[6]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 156

PATH 157
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[5]} {C}
  ENDPT {spi1_Rx_data_temp_reg[5]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 157

PATH 158
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[4]} {C}
  ENDPT {spi1_Rx_data_temp_reg[4]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 158

PATH 159
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[3]} {C}
  ENDPT {spi1_Rx_data_temp_reg[3]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 159

PATH 160
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[2]} {C}
  ENDPT {spi1_Rx_data_temp_reg[2]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 160

PATH 161
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[1]} {C}
  ENDPT {spi1_Rx_data_temp_reg[1]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 161

PATH 162
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[0]} {C}
  ENDPT {spi1_Rx_data_temp_reg[0]} {SE} {SDFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_CS} {} {v} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.845}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.155}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.000000000000002}
    {=} {Slack Time} {9.155}
  END_SLK_CLC
  SLK 9.155

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.155} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_CS} {v} {} {} {SPI_CS} {} {} {} {0.036} {0.000} {10.000} {19.155} {} {161} {}
    NET {} {} {} {} {} {SPI_CS} {} {0.000} {0.000} {0.036} {0.000} {10.000} {19.155} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.155} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.155} {} {} {}
  END_CAP_CLK_PATH

END_PATH 162

PATH 163
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[0]} {C}
  ENDPT {spi1_Rx_data_temp_reg[0]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {} {SPI_MOSI} {} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.729}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.271}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.002}
    {=} {Slack Time} {9.269}
  END_SLK_CLC
  SLK 9.269

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {10.000}
    {=} {Beginpoint Arrival Time} {10.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {10.000} {19.269} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {10.000} {19.269} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_MOSI} {^} {} {} {SPI_MOSI} {} {} {} {0.039} {0.004} {10.000} {19.269} {} {1} {}
    NET {} {} {} {} {} {SPI_MOSI} {} {0.000} {0.000} {0.039} {0.004} {10.000} {19.269} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.269} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-7.269} {} {} {}
  END_CAP_CLK_PATH

END_PATH 163

PATH 164
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_ON_count_reg[0]} {C}
  ENDPT {npg1_ON_count_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.689}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.333}
    {=} {Slack Time} {9.356}
  END_SLK_CLC
  SLK 9.356

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.356} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.356} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.502} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.622} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {16.948} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {16.951} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {17.493} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {17.493} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {17.862} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {17.862} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {18.174} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {18.174} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {18.525} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {18.526} {} {} {}
    INST {g16935__5477} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.395} {0.000} {0.512} {} {9.565} {18.921} {} {4} {}
    NET {} {} {} {} {} {n_292} {} {0.001} {0.000} {0.512} {0.021} {9.565} {18.921} {} {} {}
    INST {g16743__5526} {B} {v} {Q} {^} {} {AN22JI3VX1} {0.492} {0.000} {0.855} {} {10.057} {19.413} {} {3} {}
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.855} {0.018} {10.058} {19.414} {} {} {}
    INST {g16707__6260} {A} {^} {Q} {v} {} {ON22JI3VX1} {0.275} {0.000} {0.261} {} {10.333} {19.689} {} {1} {}
    NET {} {} {} {} {} {n_473} {} {0.000} {0.000} {0.261} {0.005} {10.333} {19.689} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.356} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.356} {} {} {}
  END_CAP_CLK_PATH

END_PATH 164

PATH 165
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[5]} {C}
  ENDPT {npg1_DAC_cont_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.687}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.089}
    {=} {Slack Time} {9.598}
  END_SLK_CLC
  SLK 9.598

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.743} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.864} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.189} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.192} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.750} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.751} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.560} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.563} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.155} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.156} {} {} {}
    INST {g16867__6260} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.277} {0.000} {0.248} {} {9.836} {19.434} {} {1} {}
    NET {} {} {} {} {} {n_347} {} {0.000} {0.000} {0.248} {0.006} {9.836} {19.434} {} {} {}
    INST {g16709__8428} {C} {^} {Q} {v} {} {ON211JI3VX1} {0.254} {0.000} {0.273} {} {10.089} {19.687} {} {1} {}
    NET {} {} {} {} {} {n_471} {} {0.000} {0.000} {0.273} {0.005} {10.089} {19.687} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.598} {} {} {}
  END_CAP_CLK_PATH

END_PATH 165

PATH 166
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[4]} {C}
  ENDPT {npg1_DAC_cont_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.687}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.089}
    {=} {Slack Time} {9.598}
  END_SLK_CLC
  SLK 9.598

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.743} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.864} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.189} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.192} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.750} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.751} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.560} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.563} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.155} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.156} {} {} {}
    INST {g16870__5526} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.277} {0.000} {0.248} {} {9.836} {19.434} {} {1} {}
    NET {} {} {} {} {} {n_344} {} {0.000} {0.000} {0.248} {0.006} {9.836} {19.434} {} {} {}
    INST {g16734__5477} {C} {^} {Q} {v} {} {ON211JI3VX1} {0.254} {0.000} {0.273} {} {10.089} {19.687} {} {1} {}
    NET {} {} {} {} {} {n_447} {} {0.000} {0.000} {0.273} {0.005} {10.089} {19.687} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.598} {} {} {}
  END_CAP_CLK_PATH

END_PATH 166

PATH 167
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[3]} {C}
  ENDPT {npg1_DAC_cont_reg[3]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.687}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {10.089}
    {=} {Slack Time} {9.598}
  END_SLK_CLC
  SLK 9.598

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.743} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.864} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.189} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.192} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.750} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.751} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.560} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.563} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.155} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.156} {} {} {}
    INST {g16871__6783} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.277} {0.000} {0.248} {} {9.836} {19.434} {} {1} {}
    NET {} {} {} {} {} {n_343} {} {0.000} {0.000} {0.248} {0.006} {9.836} {19.434} {} {} {}
    INST {g16774__6131} {C} {^} {Q} {v} {} {ON211JI3VX1} {0.254} {0.000} {0.273} {} {10.089} {19.687} {} {1} {}
    NET {} {} {} {} {} {n_424} {} {0.000} {0.000} {0.273} {0.005} {10.089} {19.687} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.598} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.598} {} {} {}
  END_CAP_CLK_PATH

END_PATH 167

PATH 168
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[2]} {C}
  ENDPT {npg1_DAC_cont_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.307}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.693}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.989}
    {=} {Slack Time} {9.704}
  END_SLK_CLC
  SLK 9.704

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.704} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.850} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.970} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.296} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.299} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.857} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.857} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.666} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.670} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.261} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.262} {} {} {}
    INST {g16866__5107} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.239} {0.000} {0.211} {} {9.798} {19.502} {} {1} {}
    NET {} {} {} {} {} {n_348} {} {0.000} {0.000} {0.211} {0.004} {9.798} {19.502} {} {} {}
    INST {g16819__9315} {C} {^} {Q} {v} {} {NA3JI3VX0} {0.192} {0.000} {0.221} {} {9.989} {19.693} {} {1} {}
    NET {} {} {} {} {} {n_390} {} {0.000} {0.000} {0.221} {0.005} {9.989} {19.693} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.704} {} {} {}
  END_CAP_CLK_PATH

END_PATH 168

PATH 169
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[1]} {C}
  ENDPT {npg1_DAC_cont_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.307}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.693}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.989}
    {=} {Slack Time} {9.704}
  END_SLK_CLC
  SLK 9.704

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.704} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.850} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.970} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.296} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.299} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.857} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.857} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.666} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.670} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.261} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.262} {} {} {}
    INST {g16869__8428} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.239} {0.000} {0.211} {} {9.798} {19.502} {} {1} {}
    NET {} {} {} {} {} {n_345} {} {0.000} {0.000} {0.211} {0.004} {9.798} {19.502} {} {} {}
    INST {g16861__1666} {C} {^} {Q} {v} {} {NA3JI3VX0} {0.192} {0.000} {0.221} {} {9.989} {19.693} {} {1} {}
    NET {} {} {} {} {} {n_350} {} {0.000} {0.000} {0.221} {0.005} {9.989} {19.693} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.704} {} {} {}
  END_CAP_CLK_PATH

END_PATH 169

PATH 170
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DAC_cont_reg[0]} {C}
  ENDPT {npg1_DAC_cont_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.307}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.693}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.989}
    {=} {Slack Time} {9.704}
  END_SLK_CLC
  SLK 9.704

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {11.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {11.704} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {15.850} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {15.970} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.296} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.299} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {17.857} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {17.857} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {18.666} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {18.670} {} {} {}
    INST {g16902__5477} {A} {^} {Q} {v} {} {NO3JI3VX0} {0.592} {0.000} {0.574} {} {9.557} {19.261} {} {6} {}
    NET {} {} {} {} {} {n_321} {} {0.001} {0.000} {0.574} {0.027} {9.559} {19.262} {} {} {}
    INST {g16868__4319} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.239} {0.000} {0.211} {} {9.798} {19.502} {} {1} {}
    NET {} {} {} {} {} {n_346} {} {0.000} {0.000} {0.211} {0.004} {9.798} {19.502} {} {} {}
    INST {g16860__2346} {C} {^} {Q} {v} {} {NA3JI3VX0} {0.192} {0.000} {0.222} {} {9.989} {19.693} {} {1} {}
    NET {} {} {} {} {} {n_351} {} {0.000} {0.000} {0.222} {0.005} {9.989} {19.693} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-7.704} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-7.704} {} {} {}
  END_CAP_CLK_PATH

END_PATH 170

PATH 171
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_on_off_ctrl_reg[0]} {C}
  ENDPT {npg1_on_off_ctrl_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.337}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.663}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.258000000000001}
    {=} {Slack Time} {10.405}
  END_SLK_CLC
  SLK 10.405

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {12.405} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {12.405} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {16.550} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {16.671} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {17.996} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {17.999} {} {} {}
    INST {g17022__7482} {B} {v} {Q} {v} {} {OR2JI3VX0} {0.558} {0.000} {0.230} {} {8.153} {18.557} {} {2} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.230} {0.012} {8.153} {18.558} {} {} {}
    INST {g16968__7410} {D} {v} {Q} {^} {} {AN31JI3VX1} {0.809} {0.000} {1.046} {} {8.962} {19.367} {} {8} {}
    NET {} {} {} {} {} {n_254} {} {0.003} {0.000} {1.046} {0.054} {8.966} {19.370} {} {} {}
    INST {g16876__1617} {D} {^} {Q} {^} {} {AO211JI3VX1} {0.293} {0.000} {0.178} {} {9.258} {19.663} {} {1} {}
    NET {} {} {} {} {} {n_337} {} {0.000} {0.000} {0.178} {0.004} {9.258} {19.663} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-8.405} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-8.405} {} {} {}
  END_CAP_CLK_PATH

END_PATH 171

PATH 172
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_pulse_aux_reg} {C}
  ENDPT {npg1_pulse_aux_reg} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.363}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.637}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.17}
    {=} {Slack Time} {10.467}
  END_SLK_CLC
  SLK 10.467

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {12.467} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {12.467} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {16.613} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {16.733} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {18.058} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {18.061} {} {} {}
    INST {g17039__6783} {A} {v} {Q} {^} {} {NO3JI3VX0} {0.543} {0.000} {0.466} {} {8.137} {18.604} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.466} {0.004} {8.137} {18.604} {} {} {}
    INST {g16974__2398} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.369} {0.000} {0.196} {} {8.507} {18.973} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.196} {0.005} {8.507} {18.973} {} {} {}
    INST {g16967__1666} {D} {^} {Q} {v} {} {NA4JI3VX0} {0.311} {0.000} {0.373} {} {8.818} {19.285} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.373} {0.009} {8.818} {19.285} {} {} {}
    INST {g16960} {A} {v} {Q} {^} {} {INJI3VX0} {0.351} {0.000} {0.365} {} {9.169} {19.636} {} {5} {}
    NET {} {} {} {} {} {n_256} {} {0.001} {0.000} {0.365} {0.022} {9.170} {19.637} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-8.467} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-8.467} {} {} {}
  END_CAP_CLK_PATH

END_PATH 172

PATH 173
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[2]} {C}
  ENDPT {npg1_freq_count_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.363}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.637}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.084}
    {=} {Slack Time} {10.553}
  END_SLK_CLC
  SLK 10.553

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {12.553} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {12.553} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {16.699} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {16.820} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {16.997} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {16.997} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {17.858} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {17.861} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {18.570} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {18.572} {} {} {}
    INST {g16880__8246} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.394} {0.000} {0.431} {} {8.412} {18.966} {} {2} {}
    NET {} {} {} {} {} {n_342} {} {0.000} {0.000} {0.431} {0.009} {8.413} {18.966} {} {} {}
    INST {g16850__4733} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.340} {0.000} {0.427} {} {8.752} {19.305} {} {2} {}
    NET {} {} {} {} {} {n_364} {} {0.000} {0.000} {0.427} {0.015} {8.752} {19.306} {} {} {}
    INST {g16826__5477} {C} {v} {Q} {^} {} {ON22JI3VX1} {0.331} {0.000} {0.365} {} {9.083} {19.637} {} {1} {}
    NET {} {} {} {} {} {n_383} {} {0.000} {0.000} {0.365} {0.004} {9.083} {19.637} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-8.553} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-8.553} {} {} {}
  END_CAP_CLK_PATH

END_PATH 173

PATH 174
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[1]} {C}
  ENDPT {npg1_freq_count_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.349}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.651}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {9.04}
    {=} {Slack Time} {10.611}
  END_SLK_CLC
  SLK 10.611

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {12.611} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {12.611} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {16.757} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {16.878} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.055} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.055} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {17.915} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {17.919} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {18.627} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {18.629} {} {} {}
    INST {g16880__8246} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.394} {0.000} {0.431} {} {8.412} {19.023} {} {2} {}
    NET {} {} {} {} {} {n_342} {} {0.000} {0.000} {0.431} {0.009} {8.413} {19.024} {} {} {}
    INST {g16850__4733} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.340} {0.000} {0.427} {} {8.752} {19.363} {} {2} {}
    NET {} {} {} {} {} {n_364} {} {0.000} {0.000} {0.427} {0.015} {8.752} {19.363} {} {} {}
    INST {g16822__2346} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.287} {0.000} {0.264} {} {9.040} {19.651} {} {1} {}
    NET {} {} {} {} {} {n_387} {} {0.000} {0.000} {0.264} {0.004} {9.040} {19.651} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-8.611} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-8.611} {} {} {}
  END_CAP_CLK_PATH

END_PATH 174

PATH 175
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_on_off_ctrl_reg[1]} {C}
  ENDPT {npg1_on_off_ctrl_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.360}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.640}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.748000000000001}
    {=} {Slack Time} {10.892}
  END_SLK_CLC
  SLK 10.892

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {12.892} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {12.892} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.038} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.159} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {18.484} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {18.487} {} {} {}
    INST {g17026__9945} {A} {v} {Q} {^} {} {NO2JI3VX0} {0.759} {0.000} {0.701} {} {8.353} {19.246} {} {3} {}
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.701} {0.015} {8.354} {19.246} {} {} {}
    INST {g16955__6131} {B} {^} {Q} {v} {} {NA2JI3VX0} {0.178} {0.000} {0.236} {} {8.532} {19.424} {} {1} {}
    NET {} {} {} {} {} {n_262} {} {0.000} {0.000} {0.236} {0.006} {8.532} {19.424} {} {} {}
    INST {g16903__2398} {A} {v} {Q} {^} {} {NA4JI3VX0} {0.215} {0.000} {0.345} {} {8.747} {19.640} {} {1} {}
    NET {} {} {} {} {} {n_313} {} {0.000} {0.000} {0.345} {0.004} {8.747} {19.640} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-8.892} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-8.892} {} {} {}
  END_CAP_CLK_PATH

END_PATH 175

PATH 176
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[0]} {C}
  ENDPT {npg1_freq_count_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.328}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.672}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.656}
    {=} {Slack Time} {11.016}
  END_SLK_CLC
  SLK 11.016

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.016} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.162} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.282} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.460} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.460} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.320} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.324} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {19.032} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {19.034} {} {} {}
    INST {g16880__8246} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.394} {0.000} {0.431} {} {8.412} {19.428} {} {2} {}
    NET {} {} {} {} {} {n_342} {} {0.000} {0.000} {0.431} {0.009} {8.413} {19.428} {} {} {}
    INST {g16858__9945} {C} {^} {Q} {^} {} {AO21JI3VX1} {0.243} {0.000} {0.113} {} {8.656} {19.672} {} {1} {}
    NET {} {} {} {} {} {n_353} {} {0.000} {0.000} {0.113} {0.004} {8.656} {19.672} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.016} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.016} {} {} {}
  END_CAP_CLK_PATH

END_PATH 176

PATH 177
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[7]} {C}
  ENDPT {npg1_freq_count_reg[7]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.368}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.632}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.464000000000002}
    {=} {Slack Time} {11.168}
  END_SLK_CLC
  SLK 11.168

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.168} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.168} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.314} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.434} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.612} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.612} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.472} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.476} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {19.184} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {19.186} {} {} {}
    INST {g16795__7410} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.445} {0.000} {0.402} {} {8.464} {19.632} {} {1} {}
    NET {} {} {} {} {} {n_413} {} {0.000} {0.000} {0.402} {0.004} {8.464} {19.632} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.168} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.168} {} {} {}
  END_CAP_CLK_PATH

END_PATH 177

PATH 178
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[3]} {C}
  ENDPT {npg1_freq_count_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.368}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.632}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.464000000000002}
    {=} {Slack Time} {11.168}
  END_SLK_CLC
  SLK 11.168

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.168} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.168} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.314} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.434} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.612} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.612} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.472} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.476} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {19.184} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {19.186} {} {} {}
    INST {g16820__9945} {C} {v} {Q} {^} {} {ON31JI3VX1} {0.445} {0.000} {0.402} {} {8.464} {19.632} {} {1} {}
    NET {} {} {} {} {} {n_389} {} {0.000} {0.000} {0.402} {0.004} {8.464} {19.632} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.168} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.168} {} {} {}
  END_CAP_CLK_PATH

END_PATH 178

PATH 179
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[10]} {C}
  ENDPT {npg1_freq_count_reg[10]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.630}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.444999999999999}
    {=} {Slack Time} {11.185}
  END_SLK_CLC
  SLK 11.185

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.185} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.185} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.331} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.452} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.629} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.629} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.489} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.493} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {19.201} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {19.203} {} {} {}
    INST {g16710__5526} {B} {v} {Q} {^} {} {ON31JI3VX1} {0.427} {0.000} {0.411} {} {8.445} {19.630} {} {1} {}
    NET {} {} {} {} {} {n_470} {} {0.000} {0.000} {0.411} {0.004} {8.445} {19.630} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.185} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.185} {} {} {}
  END_CAP_CLK_PATH

END_PATH 179

PATH 180
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[11]} {C}
  ENDPT {npg1_freq_count_reg[11]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.353}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.647}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.312999999999999}
    {=} {Slack Time} {11.334}
  END_SLK_CLC
  SLK 11.334

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.334} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.334} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.480} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.601} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {17.778} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {17.778} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.638} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.642} {} {} {}
    INST {g16885} {A} {^} {Q} {v} {} {INJI3VX0} {0.709} {0.000} {0.676} {} {8.016} {19.350} {} {6} {}
    NET {} {} {} {} {} {n_328} {} {0.002} {0.000} {0.676} {0.040} {8.018} {19.352} {} {} {}
    INST {g16711__6783} {B} {v} {Q} {^} {} {ON21JI3VX1} {0.295} {0.000} {0.290} {} {8.313} {19.647} {} {1} {}
    NET {} {} {} {} {} {n_469} {} {0.000} {0.000} {0.290} {0.004} {8.313} {19.647} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.334} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.334} {} {} {}
  END_CAP_CLK_PATH

END_PATH 180

PATH 181
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[9]} {C}
  ENDPT {npg1_freq_count_reg[9]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.706}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.353}
    {=} {Slack Time} {11.353}
  END_SLK_CLC
  SLK 11.353

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.353} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.499} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.620} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {18.945} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {18.948} {} {} {}
    INST {g16740__6260} {D} {v} {Q} {v} {} {AO22JI3VX1} {0.758} {0.000} {0.120} {} {8.352} {19.706} {} {1} {}
    NET {} {} {} {} {} {n_442} {} {0.000} {0.000} {0.120} {0.005} {8.352} {19.706} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.353} {} {} {}
  END_CAP_CLK_PATH

END_PATH 181

PATH 182
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[6]} {C}
  ENDPT {npg1_freq_count_reg[6]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.706}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.353}
    {=} {Slack Time} {11.353}
  END_SLK_CLC
  SLK 11.353

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.353} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.499} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.620} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {18.945} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {18.948} {} {} {}
    INST {g16839__3680} {D} {v} {Q} {v} {} {AO22JI3VX1} {0.758} {0.000} {0.120} {} {8.352} {19.706} {} {1} {}
    NET {} {} {} {} {} {n_368} {} {0.000} {0.000} {0.120} {0.005} {8.352} {19.706} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.353} {} {} {}
  END_CAP_CLK_PATH

END_PATH 182

PATH 183
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[5]} {C}
  ENDPT {npg1_freq_count_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.706}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.353}
    {=} {Slack Time} {11.353}
  END_SLK_CLC
  SLK 11.353

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.353} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.499} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.620} {} {} {}
    INST {g17222} {A} {^} {Q} {v} {} {INJI3VX0} {1.325} {0.000} {1.377} {} {7.592} {18.945} {} {9} {}
    NET {} {} {} {} {} {n_8} {} {0.003} {0.000} {1.377} {0.043} {7.595} {18.948} {} {} {}
    INST {g16857__9315} {D} {v} {Q} {v} {} {AO22JI3VX1} {0.758} {0.000} {0.120} {} {8.352} {19.706} {} {1} {}
    NET {} {} {} {} {} {n_354} {} {0.000} {0.000} {0.120} {0.005} {8.352} {19.706} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.353} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.353} {} {} {}
  END_CAP_CLK_PATH

END_PATH 183

PATH 184
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[8]} {C}
  ENDPT {npg1_freq_count_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.329}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.671}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.049999999999999}
    {=} {Slack Time} {11.621}
  END_SLK_CLC
  SLK 11.621

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.621} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.766} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.887} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {18.065} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {18.065} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.925} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.928} {} {} {}
    INST {g16843__5122} {B} {^} {Q} {^} {} {NA22JI3VX1} {0.383} {0.000} {0.585} {} {7.691} {19.311} {} {2} {}
    NET {} {} {} {} {} {n_371} {} {0.000} {0.000} {0.585} {0.010} {7.691} {19.312} {} {} {}
    INST {g16779__6161} {C} {^} {Q} {^} {} {AO22JI3VX1} {0.359} {0.000} {0.117} {} {8.050} {19.671} {} {1} {}
    NET {} {} {} {} {} {n_419} {} {0.000} {0.000} {0.117} {0.004} {8.050} {19.671} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.621} {} {} {}
  END_CAP_CLK_PATH

END_PATH 184

PATH 185
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_freq_count_reg[4]} {C}
  ENDPT {npg1_freq_count_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.329}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.671}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {8.049999999999999}
    {=} {Slack Time} {11.621}
  END_SLK_CLC
  SLK 11.621

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.621} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {17.767} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {17.887} {} {} {}
    INST {g16984__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.178} {0.000} {0.852} {} {6.444} {18.065} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.852} {0.007} {6.444} {18.065} {} {} {}
    INST {g16895__9315} {C} {v} {Q} {^} {} {AN21JI3VX1} {0.860} {0.000} {0.921} {} {7.304} {18.925} {} {10} {}
    NET {} {} {} {} {} {n_329} {} {0.003} {0.000} {0.921} {0.043} {7.308} {18.929} {} {} {}
    INST {g16863__6417} {B} {^} {Q} {^} {} {NA22JI3VX1} {0.383} {0.000} {0.585} {} {7.691} {19.312} {} {2} {}
    NET {} {} {} {} {} {n_359} {} {0.000} {0.000} {0.585} {0.010} {7.691} {19.312} {} {} {}
    INST {g16825__6417} {C} {^} {Q} {^} {} {AO22JI3VX1} {0.359} {0.000} {0.116} {} {8.050} {19.671} {} {1} {}
    NET {} {} {} {} {} {n_384} {} {0.000} {0.000} {0.116} {0.004} {8.050} {19.671} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.621} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.621} {} {} {}
  END_CAP_CLK_PATH

END_PATH 185

PATH 186
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_pause_ready_reg} {C}
  ENDPT {npg1_phase_pause_ready_reg} {SE} {SDFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.886}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.114}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.158000000000001}
    {=} {Slack Time} {11.956}
  END_SLK_CLC
  SLK 11.956

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {13.956} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {13.956} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {18.102} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {18.223} {} {} {}
    INST {g17015__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.144} {0.000} {0.819} {} {6.411} {18.367} {} {1} {}
    NET {} {} {} {} {} {n_195} {} {0.000} {0.000} {0.819} {0.005} {6.411} {18.367} {} {} {}
    INST {g16992__7482} {A} {v} {Q} {^} {} {NO2JI3VX0} {0.472} {0.000} {0.442} {} {6.883} {18.839} {} {2} {}
    NET {} {} {} {} {} {n_230} {} {0.000} {0.000} {0.442} {0.009} {6.883} {18.839} {} {} {}
    INST {g16976__6260} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.274} {0.000} {0.247} {} {7.157} {19.113} {} {1} {}
    NET {} {} {} {} {} {n_241} {} {0.000} {0.000} {0.247} {0.009} {7.157} {19.114} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-9.956} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-9.956} {} {} {}
  END_CAP_CLK_PATH

END_PATH 186

PATH 187
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_pause_ready_reg} {C}
  ENDPT {npg1_phase_pause_ready_reg} {D} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.787}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.213}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.8820000000000014}
    {=} {Slack Time} {12.331}
  END_SLK_CLC
  SLK 12.331

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {14.331} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {14.331} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {18.476} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {18.597} {} {} {}
    INST {g17015__1705} {D} {^} {Q} {v} {} {ON211JI3VX1} {0.144} {0.000} {0.819} {} {6.411} {18.741} {} {1} {}
    NET {} {} {} {} {} {n_195} {} {0.000} {0.000} {0.819} {0.005} {6.411} {18.741} {} {} {}
    INST {g16992__7482} {A} {v} {Q} {^} {} {NO2JI3VX0} {0.472} {0.000} {0.442} {} {6.883} {19.213} {} {2} {}
    NET {} {} {} {} {} {n_230} {} {0.000} {0.000} {0.442} {0.009} {6.883} {19.213} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-10.331} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-10.331} {} {} {}
  END_CAP_CLK_PATH

END_PATH 187

PATH 188
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_on_off_ctrl_reg[2]} {C}
  ENDPT {npg1_on_off_ctrl_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_reg[20]} {Q} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.359}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.641}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {7.1839999999999975}
    {=} {Slack Time} {12.457}
  END_SLK_CLC
  SLK 12.457

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {14.457} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {14.457} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX2} {4.146} {0.000} {4.658} {} {6.146} {18.602} {} {15} {}
    NET {} {} {} {} {} {enable} {} {0.121} {0.000} {4.658} {1.078} {6.266} {18.723} {} {} {}
    INST {g16946__1617} {BN} {^} {Q} {^} {} {NO3I2JI3VX1} {0.529} {0.000} {0.315} {} {6.796} {19.253} {} {2} {}
    NET {} {} {} {} {} {n_280} {} {0.000} {0.000} {0.315} {0.009} {6.796} {19.253} {} {} {}
    INST {g16937} {A} {^} {Q} {v} {} {INJI3VX0} {0.231} {0.000} {0.212} {} {7.027} {19.484} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.212} {0.011} {7.027} {19.484} {} {} {}
    INST {g16904__5107} {C} {v} {Q} {^} {} {ON21JI3VX1} {0.158} {0.000} {0.331} {} {7.185} {19.641} {} {1} {}
    NET {} {} {} {} {} {n_312} {} {0.000} {0.000} {0.331} {0.004} {7.185} {19.641} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-10.457} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-10.457} {} {} {}
  END_CAP_CLK_PATH

END_PATH 188

PATH 189
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_up_count_reg[2]} {C}
  ENDPT {npg1_phase_up_count_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.700}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.572999999999999}
    {=} {Slack Time} {14.127}
  END_SLK_CLC
  SLK 14.127

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {16.127} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {16.127} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.938} {0.000} {0.318} {} {2.938} {17.065} {} {4} {}
    NET {} {} {} {} {} {npg1_phase_up_count[0]} {} {0.001} {0.000} {0.318} {0.024} {2.939} {17.066} {} {} {}
    INST {g17189} {A} {^} {Q} {v} {} {INJI3VX0} {0.400} {0.000} {0.399} {} {3.339} {17.466} {} {4} {}
    NET {} {} {} {} {} {n_37} {} {0.001} {0.000} {0.399} {0.026} {3.340} {17.467} {} {} {}
    INST {g17124__5107} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.329} {0.000} {0.315} {} {3.669} {17.796} {} {2} {}
    NET {} {} {} {} {} {n_96} {} {0.000} {0.000} {0.315} {0.012} {3.669} {17.797} {} {} {}
    INST {g17045__8246} {B} {^} {Q} {v} {} {ON211JI3VX1} {0.253} {0.000} {0.251} {} {3.922} {18.050} {} {1} {}
    NET {} {} {} {} {} {n_170} {} {0.000} {0.000} {0.251} {0.004} {3.922} {18.050} {} {} {}
    INST {g17231} {A} {v} {Q} {v} {} {AND2JI3VX0} {0.380} {0.000} {0.238} {} {4.303} {18.430} {} {3} {}
    NET {} {} {} {} {} {n_734} {} {0.000} {0.000} {0.238} {0.016} {4.303} {18.430} {} {} {}
    INST {g16979__5526} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.437} {0.000} {0.533} {} {4.740} {18.868} {} {2} {}
    NET {} {} {} {} {} {n_246} {} {0.000} {0.000} {0.533} {0.015} {4.740} {18.868} {} {} {}
    INST {g16943__5526} {A} {^} {Q} {v} {} {ON21JI3VX1} {0.194} {0.000} {0.208} {} {4.934} {19.062} {} {2} {}
    NET {} {} {} {} {} {n_284} {} {0.000} {0.000} {0.208} {0.009} {4.934} {19.062} {} {} {}
    INST {g16936} {A} {v} {Q} {^} {} {INJI3VX0} {0.138} {0.000} {0.141} {} {5.072} {19.200} {} {1} {}
    NET {} {} {} {} {} {n_285} {} {0.000} {0.000} {0.141} {0.006} {5.072} {19.200} {} {} {}
    INST {g16908__5526} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.150} {0.000} {0.168} {} {5.222} {19.350} {} {1} {}
    NET {} {} {} {} {} {n_308} {} {0.000} {0.000} {0.168} {0.005} {5.222} {19.350} {} {} {}
    INST {g16889__4733} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.182} {0.000} {0.210} {} {5.404} {19.532} {} {1} {}
    NET {} {} {} {} {} {n_322} {} {0.000} {0.000} {0.210} {0.006} {5.404} {19.532} {} {} {}
    INST {g16879__5122} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.169} {0.000} {0.164} {} {5.573} {19.700} {} {1} {}
    NET {} {} {} {} {} {n_334} {} {0.000} {0.000} {0.164} {0.005} {5.573} {19.700} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-12.127} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-12.127} {} {} {}
  END_CAP_CLK_PATH

END_PATH 189

PATH 190
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_up_count_reg[1]} {C}
  ENDPT {npg1_phase_up_count_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.304}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.696}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.313000000000002}
    {=} {Slack Time} {14.383}
  END_SLK_CLC
  SLK 14.383

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {16.383} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {16.383} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.938} {0.000} {0.318} {} {2.938} {17.320} {} {4} {}
    NET {} {} {} {} {} {npg1_phase_up_count[0]} {} {0.001} {0.000} {0.318} {0.024} {2.939} {17.321} {} {} {}
    INST {g17189} {A} {^} {Q} {v} {} {INJI3VX0} {0.400} {0.000} {0.399} {} {3.339} {17.721} {} {4} {}
    NET {} {} {} {} {} {n_37} {} {0.001} {0.000} {0.399} {0.026} {3.340} {17.722} {} {} {}
    INST {g17124__5107} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.329} {0.000} {0.315} {} {3.669} {18.052} {} {2} {}
    NET {} {} {} {} {} {n_96} {} {0.000} {0.000} {0.315} {0.012} {3.669} {18.052} {} {} {}
    INST {g17045__8246} {B} {^} {Q} {v} {} {ON211JI3VX1} {0.253} {0.000} {0.251} {} {3.922} {18.305} {} {1} {}
    NET {} {} {} {} {} {n_170} {} {0.000} {0.000} {0.251} {0.004} {3.922} {18.305} {} {} {}
    INST {g17231} {A} {v} {Q} {v} {} {AND2JI3VX0} {0.380} {0.000} {0.238} {} {4.303} {18.685} {} {3} {}
    NET {} {} {} {} {} {n_734} {} {0.000} {0.000} {0.238} {0.016} {4.303} {18.686} {} {} {}
    INST {g16979__5526} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.437} {0.000} {0.533} {} {4.740} {19.123} {} {2} {}
    NET {} {} {} {} {} {n_246} {} {0.000} {0.000} {0.533} {0.015} {4.740} {19.123} {} {} {}
    INST {g16943__5526} {A} {^} {Q} {v} {} {ON21JI3VX1} {0.194} {0.000} {0.208} {} {4.934} {19.317} {} {2} {}
    NET {} {} {} {} {} {n_284} {} {0.000} {0.000} {0.208} {0.009} {4.934} {19.317} {} {} {}
    INST {g16907__8428} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.188} {0.000} {0.211} {} {5.122} {19.505} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.211} {0.006} {5.122} {19.505} {} {} {}
    INST {g16900__7410} {D} {^} {Q} {v} {} {ON31JI3VX1} {0.191} {0.000} {0.200} {} {5.313} {19.696} {} {1} {}
    NET {} {} {} {} {} {n_316} {} {0.000} {0.000} {0.200} {0.005} {5.313} {19.696} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-12.383} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-12.383} {} {} {}
  END_CAP_CLK_PATH

END_PATH 190

PATH 191
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_down_count_reg[2]} {C}
  ENDPT {npg1_phase_down_count_reg[2]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_count_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.700}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {5.020999999999999}
    {=} {Slack Time} {14.679}
  END_SLK_CLC
  SLK 14.679

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {16.679} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {16.679} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_count_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.954} {0.000} {0.337} {} {2.954} {17.633} {} {5} {}
    NET {} {} {} {} {} {npg1_phase_down_count[1]} {} {0.001} {0.000} {0.337} {0.027} {2.955} {17.634} {} {} {}
    INST {g17200} {A} {^} {Q} {v} {} {INJI3VX0} {0.289} {0.000} {0.270} {} {3.244} {17.923} {} {2} {}
    NET {} {} {} {} {} {n_26} {} {0.000} {0.000} {0.270} {0.015} {3.244} {17.923} {} {} {}
    INST {g17075__8246} {C} {v} {Q} {^} {} {AN22JI3VX1} {0.262} {0.000} {0.302} {} {3.506} {18.185} {} {1} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.302} {0.007} {3.506} {18.185} {} {} {}
    INST {g17003__2398} {A} {^} {Q} {v} {} {AN22JI3VX1} {0.334} {0.000} {0.348} {} {3.840} {18.519} {} {3} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.348} {0.016} {3.841} {18.520} {} {} {}
    INST {g16977__4319} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.403} {0.000} {0.473} {} {4.244} {18.923} {} {2} {}
    NET {} {} {} {} {} {n_248} {} {0.000} {0.000} {0.473} {0.012} {4.244} {18.923} {} {} {}
    INST {g16944__6783} {A} {^} {Q} {v} {} {ON22JI3VX1} {0.309} {0.000} {0.337} {} {4.553} {19.232} {} {2} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.337} {0.012} {4.553} {19.232} {} {} {}
    INST {g16898__2346} {A} {v} {Q} {^} {} {ON21JI3VX1} {0.286} {0.000} {0.277} {} {4.839} {19.518} {} {1} {}
    NET {} {} {} {} {} {n_318} {} {0.000} {0.000} {0.277} {0.006} {4.839} {19.518} {} {} {}
    INST {g16875__3680} {C} {^} {Q} {v} {} {ON21JI3VX1} {0.182} {0.000} {0.163} {} {5.021} {19.700} {} {1} {}
    NET {} {} {} {} {} {n_338} {} {0.000} {0.000} {0.163} {0.005} {5.021} {19.700} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-12.679} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-12.679} {} {} {}
  END_CAP_CLK_PATH

END_PATH 191

PATH 192
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_up_count_reg[0]} {C}
  ENDPT {npg1_phase_up_count_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.305}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.695}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.963000000000001}
    {=} {Slack Time} {14.732}
  END_SLK_CLC
  SLK 14.732

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {16.732} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {16.732} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.938} {0.000} {0.318} {} {2.938} {17.670} {} {4} {}
    NET {} {} {} {} {} {npg1_phase_up_count[0]} {} {0.001} {0.000} {0.318} {0.024} {2.939} {17.671} {} {} {}
    INST {g17189} {A} {^} {Q} {v} {} {INJI3VX0} {0.400} {0.000} {0.399} {} {3.339} {18.071} {} {4} {}
    NET {} {} {} {} {} {n_37} {} {0.001} {0.000} {0.399} {0.026} {3.340} {18.072} {} {} {}
    INST {g17124__5107} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.329} {0.000} {0.315} {} {3.669} {18.401} {} {2} {}
    NET {} {} {} {} {} {n_96} {} {0.000} {0.000} {0.315} {0.012} {3.669} {18.402} {} {} {}
    INST {g17045__8246} {B} {^} {Q} {v} {} {ON211JI3VX1} {0.253} {0.000} {0.251} {} {3.922} {18.655} {} {1} {}
    NET {} {} {} {} {} {n_170} {} {0.000} {0.000} {0.251} {0.004} {3.922} {18.655} {} {} {}
    INST {g17231} {A} {v} {Q} {v} {} {AND2JI3VX0} {0.380} {0.000} {0.238} {} {4.303} {19.035} {} {3} {}
    NET {} {} {} {} {} {n_734} {} {0.000} {0.000} {0.238} {0.016} {4.303} {19.036} {} {} {}
    INST {g16965__2883} {A} {v} {Q} {^} {} {AN21JI3VX1} {0.418} {0.000} {0.536} {} {4.722} {19.454} {} {3} {}
    NET {} {} {} {} {} {n_258} {} {0.001} {0.000} {0.536} {0.023} {4.722} {19.454} {} {} {}
    INST {g16917__5122} {A} {^} {Q} {v} {} {ON22JI3VX1} {0.240} {0.000} {0.211} {} {4.962} {19.695} {} {1} {}
    NET {} {} {} {} {} {n_303} {} {0.000} {0.000} {0.211} {0.005} {4.962} {19.695} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-12.732} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-12.732} {} {} {}
  END_CAP_CLK_PATH

END_PATH 192

PATH 193
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_down_count_reg[1]} {C}
  ENDPT {npg1_phase_down_count_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_count_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.304}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.696}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.963000000000001}
    {=} {Slack Time} {14.733}
  END_SLK_CLC
  SLK 14.733

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {16.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {16.733} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_count_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.954} {0.000} {0.337} {} {2.954} {17.687} {} {5} {}
    NET {} {} {} {} {} {npg1_phase_down_count[1]} {} {0.001} {0.000} {0.337} {0.027} {2.955} {17.688} {} {} {}
    INST {g17200} {A} {^} {Q} {v} {} {INJI3VX0} {0.289} {0.000} {0.270} {} {3.244} {17.977} {} {2} {}
    NET {} {} {} {} {} {n_26} {} {0.000} {0.000} {0.270} {0.015} {3.244} {17.978} {} {} {}
    INST {g17075__8246} {C} {v} {Q} {^} {} {AN22JI3VX1} {0.262} {0.000} {0.302} {} {3.506} {18.240} {} {1} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.302} {0.007} {3.506} {18.240} {} {} {}
    INST {g17003__2398} {A} {^} {Q} {v} {} {AN22JI3VX1} {0.334} {0.000} {0.348} {} {3.840} {18.574} {} {3} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.348} {0.016} {3.841} {18.574} {} {} {}
    INST {g16977__4319} {B} {v} {Q} {^} {} {NO2JI3VX0} {0.403} {0.000} {0.473} {} {4.244} {18.977} {} {2} {}
    NET {} {} {} {} {} {n_248} {} {0.000} {0.000} {0.473} {0.012} {4.244} {18.977} {} {} {}
    INST {g16944__6783} {A} {^} {Q} {v} {} {ON22JI3VX1} {0.309} {0.000} {0.337} {} {4.553} {19.286} {} {2} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.337} {0.012} {4.553} {19.287} {} {} {}
    INST {g16906__4319} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.219} {0.000} {0.209} {} {4.772} {19.506} {} {1} {}
    NET {} {} {} {} {} {n_310} {} {0.000} {0.000} {0.209} {0.006} {4.772} {19.506} {} {} {}
    INST {g16899__1666} {D} {^} {Q} {v} {} {ON31JI3VX1} {0.191} {0.000} {0.198} {} {4.963} {19.696} {} {1} {}
    NET {} {} {} {} {} {n_317} {} {0.000} {0.000} {0.198} {0.005} {4.963} {19.696} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-12.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-12.733} {} {} {}
  END_CAP_CLK_PATH

END_PATH 193

PATH 194
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_up_state_reg} {C}
  ENDPT {npg1_phase_up_state_reg} {D} {DFRRQJI3VX4} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_up_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.239}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.659999999999998}
    {=} {Slack Time} {15.101}
  END_SLK_CLC
  SLK 15.101

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.101} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {17.101} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_up_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.938} {0.000} {0.318} {} {2.938} {18.039} {} {4} {}
    NET {} {} {} {} {} {npg1_phase_up_count[0]} {} {0.001} {0.000} {0.318} {0.024} {2.939} {18.040} {} {} {}
    INST {g17189} {A} {^} {Q} {v} {} {INJI3VX0} {0.400} {0.000} {0.399} {} {3.339} {18.440} {} {4} {}
    NET {} {} {} {} {} {n_37} {} {0.001} {0.000} {0.399} {0.026} {3.340} {18.441} {} {} {}
    INST {g17124__5107} {A} {v} {Q} {^} {} {NA2JI3VX0} {0.329} {0.000} {0.315} {} {3.669} {18.770} {} {2} {}
    NET {} {} {} {} {} {n_96} {} {0.000} {0.000} {0.315} {0.012} {3.669} {18.770} {} {} {}
    INST {g17045__8246} {B} {^} {Q} {v} {} {ON211JI3VX1} {0.253} {0.000} {0.251} {} {3.922} {19.024} {} {1} {}
    NET {} {} {} {} {} {n_170} {} {0.000} {0.000} {0.251} {0.004} {3.922} {19.024} {} {} {}
    INST {g17231} {A} {v} {Q} {v} {} {AND2JI3VX0} {0.380} {0.000} {0.238} {} {4.303} {19.404} {} {3} {}
    NET {} {} {} {} {} {n_734} {} {0.000} {0.000} {0.238} {0.016} {4.303} {19.404} {} {} {}
    INST {g16933__7410} {A} {v} {Q} {v} {} {AO21JI3VX1} {0.356} {0.000} {0.100} {} {4.660} {19.761} {} {1} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.100} {0.005} {4.660} {19.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.101} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-13.101} {} {} {}
  END_CAP_CLK_PATH

END_PATH 194

PATH 195
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[5]} {C}
  ENDPT {spi1_Rx_count_reg[5]} {D} {DFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.687}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.534000000000001}
    {=} {Slack Time} {15.153}
  END_SLK_CLC
  SLK 15.153

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.153} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {17.153} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {17.994} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {17.994} {} {} {}
    INST {spi1_g992__3680} {A} {^} {Q} {^} {} {AND2JI3VX0} {0.411} {0.000} {0.335} {} {3.253} {18.405} {} {2} {}
    NET {} {} {} {} {} {spi1_n_2018} {} {0.000} {0.000} {0.335} {0.016} {3.253} {18.406} {} {} {}
    INST {spi1_g943__2398} {A} {^} {CO} {^} {} {HAJI3VX1} {0.330} {0.000} {0.175} {} {3.583} {18.736} {} {1} {}
    NET {} {} {} {} {} {spi1_n_2000} {} {0.000} {0.000} {0.175} {0.011} {3.583} {18.736} {} {} {}
    INST {spi1_g933__2883} {A} {^} {CO} {^} {} {HAJI3VX1} {0.281} {0.000} {0.154} {} {3.864} {19.017} {} {2} {}
    NET {} {} {} {} {} {spi1_n_1929} {} {0.000} {0.000} {0.154} {0.009} {3.864} {19.017} {} {} {}
    INST {spi1_g932__9945} {A} {^} {Q} {v} {} {NA2JI3VX0} {0.275} {0.000} {0.307} {} {4.138} {19.291} {} {2} {}
    NET {} {} {} {} {} {spi1_n_1926} {} {0.000} {0.000} {0.307} {0.015} {4.139} {19.291} {} {} {}
    INST {spi1_g808__6161} {B} {v} {Q} {v} {} {EN2JI3VX0} {0.395} {0.000} {0.278} {} {4.534} {19.687} {} {1} {}
    NET {} {} {} {} {} {spi1_n_1763} {} {0.000} {0.000} {0.278} {0.005} {4.534} {19.687} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.153} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-13.153} {} {} {}
  END_CAP_CLK_PATH

END_PATH 195

PATH 196
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_down_count_reg[0]} {C}
  ENDPT {npg1_phase_down_count_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_count_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.301}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.699}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.415000000000001}
    {=} {Slack Time} {15.284}
  END_SLK_CLC
  SLK 15.284

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {17.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_count_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.954} {0.000} {0.337} {} {2.954} {18.238} {} {5} {}
    NET {} {} {} {} {} {npg1_phase_down_count[1]} {} {0.001} {0.000} {0.337} {0.027} {2.955} {18.239} {} {} {}
    INST {g17200} {A} {^} {Q} {v} {} {INJI3VX0} {0.289} {0.000} {0.270} {} {3.244} {18.528} {} {2} {}
    NET {} {} {} {} {} {n_26} {} {0.000} {0.000} {0.270} {0.015} {3.244} {18.529} {} {} {}
    INST {g17075__8246} {C} {v} {Q} {^} {} {AN22JI3VX1} {0.262} {0.000} {0.302} {} {3.506} {18.791} {} {1} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.302} {0.007} {3.506} {18.791} {} {} {}
    INST {g17003__2398} {A} {^} {Q} {v} {} {AN22JI3VX1} {0.334} {0.000} {0.348} {} {3.840} {19.125} {} {3} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.348} {0.016} {3.841} {19.125} {} {} {}
    INST {g16966__2346} {A} {v} {Q} {^} {} {AN21JI3VX1} {0.427} {0.000} {0.530} {} {4.268} {19.552} {} {3} {}
    NET {} {} {} {} {} {n_257} {} {0.001} {0.000} {0.530} {0.022} {4.269} {19.553} {} {} {}
    INST {g16915__2802} {A} {^} {Q} {v} {} {ON21JI3VX1} {0.146} {0.000} {0.171} {} {4.415} {19.699} {} {1} {}
    NET {} {} {} {} {} {n_305} {} {0.000} {0.000} {0.171} {0.005} {4.415} {19.699} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-13.284} {} {} {}
  END_CAP_CLK_PATH

END_PATH 196

PATH 197
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[4]} {C}
  ENDPT {spi1_Rx_count_reg[4]} {D} {DFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.708}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.414999999999999}
    {=} {Slack Time} {15.293}
  END_SLK_CLC
  SLK 15.293

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.293} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {17.293} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {18.134} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {18.134} {} {} {}
    INST {spi1_g992__3680} {A} {^} {Q} {^} {} {AND2JI3VX0} {0.411} {0.000} {0.335} {} {3.253} {18.546} {} {2} {}
    NET {} {} {} {} {} {spi1_n_2018} {} {0.000} {0.000} {0.335} {0.016} {3.253} {18.546} {} {} {}
    INST {spi1_g943__2398} {A} {^} {CO} {^} {} {HAJI3VX1} {0.330} {0.000} {0.175} {} {3.583} {18.876} {} {1} {}
    NET {} {} {} {} {} {spi1_n_2000} {} {0.000} {0.000} {0.175} {0.011} {3.583} {18.876} {} {} {}
    INST {spi1_g933__2883} {A} {^} {CO} {^} {} {HAJI3VX1} {0.281} {0.000} {0.154} {} {3.864} {19.157} {} {2} {}
    NET {} {} {} {} {} {spi1_n_1929} {} {0.000} {0.000} {0.154} {0.009} {3.864} {19.157} {} {} {}
    INST {spi1_g932__9945} {A} {^} {Q} {v} {} {NA2JI3VX0} {0.275} {0.000} {0.307} {} {4.138} {19.431} {} {2} {}
    NET {} {} {} {} {} {spi1_n_1926} {} {0.000} {0.000} {0.307} {0.015} {4.139} {19.431} {} {} {}
    INST {spi1_g930__9315} {C} {v} {Q} {v} {} {OA21JI3VX1} {0.276} {0.000} {0.101} {} {4.415} {19.708} {} {1} {}
    NET {} {} {} {} {} {spi1_n_1924} {} {0.000} {0.000} {0.101} {0.005} {4.415} {19.708} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.293} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-13.293} {} {} {}
  END_CAP_CLK_PATH

END_PATH 197

PATH 198
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_down_state_reg} {C}
  ENDPT {npg1_phase_down_state_reg} {D} {DFRRQJI3VX1} {v} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_down_count_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.706}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {4.164999999999999}
    {=} {Slack Time} {15.541}
  END_SLK_CLC
  SLK 15.541

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.541} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {17.541} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_down_count_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.954} {0.000} {0.337} {} {2.954} {18.495} {} {5} {}
    NET {} {} {} {} {} {npg1_phase_down_count[1]} {} {0.001} {0.000} {0.337} {0.027} {2.955} {18.496} {} {} {}
    INST {g17200} {A} {^} {Q} {v} {} {INJI3VX0} {0.289} {0.000} {0.270} {} {3.244} {18.785} {} {2} {}
    NET {} {} {} {} {} {n_26} {} {0.000} {0.000} {0.270} {0.015} {3.244} {18.786} {} {} {}
    INST {g17075__8246} {C} {v} {Q} {^} {} {AN22JI3VX1} {0.262} {0.000} {0.302} {} {3.506} {19.048} {} {1} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.302} {0.007} {3.506} {19.048} {} {} {}
    INST {g17003__2398} {A} {^} {Q} {v} {} {AN22JI3VX1} {0.334} {0.000} {0.348} {} {3.840} {19.381} {} {3} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.348} {0.016} {3.841} {19.382} {} {} {}
    INST {g2} {A} {v} {Q} {v} {} {NA22JI3VX1} {0.324} {0.000} {0.120} {} {4.164} {19.706} {} {1} {}
    NET {} {} {} {} {} {n_733} {} {0.000} {0.000} {0.120} {0.005} {4.164} {19.706} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.541} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-13.541} {} {} {}
  END_CAP_CLK_PATH

END_PATH 198

PATH 199
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[3]} {C}
  ENDPT {spi1_Rx_count_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.326}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.674}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.9689999999999994}
    {=} {Slack Time} {15.705}
  END_SLK_CLC
  SLK 15.705

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.705} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {17.705} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {18.546} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {18.546} {} {} {}
    INST {spi1_g992__3680} {A} {^} {Q} {^} {} {AND2JI3VX0} {0.411} {0.000} {0.335} {} {3.253} {18.958} {} {2} {}
    NET {} {} {} {} {} {spi1_n_2018} {} {0.000} {0.000} {0.335} {0.016} {3.253} {18.958} {} {} {}
    INST {spi1_g943__2398} {A} {^} {CO} {^} {} {HAJI3VX1} {0.330} {0.000} {0.175} {} {3.583} {19.288} {} {1} {}
    NET {} {} {} {} {} {spi1_n_2000} {} {0.000} {0.000} {0.175} {0.011} {3.583} {19.288} {} {} {}
    INST {spi1_g933__2883} {A} {^} {S} {^} {} {HAJI3VX1} {0.386} {0.000} {0.093} {} {3.969} {19.674} {} {1} {}
    NET {} {} {} {} {} {spi1_n_1962} {} {0.000} {0.000} {0.093} {0.004} {3.969} {19.674} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.705} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-13.705} {} {} {}
  END_CAP_CLK_PATH

END_PATH 199

PATH 200
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[2]} {C}
  ENDPT {spi1_Rx_count_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.326}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.674}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.680999999999999}
    {=} {Slack Time} {15.993}
  END_SLK_CLC
  SLK 15.993

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {17.993} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {17.993} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {18.834} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {18.834} {} {} {}
    INST {spi1_g992__3680} {A} {^} {Q} {^} {} {AND2JI3VX0} {0.411} {0.000} {0.335} {} {3.253} {19.246} {} {2} {}
    NET {} {} {} {} {} {spi1_n_2018} {} {0.000} {0.000} {0.335} {0.016} {3.253} {19.246} {} {} {}
    INST {spi1_g943__2398} {A} {^} {S} {^} {} {HAJI3VX1} {0.428} {0.000} {0.094} {} {3.681} {19.674} {} {1} {}
    NET {} {} {} {} {} {spi1_n_1999} {} {0.000} {0.000} {0.094} {0.004} {3.681} {19.674} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-13.993} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-13.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 200

PATH 201
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_DOWN_count_reg[0]} {C}
  ENDPT {npg1_DOWN_count_reg[0]} {SE} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_DOWN_count_reg[0]} {Q} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.754}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.246}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.0519999999999996}
    {=} {Slack Time} {16.194}
  END_SLK_CLC
  SLK 16.194

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.194} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.194} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_DOWN_count_reg[0]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {1.051} {0.000} {0.424} {} {3.051} {19.245} {} {4} {}
    NET {} {} {} {} {} {npg1_DOWN_count[0]} {} {0.001} {0.000} {0.424} {0.036} {3.052} {19.246} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.194} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.194} {} {} {}
  END_CAP_CLK_PATH

END_PATH 201

PATH 202
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[34]} {C}
  ENDPT {spi1_Rx_data_temp_reg[34]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[33]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.777}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.223}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.0120000000000005}
    {=} {Slack Time} {16.211}
  END_SLK_CLC
  SLK 16.211

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.211} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.211} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[33]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {1.010} {0.000} {0.379} {} {3.010} {19.221} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[33]} {} {0.002} {0.000} {0.379} {0.030} {3.012} {19.223} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.211} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.211} {} {} {}
  END_CAP_CLK_PATH

END_PATH 202

PATH 203
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[24]} {C}
  ENDPT {spi1_Rx_data_temp_reg[24]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[23]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[23]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[23]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 203

PATH 204
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[23]} {C}
  ENDPT {spi1_Rx_data_temp_reg[23]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[22]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[22]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[22]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 204

PATH 205
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[22]} {C}
  ENDPT {spi1_Rx_data_temp_reg[22]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[21]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[21]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[21]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 205

PATH 206
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[21]} {C}
  ENDPT {spi1_Rx_data_temp_reg[21]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[20]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[20]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[20]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 206

PATH 207
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[20]} {C}
  ENDPT {spi1_Rx_data_temp_reg[20]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[19]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[19]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[19]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 207

PATH 208
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[19]} {C}
  ENDPT {spi1_Rx_data_temp_reg[19]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[18]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[18]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[18]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 208

PATH 209
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[18]} {C}
  ENDPT {spi1_Rx_data_temp_reg[18]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[17]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[17]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[17]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 209

PATH 210
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[17]} {C}
  ENDPT {spi1_Rx_data_temp_reg[17]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[16]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[16]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[16]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 210

PATH 211
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[16]} {C}
  ENDPT {spi1_Rx_data_temp_reg[16]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[15]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[15]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[15]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 211

PATH 212
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[15]} {C}
  ENDPT {spi1_Rx_data_temp_reg[15]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[14]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[14]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[14]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 212

PATH 213
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[14]} {C}
  ENDPT {spi1_Rx_data_temp_reg[14]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[13]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[13]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[13]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 213

PATH 214
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[13]} {C}
  ENDPT {spi1_Rx_data_temp_reg[13]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[12]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[12]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[12]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 214

PATH 215
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[12]} {C}
  ENDPT {spi1_Rx_data_temp_reg[12]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[11]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[11]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[11]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 215

PATH 216
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[11]} {C}
  ENDPT {spi1_Rx_data_temp_reg[11]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[10]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[10]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[10]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 216

PATH 217
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[10]} {C}
  ENDPT {spi1_Rx_data_temp_reg[10]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[9]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[9]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[9]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 217

PATH 218
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[9]} {C}
  ENDPT {spi1_Rx_data_temp_reg[9]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[8]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[8]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[8]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 218

PATH 219
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[8]} {C}
  ENDPT {spi1_Rx_data_temp_reg[8]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[7]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[7]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[7]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 219

PATH 220
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[7]} {C}
  ENDPT {spi1_Rx_data_temp_reg[7]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[6]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[6]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[6]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 220

PATH 221
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[6]} {C}
  ENDPT {spi1_Rx_data_temp_reg[6]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[5]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[5]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[5]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 221

PATH 222
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[5]} {C}
  ENDPT {spi1_Rx_data_temp_reg[5]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[4]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[4]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[4]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 222

PATH 223
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[4]} {C}
  ENDPT {spi1_Rx_data_temp_reg[4]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[3]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[3]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[3]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 223

PATH 224
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[3]} {C}
  ENDPT {spi1_Rx_data_temp_reg[3]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[2]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[2]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[2]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 224

PATH 225
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[2]} {C}
  ENDPT {spi1_Rx_data_temp_reg[2]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[1]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[1]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[1]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 225

PATH 226
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[1]} {C}
  ENDPT {spi1_Rx_data_temp_reg[1]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[0]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.773}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.227}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9840000000000018}
    {=} {Slack Time} {16.243}
  END_SLK_CLC
  SLK 16.243

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.243} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[0]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.226} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[0]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.227} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.243} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.243} {} {} {}
  END_CAP_CLK_PATH

END_PATH 226

PATH 227
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_phase_pause_ready_reg} {C}
  ENDPT {npg1_phase_pause_ready_reg} {SD} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_phase_pause_ready_reg} {Q} {SDFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.717}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.283}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.030000000000001}
    {=} {Slack Time} {16.253}
  END_SLK_CLC
  SLK 16.253

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.253} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.253} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_phase_pause_ready_reg} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {1.028} {0.000} {0.399} {} {3.028} {19.281} {} {6} {}
    NET {} {} {} {} {} {npg1_phase_pause_ready} {} {0.002} {0.000} {0.399} {0.033} {3.030} {19.283} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.253} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.253} {} {} {}
  END_CAP_CLK_PATH

END_PATH 227

PATH 228
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[1]} {C}
  ENDPT {spi1_Rx_count_reg[1]} {D} {DFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.700}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.4450000000000003}
    {=} {Slack Time} {16.255}
  END_SLK_CLC
  SLK 16.255

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.255} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.255} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {19.095} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {19.096} {} {} {}
    INST {spi1_g992__3680} {A} {^} {Q} {^} {} {AND2JI3VX0} {0.411} {0.000} {0.335} {} {3.253} {19.507} {} {2} {}
    NET {} {} {} {} {} {spi1_n_2018} {} {0.000} {0.000} {0.335} {0.016} {3.253} {19.507} {} {} {}
    INST {spi1_g986__6260} {B} {^} {Q} {v} {} {NO2JI3VX0} {0.192} {0.000} {0.169} {} {3.445} {19.700} {} {1} {}
    NET {} {} {} {} {} {spi1_n_2008} {} {0.000} {0.000} {0.169} {0.005} {3.445} {19.700} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.255} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.255} {} {} {}
  END_CAP_CLK_PATH

END_PATH 228

PATH 229
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[33]} {C}
  ENDPT {spi1_Rx_data_temp_reg[33]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[33]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.714}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.286}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {3.0120000000000005}
    {=} {Slack Time} {16.274}
  END_SLK_CLC
  SLK 16.274

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.274} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.274} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[33]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {1.010} {0.000} {0.379} {} {3.010} {19.284} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[33]} {} {0.002} {0.000} {0.379} {0.030} {3.012} {19.286} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.274} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.274} {} {} {}
  END_CAP_CLK_PATH

END_PATH 229

PATH 230
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[32]} {C}
  ENDPT {spi1_Rx_data_temp_reg[32]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[31]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[31]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[31]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 230

PATH 231
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[31]} {C}
  ENDPT {spi1_Rx_data_temp_reg[31]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[30]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[30]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[30]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 231

PATH 232
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[30]} {C}
  ENDPT {spi1_Rx_data_temp_reg[30]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[29]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[29]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[29]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 232

PATH 233
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[29]} {C}
  ENDPT {spi1_Rx_data_temp_reg[29]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[28]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[28]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[28]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 233

PATH 234
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[28]} {C}
  ENDPT {spi1_Rx_data_temp_reg[28]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[27]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[27]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[27]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 234

PATH 235
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[27]} {C}
  ENDPT {spi1_Rx_data_temp_reg[27]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[26]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[26]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[26]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 235

PATH 236
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[26]} {C}
  ENDPT {spi1_Rx_data_temp_reg[26]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[25]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[25]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[25]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 236

PATH 237
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[25]} {C}
  ENDPT {spi1_Rx_data_temp_reg[25]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[24]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.768}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.232}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.946999999999999}
    {=} {Slack Time} {16.285}
  END_SLK_CLC
  SLK 16.285

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.285} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[24]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.231} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[24]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.232} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.285} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.285} {} {} {}
  END_CAP_CLK_PATH

END_PATH 237

PATH 238
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[33]} {C}
  ENDPT {spi1_Rx_data_temp_reg[33]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[32]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.766}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.234}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.932000000000002}
    {=} {Slack Time} {16.302}
  END_SLK_CLC
  SLK 16.302

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.302} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.302} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[32]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.932} {0.000} {0.297} {} {2.932} {19.233} {} {4} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[32]} {} {0.001} {0.000} {0.297} {0.021} {2.932} {19.234} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.302} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.302} {} {} {}
  END_CAP_CLK_PATH

END_PATH 238

PATH 239
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[23]} {C}
  ENDPT {spi1_Rx_data_temp_reg[23]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[23]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[23]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[23]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 239

PATH 240
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[22]} {C}
  ENDPT {spi1_Rx_data_temp_reg[22]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[22]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[22]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[22]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 240

PATH 241
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[21]} {C}
  ENDPT {spi1_Rx_data_temp_reg[21]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[21]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[21]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[21]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 241

PATH 242
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[20]} {C}
  ENDPT {spi1_Rx_data_temp_reg[20]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[20]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[20]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[20]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 242

PATH 243
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[19]} {C}
  ENDPT {spi1_Rx_data_temp_reg[19]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[19]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[19]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[19]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 243

PATH 244
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[18]} {C}
  ENDPT {spi1_Rx_data_temp_reg[18]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[18]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[18]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[18]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 244

PATH 245
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[17]} {C}
  ENDPT {spi1_Rx_data_temp_reg[17]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[17]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[17]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[17]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 245

PATH 246
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[16]} {C}
  ENDPT {spi1_Rx_data_temp_reg[16]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[16]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[16]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[16]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 246

PATH 247
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[15]} {C}
  ENDPT {spi1_Rx_data_temp_reg[15]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[15]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[15]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[15]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 247

PATH 248
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[14]} {C}
  ENDPT {spi1_Rx_data_temp_reg[14]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[14]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[14]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[14]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 248

PATH 249
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[13]} {C}
  ENDPT {spi1_Rx_data_temp_reg[13]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[13]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[13]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[13]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 249

PATH 250
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[12]} {C}
  ENDPT {spi1_Rx_data_temp_reg[12]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[12]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[12]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[12]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 250

PATH 251
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[11]} {C}
  ENDPT {spi1_Rx_data_temp_reg[11]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[11]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[11]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[11]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 251

PATH 252
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[10]} {C}
  ENDPT {spi1_Rx_data_temp_reg[10]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[10]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[10]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[10]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 252

PATH 253
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[9]} {C}
  ENDPT {spi1_Rx_data_temp_reg[9]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[9]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[9]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[9]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 253

PATH 254
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[8]} {C}
  ENDPT {spi1_Rx_data_temp_reg[8]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[8]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[8]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[8]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 254

PATH 255
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[7]} {C}
  ENDPT {spi1_Rx_data_temp_reg[7]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[7]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[7]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[7]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 255

PATH 256
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[6]} {C}
  ENDPT {spi1_Rx_data_temp_reg[6]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[6]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[6]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[6]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 256

PATH 257
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[5]} {C}
  ENDPT {spi1_Rx_data_temp_reg[5]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[5]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[5]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[5]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 257

PATH 258
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[4]} {C}
  ENDPT {spi1_Rx_data_temp_reg[4]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[4]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[4]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[4]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 258

PATH 259
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[3]} {C}
  ENDPT {spi1_Rx_data_temp_reg[3]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[3]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[3]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[3]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 259

PATH 260
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[2]} {C}
  ENDPT {spi1_Rx_data_temp_reg[2]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[2]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[2]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[2]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 260

PATH 261
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[1]} {C}
  ENDPT {spi1_Rx_data_temp_reg[1]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[1]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[1]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[1]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 261

PATH 262
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[0]} {C}
  ENDPT {spi1_Rx_data_temp_reg[0]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[0]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.710}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.290}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.983999999999998}
    {=} {Slack Time} {16.306}
  END_SLK_CLC
  SLK 16.306

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.306} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[0]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.982} {0.000} {0.348} {} {2.982} {19.289} {} {6} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[0]} {} {0.001} {0.000} {0.348} {0.026} {2.983} {19.290} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.306} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.306} {} {} {}
  END_CAP_CLK_PATH

END_PATH 262

PATH 263
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[39]} {C}
  ENDPT {spi1_Rx_data_temp_reg[39]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[38]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.762}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.238}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.904}
    {=} {Slack Time} {16.334}
  END_SLK_CLC
  SLK 16.334

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.334} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.334} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[38]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.904} {0.000} {0.270} {} {2.904} {19.238} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[38]} {} {0.000} {0.000} {0.270} {0.018} {2.904} {19.238} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.334} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.334} {} {} {}
  END_CAP_CLK_PATH

END_PATH 263

PATH 264
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[31]} {C}
  ENDPT {spi1_Rx_data_temp_reg[31]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[31]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[31]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[31]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 264

PATH 265
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[30]} {C}
  ENDPT {spi1_Rx_data_temp_reg[30]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[30]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[30]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[30]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 265

PATH 266
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[29]} {C}
  ENDPT {spi1_Rx_data_temp_reg[29]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[29]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[29]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[29]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 266

PATH 267
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[28]} {C}
  ENDPT {spi1_Rx_data_temp_reg[28]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[28]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[28]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[28]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 267

PATH 268
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[27]} {C}
  ENDPT {spi1_Rx_data_temp_reg[27]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[27]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[27]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[27]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 268

PATH 269
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[26]} {C}
  ENDPT {spi1_Rx_data_temp_reg[26]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[26]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[26]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[26]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 269

PATH 270
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[25]} {C}
  ENDPT {spi1_Rx_data_temp_reg[25]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[25]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[25]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[25]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 270

PATH 271
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[24]} {C}
  ENDPT {spi1_Rx_data_temp_reg[24]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[24]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.705}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.295}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9470000000000027}
    {=} {Slack Time} {16.348}
  END_SLK_CLC
  SLK 16.348

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.348} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[24]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.946} {0.000} {0.311} {} {2.946} {19.294} {} {5} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[24]} {} {0.001} {0.000} {0.311} {0.022} {2.947} {19.295} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.348} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.348} {} {} {}
  END_CAP_CLK_PATH

END_PATH 271

PATH 272
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[32]} {C}
  ENDPT {spi1_Rx_data_temp_reg[32]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[32]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.703}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.297}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.932000000000002}
    {=} {Slack Time} {16.365}
  END_SLK_CLC
  SLK 16.365

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.365} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.365} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[32]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.932} {0.000} {0.297} {} {2.932} {19.296} {} {4} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[32]} {} {0.001} {0.000} {0.297} {0.021} {2.932} {19.297} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.365} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.365} {} {} {}
  END_CAP_CLK_PATH

END_PATH 272

PATH 273
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[38]} {C}
  ENDPT {spi1_Rx_data_temp_reg[38]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[38]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.699}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.904}
    {=} {Slack Time} {16.397}
  END_SLK_CLC
  SLK 16.397

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.397} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.397} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[38]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.904} {0.000} {0.270} {} {2.904} {19.301} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[38]} {} {0.000} {0.000} {0.270} {0.018} {2.904} {19.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.397} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.397} {} {} {}
  END_CAP_CLK_PATH

END_PATH 273

PATH 274
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[38]} {C}
  ENDPT {spi1_Rx_data_temp_reg[38]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[37]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.750}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.250}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8200000000000003}
    {=} {Slack Time} {16.430}
  END_SLK_CLC
  SLK 16.430

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.430} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[37]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.250} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[37]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.250} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.430} {} {} {}
  END_CAP_CLK_PATH

END_PATH 274

PATH 275
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[37]} {C}
  ENDPT {spi1_Rx_data_temp_reg[37]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[36]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.750}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.250}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8200000000000003}
    {=} {Slack Time} {16.430}
  END_SLK_CLC
  SLK 16.430

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.430} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[36]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.250} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[36]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.250} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.430} {} {} {}
  END_CAP_CLK_PATH

END_PATH 275

PATH 276
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[36]} {C}
  ENDPT {spi1_Rx_data_temp_reg[36]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[35]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.750}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.250}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8200000000000003}
    {=} {Slack Time} {16.430}
  END_SLK_CLC
  SLK 16.430

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.430} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[35]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.250} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[35]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.250} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.430} {} {} {}
  END_CAP_CLK_PATH

END_PATH 276

PATH 277
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[35]} {C}
  ENDPT {spi1_Rx_data_temp_reg[35]} {D} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[34]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.750}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.250}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8200000000000003}
    {=} {Slack Time} {16.430}
  END_SLK_CLC
  SLK 16.430

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.430} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[34]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.250} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[34]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.250} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.430} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.430} {} {} {}
  END_CAP_CLK_PATH

END_PATH 277

PATH 278
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[39]} {C}
  ENDPT {spi1_Rx_data_temp_reg[39]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[39]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.693}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.307}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8619999999999983}
    {=} {Slack Time} {16.445}
  END_SLK_CLC
  SLK 16.445

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.445} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.445} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[39]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.862} {0.000} {0.229} {} {2.862} {19.306} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[39]} {} {0.000} {0.000} {0.229} {0.013} {2.862} {19.307} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.445} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.445} {} {} {}
  END_CAP_CLK_PATH

END_PATH 278

PATH 279
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[37]} {C}
  ENDPT {spi1_Rx_data_temp_reg[37]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[37]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.688}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.312}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8190000000000026}
    {=} {Slack Time} {16.493}
  END_SLK_CLC
  SLK 16.493

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.493} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[37]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.312} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[37]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.312} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.493} {} {} {}
  END_CAP_CLK_PATH

END_PATH 279

PATH 280
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[36]} {C}
  ENDPT {spi1_Rx_data_temp_reg[36]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[36]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.688}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.312}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8190000000000026}
    {=} {Slack Time} {16.493}
  END_SLK_CLC
  SLK 16.493

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.493} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[36]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.312} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[36]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.312} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.493} {} {} {}
  END_CAP_CLK_PATH

END_PATH 280

PATH 281
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[35]} {C}
  ENDPT {spi1_Rx_data_temp_reg[35]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[35]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.688}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.312}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8190000000000026}
    {=} {Slack Time} {16.493}
  END_SLK_CLC
  SLK 16.493

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.493} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[35]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.312} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[35]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.312} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.493} {} {} {}
  END_CAP_CLK_PATH

END_PATH 281

PATH 282
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_data_temp_reg[34]} {C}
  ENDPT {spi1_Rx_data_temp_reg[34]} {SD} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_data_temp_reg[34]} {Q} {SDFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.688}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.312}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.8190000000000026}
    {=} {Slack Time} {16.493}
  END_SLK_CLC
  SLK 16.493

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.493} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_data_temp_reg[34]} {C} {^} {Q} {^} {} {SDFRRQJI3VX1} {0.819} {0.000} {0.188} {} {2.819} {19.312} {} {2} {}
    NET {} {} {} {} {} {spi1_Rx_data_temp[34]} {} {0.000} {0.000} {0.188} {0.009} {2.820} {19.312} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.493} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.493} {} {} {}
  END_CAP_CLK_PATH

END_PATH 282

PATH 283
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_Rx_count_reg[0]} {C}
  ENDPT {spi1_Rx_count_reg[0]} {D} {DFRRQJI3VX1} {v} {leading} {SPI_CLK} {SPI_CLK(C)(P)}
  BEGINPT {spi1_Rx_count_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {SPI_CLK} {SPI_CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.706}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.9719999999999978}
    {=} {Slack Time} {16.734}
  END_SLK_CLC
  SLK 16.734

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.734} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {18.734} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_Rx_count_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.841} {0.000} {0.218} {} {2.841} {19.575} {} {3} {}
    NET {} {} {} {} {} {spi1_Rx_count[0]} {} {0.000} {0.000} {0.218} {0.013} {2.841} {19.575} {} {} {}
    INST {spi1_g993} {A} {^} {Q} {v} {} {INJI3VX0} {0.131} {0.000} {0.115} {} {2.972} {19.706} {} {1} {}
    NET {} {} {} {} {} {spi1_n_2088} {} {0.000} {0.000} {0.115} {0.005} {2.972} {19.706} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {SPI_Clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.734} {} {} {}
    NET {} {} {} {} {} {SPI_Clk} {} {0.000} {0.000} {0.000} {0.178r/0.182f} {2.000} {-14.734} {} {} {}
  END_CAP_CLK_PATH

END_PATH 283

PATH 284
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[31]} {C}
  ENDPT {spi1_ele2_reg[31]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[31]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[31]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[31]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 284

PATH 285
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[30]} {C}
  ENDPT {spi1_ele2_reg[30]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[30]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[30]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[30]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 285

PATH 286
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[29]} {C}
  ENDPT {spi1_ele2_reg[29]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[29]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[29]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[29]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 286

PATH 287
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[28]} {C}
  ENDPT {spi1_ele2_reg[28]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[28]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[28]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[28]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 287

PATH 288
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[27]} {C}
  ENDPT {spi1_ele2_reg[27]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[27]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[27]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[27]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 288

PATH 289
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[26]} {C}
  ENDPT {spi1_ele2_reg[26]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[26]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[26]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[26]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 289

PATH 290
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[25]} {C}
  ENDPT {spi1_ele2_reg[25]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[25]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[25]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[25]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 290

PATH 291
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[24]} {C}
  ENDPT {spi1_ele2_reg[24]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[24]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[24]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[24]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 291

PATH 292
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[23]} {C}
  ENDPT {spi1_ele2_reg[23]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[23]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[23]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[23]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 292

PATH 293
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[22]} {C}
  ENDPT {spi1_ele2_reg[22]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[22]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[22]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[22]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 293

PATH 294
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[21]} {C}
  ENDPT {spi1_ele2_reg[21]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[21]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[21]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[21]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 294

PATH 295
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[20]} {C}
  ENDPT {spi1_ele2_reg[20]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[20]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[20]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 295

PATH 296
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[19]} {C}
  ENDPT {spi1_ele2_reg[19]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[19]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[19]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[19]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 296

PATH 297
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[18]} {C}
  ENDPT {spi1_ele2_reg[18]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[18]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[18]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[18]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 297

PATH 298
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[17]} {C}
  ENDPT {spi1_ele2_reg[17]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[17]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[17]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[17]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 298

PATH 299
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[16]} {C}
  ENDPT {spi1_ele2_reg[16]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[16]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[16]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[16]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 299

PATH 300
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[15]} {C}
  ENDPT {spi1_ele2_reg[15]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[15]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[15]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[15]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 300

PATH 301
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[14]} {C}
  ENDPT {spi1_ele2_reg[14]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[14]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[14]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[14]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 301

PATH 302
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[13]} {C}
  ENDPT {spi1_ele2_reg[13]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[13]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[13]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[13]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 302

PATH 303
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[12]} {C}
  ENDPT {spi1_ele2_reg[12]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[12]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[12]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[12]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 303

PATH 304
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[11]} {C}
  ENDPT {spi1_ele2_reg[11]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[11]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[11]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[11]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 304

PATH 305
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[10]} {C}
  ENDPT {spi1_ele2_reg[10]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[10]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[10]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[10]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 305

PATH 306
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[9]} {C}
  ENDPT {spi1_ele2_reg[9]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[9]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[9]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[9]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 306

PATH 307
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[8]} {C}
  ENDPT {spi1_ele2_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[8]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[8]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[8]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 307

PATH 308
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[7]} {C}
  ENDPT {spi1_ele2_reg[7]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[7]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[7]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[7]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 308

PATH 309
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[6]} {C}
  ENDPT {spi1_ele2_reg[6]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[6]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[6]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[6]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 309

PATH 310
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[5]} {C}
  ENDPT {spi1_ele2_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[5]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[5]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[5]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 310

PATH 311
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[4]} {C}
  ENDPT {spi1_ele2_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[4]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[4]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[4]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 311

PATH 312
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[3]} {C}
  ENDPT {spi1_ele2_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[3]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[3]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[3]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 312

PATH 313
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[2]} {C}
  ENDPT {spi1_ele2_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[2]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[2]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[2]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 313

PATH 314
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[1]} {C}
  ENDPT {spi1_ele2_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[1]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 314

PATH 315
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele2_reg[0]} {C}
  ENDPT {spi1_ele2_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele2_meta_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele2_meta_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele2_meta[0]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 315

PATH 316
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[31]} {C}
  ENDPT {spi1_ele1_reg[31]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[31]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[31]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[31]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 316

PATH 317
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[30]} {C}
  ENDPT {spi1_ele1_reg[30]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[30]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[30]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[30]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 317

PATH 318
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[29]} {C}
  ENDPT {spi1_ele1_reg[29]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[29]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[29]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[29]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 318

PATH 319
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[28]} {C}
  ENDPT {spi1_ele1_reg[28]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[28]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[28]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[28]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 319

PATH 320
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[27]} {C}
  ENDPT {spi1_ele1_reg[27]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[27]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[27]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[27]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 320

PATH 321
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[26]} {C}
  ENDPT {spi1_ele1_reg[26]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[26]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[26]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[26]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 321

PATH 322
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[25]} {C}
  ENDPT {spi1_ele1_reg[25]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[25]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[25]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[25]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 322

PATH 323
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[24]} {C}
  ENDPT {spi1_ele1_reg[24]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[24]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[24]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[24]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 323

PATH 324
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[23]} {C}
  ENDPT {spi1_ele1_reg[23]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[23]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[23]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[23]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 324

PATH 325
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[22]} {C}
  ENDPT {spi1_ele1_reg[22]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[22]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[22]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[22]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 325

PATH 326
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[21]} {C}
  ENDPT {spi1_ele1_reg[21]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[21]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[21]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[21]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 326

PATH 327
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[20]} {C}
  ENDPT {spi1_ele1_reg[20]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[20]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[20]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 327

PATH 328
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[19]} {C}
  ENDPT {spi1_ele1_reg[19]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[19]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[19]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[19]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 328

PATH 329
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[18]} {C}
  ENDPT {spi1_ele1_reg[18]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[18]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[18]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[18]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 329

PATH 330
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[17]} {C}
  ENDPT {spi1_ele1_reg[17]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[17]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[17]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[17]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 330

PATH 331
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[16]} {C}
  ENDPT {spi1_ele1_reg[16]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[16]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[16]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[16]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 331

PATH 332
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[15]} {C}
  ENDPT {spi1_ele1_reg[15]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[15]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[15]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[15]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 332

PATH 333
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[14]} {C}
  ENDPT {spi1_ele1_reg[14]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[14]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[14]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[14]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 333

PATH 334
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[13]} {C}
  ENDPT {spi1_ele1_reg[13]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[13]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[13]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[13]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 334

PATH 335
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[12]} {C}
  ENDPT {spi1_ele1_reg[12]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[12]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[12]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[12]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 335

PATH 336
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[11]} {C}
  ENDPT {spi1_ele1_reg[11]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[11]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[11]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[11]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 336

PATH 337
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[10]} {C}
  ENDPT {spi1_ele1_reg[10]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[10]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[10]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[10]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 337

PATH 338
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[9]} {C}
  ENDPT {spi1_ele1_reg[9]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[9]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[9]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[9]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 338

PATH 339
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[8]} {C}
  ENDPT {spi1_ele1_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[8]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[8]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[8]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 339

PATH 340
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[7]} {C}
  ENDPT {spi1_ele1_reg[7]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[7]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[7]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[7]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 340

PATH 341
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[6]} {C}
  ENDPT {spi1_ele1_reg[6]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[6]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[6]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[6]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 341

PATH 342
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[5]} {C}
  ENDPT {spi1_ele1_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[5]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[5]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[5]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 342

PATH 343
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[4]} {C}
  ENDPT {spi1_ele1_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[4]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[4]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[4]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 343

PATH 344
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[3]} {C}
  ENDPT {spi1_ele1_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[3]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[3]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[3]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 344

PATH 345
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[2]} {C}
  ENDPT {spi1_ele1_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[2]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[2]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[2]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 345

PATH 346
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[1]} {C}
  ENDPT {spi1_ele1_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[1]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 346

PATH 347
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_ele1_reg[0]} {C}
  ENDPT {spi1_ele1_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_ele1_meta_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_ele1_meta_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_ele1_meta[0]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 347

PATH 348
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[23]} {C}
  ENDPT {spi1_conf1_reg[23]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[23]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[23]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[23]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 348

PATH 349
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[22]} {C}
  ENDPT {spi1_conf1_reg[22]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[22]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[22]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[22]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 349

PATH 350
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[21]} {C}
  ENDPT {spi1_conf1_reg[21]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[21]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[21]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[21]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 350

PATH 351
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[19]} {C}
  ENDPT {spi1_conf1_reg[19]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[19]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[19]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[19]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 351

PATH 352
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[18]} {C}
  ENDPT {spi1_conf1_reg[18]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[18]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[18]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[18]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 352

PATH 353
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[17]} {C}
  ENDPT {spi1_conf1_reg[17]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[17]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[17]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[17]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 353

PATH 354
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[16]} {C}
  ENDPT {spi1_conf1_reg[16]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[16]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[16]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[16]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 354

PATH 355
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[15]} {C}
  ENDPT {spi1_conf1_reg[15]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[15]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[15]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[15]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 355

PATH 356
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[14]} {C}
  ENDPT {spi1_conf1_reg[14]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[14]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[14]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[14]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 356

PATH 357
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[13]} {C}
  ENDPT {spi1_conf1_reg[13]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[13]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[13]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[13]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 357

PATH 358
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[12]} {C}
  ENDPT {spi1_conf1_reg[12]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[12]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[12]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[12]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 358

PATH 359
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[11]} {C}
  ENDPT {spi1_conf1_reg[11]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[11]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[11]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[11]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 359

PATH 360
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[10]} {C}
  ENDPT {spi1_conf1_reg[10]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[10]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[10]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[10]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 360

PATH 361
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[9]} {C}
  ENDPT {spi1_conf1_reg[9]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[9]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[9]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[9]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 361

PATH 362
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[8]} {C}
  ENDPT {spi1_conf1_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[8]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[8]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[8]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 362

PATH 363
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[7]} {C}
  ENDPT {spi1_conf1_reg[7]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[7]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[7]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[7]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 363

PATH 364
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[6]} {C}
  ENDPT {spi1_conf1_reg[6]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[6]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[6]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[6]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 364

PATH 365
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[5]} {C}
  ENDPT {spi1_conf1_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[5]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[5]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[5]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 365

PATH 366
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[4]} {C}
  ENDPT {spi1_conf1_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[4]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[4]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[4]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 366

PATH 367
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[3]} {C}
  ENDPT {spi1_conf1_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[3]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[3]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[3]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 367

PATH 368
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[2]} {C}
  ENDPT {spi1_conf1_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[2]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[2]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[2]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 368

PATH 369
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[1]} {C}
  ENDPT {spi1_conf1_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[1]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 369

PATH 370
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[0]} {C}
  ENDPT {spi1_conf1_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[0]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 370

PATH 371
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[31]} {C}
  ENDPT {spi1_conf0_reg[31]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[31]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[31]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[31]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 371

PATH 372
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[30]} {C}
  ENDPT {spi1_conf0_reg[30]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[30]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[30]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[30]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 372

PATH 373
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[29]} {C}
  ENDPT {spi1_conf0_reg[29]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[29]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[29]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[29]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 373

PATH 374
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[28]} {C}
  ENDPT {spi1_conf0_reg[28]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[28]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[28]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[28]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 374

PATH 375
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[27]} {C}
  ENDPT {spi1_conf0_reg[27]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[27]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[27]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[27]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 375

PATH 376
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[26]} {C}
  ENDPT {spi1_conf0_reg[26]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[26]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[26]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[26]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 376

PATH 377
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[25]} {C}
  ENDPT {spi1_conf0_reg[25]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[25]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[25]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[25]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 377

PATH 378
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[24]} {C}
  ENDPT {spi1_conf0_reg[24]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[24]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[24]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[24]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 378

PATH 379
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[23]} {C}
  ENDPT {spi1_conf0_reg[23]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[23]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[23]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[23]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 379

PATH 380
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[22]} {C}
  ENDPT {spi1_conf0_reg[22]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[22]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[22]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[22]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 380

PATH 381
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[21]} {C}
  ENDPT {spi1_conf0_reg[21]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[21]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[21]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[21]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 381

PATH 382
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[20]} {C}
  ENDPT {spi1_conf0_reg[20]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[20]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[20]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 382

PATH 383
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[19]} {C}
  ENDPT {spi1_conf0_reg[19]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[19]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[19]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[19]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 383

PATH 384
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[18]} {C}
  ENDPT {spi1_conf0_reg[18]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[18]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[18]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[18]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 384

PATH 385
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[17]} {C}
  ENDPT {spi1_conf0_reg[17]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[17]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[17]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[17]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 385

PATH 386
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[16]} {C}
  ENDPT {spi1_conf0_reg[16]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[16]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[16]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[16]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 386

PATH 387
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[15]} {C}
  ENDPT {spi1_conf0_reg[15]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[15]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[15]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[15]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 387

PATH 388
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[14]} {C}
  ENDPT {spi1_conf0_reg[14]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[14]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[14]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[14]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 388

PATH 389
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[13]} {C}
  ENDPT {spi1_conf0_reg[13]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[13]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[13]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[13]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 389

PATH 390
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[12]} {C}
  ENDPT {spi1_conf0_reg[12]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[12]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[12]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[12]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 390

PATH 391
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[11]} {C}
  ENDPT {spi1_conf0_reg[11]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[11]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[11]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[11]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 391

PATH 392
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[10]} {C}
  ENDPT {spi1_conf0_reg[10]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[10]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[10]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[10]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 392

PATH 393
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[9]} {C}
  ENDPT {spi1_conf0_reg[9]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[9]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[9]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[9]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 393

PATH 394
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[8]} {C}
  ENDPT {spi1_conf0_reg[8]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[8]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[8]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[8]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 394

PATH 395
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[7]} {C}
  ENDPT {spi1_conf0_reg[7]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[7]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[7]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[7]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 395

PATH 396
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[6]} {C}
  ENDPT {spi1_conf0_reg[6]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[6]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[6]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[6]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 396

PATH 397
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[5]} {C}
  ENDPT {spi1_conf0_reg[5]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[5]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[5]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[5]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 397

PATH 398
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[4]} {C}
  ENDPT {spi1_conf0_reg[4]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[4]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[4]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[4]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 398

PATH 399
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[3]} {C}
  ENDPT {spi1_conf0_reg[3]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[3]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[3]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[3]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 399

PATH 400
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[2]} {C}
  ENDPT {spi1_conf0_reg[2]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[2]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[2]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[2]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 400

PATH 401
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[1]} {C}
  ENDPT {spi1_conf0_reg[1]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[1]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[1]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[1]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 401

PATH 402
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf0_reg[0]} {C}
  ENDPT {spi1_conf0_reg[0]} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf0_meta_reg[0]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf0_meta_reg[0]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {spi1_conf0_meta[0]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 402

PATH 403
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {npg1_pulse_start_reg} {C}
  ENDPT {npg1_pulse_start_reg} {D} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {npg1_pulse_aux_reg} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.668}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.759999999999998}
    {=} {Slack Time} {16.908}
  END_SLK_CLC
  SLK 16.908

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.908} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {npg1_pulse_aux_reg} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.669} {} {1} {}
    NET {} {} {} {} {} {npg1_pulse_aux} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.669} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.908} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.908} {} {} {}
  END_CAP_CLK_PATH

END_PATH 403

PATH 404
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {spi1_conf1_reg[20]} {C}
  ENDPT {spi1_conf1_reg[20]} {D} {DFRRQJI3VX2} {^} {leading} {CLK} {CLK(C)(P)}
  BEGINPT {spi1_conf1_meta_reg[20]} {Q} {DFRRQJI3VX1} {^} {leading} {CLK} {CLK(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {-} {Setup} {0.323}
    {+} {Phase Shift} {20.000}
    {-} {Uncertainty} {2.000}
    {=} {Required Time} {19.677}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {2.7609999999999992}
    {=} {Slack Time} {16.916}
  END_SLK_CLC
  SLK 16.916

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {18.916} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {18.916} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {spi1_conf1_meta_reg[20]} {C} {^} {Q} {^} {} {DFRRQJI3VX1} {0.760} {0.000} {0.136} {} {2.760} {19.677} {} {1} {}
    NET {} {} {} {} {} {spi1_conf1_meta[20]} {} {0.000} {0.000} {0.136} {0.004} {2.760} {19.677} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {2.000} {-14.916} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {1.160r/1.160f} {2.000} {-14.916} {} {} {}
  END_CAP_CLK_PATH

END_PATH 404


