
PneuDriveRaspberryPi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012298  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  08012498  08012498  00022498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080129a0  080129a0  000304c0  2**0
                  CONTENTS
  4 .ARM          00000008  080129a0  080129a0  000229a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080129a8  080129a8  000304c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080129a8  080129a8  000229a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080129b0  080129b0  000229b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004c0  20000000  080129b4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e6a0  200004c0  08012e74  000304c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000eb60  08012e74  0003eb60  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000304c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e7de  00000000  00000000  000304ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008bee  00000000  00000000  0007eccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002210  00000000  00000000  000878c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e68  00000000  00000000  00089ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033d6c  00000000  00000000  0008b938  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002a3f1  00000000  00000000  000bf6a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010eeab  00000000  00000000  000e9a95  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001f8940  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b10  00000000  00000000  001f89bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         000000b4  00000000  00000000  002024cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  00202580  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200004c0 	.word	0x200004c0
 800021c:	00000000 	.word	0x00000000
 8000220:	08012480 	.word	0x08012480

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200004c4 	.word	0x200004c4
 800023c:	08012480 	.word	0x08012480

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <arm_mat_add_f32>:

arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b091      	sub	sp, #68	; 0x44
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A  */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B  */
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	63bb      	str	r3, [r7, #56]	; 0x38
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer   */
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	685b      	ldr	r3, [r3, #4]
 800060c:	637b      	str	r3, [r7, #52]	; 0x34
  else
#endif
  {

    /* Total number of samples in the input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	461a      	mov	r2, r3
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	885b      	ldrh	r3, [r3, #2]
 8000618:	fb03 f302 	mul.w	r3, r3, r2
 800061c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined (ARM_MATH_DSP)

    /* Loop unrolling */
    blkCnt = numSamples >> 2U;
 800061e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000620:	089b      	lsrs	r3, r3, #2
 8000622:	633b      	str	r3, [r7, #48]	; 0x30

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
     ** a second loop below computes the remaining 1 to 3 samples. */
    while (blkCnt > 0U)
 8000624:	e052      	b.n	80006cc <arm_mat_add_f32+0xdc>
    {
      /* C(m,n) = A(m,n) + B(m,n) */
      /* Add and then store the results in the destination buffer. */
      /* Read values from source A */
      inA1 = pIn1[0];
 8000626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read values from source B */
      inB1 = pIn2[0];
 800062c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	623b      	str	r3, [r7, #32]

      /* Read values from source A */
      inA2 = pIn1[1];
 8000632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	61fb      	str	r3, [r7, #28]

      /* out = sourceA + sourceB */
      out1 = inA1 + inB1;
 8000638:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800063c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000640:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000644:	edc7 7a06 	vstr	s15, [r7, #24]

      /* Read values from source B */
      inB2 = pIn2[1];
 8000648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	617b      	str	r3, [r7, #20]

      /* Read values from source A */
      inA1 = pIn1[2];
 800064e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000650:	689b      	ldr	r3, [r3, #8]
 8000652:	627b      	str	r3, [r7, #36]	; 0x24

      /* out = sourceA + sourceB */
      out2 = inA2 + inB2;
 8000654:	ed97 7a07 	vldr	s14, [r7, #28]
 8000658:	edd7 7a05 	vldr	s15, [r7, #20]
 800065c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000660:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Read values from source B */
      inB1 = pIn2[2];
 8000664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	623b      	str	r3, [r7, #32]

      /* Store result in destination */
      pOut[0] = out1;
 800066a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800066c:	69ba      	ldr	r2, [r7, #24]
 800066e:	601a      	str	r2, [r3, #0]
      pOut[1] = out2;
 8000670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000672:	3304      	adds	r3, #4
 8000674:	693a      	ldr	r2, [r7, #16]
 8000676:	601a      	str	r2, [r3, #0]

      /* Read values from source A */
      inA2 = pIn1[3];
 8000678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	61fb      	str	r3, [r7, #28]

      /* Read values from source B */
      inB2 = pIn2[3];
 800067e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000680:	68db      	ldr	r3, [r3, #12]
 8000682:	617b      	str	r3, [r7, #20]

      /* out = sourceA + sourceB */
      out1 = inA1 + inB1;
 8000684:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000688:	edd7 7a08 	vldr	s15, [r7, #32]
 800068c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000690:	edc7 7a06 	vstr	s15, [r7, #24]

      /* out = sourceA + sourceB */
      out2 = inA2 + inB2;
 8000694:	ed97 7a07 	vldr	s14, [r7, #28]
 8000698:	edd7 7a05 	vldr	s15, [r7, #20]
 800069c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006a0:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Store result in destination */
      pOut[2] = out1;
 80006a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006a6:	3308      	adds	r3, #8
 80006a8:	69ba      	ldr	r2, [r7, #24]
 80006aa:	601a      	str	r2, [r3, #0]

      /* Store result in destination */
      pOut[3] = out2;
 80006ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006ae:	330c      	adds	r3, #12
 80006b0:	693a      	ldr	r2, [r7, #16]
 80006b2:	601a      	str	r2, [r3, #0]


      /* update pointers to process next sampels */
      pIn1 += 4U;
 80006b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006b6:	3310      	adds	r3, #16
 80006b8:	63fb      	str	r3, [r7, #60]	; 0x3c
      pIn2 += 4U;
 80006ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006bc:	3310      	adds	r3, #16
 80006be:	63bb      	str	r3, [r7, #56]	; 0x38
      pOut += 4U;
 80006c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006c2:	3310      	adds	r3, #16
 80006c4:	637b      	str	r3, [r7, #52]	; 0x34
      /* Decrement the loop counter */
      blkCnt--;
 80006c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006c8:	3b01      	subs	r3, #1
 80006ca:	633b      	str	r3, [r7, #48]	; 0x30
    while (blkCnt > 0U)
 80006cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d1a9      	bne.n	8000626 <arm_mat_add_f32+0x36>
    }

    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
     ** No loop unrolling is used. */
    blkCnt = numSamples % 0x4U;
 80006d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006d4:	f003 0303 	and.w	r3, r3, #3
 80006d8:	633b      	str	r3, [r7, #48]	; 0x30
    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_DSP) */

    while (blkCnt > 0U)
 80006da:	e013      	b.n	8000704 <arm_mat_add_f32+0x114>
    {
      /* C(m,n) = A(m,n) + B(m,n) */
      /* Add and then store the results in the destination buffer. */
      *pOut++ = (*pIn1++) + (*pIn2++);
 80006dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006de:	1d1a      	adds	r2, r3, #4
 80006e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80006e2:	ed93 7a00 	vldr	s14, [r3]
 80006e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006e8:	1d1a      	adds	r2, r3, #4
 80006ea:	63ba      	str	r2, [r7, #56]	; 0x38
 80006ec:	edd3 7a00 	vldr	s15, [r3]
 80006f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006f2:	1d1a      	adds	r2, r3, #4
 80006f4:	637a      	str	r2, [r7, #52]	; 0x34
 80006f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006fa:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement the loop counter */
      blkCnt--;
 80006fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000700:	3b01      	subs	r3, #1
 8000702:	633b      	str	r3, [r7, #48]	; 0x30
    while (blkCnt > 0U)
 8000704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1e8      	bne.n	80006dc <arm_mat_add_f32+0xec>
    }

    /* set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800070a:	2300      	movs	r3, #0
 800070c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  }

  /* Return to application */
  return (status);
 8000710:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
}
 8000714:	4618      	mov	r0, r3
 8000716:	3744      	adds	r7, #68	; 0x44
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	460b      	mov	r3, r1
 800072c:	817b      	strh	r3, [r7, #10]
 800072e:	4613      	mov	r3, r2
 8000730:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	897a      	ldrh	r2, [r7, #10]
 8000736:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	893a      	ldrh	r2, [r7, #8]
 800073c:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	605a      	str	r2, [r3, #4]
}
 8000744:	bf00      	nop
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <arm_mat_inverse_f32>:
 */

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 8000750:	b480      	push	{r7}
 8000752:	b09b      	sub	sp, #108	; 0x6c
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	667b      	str	r3, [r7, #100]	; 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	623b      	str	r3, [r7, #32]
  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	61fb      	str	r3, [r7, #28]
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	885b      	ldrh	r3, [r3, #2]
 8000770:	61bb      	str	r3, [r7, #24]
#if defined (ARM_MATH_DSP)
  float32_t maxC;                                /* maximum value in the column */

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
 8000772:	f04f 0300 	mov.w	r3, #0
 8000776:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
 8000778:	2300      	movs	r3, #0
 800077a:	63bb      	str	r3, [r7, #56]	; 0x38
	 *		8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
	 *		   Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
	 *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pOutT1 = pOut;
 800077c:	6a3b      	ldr	r3, [r7, #32]
 800077e:	65bb      	str	r3, [r7, #88]	; 0x58

    /* Loop over the number of rows */
    rowCnt = numRows;
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 8000784:	e029      	b.n	80007da <arm_mat_inverse_f32+0x8a>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 8000786:	69fa      	ldr	r2, [r7, #28]
 8000788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 800078e:	e008      	b.n	80007a2 <arm_mat_inverse_f32+0x52>
      {
        *pOutT1++ = 0.0f;
 8000790:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000792:	1d1a      	adds	r2, r3, #4
 8000794:	65ba      	str	r2, [r7, #88]	; 0x58
 8000796:	f04f 0200 	mov.w	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
        j--;
 800079c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800079e:	3b01      	subs	r3, #1
 80007a0:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 80007a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d1f3      	bne.n	8000790 <arm_mat_inverse_f32+0x40>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pOutT1++ = 1.0f;
 80007a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80007aa:	1d1a      	adds	r2, r3, #4
 80007ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80007ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80007b2:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 80007b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007b6:	3b01      	subs	r3, #1
 80007b8:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 80007ba:	e008      	b.n	80007ce <arm_mat_inverse_f32+0x7e>
      {
        *pOutT1++ = 0.0f;
 80007bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80007be:	1d1a      	adds	r2, r3, #4
 80007c0:	65ba      	str	r2, [r7, #88]	; 0x58
 80007c2:	f04f 0200 	mov.w	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
        j--;
 80007c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007ca:	3b01      	subs	r3, #1
 80007cc:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 80007ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d1f3      	bne.n	80007bc <arm_mat_inverse_f32+0x6c>
      }

      /* Decrement the loop counter */
      rowCnt--;
 80007d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007d6:	3b01      	subs	r3, #1
 80007d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (rowCnt > 0U)
 80007da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d1d2      	bne.n	8000786 <arm_mat_inverse_f32+0x36>
    }

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */
    loopCnt = numCols;
 80007e0:	69bb      	ldr	r3, [r7, #24]
 80007e2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Index modifier to navigate through the columns */
    l = 0U;
 80007e4:	2300      	movs	r3, #0
 80007e6:	62bb      	str	r3, [r7, #40]	; 0x28

    while (loopCnt > 0U)
 80007e8:	e1aa      	b.n	8000b40 <arm_mat_inverse_f32+0x3f0>
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      /* Working pointer for the input matrix that points
       * to the pivot element of the particular row  */
      pInT1 = pIn + (l * numCols);
 80007ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ec:	69ba      	ldr	r2, [r7, #24]
 80007ee:	fb02 f303 	mul.w	r3, r2, r3
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80007f6:	4413      	add	r3, r2
 80007f8:	663b      	str	r3, [r7, #96]	; 0x60

      /* Working pointer for the destination matrix that points
       * to the pivot element of the particular row  */
      pOutT1 = pOut + (l * numCols);
 80007fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007fc:	69ba      	ldr	r2, [r7, #24]
 80007fe:	fb02 f303 	mul.w	r3, r2, r3
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	6a3a      	ldr	r2, [r7, #32]
 8000806:	4413      	add	r3, r2
 8000808:	65bb      	str	r3, [r7, #88]	; 0x58

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 800080a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	647b      	str	r3, [r7, #68]	; 0x44

      /* Grab the most significant value from column l */
      maxC = 0;
 8000810:	f04f 0300 	mov.w	r3, #0
 8000814:	64bb      	str	r3, [r7, #72]	; 0x48
      for (i = l; i < numRows; i++)
 8000816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000818:	643b      	str	r3, [r7, #64]	; 0x40
 800081a:	e036      	b.n	800088a <arm_mat_inverse_f32+0x13a>
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 800081c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800081e:	edd3 7a00 	vldr	s15, [r3]
 8000822:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800082a:	dd10      	ble.n	800084e <arm_mat_inverse_f32+0xfe>
 800082c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800082e:	edd3 7a00 	vldr	s15, [r3]
 8000832:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800083a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083e:	d503      	bpl.n	8000848 <arm_mat_inverse_f32+0xf8>
 8000840:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000842:	edd3 7a00 	vldr	s15, [r3]
 8000846:	e016      	b.n	8000876 <arm_mat_inverse_f32+0x126>
 8000848:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800084c:	e013      	b.n	8000876 <arm_mat_inverse_f32+0x126>
 800084e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000850:	edd3 7a00 	vldr	s15, [r3]
 8000854:	eef1 7a67 	vneg.f32	s15, s15
 8000858:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800085c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000864:	d505      	bpl.n	8000872 <arm_mat_inverse_f32+0x122>
 8000866:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000868:	edd3 7a00 	vldr	s15, [r3]
 800086c:	eef1 7a67 	vneg.f32	s15, s15
 8000870:	e001      	b.n	8000876 <arm_mat_inverse_f32+0x126>
 8000872:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000876:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        pInT1 += numCols;
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000880:	4413      	add	r3, r2
 8000882:	663b      	str	r3, [r7, #96]	; 0x60
      for (i = l; i < numRows; i++)
 8000884:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000886:	3301      	adds	r3, #1
 8000888:	643b      	str	r3, [r7, #64]	; 0x40
 800088a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	429a      	cmp	r2, r3
 8000890:	d3c4      	bcc.n	800081c <arm_mat_inverse_f32+0xcc>
      }

      /* Update the status if the matrix is singular */
      if (maxC == 0.0f)
 8000892:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000896:	eef5 7a40 	vcmp.f32	s15, #0.0
 800089a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800089e:	d102      	bne.n	80008a6 <arm_mat_inverse_f32+0x156>
      {
        return ARM_MATH_SINGULAR;
 80008a0:	f06f 0304 	mvn.w	r3, #4
 80008a4:	e186      	b.n	8000bb4 <arm_mat_inverse_f32+0x464>
      }

      /* Restore pInT1  */
      pInT1 = pIn;
 80008a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008a8:	663b      	str	r3, [r7, #96]	; 0x60

      /* Destination pointer modifier */
      k = 1U;
 80008aa:	2301      	movs	r3, #1
 80008ac:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Check if the pivot element is the most significant of the column */
      if ( (in > 0.0f ? in : -in) != maxC)
 80008ae:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80008b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ba:	dd02      	ble.n	80008c2 <arm_mat_inverse_f32+0x172>
 80008bc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80008c0:	e003      	b.n	80008ca <arm_mat_inverse_f32+0x17a>
 80008c2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80008c6:	eef1 7a67 	vneg.f32	s15, s15
 80008ca:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80008ce:	eef4 7a47 	vcmp.f32	s15, s14
 80008d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d6:	d069      	beq.n	80009ac <arm_mat_inverse_f32+0x25c>
      {
        /* Loop over the number rows present below */
        i = numRows - (l + 1U);
 80008d8:	69fa      	ldr	r2, [r7, #28]
 80008da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	3b01      	subs	r3, #1
 80008e0:	643b      	str	r3, [r7, #64]	; 0x40

        while (i > 0U)
 80008e2:	e060      	b.n	80009a6 <arm_mat_inverse_f32+0x256>
        {
          /* Update the input and destination pointers */
          pInT2 = pInT1 + (numCols * l);
 80008e4:	69bb      	ldr	r3, [r7, #24]
 80008e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008e8:	fb02 f303 	mul.w	r3, r2, r3
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80008f0:	4413      	add	r3, r2
 80008f2:	65fb      	str	r3, [r7, #92]	; 0x5c
          pOutT2 = pOutT1 + (numCols * k);
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008f8:	fb02 f303 	mul.w	r3, r2, r3
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000900:	4413      	add	r3, r2
 8000902:	657b      	str	r3, [r7, #84]	; 0x54

          /* Look for the most significant element to
           * replace in the rows below */
          if ((*pInT2 > 0.0f ? *pInT2: -*pInT2) == maxC)
 8000904:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000906:	edd3 7a00 	vldr	s15, [r3]
 800090a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800090e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000912:	dd03      	ble.n	800091c <arm_mat_inverse_f32+0x1cc>
 8000914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000916:	edd3 7a00 	vldr	s15, [r3]
 800091a:	e004      	b.n	8000926 <arm_mat_inverse_f32+0x1d6>
 800091c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800091e:	edd3 7a00 	vldr	s15, [r3]
 8000922:	eef1 7a67 	vneg.f32	s15, s15
 8000926:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800092a:	eef4 7a47 	vcmp.f32	s15, s14
 800092e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000932:	d132      	bne.n	800099a <arm_mat_inverse_f32+0x24a>
          {
            /* Loop over number of columns
             * to the right of the pilot element */
            j = numCols - l;
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	637b      	str	r3, [r7, #52]	; 0x34

            while (j > 0U)
 800093c:	e010      	b.n	8000960 <arm_mat_inverse_f32+0x210>
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 800093e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	617b      	str	r3, [r7, #20]
              *pInT2++ = *pInT1;
 8000944:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000946:	1d1a      	adds	r2, r3, #4
 8000948:	65fa      	str	r2, [r7, #92]	; 0x5c
 800094a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800094c:	6812      	ldr	r2, [r2, #0]
 800094e:	601a      	str	r2, [r3, #0]
              *pInT1++ = Xchg;
 8000950:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000952:	1d1a      	adds	r2, r3, #4
 8000954:	663a      	str	r2, [r7, #96]	; 0x60
 8000956:	697a      	ldr	r2, [r7, #20]
 8000958:	601a      	str	r2, [r3, #0]

              /* Decrement the loop counter */
              j--;
 800095a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800095c:	3b01      	subs	r3, #1
 800095e:	637b      	str	r3, [r7, #52]	; 0x34
            while (j > 0U)
 8000960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1eb      	bne.n	800093e <arm_mat_inverse_f32+0x1ee>
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	637b      	str	r3, [r7, #52]	; 0x34

            while (j > 0U)
 800096a:	e010      	b.n	800098e <arm_mat_inverse_f32+0x23e>
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pOutT2;
 800096c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	617b      	str	r3, [r7, #20]
              *pOutT2++ = *pOutT1;
 8000972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000974:	1d1a      	adds	r2, r3, #4
 8000976:	657a      	str	r2, [r7, #84]	; 0x54
 8000978:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800097a:	6812      	ldr	r2, [r2, #0]
 800097c:	601a      	str	r2, [r3, #0]
              *pOutT1++ = Xchg;
 800097e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000980:	1d1a      	adds	r2, r3, #4
 8000982:	65ba      	str	r2, [r7, #88]	; 0x58
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	601a      	str	r2, [r3, #0]

              /* Decrement the loop counter */
              j--;
 8000988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800098a:	3b01      	subs	r3, #1
 800098c:	637b      	str	r3, [r7, #52]	; 0x34
            while (j > 0U)
 800098e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000990:	2b00      	cmp	r3, #0
 8000992:	d1eb      	bne.n	800096c <arm_mat_inverse_f32+0x21c>
            }

            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8000994:	2301      	movs	r3, #1
 8000996:	63bb      	str	r3, [r7, #56]	; 0x38

            /* Break after exchange is done */
            break;
 8000998:	e008      	b.n	80009ac <arm_mat_inverse_f32+0x25c>
          }

          /* Update the destination pointer modifier */
          k++;
 800099a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800099c:	3301      	adds	r3, #1
 800099e:	62fb      	str	r3, [r7, #44]	; 0x2c

          /* Decrement the loop counter */
          i--;
 80009a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009a2:	3b01      	subs	r3, #1
 80009a4:	643b      	str	r3, [r7, #64]	; 0x40
        while (i > 0U)
 80009a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d19b      	bne.n	80008e4 <arm_mat_inverse_f32+0x194>
        }
      }

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (in == 0.0f))
 80009ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d009      	beq.n	80009c6 <arm_mat_inverse_f32+0x276>
 80009b2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80009b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009be:	d102      	bne.n	80009c6 <arm_mat_inverse_f32+0x276>
      {
        return ARM_MATH_SINGULAR;
 80009c0:	f06f 0304 	mvn.w	r3, #4
 80009c4:	e0f6      	b.n	8000bb4 <arm_mat_inverse_f32+0x464>
      }

      /* Points to the pivot row of input and destination matrices */
      pPivotRowIn = pIn + (l * numCols);
 80009c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	fb02 f303 	mul.w	r3, r2, r3
 80009ce:	009b      	lsls	r3, r3, #2
 80009d0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80009d2:	4413      	add	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
      pPivotRowDst = pOut + (l * numCols);
 80009d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	fb02 f303 	mul.w	r3, r2, r3
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	6a3a      	ldr	r2, [r7, #32]
 80009e2:	4413      	add	r3, r2
 80009e4:	60fb      	str	r3, [r7, #12]

      /* Temporary pointers to the pivot row pointers */
      pInT1 = pPivotRowIn;
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pPivotRowDst;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* Pivot element of the row */
      in = *pPivotRowIn;
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	647b      	str	r3, [r7, #68]	; 0x44

      /* Loop over number of columns
       * to the right of the pilot element */
      j = (numCols - l);
 80009f4:	69ba      	ldr	r2, [r7, #24]
 80009f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	637b      	str	r3, [r7, #52]	; 0x34

      while (j > 0U)
 80009fc:	e010      	b.n	8000a20 <arm_mat_inverse_f32+0x2d0>
      {
        /* Divide each element of the row of the input matrix
         * by the pivot element */
        in1 = *pInT1;
 80009fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	60bb      	str	r3, [r7, #8]
        *pInT1++ = in1 / in;
 8000a04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000a06:	1d1a      	adds	r2, r3, #4
 8000a08:	663a      	str	r2, [r7, #96]	; 0x60
 8000a0a:	edd7 6a02 	vldr	s13, [r7, #8]
 8000a0e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a16:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8000a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 8000a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d1eb      	bne.n	80009fe <arm_mat_inverse_f32+0x2ae>
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	637b      	str	r3, [r7, #52]	; 0x34

      while (j > 0U)
 8000a2a:	e010      	b.n	8000a4e <arm_mat_inverse_f32+0x2fe>
      {
        /* Divide each element of the row of the destination matrix
         * by the pivot element */
        in1 = *pInT2;
 8000a2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	60bb      	str	r3, [r7, #8]
        *pInT2++ = in1 / in;
 8000a32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a34:	1d1a      	adds	r2, r3, #4
 8000a36:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000a38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000a3c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000a40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a44:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8000a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	637b      	str	r3, [r7, #52]	; 0x34
      while (j > 0U)
 8000a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d1eb      	bne.n	8000a2c <arm_mat_inverse_f32+0x2dc>

      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      /* Temporary pointers for input and destination matrices */
      pInT1 = pIn;
 8000a54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a56:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pOut;
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* index used to check for pivot element */
      i = 0U;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	643b      	str	r3, [r7, #64]	; 0x40

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	62fb      	str	r3, [r7, #44]	; 0x2c

      while (k > 0U)
 8000a64:	e060      	b.n	8000b28 <arm_mat_inverse_f32+0x3d8>
      {
        /* Check for the pivot element */
        if (i == l)
 8000a66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d10c      	bne.n	8000a88 <arm_mat_inverse_f32+0x338>
        {
          /* If the processing element is the pivot element,
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 8000a6e:	69ba      	ldr	r2, [r7, #24]
 8000a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000a78:	4413      	add	r3, r2
 8000a7a:	663b      	str	r3, [r7, #96]	; 0x60

          pInT2 += numCols;
 8000a7c:	69bb      	ldr	r3, [r7, #24]
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000a82:	4413      	add	r3, r2
 8000a84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000a86:	e044      	b.n	8000b12 <arm_mat_inverse_f32+0x3c2>
        }
        else
        {
          /* Element of the reference row */
          in = *pInT1;
 8000a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	647b      	str	r3, [r7, #68]	; 0x44

          /* Working pointers for input and destination pivot rows */
          pPRT_in = pPivotRowIn;
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	653b      	str	r3, [r7, #80]	; 0x50
          pPRT_pDst = pPivotRowDst;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	64fb      	str	r3, [r7, #76]	; 0x4c

          /* Loop over the number of columns to the right of the pivot element,
             to replace the elements in the input matrix */
          j = (numCols - l);
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a9a:	1ad3      	subs	r3, r2, r3
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34

          while (j > 0U)
 8000a9e:	e017      	b.n	8000ad0 <arm_mat_inverse_f32+0x380>
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT1;
 8000aa0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	60bb      	str	r3, [r7, #8]
            *pInT1++ = in1 - (in * *pPRT_in++);
 8000aa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000aa8:	1d1a      	adds	r2, r3, #4
 8000aaa:	653a      	str	r2, [r7, #80]	; 0x50
 8000aac:	ed93 7a00 	vldr	s14, [r3]
 8000ab0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000ab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ab8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000aba:	1d1a      	adds	r2, r3, #4
 8000abc:	663a      	str	r2, [r7, #96]	; 0x60
 8000abe:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ac2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ac6:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement the loop counter */
            j--;
 8000aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000acc:	3b01      	subs	r3, #1
 8000ace:	637b      	str	r3, [r7, #52]	; 0x34
          while (j > 0U)
 8000ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d1e4      	bne.n	8000aa0 <arm_mat_inverse_f32+0x350>
          }

          /* Loop over the number of columns to
             replace the elements in the destination matrix */
          j = numCols;
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	637b      	str	r3, [r7, #52]	; 0x34

          while (j > 0U)
 8000ada:	e017      	b.n	8000b0c <arm_mat_inverse_f32+0x3bc>
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT2;
 8000adc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	60bb      	str	r3, [r7, #8]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8000ae2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ae4:	1d1a      	adds	r2, r3, #4
 8000ae6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000ae8:	ed93 7a00 	vldr	s14, [r3]
 8000aec:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000af4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000af6:	1d1a      	adds	r2, r3, #4
 8000af8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000afa:	ed97 7a02 	vldr	s14, [r7, #8]
 8000afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b02:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement the loop counter */
            j--;
 8000b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	637b      	str	r3, [r7, #52]	; 0x34
          while (j > 0U)
 8000b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d1e4      	bne.n	8000adc <arm_mat_inverse_f32+0x38c>
          }

        }

        /* Increment the temporary input pointer */
        pInT1 = pInT1 + l;
 8000b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000b18:	4413      	add	r3, r2
 8000b1a:	663b      	str	r3, [r7, #96]	; 0x60

        /* Decrement the loop counter */
        k--;
 8000b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* Increment the pivot index */
        i++;
 8000b22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000b24:	3301      	adds	r3, #1
 8000b26:	643b      	str	r3, [r7, #64]	; 0x40
      while (k > 0U)
 8000b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d19b      	bne.n	8000a66 <arm_mat_inverse_f32+0x316>
      }

      /* Increment the input pointer */
      pIn++;
 8000b2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b30:	3304      	adds	r3, #4
 8000b32:	667b      	str	r3, [r7, #100]	; 0x64

      /* Decrement the loop counter */
      loopCnt--;
 8000b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b36:	3b01      	subs	r3, #1
 8000b38:	633b      	str	r3, [r7, #48]	; 0x30

      /* Increment the index modifier */
      l++;
 8000b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	62bb      	str	r3, [r7, #40]	; 0x28
    while (loopCnt > 0U)
 8000b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f47f ae51 	bne.w	80007ea <arm_mat_inverse_f32+0x9a>


#endif /* #if defined (ARM_MATH_DSP) */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((flag != 1U) && (in == 0.0f))
 8000b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d02d      	beq.n	8000bb0 <arm_mat_inverse_f32+0x460>
 8000b54:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000b58:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b60:	d126      	bne.n	8000bb0 <arm_mat_inverse_f32+0x460>
    {
      pIn = pSrc->pData;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	667b      	str	r3, [r7, #100]	; 0x64
      for (i = 0; i < numRows * numCols; i++)
 8000b68:	2300      	movs	r3, #0
 8000b6a:	643b      	str	r3, [r7, #64]	; 0x40
 8000b6c:	e00d      	b.n	8000b8a <arm_mat_inverse_f32+0x43a>
      {
        if (pIn[i] != 0.0f)
 8000b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000b74:	4413      	add	r3, r2
 8000b76:	edd3 7a00 	vldr	s15, [r3]
 8000b7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b82:	d10a      	bne.n	8000b9a <arm_mat_inverse_f32+0x44a>
      for (i = 0; i < numRows * numCols; i++)
 8000b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000b86:	3301      	adds	r3, #1
 8000b88:	643b      	str	r3, [r7, #64]	; 0x40
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	69ba      	ldr	r2, [r7, #24]
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3ea      	bcc.n	8000b6e <arm_mat_inverse_f32+0x41e>
 8000b98:	e000      	b.n	8000b9c <arm_mat_inverse_f32+0x44c>
            break;
 8000b9a:	bf00      	nop
      }

      if (i == numRows * numCols)
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	69ba      	ldr	r2, [r7, #24]
 8000ba0:	fb02 f303 	mul.w	r3, r2, r3
 8000ba4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d102      	bne.n	8000bb0 <arm_mat_inverse_f32+0x460>
        status = ARM_MATH_SINGULAR;
 8000baa:	23fb      	movs	r3, #251	; 0xfb
 8000bac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  /* Return to application */
  return (status);
 8000bb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	376c      	adds	r7, #108	; 0x6c
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <arm_mat_mult_f32>:

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b095      	sub	sp, #84	; 0x54
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	64bb      	str	r3, [r7, #72]	; 0x48
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	647b      	str	r3, [r7, #68]	; 0x44
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	885b      	ldrh	r3, [r3, #2]
 8000bee:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	885b      	ldrh	r3, [r3, #2]
 8000bf4:	84fb      	strh	r3, [r7, #38]	; 0x26
#if defined (ARM_MATH_DSP)

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t in1, in2, in3, in4;
  uint16_t col, i = 0U, j, row = numRowsA, colCnt;      /* loop counters */
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	873b      	strh	r3, [r7, #56]	; 0x38
 8000bfa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000bfc:	86bb      	strh	r3, [r7, #52]	; 0x34
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 8000bfe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c04:	4413      	add	r3, r2
 8000c06:	643b      	str	r3, [r7, #64]	; 0x40

      /* For every row wise process, the column loop counter is to be initiated */
      col = numColsB;
 8000c08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c0a:	877b      	strh	r3, [r7, #58]	; 0x3a

      /* For every row wise process, the pIn2 pointer is set
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	64bb      	str	r3, [r7, #72]	; 0x48

      j = 0U;
 8000c12:	2300      	movs	r3, #0
 8000c14:	86fb      	strh	r3, [r7, #54]	; 0x36

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8000c16:	f04f 0300 	mov.w	r3, #0
 8000c1a:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
        pIn1 = pInA;
 8000c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c1e:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2U;
 8000c20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c22:	089b      	lsrs	r3, r3, #2
 8000c24:	867b      	strh	r3, [r7, #50]	; 0x32

        /* matrix multiplication        */
        while (colCnt > 0U)
 8000c26:	e061      	b.n	8000cec <arm_mat_mult_f32+0x12c>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
 8000c28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	623b      	str	r3, [r7, #32]
          pIn2 += numColsB;
 8000c2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000c34:	4413      	add	r3, r2
 8000c36:	64bb      	str	r3, [r7, #72]	; 0x48
          in1 = pIn1[0];
 8000c38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	61fb      	str	r3, [r7, #28]
          in2 = pIn1[1];
 8000c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	61bb      	str	r3, [r7, #24]
          sum += in1 * in3;
 8000c44:	ed97 7a07 	vldr	s14, [r7, #28]
 8000c48:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c50:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000c54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c58:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          in4 = *pIn2;
 8000c5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	617b      	str	r3, [r7, #20]
          pIn2 += numColsB;
 8000c62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000c68:	4413      	add	r3, r2
 8000c6a:	64bb      	str	r3, [r7, #72]	; 0x48
          sum += in2 * in4;
 8000c6c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c70:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c78:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000c7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c80:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

          in3 = *pIn2;
 8000c84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	623b      	str	r3, [r7, #32]
          pIn2 += numColsB;
 8000c8a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000c90:	4413      	add	r3, r2
 8000c92:	64bb      	str	r3, [r7, #72]	; 0x48
          in1 = pIn1[2];
 8000c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	61fb      	str	r3, [r7, #28]
          in2 = pIn1[3];
 8000c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	61bb      	str	r3, [r7, #24]
          sum += in1 * in3;
 8000ca0:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ca4:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cac:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          in4 = *pIn2;
 8000cb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	617b      	str	r3, [r7, #20]
          pIn2 += numColsB;
 8000cbe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000cc4:	4413      	add	r3, r2
 8000cc6:	64bb      	str	r3, [r7, #72]	; 0x48
          sum += in2 * in4;
 8000cc8:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ccc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cdc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          pIn1 += 4U;
 8000ce0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ce2:	3310      	adds	r3, #16
 8000ce4:	64fb      	str	r3, [r7, #76]	; 0x4c

          /* Decrement the loop count */
          colCnt--;
 8000ce6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	867b      	strh	r3, [r7, #50]	; 0x32
        while (colCnt > 0U)
 8000cec:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d19a      	bne.n	8000c28 <arm_mat_mult_f32+0x68>
        }

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4U;
 8000cf2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000cf4:	f003 0303 	and.w	r3, r3, #3
 8000cf8:	867b      	strh	r3, [r7, #50]	; 0x32

        while (colCnt > 0U)
 8000cfa:	e017      	b.n	8000d2c <arm_mat_mult_f32+0x16c>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8000cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cfe:	1d1a      	adds	r2, r3, #4
 8000d00:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000d02:	ed93 7a00 	vldr	s14, [r3]
 8000d06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d08:	edd3 7a00 	vldr	s15, [r3]
 8000d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d10:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d18:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
          pIn2 += numColsB;
 8000d1c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000d22:	4413      	add	r3, r2
 8000d24:	64bb      	str	r3, [r7, #72]	; 0x48

          /* Decrement the loop counter */
          colCnt--;
 8000d26:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	867b      	strh	r3, [r7, #50]	; 0x32
        while (colCnt > 0U)
 8000d2c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d1e4      	bne.n	8000cfc <arm_mat_mult_f32+0x13c>
        }

        /* Store the result in the destination buffer */
        *px++ = sum;
 8000d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d34:	1d1a      	adds	r2, r3, #4
 8000d36:	643a      	str	r2, [r7, #64]	; 0x40
 8000d38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d3a:	601a      	str	r2, [r3, #0]

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 8000d3c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000d3e:	3301      	adds	r3, #1
 8000d40:	86fb      	strh	r3, [r7, #54]	; 0x36
        pIn2 = pSrcB->pData + j;
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Decrement the column loop counter */
        col--;
 8000d4e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000d50:	3b01      	subs	r3, #1
 8000d52:	877b      	strh	r3, [r7, #58]	; 0x3a

      } while (col > 0U);
 8000d54:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f47f af5d 	bne.w	8000c16 <arm_mat_mult_f32+0x56>
      } while (col > 0U);

#endif /* #if defined (ARM_MATH_DSP) */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 8000d5c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000d5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d60:	4413      	add	r3, r2
 8000d62:	873b      	strh	r3, [r7, #56]	; 0x38
      pInA = pInA + numColsA;
 8000d64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000d6a:	4413      	add	r3, r2
 8000d6c:	647b      	str	r3, [r7, #68]	; 0x44

      /* Decrement the row loop counter */
      row--;
 8000d6e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000d70:	3b01      	subs	r3, #1
 8000d72:	86bb      	strh	r3, [r7, #52]	; 0x34

    } while (row > 0U);
 8000d74:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f47f af41 	bne.w	8000bfe <arm_mat_mult_f32+0x3e>
    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  }

  /* Return to application */
  return (status);
 8000d82:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3754      	adds	r7, #84	; 0x54
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <arm_mat_sub_f32>:

arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b091      	sub	sp, #68	; 0x44
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	60f8      	str	r0, [r7, #12]
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	63bb      	str	r3, [r7, #56]	; 0x38
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer  */
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	637b      	str	r3, [r7, #52]	; 0x34
  }
  else
#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  {
    /* Total number of samples in the input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	885b      	ldrh	r3, [r3, #2]
 8000dba:	fb03 f302 	mul.w	r3, r3, r2
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
#if defined (ARM_MATH_DSP)

    /* Run the below code for Cortex-M4 and Cortex-M3 */

    /* Loop Unrolling */
    blkCnt = numSamples >> 2U;
 8000dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc2:	089b      	lsrs	r3, r3, #2
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
     ** a second loop below computes the remaining 1 to 3 samples. */
    while (blkCnt > 0U)
 8000dc6:	e052      	b.n	8000e6e <arm_mat_sub_f32+0xdc>
    {
      /* C(m,n) = A(m,n) - B(m,n) */
      /* Subtract and then store the results in the destination buffer. */
      /* Read values from source A */
      inA1 = pIn1[0];
 8000dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read values from source B */
      inB1 = pIn2[0];
 8000dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	623b      	str	r3, [r7, #32]

      /* Read values from source A */
      inA2 = pIn1[1];
 8000dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	61fb      	str	r3, [r7, #28]

      /* out = sourceA - sourceB */
      out1 = inA1 - inB1;
 8000dda:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000dde:	edd7 7a08 	vldr	s15, [r7, #32]
 8000de2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000de6:	edc7 7a06 	vstr	s15, [r7, #24]

      /* Read values from source B */
      inB2 = pIn2[1];
 8000dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	617b      	str	r3, [r7, #20]

      /* Read values from source A */
      inA1 = pIn1[2];
 8000df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24

      /* out = sourceA - sourceB */
      out2 = inA2 - inB2;
 8000df6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000dfa:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e02:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Read values from source B */
      inB1 = pIn2[2];
 8000e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	623b      	str	r3, [r7, #32]

      /* Store result in destination */
      pOut[0] = out1;
 8000e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	601a      	str	r2, [r3, #0]
      pOut[1] = out2;
 8000e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e14:	3304      	adds	r3, #4
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	601a      	str	r2, [r3, #0]

      /* Read values from source A */
      inA2 = pIn1[3];
 8000e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	61fb      	str	r3, [r7, #28]

      /* Read values from source B */
      inB2 = pIn2[3];
 8000e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	617b      	str	r3, [r7, #20]

      /* out = sourceA - sourceB */
      out1 = inA1 - inB1;
 8000e26:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000e2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e32:	edc7 7a06 	vstr	s15, [r7, #24]


      /* out = sourceA - sourceB */
      out2 = inA2 - inB2;
 8000e36:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e42:	edc7 7a04 	vstr	s15, [r7, #16]

      /* Store result in destination */
      pOut[2] = out1;
 8000e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e48:	3308      	adds	r3, #8
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	601a      	str	r2, [r3, #0]

      /* Store result in destination */
      pOut[3] = out2;
 8000e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e50:	330c      	adds	r3, #12
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	601a      	str	r2, [r3, #0]


      /* update pointers to process next sampels */
      pIn1 += 4U;
 8000e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e58:	3310      	adds	r3, #16
 8000e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
      pIn2 += 4U;
 8000e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e5e:	3310      	adds	r3, #16
 8000e60:	63bb      	str	r3, [r7, #56]	; 0x38
      pOut += 4U;
 8000e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e64:	3310      	adds	r3, #16
 8000e66:	637b      	str	r3, [r7, #52]	; 0x34

      /* Decrement the loop counter */
      blkCnt--;
 8000e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	633b      	str	r3, [r7, #48]	; 0x30
    while (blkCnt > 0U)
 8000e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1a9      	bne.n	8000dc8 <arm_mat_sub_f32+0x36>
    }

    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
     ** No loop unrolling is used. */
    blkCnt = numSamples % 0x4U;
 8000e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e76:	f003 0303 	and.w	r3, r3, #3
 8000e7a:	633b      	str	r3, [r7, #48]	; 0x30
    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_DSP) */

    while (blkCnt > 0U)
 8000e7c:	e013      	b.n	8000ea6 <arm_mat_sub_f32+0x114>
    {
      /* C(m,n) = A(m,n) - B(m,n) */
      /* Subtract and then store the results in the destination buffer. */
      *pOut++ = (*pIn1++) - (*pIn2++);
 8000e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e80:	1d1a      	adds	r2, r3, #4
 8000e82:	63fa      	str	r2, [r7, #60]	; 0x3c
 8000e84:	ed93 7a00 	vldr	s14, [r3]
 8000e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e8a:	1d1a      	adds	r2, r3, #4
 8000e8c:	63ba      	str	r2, [r7, #56]	; 0x38
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e94:	1d1a      	adds	r2, r3, #4
 8000e96:	637a      	str	r2, [r7, #52]	; 0x34
 8000e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e9c:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement the loop counter */
      blkCnt--;
 8000ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	633b      	str	r3, [r7, #48]	; 0x30
    while (blkCnt > 0U)
 8000ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d1e8      	bne.n	8000e7e <arm_mat_sub_f32+0xec>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8000eac:	2300      	movs	r3, #0
 8000eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }

  /* Return to application */
  return (status);
 8000eb2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3744      	adds	r7, #68	; 0x44
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <arm_mat_trans_f32>:


arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b08b      	sub	sp, #44	; 0x2c
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	617b      	str	r3, [r7, #20]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	827b      	strh	r3, [r7, #18]
  uint16_t nColumns = pSrc->numCols;             /* number of columns */
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	885b      	ldrh	r3, [r3, #2]
 8000ee2:	823b      	strh	r3, [r7, #16]

#if defined (ARM_MATH_DSP)

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  uint16_t blkCnt, i = 0U, row = nRows;          /* loop counters */
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	83bb      	strh	r3, [r7, #28]
 8000ee8:	8a7b      	ldrh	r3, [r7, #18]
 8000eea:	837b      	strh	r3, [r7, #26]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop     */
    do
    {
      /* Loop Unrolling */
      blkCnt = nColumns >> 2;
 8000eec:	8a3b      	ldrh	r3, [r7, #16]
 8000eee:	089b      	lsrs	r3, r3, #2
 8000ef0:	83fb      	strh	r3, [r7, #30]

      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;
 8000ef2:	8bbb      	ldrh	r3, [r7, #28]
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	4413      	add	r3, r2
 8000efa:	623b      	str	r3, [r7, #32]

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
       ** a second loop below computes the remaining 1 to 3 samples. */
      while (blkCnt > 0U)        /* column loop */
 8000efc:	e02e      	b.n	8000f5c <arm_mat_trans_f32+0x9a>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8000efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f00:	1d1a      	adds	r2, r3, #4
 8000f02:	627a      	str	r2, [r7, #36]	; 0x24
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	6a3b      	ldr	r3, [r7, #32]
 8000f08:	601a      	str	r2, [r3, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 8000f0a:	8a7b      	ldrh	r3, [r7, #18]
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	6a3a      	ldr	r2, [r7, #32]
 8000f10:	4413      	add	r3, r2
 8000f12:	623b      	str	r3, [r7, #32]

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	1d1a      	adds	r2, r3, #4
 8000f18:	627a      	str	r2, [r7, #36]	; 0x24
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	6a3b      	ldr	r3, [r7, #32]
 8000f1e:	601a      	str	r2, [r3, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 8000f20:	8a7b      	ldrh	r3, [r7, #18]
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	6a3a      	ldr	r2, [r7, #32]
 8000f26:	4413      	add	r3, r2
 8000f28:	623b      	str	r3, [r7, #32]

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	1d1a      	adds	r2, r3, #4
 8000f2e:	627a      	str	r2, [r7, #36]	; 0x24
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	6a3b      	ldr	r3, [r7, #32]
 8000f34:	601a      	str	r2, [r3, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 8000f36:	8a7b      	ldrh	r3, [r7, #18]
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	6a3a      	ldr	r2, [r7, #32]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	623b      	str	r3, [r7, #32]

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	1d1a      	adds	r2, r3, #4
 8000f44:	627a      	str	r2, [r7, #36]	; 0x24
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	6a3b      	ldr	r3, [r7, #32]
 8000f4a:	601a      	str	r2, [r3, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 8000f4c:	8a7b      	ldrh	r3, [r7, #18]
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	6a3a      	ldr	r2, [r7, #32]
 8000f52:	4413      	add	r3, r2
 8000f54:	623b      	str	r3, [r7, #32]

        /* Decrement the column loop counter */
        blkCnt--;
 8000f56:	8bfb      	ldrh	r3, [r7, #30]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	83fb      	strh	r3, [r7, #30]
      while (blkCnt > 0U)        /* column loop */
 8000f5c:	8bfb      	ldrh	r3, [r7, #30]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d1cd      	bne.n	8000efe <arm_mat_trans_f32+0x3c>
      }

      /* Perform matrix transpose for last 3 samples here. */
      blkCnt = nColumns % 0x4U;
 8000f62:	8a3b      	ldrh	r3, [r7, #16]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	83fb      	strh	r3, [r7, #30]

      while (blkCnt > 0U)
 8000f6a:	e00d      	b.n	8000f88 <arm_mat_trans_f32+0xc6>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6e:	1d1a      	adds	r2, r3, #4
 8000f70:	627a      	str	r2, [r7, #36]	; 0x24
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	6a3b      	ldr	r3, [r7, #32]
 8000f76:	601a      	str	r2, [r3, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 8000f78:	8a7b      	ldrh	r3, [r7, #18]
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	6a3a      	ldr	r2, [r7, #32]
 8000f7e:	4413      	add	r3, r2
 8000f80:	623b      	str	r3, [r7, #32]

        /* Decrement the column loop counter */
        blkCnt--;
 8000f82:	8bfb      	ldrh	r3, [r7, #30]
 8000f84:	3b01      	subs	r3, #1
 8000f86:	83fb      	strh	r3, [r7, #30]
      while (blkCnt > 0U)
 8000f88:	8bfb      	ldrh	r3, [r7, #30]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1ee      	bne.n	8000f6c <arm_mat_trans_f32+0xaa>
        col--;
      }

#endif /* #if defined (ARM_MATH_DSP) */

      i++;
 8000f8e:	8bbb      	ldrh	r3, [r7, #28]
 8000f90:	3301      	adds	r3, #1
 8000f92:	83bb      	strh	r3, [r7, #28]

      /* Decrement the row loop counter */
      row--;
 8000f94:	8b7b      	ldrh	r3, [r7, #26]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	837b      	strh	r3, [r7, #26]

    } while (row > 0U);          /* row loop end  */
 8000f9a:	8b7b      	ldrh	r3, [r7, #26]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1a5      	bne.n	8000eec <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return to application */
  return (status);
 8000fa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	372c      	adds	r7, #44	; 0x2c
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f001 f8ee 	bl	800219a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f008 fada 	bl	8009578 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000fc4:	f008 fab0 	bl	8009528 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x20>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	20001838 	.word	0x20001838

08000ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <HAL_GetTick+0x14>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20001838 	.word	0x20001838

08001010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001018:	f7ff ffee 	bl	8000ff8 <HAL_GetTick>
 800101c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001028:	d005      	beq.n	8001036 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <HAL_Delay+0x40>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4413      	add	r3, r2
 8001034:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001036:	bf00      	nop
 8001038:	f7ff ffde 	bl	8000ff8 <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	429a      	cmp	r2, r3
 8001046:	d8f7      	bhi.n	8001038 <HAL_Delay+0x28>
  {
  }
}
 8001048:	bf00      	nop
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000000 	.word	0x20000000

08001054 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800105c:	2300      	movs	r3, #0
 800105e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e031      	b.n	80010ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106e:	2b00      	cmp	r3, #0
 8001070:	d109      	bne.n	8001086 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f007 f960 	bl	8008338 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108a:	f003 0310 	and.w	r3, r3, #16
 800108e:	2b00      	cmp	r3, #0
 8001090:	d116      	bne.n	80010c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001096:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <HAL_ADC_Init+0x84>)
 8001098:	4013      	ands	r3, r2
 800109a:	f043 0202 	orr.w	r2, r3, #2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f94e 	bl	8001344 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
 80010be:	e001      	b.n	80010c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	ffffeefd 	.word	0xffffeefd

080010dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d101      	bne.n	80010f8 <HAL_ADC_ConfigChannel+0x1c>
 80010f4:	2302      	movs	r3, #2
 80010f6:	e115      	b.n	8001324 <HAL_ADC_ConfigChannel+0x248>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2201      	movs	r2, #1
 80010fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b09      	cmp	r3, #9
 8001106:	d935      	bls.n	8001174 <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68d9      	ldr	r1, [r3, #12]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	4613      	mov	r3, r2
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4413      	add	r3, r2
 800111c:	3b1e      	subs	r3, #30
 800111e:	2207      	movs	r2, #7
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43da      	mvns	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	400a      	ands	r2, r1
 800112c:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a7f      	ldr	r2, [pc, #508]	; (8001330 <HAL_ADC_ConfigChannel+0x254>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d10a      	bne.n	800114e <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	68d9      	ldr	r1, [r3, #12]
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	061a      	lsls	r2, r3, #24
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	e035      	b.n	80011ba <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68d9      	ldr	r1, [r3, #12]
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	b29b      	uxth	r3, r3
 800115e:	4618      	mov	r0, r3
 8001160:	4603      	mov	r3, r0
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4403      	add	r3, r0
 8001166:	3b1e      	subs	r3, #30
 8001168:	409a      	lsls	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	430a      	orrs	r2, r1
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	e022      	b.n	80011ba <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6919      	ldr	r1, [r3, #16]
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	b29b      	uxth	r3, r3
 8001180:	461a      	mov	r2, r3
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	2207      	movs	r2, #7
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43da      	mvns	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	400a      	ands	r2, r1
 8001196:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6919      	ldr	r1, [r3, #16]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	689a      	ldr	r2, [r3, #8]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	4618      	mov	r0, r3
 80011aa:	4603      	mov	r3, r0
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4403      	add	r3, r0
 80011b0:	409a      	lsls	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	430a      	orrs	r2, r1
 80011b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b06      	cmp	r3, #6
 80011c0:	d824      	bhi.n	800120c <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	4613      	mov	r3, r2
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	4413      	add	r3, r2
 80011d2:	3b05      	subs	r3, #5
 80011d4:	221f      	movs	r2, #31
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43da      	mvns	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	400a      	ands	r2, r1
 80011e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	4618      	mov	r0, r3
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	3b05      	subs	r3, #5
 80011fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	430a      	orrs	r2, r1
 8001208:	635a      	str	r2, [r3, #52]	; 0x34
 800120a:	e04c      	b.n	80012a6 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b0c      	cmp	r3, #12
 8001212:	d824      	bhi.n	800125e <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	4613      	mov	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	3b23      	subs	r3, #35	; 0x23
 8001226:	221f      	movs	r2, #31
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43da      	mvns	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	400a      	ands	r2, r1
 8001234:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	b29b      	uxth	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	4613      	mov	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4413      	add	r3, r2
 800124e:	3b23      	subs	r3, #35	; 0x23
 8001250:	fa00 f203 	lsl.w	r2, r0, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	430a      	orrs	r2, r1
 800125a:	631a      	str	r2, [r3, #48]	; 0x30
 800125c:	e023      	b.n	80012a6 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	4613      	mov	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	3b41      	subs	r3, #65	; 0x41
 8001270:	221f      	movs	r2, #31
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43da      	mvns	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	400a      	ands	r2, r1
 800127e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	b29b      	uxth	r3, r3
 800128c:	4618      	mov	r0, r3
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	3b41      	subs	r3, #65	; 0x41
 800129a:	fa00 f203 	lsl.w	r2, r0, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a22      	ldr	r2, [pc, #136]	; (8001334 <HAL_ADC_ConfigChannel+0x258>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d109      	bne.n	80012c4 <HAL_ADC_ConfigChannel+0x1e8>
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b12      	cmp	r3, #18
 80012b6:	d105      	bne.n	80012c4 <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <HAL_ADC_ConfigChannel+0x25c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4a1e      	ldr	r2, [pc, #120]	; (8001338 <HAL_ADC_ConfigChannel+0x25c>)
 80012be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c2:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a1a      	ldr	r2, [pc, #104]	; (8001334 <HAL_ADC_ConfigChannel+0x258>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d125      	bne.n	800131a <HAL_ADC_ConfigChannel+0x23e>
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <HAL_ADC_ConfigChannel+0x254>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d003      	beq.n	80012e0 <HAL_ADC_ConfigChannel+0x204>
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b11      	cmp	r3, #17
 80012de:	d11c      	bne.n	800131a <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <HAL_ADC_ConfigChannel+0x25c>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	4a14      	ldr	r2, [pc, #80]	; (8001338 <HAL_ADC_ConfigChannel+0x25c>)
 80012e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012ea:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <HAL_ADC_ConfigChannel+0x254>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d111      	bne.n	800131a <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <HAL_ADC_ConfigChannel+0x260>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a11      	ldr	r2, [pc, #68]	; (8001340 <HAL_ADC_ConfigChannel+0x264>)
 80012fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001300:	0c9a      	lsrs	r2, r3, #18
 8001302:	4613      	mov	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800130c:	e002      	b.n	8001314 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3b01      	subs	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f9      	bne.n	800130e <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	10000012 	.word	0x10000012
 8001334:	40012000 	.word	0x40012000
 8001338:	40012300 	.word	0x40012300
 800133c:	20000008 	.word	0x20000008
 8001340:	431bde83 	.word	0x431bde83

08001344 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800134c:	4b78      	ldr	r3, [pc, #480]	; (8001530 <ADC_Init+0x1ec>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a77      	ldr	r2, [pc, #476]	; (8001530 <ADC_Init+0x1ec>)
 8001352:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001356:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001358:	4b75      	ldr	r3, [pc, #468]	; (8001530 <ADC_Init+0x1ec>)
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	4973      	ldr	r1, [pc, #460]	; (8001530 <ADC_Init+0x1ec>)
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	6859      	ldr	r1, [r3, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	021a      	lsls	r2, r3, #8
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	430a      	orrs	r2, r1
 8001388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6859      	ldr	r1, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689a      	ldr	r2, [r3, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6899      	ldr	r1, [r3, #8]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d2:	4a58      	ldr	r2, [pc, #352]	; (8001534 <ADC_Init+0x1f0>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d022      	beq.n	800141e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	689a      	ldr	r2, [r3, #8]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	6899      	ldr	r1, [r3, #8]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6899      	ldr	r1, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	430a      	orrs	r2, r1
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	e00f      	b.n	800143e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800143c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f022 0202 	bic.w	r2, r2, #2
 800144c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6899      	ldr	r1, [r3, #8]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	005a      	lsls	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	430a      	orrs	r2, r1
 8001460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d01b      	beq.n	80014a4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800147a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800148a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6859      	ldr	r1, [r3, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	3b01      	subs	r3, #1
 8001498:	035a      	lsls	r2, r3, #13
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e007      	b.n	80014b4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	051a      	lsls	r2, r3, #20
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	430a      	orrs	r2, r1
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6899      	ldr	r1, [r3, #8]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014f6:	025a      	lsls	r2, r3, #9
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800150e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6899      	ldr	r1, [r3, #8]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	029a      	lsls	r2, r3, #10
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40012300 	.word	0x40012300
 8001534:	0f000001 	.word	0x0f000001

08001538 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e0ed      	b.n	8001726 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d102      	bne.n	800155c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f006 ffcc 	bl	80084f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0202 	bic.w	r2, r2, #2
 800156a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800156c:	f7ff fd44 	bl	8000ff8 <HAL_GetTick>
 8001570:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001572:	e012      	b.n	800159a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001574:	f7ff fd40 	bl	8000ff8 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b0a      	cmp	r3, #10
 8001580:	d90b      	bls.n	800159a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001586:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2205      	movs	r2, #5
 8001592:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e0c5      	b.n	8001726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1e5      	bne.n	8001574 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015b8:	f7ff fd1e 	bl	8000ff8 <HAL_GetTick>
 80015bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015be:	e012      	b.n	80015e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015c0:	f7ff fd1a 	bl	8000ff8 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b0a      	cmp	r3, #10
 80015cc:	d90b      	bls.n	80015e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2205      	movs	r2, #5
 80015de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e09f      	b.n	8001726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0e5      	beq.n	80015c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	7e1b      	ldrb	r3, [r3, #24]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d108      	bne.n	800160e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e007      	b.n	800161e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800161c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7e5b      	ldrb	r3, [r3, #25]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d108      	bne.n	8001638 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	e007      	b.n	8001648 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001646:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	7e9b      	ldrb	r3, [r3, #26]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d108      	bne.n	8001662 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f042 0220 	orr.w	r2, r2, #32
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e007      	b.n	8001672 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f022 0220 	bic.w	r2, r2, #32
 8001670:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	7edb      	ldrb	r3, [r3, #27]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d108      	bne.n	800168c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 0210 	bic.w	r2, r2, #16
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	e007      	b.n	800169c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0210 	orr.w	r2, r2, #16
 800169a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	7f1b      	ldrb	r3, [r3, #28]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d108      	bne.n	80016b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 0208 	orr.w	r2, r2, #8
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	e007      	b.n	80016c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 0208 	bic.w	r2, r2, #8
 80016c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	7f5b      	ldrb	r3, [r3, #29]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d108      	bne.n	80016e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f042 0204 	orr.w	r2, r2, #4
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	e007      	b.n	80016f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0204 	bic.w	r2, r2, #4
 80016ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	431a      	orrs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	695b      	ldr	r3, [r3, #20]
 8001704:	ea42 0103 	orr.w	r1, r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	1e5a      	subs	r2, r3, #1
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001730:	b480      	push	{r7}
 8001732:	b087      	sub	sp, #28
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001746:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001748:	7cfb      	ldrb	r3, [r7, #19]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d003      	beq.n	8001756 <HAL_CAN_ConfigFilter+0x26>
 800174e:	7cfb      	ldrb	r3, [r7, #19]
 8001750:	2b02      	cmp	r3, #2
 8001752:	f040 80c7 	bne.w	80018e4 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a69      	ldr	r2, [pc, #420]	; (8001900 <HAL_CAN_ConfigFilter+0x1d0>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d001      	beq.n	8001764 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001760:	4b68      	ldr	r3, [pc, #416]	; (8001904 <HAL_CAN_ConfigFilter+0x1d4>)
 8001762:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800176a:	f043 0201 	orr.w	r2, r3, #1
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	4a63      	ldr	r2, [pc, #396]	; (8001904 <HAL_CAN_ConfigFilter+0x1d4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d111      	bne.n	80017a0 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001782:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	431a      	orrs	r2, r3
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	f003 031f 	and.w	r3, r3, #31
 80017a8:	2201      	movs	r2, #1
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	401a      	ands	r2, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	69db      	ldr	r3, [r3, #28]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d123      	bne.n	8001812 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	401a      	ands	r2, r3
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017ec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3248      	adds	r2, #72	; 0x48
 80017f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001806:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001808:	6979      	ldr	r1, [r7, #20]
 800180a:	3348      	adds	r3, #72	; 0x48
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	440b      	add	r3, r1
 8001810:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d122      	bne.n	8001860 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	431a      	orrs	r2, r3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800183a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3248      	adds	r2, #72	; 0x48
 8001840:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001854:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001856:	6979      	ldr	r1, [r7, #20]
 8001858:	3348      	adds	r3, #72	; 0x48
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	440b      	add	r3, r1
 800185e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d109      	bne.n	800187c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	43db      	mvns	r3, r3
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800187a:	e007      	b.n	800188c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	431a      	orrs	r2, r3
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d109      	bne.n	80018a8 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	401a      	ands	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80018a6:	e007      	b.n	80018b8 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	431a      	orrs	r2, r3
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	6a1b      	ldr	r3, [r3, #32]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d107      	bne.n	80018d0 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	431a      	orrs	r2, r3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80018d6:	f023 0201 	bic.w	r2, r3, #1
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e006      	b.n	80018f2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
  }
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	371c      	adds	r7, #28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40003400 	.word	0x40003400
 8001904:	40006400 	.word	0x40006400

08001908 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b01      	cmp	r3, #1
 800191a:	d12e      	bne.n	800197a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2202      	movs	r2, #2
 8001920:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001934:	f7ff fb60 	bl	8000ff8 <HAL_GetTick>
 8001938:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800193a:	e012      	b.n	8001962 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800193c:	f7ff fb5c 	bl	8000ff8 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b0a      	cmp	r3, #10
 8001948:	d90b      	bls.n	8001962 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2205      	movs	r2, #5
 800195a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e012      	b.n	8001988 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1e5      	bne.n	800193c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	e006      	b.n	8001988 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
  }
}
 8001988:	4618      	mov	r0, r3
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001990:	b480      	push	{r7}
 8001992:	b087      	sub	sp, #28
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
 800199c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80019a6:	7dfb      	ldrb	r3, [r7, #23]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d003      	beq.n	80019b4 <HAL_CAN_GetRxMessage+0x24>
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	f040 80f4 	bne.w	8001b9c <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10e      	bne.n	80019d8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f003 0303 	and.w	r3, r3, #3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d116      	bne.n	80019f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0e8      	b.n	8001baa <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d107      	bne.n	80019f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e0d9      	b.n	8001baa <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	331b      	adds	r3, #27
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	4413      	add	r3, r2
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0204 	and.w	r2, r3, #4
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d10c      	bne.n	8001a2e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	331b      	adds	r3, #27
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	4413      	add	r3, r2
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	0d5b      	lsrs	r3, r3, #21
 8001a24:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	e00b      	b.n	8001a46 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	331b      	adds	r3, #27
 8001a36:	011b      	lsls	r3, r3, #4
 8001a38:	4413      	add	r3, r2
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	08db      	lsrs	r3, r3, #3
 8001a3e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	331b      	adds	r3, #27
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	4413      	add	r3, r2
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	085b      	lsrs	r3, r3, #1
 8001a56:	f003 0201 	and.w	r2, r3, #1
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	331b      	adds	r3, #27
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	4413      	add	r3, r2
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 020f 	and.w	r2, r3, #15
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	331b      	adds	r3, #27
 8001a7e:	011b      	lsls	r3, r3, #4
 8001a80:	4413      	add	r3, r2
 8001a82:	3304      	adds	r3, #4
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	0a1b      	lsrs	r3, r3, #8
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	331b      	adds	r3, #27
 8001a96:	011b      	lsls	r3, r3, #4
 8001a98:	4413      	add	r3, r2
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	4413      	add	r3, r2
 8001ab0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	4413      	add	r3, r2
 8001ac6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	0a1a      	lsrs	r2, r3, #8
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	4413      	add	r3, r2
 8001ae0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	0c1a      	lsrs	r2, r3, #16
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	3302      	adds	r3, #2
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	011b      	lsls	r3, r3, #4
 8001af8:	4413      	add	r3, r2
 8001afa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	0e1a      	lsrs	r2, r3, #24
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	3303      	adds	r3, #3
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	4413      	add	r3, r2
 8001b14:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	4413      	add	r3, r2
 8001b2c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	0a1a      	lsrs	r2, r3, #8
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	3305      	adds	r3, #5
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4413      	add	r3, r2
 8001b46:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	0c1a      	lsrs	r2, r3, #16
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	3306      	adds	r3, #6
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	4413      	add	r3, r2
 8001b60:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	0e1a      	lsrs	r2, r3, #24
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	3307      	adds	r3, #7
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d108      	bne.n	8001b88 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f042 0220 	orr.w	r2, r2, #32
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	e007      	b.n	8001b98 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	691a      	ldr	r2, [r3, #16]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0220 	orr.w	r2, r2, #32
 8001b96:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	e006      	b.n	8001baa <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
  }
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	371c      	adds	r7, #28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b085      	sub	sp, #20
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bc6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d002      	beq.n	8001bd4 <HAL_CAN_ActivateNotification+0x1e>
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d109      	bne.n	8001be8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6959      	ldr	r1, [r3, #20]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	430a      	orrs	r2, r1
 8001be2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	e006      	b.n	8001bf6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
  }
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b08a      	sub	sp, #40	; 0x28
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	695b      	ldr	r3, [r3, #20]
 8001c14:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001c3e:	6a3b      	ldr	r3, [r7, #32]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d07c      	beq.n	8001d42 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d023      	beq.n	8001c9a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2201      	movs	r2, #1
 8001c58:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d003      	beq.n	8001c6c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f97d 	bl	8001f64 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c6a:	e016      	b.n	8001c9a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d004      	beq.n	8001c80 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c7e:	e00c      	b.n	8001c9a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d004      	beq.n	8001c94 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
 8001c92:	e002      	b.n	8001c9a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 f983 	bl	8001fa0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d024      	beq.n	8001cee <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d003      	beq.n	8001cc0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 f95d 	bl	8001f78 <HAL_CAN_TxMailbox1CompleteCallback>
 8001cbe:	e016      	b.n	8001cee <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d004      	beq.n	8001cd4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8001cd2:	e00c      	b.n	8001cee <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d004      	beq.n	8001ce8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce6:	e002      	b.n	8001cee <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f963 	bl	8001fb4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d024      	beq.n	8001d42 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f93d 	bl	8001f8c <HAL_CAN_TxMailbox2CompleteCallback>
 8001d12:	e016      	b.n	8001d42 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d004      	beq.n	8001d28 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
 8001d26:	e00c      	b.n	8001d42 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d004      	beq.n	8001d3c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
 8001d3a:	e002      	b.n	8001d42 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f943 	bl	8001fc8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00c      	beq.n	8001d66 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	f003 0310 	and.w	r3, r3, #16
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d007      	beq.n	8001d66 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2210      	movs	r2, #16
 8001d64:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d66:	6a3b      	ldr	r3, [r7, #32]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d00b      	beq.n	8001d88 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d006      	beq.n	8001d88 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2208      	movs	r2, #8
 8001d80:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f92a 	bl	8001fdc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d88:	6a3b      	ldr	r3, [r7, #32]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d009      	beq.n	8001da6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	f003 0303 	and.w	r3, r3, #3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f00b fe37 	bl	800da14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d00c      	beq.n	8001dca <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d007      	beq.n	8001dca <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2210      	movs	r2, #16
 8001dc8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001dca:	6a3b      	ldr	r3, [r7, #32]
 8001dcc:	f003 0320 	and.w	r3, r3, #32
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00b      	beq.n	8001dec <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d006      	beq.n	8001dec <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2208      	movs	r2, #8
 8001de4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f902 	bl	8001ff0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001dec:	6a3b      	ldr	r3, [r7, #32]
 8001dee:	f003 0310 	and.w	r3, r3, #16
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d009      	beq.n	8001e0a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f00b fe39 	bl	800da7c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00b      	beq.n	8001e2c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0310 	and.w	r3, r3, #16
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d006      	beq.n	8001e2c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2210      	movs	r2, #16
 8001e24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f8ec 	bl	8002004 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00b      	beq.n	8001e4e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2208      	movs	r2, #8
 8001e46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f8e5 	bl	8002018 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
 8001e50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d075      	beq.n	8001f44 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d008      	beq.n	8001e7e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e7e:	6a3b      	ldr	r3, [r7, #32]
 8001e80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d008      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d008      	beq.n	8001eb6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb0:	f043 0304 	orr.w	r3, r3, #4
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d03d      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d038      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ed0:	2b30      	cmp	r3, #48	; 0x30
 8001ed2:	d017      	beq.n	8001f04 <HAL_CAN_IRQHandler+0x302>
 8001ed4:	2b30      	cmp	r3, #48	; 0x30
 8001ed6:	d804      	bhi.n	8001ee2 <HAL_CAN_IRQHandler+0x2e0>
 8001ed8:	2b10      	cmp	r3, #16
 8001eda:	d009      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x2ee>
 8001edc:	2b20      	cmp	r3, #32
 8001ede:	d00c      	beq.n	8001efa <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001ee0:	e024      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8001ee2:	2b50      	cmp	r3, #80	; 0x50
 8001ee4:	d018      	beq.n	8001f18 <HAL_CAN_IRQHandler+0x316>
 8001ee6:	2b60      	cmp	r3, #96	; 0x60
 8001ee8:	d01b      	beq.n	8001f22 <HAL_CAN_IRQHandler+0x320>
 8001eea:	2b40      	cmp	r3, #64	; 0x40
 8001eec:	d00f      	beq.n	8001f0e <HAL_CAN_IRQHandler+0x30c>
            break;
 8001eee:	e01d      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ef8:	e018      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	f043 0310 	orr.w	r3, r3, #16
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f02:	e013      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	f043 0320 	orr.w	r3, r3, #32
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f0c:	e00e      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f16:	e009      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f20:	e004      	b.n	8001f2c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f2a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	699a      	ldr	r2, [r3, #24]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f3a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2204      	movs	r2, #4
 8001f42:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d008      	beq.n	8001f5c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f868 	bl	800202c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <__NVIC_SetPriorityGrouping+0x40>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800205c:	4013      	ands	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002068:	4b06      	ldr	r3, [pc, #24]	; (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 800206a:	4313      	orrs	r3, r2
 800206c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800206e:	4a04      	ldr	r2, [pc, #16]	; (8002080 <__NVIC_SetPriorityGrouping+0x40>)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	60d3      	str	r3, [r2, #12]
}
 8002074:	bf00      	nop
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000ed00 	.word	0xe000ed00
 8002084:	05fa0000 	.word	0x05fa0000

08002088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800208c:	4b04      	ldr	r3, [pc, #16]	; (80020a0 <__NVIC_GetPriorityGrouping+0x18>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	f003 0307 	and.w	r3, r3, #7
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	db0b      	blt.n	80020ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	4907      	ldr	r1, [pc, #28]	; (80020dc <__NVIC_EnableIRQ+0x38>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	2001      	movs	r0, #1
 80020c6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000e100 	.word	0xe000e100

080020e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	; (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	; (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	; 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
         );
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	; 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff4c 	bl	8002040 <__NVIC_SetPriorityGrouping>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c2:	f7ff ff61 	bl	8002088 <__NVIC_GetPriorityGrouping>
 80021c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	6978      	ldr	r0, [r7, #20]
 80021ce:	f7ff ffb1 	bl	8002134 <NVIC_EncodePriority>
 80021d2:	4602      	mov	r2, r0
 80021d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d8:	4611      	mov	r1, r2
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff80 	bl	80020e0 <__NVIC_SetPriority>
}
 80021e0:	bf00      	nop
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ff54 	bl	80020a4 <__NVIC_EnableIRQ>
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800220c:	2300      	movs	r3, #0
 800220e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002210:	f7fe fef2 	bl	8000ff8 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e099      	b.n	8002354 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2202      	movs	r2, #2
 800222c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0201 	bic.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002240:	e00f      	b.n	8002262 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002242:	f7fe fed9 	bl	8000ff8 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b05      	cmp	r3, #5
 800224e:	d908      	bls.n	8002262 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2220      	movs	r2, #32
 8002254:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2203      	movs	r2, #3
 800225a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e078      	b.n	8002354 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1e8      	bne.n	8002242 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	4b38      	ldr	r3, [pc, #224]	; (800235c <HAL_DMA_Init+0x158>)
 800227c:	4013      	ands	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800228e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800229a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d107      	bne.n	80022cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	4313      	orrs	r3, r2
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f023 0307 	bic.w	r3, r3, #7
 80022e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d117      	bne.n	8002326 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00e      	beq.n	8002326 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 fb09 	bl	8002920 <DMA_CheckFifoParam>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2240      	movs	r2, #64	; 0x40
 8002318:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002322:	2301      	movs	r3, #1
 8002324:	e016      	b.n	8002354 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f000 fac0 	bl	80028b4 <DMA_CalcBaseAndBitshift>
 8002334:	4603      	mov	r3, r0
 8002336:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233c:	223f      	movs	r2, #63	; 0x3f
 800233e:	409a      	lsls	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	e010803f 	.word	0xe010803f

08002360 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
 800236c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002376:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_DMA_Start_IT+0x26>
 8002382:	2302      	movs	r3, #2
 8002384:	e048      	b.n	8002418 <HAL_DMA_Start_IT+0xb8>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b01      	cmp	r3, #1
 8002398:	d137      	bne.n	800240a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2202      	movs	r2, #2
 800239e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f000 fa52 	bl	8002858 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b8:	223f      	movs	r2, #63	; 0x3f
 80023ba:	409a      	lsls	r2, r3
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0216 	orr.w	r2, r2, #22
 80023ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d007      	beq.n	80023f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0208 	orr.w	r2, r2, #8
 80023f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e005      	b.n	8002416 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002412:	2302      	movs	r3, #2
 8002414:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002416:	7dfb      	ldrb	r3, [r7, #23]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800242e:	f7fe fde3 	bl	8000ff8 <HAL_GetTick>
 8002432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d008      	beq.n	8002452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2280      	movs	r2, #128	; 0x80
 8002444:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e052      	b.n	80024f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 0216 	bic.w	r2, r2, #22
 8002460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	695a      	ldr	r2, [r3, #20]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	2b00      	cmp	r3, #0
 8002478:	d103      	bne.n	8002482 <HAL_DMA_Abort+0x62>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800247e:	2b00      	cmp	r3, #0
 8002480:	d007      	beq.n	8002492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0208 	bic.w	r2, r2, #8
 8002490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f022 0201 	bic.w	r2, r2, #1
 80024a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024a2:	e013      	b.n	80024cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024a4:	f7fe fda8 	bl	8000ff8 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b05      	cmp	r3, #5
 80024b0:	d90c      	bls.n	80024cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2220      	movs	r2, #32
 80024b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2203      	movs	r2, #3
 80024c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e015      	b.n	80024f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1e4      	bne.n	80024a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024de:	223f      	movs	r2, #63	; 0x3f
 80024e0:	409a      	lsls	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d004      	beq.n	800251e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2280      	movs	r2, #128	; 0x80
 8002518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e00c      	b.n	8002538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2205      	movs	r2, #5
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0201 	bic.w	r2, r2, #1
 8002534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002550:	4b92      	ldr	r3, [pc, #584]	; (800279c <HAL_DMA_IRQHandler+0x258>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a92      	ldr	r2, [pc, #584]	; (80027a0 <HAL_DMA_IRQHandler+0x25c>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	0a9b      	lsrs	r3, r3, #10
 800255c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002562:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800256e:	2208      	movs	r2, #8
 8002570:	409a      	lsls	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4013      	ands	r3, r2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d01a      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d013      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0204 	bic.w	r2, r2, #4
 8002596:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259c:	2208      	movs	r2, #8
 800259e:	409a      	lsls	r2, r3
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a8:	f043 0201 	orr.w	r2, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b4:	2201      	movs	r2, #1
 80025b6:	409a      	lsls	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d012      	beq.n	80025e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00b      	beq.n	80025e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d2:	2201      	movs	r2, #1
 80025d4:	409a      	lsls	r2, r3
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025de:	f043 0202 	orr.w	r2, r3, #2
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ea:	2204      	movs	r2, #4
 80025ec:	409a      	lsls	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d012      	beq.n	800261c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00b      	beq.n	800261c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002608:	2204      	movs	r2, #4
 800260a:	409a      	lsls	r2, r3
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002614:	f043 0204 	orr.w	r2, r3, #4
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002620:	2210      	movs	r2, #16
 8002622:	409a      	lsls	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d043      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d03c      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263e:	2210      	movs	r2, #16
 8002640:	409a      	lsls	r2, r3
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d018      	beq.n	8002686 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d108      	bne.n	8002674 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	2b00      	cmp	r3, #0
 8002668:	d024      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	4798      	blx	r3
 8002672:	e01f      	b.n	80026b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01b      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	4798      	blx	r3
 8002684:	e016      	b.n	80026b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002690:	2b00      	cmp	r3, #0
 8002692:	d107      	bne.n	80026a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f022 0208 	bic.w	r2, r2, #8
 80026a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b8:	2220      	movs	r2, #32
 80026ba:	409a      	lsls	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 808e 	beq.w	80027e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 8086 	beq.w	80027e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026da:	2220      	movs	r2, #32
 80026dc:	409a      	lsls	r2, r3
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b05      	cmp	r3, #5
 80026ec:	d136      	bne.n	800275c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f022 0216 	bic.w	r2, r2, #22
 80026fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	695a      	ldr	r2, [r3, #20]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800270c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	d103      	bne.n	800271e <HAL_DMA_IRQHandler+0x1da>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800271a:	2b00      	cmp	r3, #0
 800271c:	d007      	beq.n	800272e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0208 	bic.w	r2, r2, #8
 800272c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002732:	223f      	movs	r2, #63	; 0x3f
 8002734:	409a      	lsls	r2, r3
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800274e:	2b00      	cmp	r3, #0
 8002750:	d07d      	beq.n	800284e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	4798      	blx	r3
        }
        return;
 800275a:	e078      	b.n	800284e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d01c      	beq.n	80027a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d108      	bne.n	800278a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277c:	2b00      	cmp	r3, #0
 800277e:	d030      	beq.n	80027e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	4798      	blx	r3
 8002788:	e02b      	b.n	80027e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278e:	2b00      	cmp	r3, #0
 8002790:	d027      	beq.n	80027e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	4798      	blx	r3
 800279a:	e022      	b.n	80027e2 <HAL_DMA_IRQHandler+0x29e>
 800279c:	20000008 	.word	0x20000008
 80027a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10f      	bne.n	80027d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0210 	bic.w	r2, r2, #16
 80027c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d032      	beq.n	8002850 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d022      	beq.n	800283c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2205      	movs	r2, #5
 80027fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0201 	bic.w	r2, r2, #1
 800280c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	3301      	adds	r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	697a      	ldr	r2, [r7, #20]
 8002816:	429a      	cmp	r2, r3
 8002818:	d307      	bcc.n	800282a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1f2      	bne.n	800280e <HAL_DMA_IRQHandler+0x2ca>
 8002828:	e000      	b.n	800282c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800282a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	2b00      	cmp	r3, #0
 8002842:	d005      	beq.n	8002850 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	4798      	blx	r3
 800284c:	e000      	b.n	8002850 <HAL_DMA_IRQHandler+0x30c>
        return;
 800284e:	bf00      	nop
    }
  }
}
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop

08002858 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
 8002864:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002874:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b40      	cmp	r3, #64	; 0x40
 8002884:	d108      	bne.n	8002898 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002896:	e007      	b.n	80028a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	60da      	str	r2, [r3, #12]
}
 80028a8:	bf00      	nop
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	3b10      	subs	r3, #16
 80028c4:	4a13      	ldr	r2, [pc, #76]	; (8002914 <DMA_CalcBaseAndBitshift+0x60>)
 80028c6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ca:	091b      	lsrs	r3, r3, #4
 80028cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80028ce:	4a12      	ldr	r2, [pc, #72]	; (8002918 <DMA_CalcBaseAndBitshift+0x64>)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4413      	add	r3, r2
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	461a      	mov	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2b03      	cmp	r3, #3
 80028e0:	d908      	bls.n	80028f4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <DMA_CalcBaseAndBitshift+0x68>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	1d1a      	adds	r2, r3, #4
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	659a      	str	r2, [r3, #88]	; 0x58
 80028f2:	e006      	b.n	8002902 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <DMA_CalcBaseAndBitshift+0x68>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002906:	4618      	mov	r0, r3
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	aaaaaaab 	.word	0xaaaaaaab
 8002918:	08012654 	.word	0x08012654
 800291c:	fffffc00 	.word	0xfffffc00

08002920 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002930:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d11f      	bne.n	800297a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b03      	cmp	r3, #3
 800293e:	d855      	bhi.n	80029ec <DMA_CheckFifoParam+0xcc>
 8002940:	a201      	add	r2, pc, #4	; (adr r2, 8002948 <DMA_CheckFifoParam+0x28>)
 8002942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002946:	bf00      	nop
 8002948:	08002959 	.word	0x08002959
 800294c:	0800296b 	.word	0x0800296b
 8002950:	08002959 	.word	0x08002959
 8002954:	080029ed 	.word	0x080029ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d045      	beq.n	80029f0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002968:	e042      	b.n	80029f0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002972:	d13f      	bne.n	80029f4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002978:	e03c      	b.n	80029f4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002982:	d121      	bne.n	80029c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d836      	bhi.n	80029f8 <DMA_CheckFifoParam+0xd8>
 800298a:	a201      	add	r2, pc, #4	; (adr r2, 8002990 <DMA_CheckFifoParam+0x70>)
 800298c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002990:	080029a1 	.word	0x080029a1
 8002994:	080029a7 	.word	0x080029a7
 8002998:	080029a1 	.word	0x080029a1
 800299c:	080029b9 	.word	0x080029b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
      break;
 80029a4:	e02f      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d024      	beq.n	80029fc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029b6:	e021      	b.n	80029fc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029c0:	d11e      	bne.n	8002a00 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80029c6:	e01b      	b.n	8002a00 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d902      	bls.n	80029d4 <DMA_CheckFifoParam+0xb4>
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d003      	beq.n	80029da <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80029d2:	e018      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
      break;
 80029d8:	e015      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00e      	beq.n	8002a04 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
      break;
 80029ea:	e00b      	b.n	8002a04 <DMA_CheckFifoParam+0xe4>
      break;
 80029ec:	bf00      	nop
 80029ee:	e00a      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;
 80029f0:	bf00      	nop
 80029f2:	e008      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;
 80029f4:	bf00      	nop
 80029f6:	e006      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;
 80029f8:	bf00      	nop
 80029fa:	e004      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;
 80029fc:	bf00      	nop
 80029fe:	e002      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;   
 8002a00:	bf00      	nop
 8002a02:	e000      	b.n	8002a06 <DMA_CheckFifoParam+0xe6>
      break;
 8002a04:	bf00      	nop
    }
  } 
  
  return status; 
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b089      	sub	sp, #36	; 0x24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a26:	2300      	movs	r3, #0
 8002a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
 8002a32:	e175      	b.n	8002d20 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002a34:	2201      	movs	r2, #1
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	4013      	ands	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	f040 8164 	bne.w	8002d1a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_Init+0x4e>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	2b12      	cmp	r3, #18
 8002a60:	d123      	bne.n	8002aaa <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	08da      	lsrs	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	3208      	adds	r2, #8
 8002a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	69b9      	ldr	r1, [r7, #24]
 8002aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43db      	mvns	r3, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 0203 	and.w	r2, r3, #3
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d00b      	beq.n	8002afe <HAL_GPIO_Init+0xea>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d007      	beq.n	8002afe <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002af2:	2b11      	cmp	r3, #17
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b12      	cmp	r3, #18
 8002afc:	d130      	bne.n	8002b60 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	2203      	movs	r2, #3
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b34:	2201      	movs	r2, #1
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4013      	ands	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	091b      	lsrs	r3, r3, #4
 8002b4a:	f003 0201 	and.w	r2, r3, #1
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 80be 	beq.w	8002d1a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9e:	4b65      	ldr	r3, [pc, #404]	; (8002d34 <HAL_GPIO_Init+0x320>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba2:	4a64      	ldr	r2, [pc, #400]	; (8002d34 <HAL_GPIO_Init+0x320>)
 8002ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8002baa:	4b62      	ldr	r3, [pc, #392]	; (8002d34 <HAL_GPIO_Init+0x320>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002bb6:	4a60      	ldr	r2, [pc, #384]	; (8002d38 <HAL_GPIO_Init+0x324>)
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	089b      	lsrs	r3, r3, #2
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	220f      	movs	r2, #15
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a57      	ldr	r2, [pc, #348]	; (8002d3c <HAL_GPIO_Init+0x328>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d037      	beq.n	8002c52 <HAL_GPIO_Init+0x23e>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a56      	ldr	r2, [pc, #344]	; (8002d40 <HAL_GPIO_Init+0x32c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d031      	beq.n	8002c4e <HAL_GPIO_Init+0x23a>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a55      	ldr	r2, [pc, #340]	; (8002d44 <HAL_GPIO_Init+0x330>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d02b      	beq.n	8002c4a <HAL_GPIO_Init+0x236>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a54      	ldr	r2, [pc, #336]	; (8002d48 <HAL_GPIO_Init+0x334>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d025      	beq.n	8002c46 <HAL_GPIO_Init+0x232>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a53      	ldr	r2, [pc, #332]	; (8002d4c <HAL_GPIO_Init+0x338>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d01f      	beq.n	8002c42 <HAL_GPIO_Init+0x22e>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a52      	ldr	r2, [pc, #328]	; (8002d50 <HAL_GPIO_Init+0x33c>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d019      	beq.n	8002c3e <HAL_GPIO_Init+0x22a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a51      	ldr	r2, [pc, #324]	; (8002d54 <HAL_GPIO_Init+0x340>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d013      	beq.n	8002c3a <HAL_GPIO_Init+0x226>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a50      	ldr	r2, [pc, #320]	; (8002d58 <HAL_GPIO_Init+0x344>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d00d      	beq.n	8002c36 <HAL_GPIO_Init+0x222>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a4f      	ldr	r2, [pc, #316]	; (8002d5c <HAL_GPIO_Init+0x348>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d007      	beq.n	8002c32 <HAL_GPIO_Init+0x21e>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4e      	ldr	r2, [pc, #312]	; (8002d60 <HAL_GPIO_Init+0x34c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d101      	bne.n	8002c2e <HAL_GPIO_Init+0x21a>
 8002c2a:	2309      	movs	r3, #9
 8002c2c:	e012      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c2e:	230a      	movs	r3, #10
 8002c30:	e010      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c32:	2308      	movs	r3, #8
 8002c34:	e00e      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c36:	2307      	movs	r3, #7
 8002c38:	e00c      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c3a:	2306      	movs	r3, #6
 8002c3c:	e00a      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c3e:	2305      	movs	r3, #5
 8002c40:	e008      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c42:	2304      	movs	r3, #4
 8002c44:	e006      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c46:	2303      	movs	r3, #3
 8002c48:	e004      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e002      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e000      	b.n	8002c54 <HAL_GPIO_Init+0x240>
 8002c52:	2300      	movs	r3, #0
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	f002 0203 	and.w	r2, r2, #3
 8002c5a:	0092      	lsls	r2, r2, #2
 8002c5c:	4093      	lsls	r3, r2
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002c64:	4934      	ldr	r1, [pc, #208]	; (8002d38 <HAL_GPIO_Init+0x324>)
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	089b      	lsrs	r3, r3, #2
 8002c6a:	3302      	adds	r3, #2
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c72:	4b3c      	ldr	r3, [pc, #240]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c96:	4a33      	ldr	r2, [pc, #204]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c9c:	4b31      	ldr	r3, [pc, #196]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cc0:	4a28      	ldr	r2, [pc, #160]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cc6:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cea:	4a1e      	ldr	r2, [pc, #120]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf0:	4b1c      	ldr	r3, [pc, #112]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d14:	4a13      	ldr	r2, [pc, #76]	; (8002d64 <HAL_GPIO_Init+0x350>)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	2b0f      	cmp	r3, #15
 8002d24:	f67f ae86 	bls.w	8002a34 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3724      	adds	r7, #36	; 0x24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40013800 	.word	0x40013800
 8002d3c:	40020000 	.word	0x40020000
 8002d40:	40020400 	.word	0x40020400
 8002d44:	40020800 	.word	0x40020800
 8002d48:	40020c00 	.word	0x40020c00
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40021400 	.word	0x40021400
 8002d54:	40021800 	.word	0x40021800
 8002d58:	40021c00 	.word	0x40021c00
 8002d5c:	40022000 	.word	0x40022000
 8002d60:	40022400 	.word	0x40022400
 8002d64:	40013c00 	.word	0x40013c00

08002d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	807b      	strh	r3, [r7, #2]
 8002d74:	4613      	mov	r3, r2
 8002d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d78:	787b      	ldrb	r3, [r7, #1]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d7e:	887a      	ldrh	r2, [r7, #2]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002d84:	e003      	b.n	8002d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002d86:	887b      	ldrh	r3, [r7, #2]
 8002d88:	041a      	lsls	r2, r3, #16
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	619a      	str	r2, [r3, #24]
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
	...

08002d9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002da6:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da8:	695a      	ldr	r2, [r3, #20]
 8002daa:	88fb      	ldrh	r3, [r7, #6]
 8002dac:	4013      	ands	r3, r2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d006      	beq.n	8002dc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002db2:	4a05      	ldr	r2, [pc, #20]	; (8002dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002db4:	88fb      	ldrh	r3, [r7, #6]
 8002db6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002db8:	88fb      	ldrh	r3, [r7, #6]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f005 ffe6 	bl	8008d8c <HAL_GPIO_EXTI_Callback>
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40013c00 	.word	0x40013c00

08002dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e07f      	b.n	8002ede <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f005 fe04 	bl	8008a00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2224      	movs	r2, #36	; 0x24
 8002dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0201 	bic.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d107      	bne.n	8002e46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	e006      	b.n	8002e54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002e52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d104      	bne.n	8002e66 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <HAL_I2C_Init+0x11c>)
 8002e72:	430b      	orrs	r3, r1
 8002e74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	ea42 0103 	orr.w	r1, r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	021a      	lsls	r2, r3, #8
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	69d9      	ldr	r1, [r3, #28]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1a      	ldr	r2, [r3, #32]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	02008000 	.word	0x02008000

08002eec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d138      	bne.n	8002f74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e032      	b.n	8002f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2224      	movs	r2, #36	; 0x24
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0201 	bic.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6819      	ldr	r1, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0201 	orr.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e000      	b.n	8002f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f74:	2302      	movs	r3, #2
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b20      	cmp	r3, #32
 8002f96:	d139      	bne.n	800300c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e033      	b.n	800300e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2224      	movs	r2, #36	; 0x24
 8002fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0201 	bic.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	021b      	lsls	r3, r3, #8
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0201 	orr.w	r2, r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003008:	2300      	movs	r3, #0
 800300a:	e000      	b.n	800300e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800300c:	2302      	movs	r3, #2
  }
}
 800300e:	4618      	mov	r0, r3
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
	...

0800301c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003022:	2300      	movs	r3, #0
 8003024:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003026:	4b23      	ldr	r3, [pc, #140]	; (80030b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	4a22      	ldr	r2, [pc, #136]	; (80030b4 <HAL_PWREx_EnableOverDrive+0x98>)
 800302c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003030:	6413      	str	r3, [r2, #64]	; 0x40
 8003032:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800303e:	4b1e      	ldr	r3, [pc, #120]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a1d      	ldr	r2, [pc, #116]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003048:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800304a:	f7fd ffd5 	bl	8000ff8 <HAL_GetTick>
 800304e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003050:	e009      	b.n	8003066 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003052:	f7fd ffd1 	bl	8000ff8 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003060:	d901      	bls.n	8003066 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e022      	b.n	80030ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003066:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003072:	d1ee      	bne.n	8003052 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003074:	4b10      	ldr	r3, [pc, #64]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a0f      	ldr	r2, [pc, #60]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800307a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800307e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003080:	f7fd ffba 	bl	8000ff8 <HAL_GetTick>
 8003084:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003086:	e009      	b.n	800309c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003088:	f7fd ffb6 	bl	8000ff8 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003096:	d901      	bls.n	800309c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e007      	b.n	80030ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800309c:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80030a8:	d1ee      	bne.n	8003088 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3708      	adds	r7, #8
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40023800 	.word	0x40023800
 80030b8:	40007000 	.word	0x40007000

080030bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 80030c4:	2300      	movs	r3, #0
 80030c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e25e      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 8087 	beq.w	80031ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e0:	4b96      	ldr	r3, [pc, #600]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 030c 	and.w	r3, r3, #12
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d00c      	beq.n	8003106 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ec:	4b93      	ldr	r3, [pc, #588]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d112      	bne.n	800311e <HAL_RCC_OscConfig+0x62>
 80030f8:	4b90      	ldr	r3, [pc, #576]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003100:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003104:	d10b      	bne.n	800311e <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003106:	4b8d      	ldr	r3, [pc, #564]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d06c      	beq.n	80031ec <HAL_RCC_OscConfig+0x130>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d168      	bne.n	80031ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e238      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003126:	d106      	bne.n	8003136 <HAL_RCC_OscConfig+0x7a>
 8003128:	4b84      	ldr	r3, [pc, #528]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a83      	ldr	r2, [pc, #524]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800312e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	e02e      	b.n	8003194 <HAL_RCC_OscConfig+0xd8>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x9c>
 800313e:	4b7f      	ldr	r3, [pc, #508]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a7e      	ldr	r2, [pc, #504]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	4b7c      	ldr	r3, [pc, #496]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a7b      	ldr	r2, [pc, #492]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003150:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e01d      	b.n	8003194 <HAL_RCC_OscConfig+0xd8>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0xc0>
 8003162:	4b76      	ldr	r3, [pc, #472]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a75      	ldr	r2, [pc, #468]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	4b73      	ldr	r3, [pc, #460]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a72      	ldr	r2, [pc, #456]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	e00b      	b.n	8003194 <HAL_RCC_OscConfig+0xd8>
 800317c:	4b6f      	ldr	r3, [pc, #444]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a6e      	ldr	r2, [pc, #440]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	4b6c      	ldr	r3, [pc, #432]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a6b      	ldr	r2, [pc, #428]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800318e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d013      	beq.n	80031c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fd ff2c 	bl	8000ff8 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fd ff28 	bl	8000ff8 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e1ec      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b6:	4b61      	ldr	r3, [pc, #388]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0xe8>
 80031c2:	e014      	b.n	80031ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c4:	f7fd ff18 	bl	8000ff8 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031cc:	f7fd ff14 	bl	8000ff8 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	; 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e1d8      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031de:	4b57      	ldr	r3, [pc, #348]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x110>
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d069      	beq.n	80032ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031fa:	4b50      	ldr	r3, [pc, #320]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00b      	beq.n	800321e <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003206:	4b4d      	ldr	r3, [pc, #308]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b08      	cmp	r3, #8
 8003210:	d11c      	bne.n	800324c <HAL_RCC_OscConfig+0x190>
 8003212:	4b4a      	ldr	r3, [pc, #296]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d116      	bne.n	800324c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321e:	4b47      	ldr	r3, [pc, #284]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d005      	beq.n	8003236 <HAL_RCC_OscConfig+0x17a>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d001      	beq.n	8003236 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e1ac      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003236:	4b41      	ldr	r3, [pc, #260]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	493d      	ldr	r1, [pc, #244]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324a:	e040      	b.n	80032ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d023      	beq.n	800329c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003254:	4b39      	ldr	r3, [pc, #228]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a38      	ldr	r2, [pc, #224]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003260:	f7fd feca 	bl	8000ff8 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003268:	f7fd fec6 	bl	8000ff8 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e18a      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327a:	4b30      	ldr	r3, [pc, #192]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0f0      	beq.n	8003268 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003286:	4b2d      	ldr	r3, [pc, #180]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4929      	ldr	r1, [pc, #164]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003296:	4313      	orrs	r3, r2
 8003298:	600b      	str	r3, [r1, #0]
 800329a:	e018      	b.n	80032ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329c:	4b27      	ldr	r3, [pc, #156]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a26      	ldr	r2, [pc, #152]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80032a2:	f023 0301 	bic.w	r3, r3, #1
 80032a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a8:	f7fd fea6 	bl	8000ff8 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b0:	f7fd fea2 	bl	8000ff8 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e166      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032c2:	4b1e      	ldr	r3, [pc, #120]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d038      	beq.n	800334c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d019      	beq.n	8003316 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032e2:	4b16      	ldr	r3, [pc, #88]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80032e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e6:	4a15      	ldr	r2, [pc, #84]	; (800333c <HAL_RCC_OscConfig+0x280>)
 80032e8:	f043 0301 	orr.w	r3, r3, #1
 80032ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ee:	f7fd fe83 	bl	8000ff8 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f4:	e008      	b.n	8003308 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032f6:	f7fd fe7f 	bl	8000ff8 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d901      	bls.n	8003308 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e143      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800330a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0f0      	beq.n	80032f6 <HAL_RCC_OscConfig+0x23a>
 8003314:	e01a      	b.n	800334c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_RCC_OscConfig+0x280>)
 8003318:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800331a:	4a08      	ldr	r2, [pc, #32]	; (800333c <HAL_RCC_OscConfig+0x280>)
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003322:	f7fd fe69 	bl	8000ff8 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003328:	e00a      	b.n	8003340 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332a:	f7fd fe65 	bl	8000ff8 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d903      	bls.n	8003340 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e129      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
 800333c:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	4b95      	ldr	r3, [pc, #596]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1ee      	bne.n	800332a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80a4 	beq.w	80034a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800335a:	4b8f      	ldr	r3, [pc, #572]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10d      	bne.n	8003382 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003366:	4b8c      	ldr	r3, [pc, #560]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	4a8b      	ldr	r2, [pc, #556]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800336c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	; 0x40
 8003372:	4b89      	ldr	r3, [pc, #548]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800337e:	2301      	movs	r3, #1
 8003380:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003382:	4b86      	ldr	r3, [pc, #536]	; (800359c <HAL_RCC_OscConfig+0x4e0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338a:	2b00      	cmp	r3, #0
 800338c:	d118      	bne.n	80033c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800338e:	4b83      	ldr	r3, [pc, #524]	; (800359c <HAL_RCC_OscConfig+0x4e0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a82      	ldr	r2, [pc, #520]	; (800359c <HAL_RCC_OscConfig+0x4e0>)
 8003394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339a:	f7fd fe2d 	bl	8000ff8 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80033a2:	f7fd fe29 	bl	8000ff8 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b64      	cmp	r3, #100	; 0x64
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e0ed      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b4:	4b79      	ldr	r3, [pc, #484]	; (800359c <HAL_RCC_OscConfig+0x4e0>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d106      	bne.n	80033d6 <HAL_RCC_OscConfig+0x31a>
 80033c8:	4b73      	ldr	r3, [pc, #460]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033cc:	4a72      	ldr	r2, [pc, #456]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6713      	str	r3, [r2, #112]	; 0x70
 80033d4:	e02d      	b.n	8003432 <HAL_RCC_OscConfig+0x376>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCC_OscConfig+0x33c>
 80033de:	4b6e      	ldr	r3, [pc, #440]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	4a6d      	ldr	r2, [pc, #436]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033e4:	f023 0301 	bic.w	r3, r3, #1
 80033e8:	6713      	str	r3, [r2, #112]	; 0x70
 80033ea:	4b6b      	ldr	r3, [pc, #428]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	4a6a      	ldr	r2, [pc, #424]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80033f0:	f023 0304 	bic.w	r3, r3, #4
 80033f4:	6713      	str	r3, [r2, #112]	; 0x70
 80033f6:	e01c      	b.n	8003432 <HAL_RCC_OscConfig+0x376>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b05      	cmp	r3, #5
 80033fe:	d10c      	bne.n	800341a <HAL_RCC_OscConfig+0x35e>
 8003400:	4b65      	ldr	r3, [pc, #404]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003404:	4a64      	ldr	r2, [pc, #400]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003406:	f043 0304 	orr.w	r3, r3, #4
 800340a:	6713      	str	r3, [r2, #112]	; 0x70
 800340c:	4b62      	ldr	r3, [pc, #392]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800340e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003410:	4a61      	ldr	r2, [pc, #388]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003412:	f043 0301 	orr.w	r3, r3, #1
 8003416:	6713      	str	r3, [r2, #112]	; 0x70
 8003418:	e00b      	b.n	8003432 <HAL_RCC_OscConfig+0x376>
 800341a:	4b5f      	ldr	r3, [pc, #380]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4a5e      	ldr	r2, [pc, #376]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003420:	f023 0301 	bic.w	r3, r3, #1
 8003424:	6713      	str	r3, [r2, #112]	; 0x70
 8003426:	4b5c      	ldr	r3, [pc, #368]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342a:	4a5b      	ldr	r2, [pc, #364]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800342c:	f023 0304 	bic.w	r3, r3, #4
 8003430:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d015      	beq.n	8003466 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343a:	f7fd fddd 	bl	8000ff8 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003440:	e00a      	b.n	8003458 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003442:	f7fd fdd9 	bl	8000ff8 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003450:	4293      	cmp	r3, r2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e09b      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003458:	4b4f      	ldr	r3, [pc, #316]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800345a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0ee      	beq.n	8003442 <HAL_RCC_OscConfig+0x386>
 8003464:	e014      	b.n	8003490 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003466:	f7fd fdc7 	bl	8000ff8 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800346c:	e00a      	b.n	8003484 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800346e:	f7fd fdc3 	bl	8000ff8 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	f241 3288 	movw	r2, #5000	; 0x1388
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e085      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003484:	4b44      	ldr	r3, [pc, #272]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1ee      	bne.n	800346e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003490:	7dfb      	ldrb	r3, [r7, #23]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d105      	bne.n	80034a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003496:	4b40      	ldr	r3, [pc, #256]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	4a3f      	ldr	r2, [pc, #252]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800349c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d071      	beq.n	800358e <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034aa:	4b3b      	ldr	r3, [pc, #236]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 030c 	and.w	r3, r3, #12
 80034b2:	2b08      	cmp	r3, #8
 80034b4:	d069      	beq.n	800358a <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d14b      	bne.n	8003556 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034be:	4b36      	ldr	r3, [pc, #216]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a35      	ldr	r2, [pc, #212]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80034c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ca:	f7fd fd95 	bl	8000ff8 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034d2:	f7fd fd91 	bl	8000ff8 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e055      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e4:	4b2c      	ldr	r3, [pc, #176]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f0      	bne.n	80034d2 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69da      	ldr	r2, [r3, #28]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	019b      	lsls	r3, r3, #6
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	085b      	lsrs	r3, r3, #1
 8003508:	3b01      	subs	r3, #1
 800350a:	041b      	lsls	r3, r3, #16
 800350c:	431a      	orrs	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	061b      	lsls	r3, r3, #24
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	071b      	lsls	r3, r3, #28
 800351c:	491e      	ldr	r1, [pc, #120]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800351e:	4313      	orrs	r3, r2
 8003520:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003522:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1c      	ldr	r2, [pc, #112]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003528:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800352c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800352e:	f7fd fd63 	bl	8000ff8 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003536:	f7fd fd5f 	bl	8000ff8 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e023      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003548:	4b13      	ldr	r3, [pc, #76]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x47a>
 8003554:	e01b      	b.n	800358e <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a0f      	ldr	r2, [pc, #60]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800355c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003560:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003562:	f7fd fd49 	bl	8000ff8 <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003568:	e008      	b.n	800357c <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800356a:	f7fd fd45 	bl	8000ff8 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d901      	bls.n	800357c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e009      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357c:	4b06      	ldr	r3, [pc, #24]	; (8003598 <HAL_RCC_OscConfig+0x4dc>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1f0      	bne.n	800356a <HAL_RCC_OscConfig+0x4ae>
 8003588:	e001      	b.n	800358e <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40023800 	.word	0x40023800
 800359c:	40007000 	.word	0x40007000

080035a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0ce      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b8:	4b69      	ldr	r3, [pc, #420]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 030f 	and.w	r3, r3, #15
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d910      	bls.n	80035e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	4b66      	ldr	r3, [pc, #408]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f023 020f 	bic.w	r2, r3, #15
 80035ce:	4964      	ldr	r1, [pc, #400]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d6:	4b62      	ldr	r3, [pc, #392]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	683a      	ldr	r2, [r7, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d001      	beq.n	80035e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0b6      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d020      	beq.n	8003636 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d005      	beq.n	800360c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003600:	4b58      	ldr	r3, [pc, #352]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	4a57      	ldr	r2, [pc, #348]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800360a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003618:	4b52      	ldr	r3, [pc, #328]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	4a51      	ldr	r2, [pc, #324]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003622:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003624:	4b4f      	ldr	r3, [pc, #316]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	494c      	ldr	r1, [pc, #304]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	4313      	orrs	r3, r2
 8003634:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d040      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d107      	bne.n	800365a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364a:	4b46      	ldr	r3, [pc, #280]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d115      	bne.n	8003682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e07d      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003662:	4b40      	ldr	r3, [pc, #256]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e071      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b3c      	ldr	r3, [pc, #240]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e069      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003682:	4b38      	ldr	r3, [pc, #224]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f023 0203 	bic.w	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	4935      	ldr	r1, [pc, #212]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	4313      	orrs	r3, r2
 8003692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003694:	f7fd fcb0 	bl	8000ff8 <HAL_GetTick>
 8003698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	e00a      	b.n	80036b2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369c:	f7fd fcac 	bl	8000ff8 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e051      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	4b2c      	ldr	r3, [pc, #176]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 020c 	and.w	r2, r3, #12
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d1eb      	bne.n	800369c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c4:	4b26      	ldr	r3, [pc, #152]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 030f 	and.w	r3, r3, #15
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d210      	bcs.n	80036f4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b23      	ldr	r3, [pc, #140]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f023 020f 	bic.w	r2, r3, #15
 80036da:	4921      	ldr	r1, [pc, #132]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	4313      	orrs	r3, r2
 80036e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036e2:	4b1f      	ldr	r3, [pc, #124]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d001      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e030      	b.n	8003756 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d008      	beq.n	8003712 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003700:	4b18      	ldr	r3, [pc, #96]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	4915      	ldr	r1, [pc, #84]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800370e:	4313      	orrs	r3, r2
 8003710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d009      	beq.n	8003732 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800371e:	4b11      	ldr	r3, [pc, #68]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	490d      	ldr	r1, [pc, #52]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800372e:	4313      	orrs	r3, r2
 8003730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003732:	f000 f81d 	bl	8003770 <HAL_RCC_GetSysClockFreq>
 8003736:	4601      	mov	r1, r0
 8003738:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	091b      	lsrs	r3, r3, #4
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	4a09      	ldr	r2, [pc, #36]	; (8003768 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	5cd3      	ldrb	r3, [r2, r3]
 8003746:	fa21 f303 	lsr.w	r3, r1, r3
 800374a:	4a08      	ldr	r2, [pc, #32]	; (800376c <HAL_RCC_ClockConfig+0x1cc>)
 800374c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800374e:	2000      	movs	r0, #0
 8003750:	f005 ff12 	bl	8009578 <HAL_InitTick>

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023c00 	.word	0x40023c00
 8003764:	40023800 	.word	0x40023800
 8003768:	0801265c 	.word	0x0801265c
 800376c:	20000008 	.word	0x20000008

08003770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003776:	2300      	movs	r3, #0
 8003778:	607b      	str	r3, [r7, #4]
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
 800377e:	2300      	movs	r3, #0
 8003780:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003786:	4b50      	ldr	r3, [pc, #320]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 030c 	and.w	r3, r3, #12
 800378e:	2b04      	cmp	r3, #4
 8003790:	d007      	beq.n	80037a2 <HAL_RCC_GetSysClockFreq+0x32>
 8003792:	2b08      	cmp	r3, #8
 8003794:	d008      	beq.n	80037a8 <HAL_RCC_GetSysClockFreq+0x38>
 8003796:	2b00      	cmp	r3, #0
 8003798:	f040 808d 	bne.w	80038b6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800379c:	4b4b      	ldr	r3, [pc, #300]	; (80038cc <HAL_RCC_GetSysClockFreq+0x15c>)
 800379e:	60bb      	str	r3, [r7, #8]
       break;
 80037a0:	e08c      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037a2:	4b4b      	ldr	r3, [pc, #300]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80037a4:	60bb      	str	r3, [r7, #8]
      break;
 80037a6:	e089      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037a8:	4b47      	ldr	r3, [pc, #284]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037b0:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037b2:	4b45      	ldr	r3, [pc, #276]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d023      	beq.n	8003806 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037be:	4b42      	ldr	r3, [pc, #264]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	099b      	lsrs	r3, r3, #6
 80037c4:	f04f 0400 	mov.w	r4, #0
 80037c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	ea03 0501 	and.w	r5, r3, r1
 80037d4:	ea04 0602 	and.w	r6, r4, r2
 80037d8:	4a3d      	ldr	r2, [pc, #244]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80037da:	fb02 f106 	mul.w	r1, r2, r6
 80037de:	2200      	movs	r2, #0
 80037e0:	fb02 f205 	mul.w	r2, r2, r5
 80037e4:	440a      	add	r2, r1
 80037e6:	493a      	ldr	r1, [pc, #232]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80037e8:	fba5 0101 	umull	r0, r1, r5, r1
 80037ec:	1853      	adds	r3, r2, r1
 80037ee:	4619      	mov	r1, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f04f 0400 	mov.w	r4, #0
 80037f6:	461a      	mov	r2, r3
 80037f8:	4623      	mov	r3, r4
 80037fa:	f7fc fd79 	bl	80002f0 <__aeabi_uldivmod>
 80037fe:	4603      	mov	r3, r0
 8003800:	460c      	mov	r4, r1
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	e049      	b.n	800389a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003806:	4b30      	ldr	r3, [pc, #192]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	099b      	lsrs	r3, r3, #6
 800380c:	f04f 0400 	mov.w	r4, #0
 8003810:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	ea03 0501 	and.w	r5, r3, r1
 800381c:	ea04 0602 	and.w	r6, r4, r2
 8003820:	4629      	mov	r1, r5
 8003822:	4632      	mov	r2, r6
 8003824:	f04f 0300 	mov.w	r3, #0
 8003828:	f04f 0400 	mov.w	r4, #0
 800382c:	0154      	lsls	r4, r2, #5
 800382e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003832:	014b      	lsls	r3, r1, #5
 8003834:	4619      	mov	r1, r3
 8003836:	4622      	mov	r2, r4
 8003838:	1b49      	subs	r1, r1, r5
 800383a:	eb62 0206 	sbc.w	r2, r2, r6
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	f04f 0400 	mov.w	r4, #0
 8003846:	0194      	lsls	r4, r2, #6
 8003848:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800384c:	018b      	lsls	r3, r1, #6
 800384e:	1a5b      	subs	r3, r3, r1
 8003850:	eb64 0402 	sbc.w	r4, r4, r2
 8003854:	f04f 0100 	mov.w	r1, #0
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	00e2      	lsls	r2, r4, #3
 800385e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003862:	00d9      	lsls	r1, r3, #3
 8003864:	460b      	mov	r3, r1
 8003866:	4614      	mov	r4, r2
 8003868:	195b      	adds	r3, r3, r5
 800386a:	eb44 0406 	adc.w	r4, r4, r6
 800386e:	f04f 0100 	mov.w	r1, #0
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	02a2      	lsls	r2, r4, #10
 8003878:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800387c:	0299      	lsls	r1, r3, #10
 800387e:	460b      	mov	r3, r1
 8003880:	4614      	mov	r4, r2
 8003882:	4618      	mov	r0, r3
 8003884:	4621      	mov	r1, r4
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f04f 0400 	mov.w	r4, #0
 800388c:	461a      	mov	r2, r3
 800388e:	4623      	mov	r3, r4
 8003890:	f7fc fd2e 	bl	80002f0 <__aeabi_uldivmod>
 8003894:	4603      	mov	r3, r0
 8003896:	460c      	mov	r4, r1
 8003898:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800389a:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x158>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	0c1b      	lsrs	r3, r3, #16
 80038a0:	f003 0303 	and.w	r3, r3, #3
 80038a4:	3301      	adds	r3, #1
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b2:	60bb      	str	r3, [r7, #8]
      break;
 80038b4:	e002      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038b6:	4b05      	ldr	r3, [pc, #20]	; (80038cc <HAL_RCC_GetSysClockFreq+0x15c>)
 80038b8:	60bb      	str	r3, [r7, #8]
      break;
 80038ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038bc:	68bb      	ldr	r3, [r7, #8]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	00f42400 	.word	0x00f42400
 80038d0:	017d7840 	.word	0x017d7840

080038d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	20000008 	.word	0x20000008

080038ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038f0:	f7ff fff0 	bl	80038d4 <HAL_RCC_GetHCLKFreq>
 80038f4:	4601      	mov	r1, r0
 80038f6:	4b05      	ldr	r3, [pc, #20]	; (800390c <HAL_RCC_GetPCLK1Freq+0x20>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	0a9b      	lsrs	r3, r3, #10
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	4a03      	ldr	r2, [pc, #12]	; (8003910 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003902:	5cd3      	ldrb	r3, [r2, r3]
 8003904:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003908:	4618      	mov	r0, r3
 800390a:	bd80      	pop	{r7, pc}
 800390c:	40023800 	.word	0x40023800
 8003910:	0801266c 	.word	0x0801266c

08003914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003918:	f7ff ffdc 	bl	80038d4 <HAL_RCC_GetHCLKFreq>
 800391c:	4601      	mov	r1, r0
 800391e:	4b05      	ldr	r3, [pc, #20]	; (8003934 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	0b5b      	lsrs	r3, r3, #13
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	4a03      	ldr	r2, [pc, #12]	; (8003938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800392a:	5cd3      	ldrb	r3, [r2, r3]
 800392c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003930:	4618      	mov	r0, r3
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40023800 	.word	0x40023800
 8003938:	0801266c 	.word	0x0801266c

0800393c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	220f      	movs	r2, #15
 800394a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800394c:	4b12      	ldr	r3, [pc, #72]	; (8003998 <HAL_RCC_GetClockConfig+0x5c>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f003 0203 	and.w	r2, r3, #3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003958:	4b0f      	ldr	r3, [pc, #60]	; (8003998 <HAL_RCC_GetClockConfig+0x5c>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003964:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <HAL_RCC_GetClockConfig+0x5c>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003970:	4b09      	ldr	r3, [pc, #36]	; (8003998 <HAL_RCC_GetClockConfig+0x5c>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	08db      	lsrs	r3, r3, #3
 8003976:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800397e:	4b07      	ldr	r3, [pc, #28]	; (800399c <HAL_RCC_GetClockConfig+0x60>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 020f 	and.w	r2, r3, #15
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	601a      	str	r2, [r3, #0]
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40023800 	.word	0x40023800
 800399c:	40023c00 	.word	0x40023c00

080039a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b088      	sub	sp, #32
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80039a8:	2300      	movs	r3, #0
 80039aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80039ac:	2300      	movs	r3, #0
 80039ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d012      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039c8:	4b69      	ldr	r3, [pc, #420]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	4a68      	ldr	r2, [pc, #416]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80039d2:	6093      	str	r3, [r2, #8]
 80039d4:	4b66      	ldr	r3, [pc, #408]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039dc:	4964      	ldr	r1, [pc, #400]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039ea:	2301      	movs	r3, #1
 80039ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d017      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039fa:	4b5d      	ldr	r3, [pc, #372]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a08:	4959      	ldr	r1, [pc, #356]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a18:	d101      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a26:	2301      	movs	r3, #1
 8003a28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d017      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a36:	4b4e      	ldr	r3, [pc, #312]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	494a      	ldr	r1, [pc, #296]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a54:	d101      	bne.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a56:	2301      	movs	r3, #1
 8003a58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a62:	2301      	movs	r3, #1
 8003a64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a72:	2301      	movs	r3, #1
 8003a74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0320 	and.w	r3, r3, #32
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 808b 	beq.w	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a84:	4b3a      	ldr	r3, [pc, #232]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	4a39      	ldr	r2, [pc, #228]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8e:	6413      	str	r3, [r2, #64]	; 0x40
 8003a90:	4b37      	ldr	r3, [pc, #220]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a9c:	4b35      	ldr	r3, [pc, #212]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a34      	ldr	r2, [pc, #208]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa8:	f7fd faa6 	bl	8000ff8 <HAL_GetTick>
 8003aac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab0:	f7fd faa2 	bl	8000ff8 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b64      	cmp	r3, #100	; 0x64
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e38d      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ac2:	4b2c      	ldr	r3, [pc, #176]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0f0      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ace:	4b28      	ldr	r3, [pc, #160]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ad6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d035      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d02e      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aec:	4b20      	ldr	r3, [pc, #128]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003af4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003af6:	4b1e      	ldr	r3, [pc, #120]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afa:	4a1d      	ldr	r2, [pc, #116]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b00:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b02:	4b1b      	ldr	r3, [pc, #108]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	4a1a      	ldr	r2, [pc, #104]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b0e:	4a18      	ldr	r2, [pc, #96]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b14:	4b16      	ldr	r3, [pc, #88]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d114      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7fd fa6a 	bl	8000ff8 <HAL_GetTick>
 8003b24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b26:	e00a      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b28:	f7fd fa66 	bl	8000ff8 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e34f      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3e:	4b0c      	ldr	r3, [pc, #48]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d0ee      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b56:	d111      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b58:	4b05      	ldr	r3, [pc, #20]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b64:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b66:	400b      	ands	r3, r1
 8003b68:	4901      	ldr	r1, [pc, #4]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	608b      	str	r3, [r1, #8]
 8003b6e:	e00b      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40007000 	.word	0x40007000
 8003b78:	0ffffcff 	.word	0x0ffffcff
 8003b7c:	4bb3      	ldr	r3, [pc, #716]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	4ab2      	ldr	r2, [pc, #712]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003b86:	6093      	str	r3, [r2, #8]
 8003b88:	4bb0      	ldr	r3, [pc, #704]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b94:	49ad      	ldr	r1, [pc, #692]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0310 	and.w	r3, r3, #16
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d010      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ba6:	4ba9      	ldr	r3, [pc, #676]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bac:	4aa7      	ldr	r2, [pc, #668]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003bb6:	4ba5      	ldr	r3, [pc, #660]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc0:	49a2      	ldr	r1, [pc, #648]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bd4:	4b9d      	ldr	r3, [pc, #628]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003be2:	499a      	ldr	r1, [pc, #616]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bf6:	4b95      	ldr	r3, [pc, #596]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bfc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c04:	4991      	ldr	r1, [pc, #580]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c18:	4b8c      	ldr	r3, [pc, #560]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c26:	4989      	ldr	r1, [pc, #548]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c3a:	4b84      	ldr	r3, [pc, #528]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	4980      	ldr	r1, [pc, #512]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c5c:	4b7b      	ldr	r3, [pc, #492]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c62:	f023 0203 	bic.w	r2, r3, #3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6a:	4978      	ldr	r1, [pc, #480]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c7e:	4b73      	ldr	r3, [pc, #460]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c84:	f023 020c 	bic.w	r2, r3, #12
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c8c:	496f      	ldr	r1, [pc, #444]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ca0:	4b6a      	ldr	r3, [pc, #424]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cae:	4967      	ldr	r1, [pc, #412]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cc2:	4b62      	ldr	r3, [pc, #392]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cd0:	495e      	ldr	r1, [pc, #376]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ce4:	4b59      	ldr	r3, [pc, #356]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf2:	4956      	ldr	r1, [pc, #344]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d06:	4b51      	ldr	r3, [pc, #324]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d14:	494d      	ldr	r1, [pc, #308]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00a      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d28:	4b48      	ldr	r3, [pc, #288]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d36:	4945      	ldr	r1, [pc, #276]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d4a:	4b40      	ldr	r3, [pc, #256]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d50:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d58:	493c      	ldr	r1, [pc, #240]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00a      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d6c:	4b37      	ldr	r3, [pc, #220]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d72:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d7a:	4934      	ldr	r1, [pc, #208]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d011      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d8e:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d94:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d9c:	492b      	ldr	r1, [pc, #172]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003da8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dac:	d101      	bne.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dce:	4b1f      	ldr	r3, [pc, #124]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ddc:	491b      	ldr	r1, [pc, #108]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00b      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003df0:	4b16      	ldr	r3, [pc, #88]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e00:	4912      	ldr	r1, [pc, #72]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00b      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e14:	4b0d      	ldr	r3, [pc, #52]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e24:	4909      	ldr	r1, [pc, #36]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00f      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e38:	4b04      	ldr	r3, [pc, #16]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e3e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e48:	e002      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003e4a:	bf00      	nop
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	4985      	ldr	r1, [pc, #532]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00b      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e64:	4b80      	ldr	r3, [pc, #512]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e6a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e74:	497c      	ldr	r1, [pc, #496]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d005      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e8a:	f040 80d6 	bne.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e8e:	4b76      	ldr	r3, [pc, #472]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a75      	ldr	r2, [pc, #468]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003e94:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e9a:	f7fd f8ad 	bl	8000ff8 <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ea2:	f7fd f8a9 	bl	8000ff8 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b64      	cmp	r3, #100	; 0x64
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e194      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003eb4:	4b6c      	ldr	r3, [pc, #432]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1f0      	bne.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d021      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d11d      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ed4:	4b64      	ldr	r3, [pc, #400]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eda:	0c1b      	lsrs	r3, r3, #16
 8003edc:	f003 0303 	and.w	r3, r3, #3
 8003ee0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ee2:	4b61      	ldr	r3, [pc, #388]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ee8:	0e1b      	lsrs	r3, r3, #24
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	019a      	lsls	r2, r3, #6
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	041b      	lsls	r3, r3, #16
 8003efa:	431a      	orrs	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	061b      	lsls	r3, r3, #24
 8003f00:	431a      	orrs	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	071b      	lsls	r3, r3, #28
 8003f08:	4957      	ldr	r1, [pc, #348]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d004      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f24:	d00a      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d02e      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f3a:	d129      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f3c:	4b4a      	ldr	r3, [pc, #296]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f42:	0c1b      	lsrs	r3, r3, #16
 8003f44:	f003 0303 	and.w	r3, r3, #3
 8003f48:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f4a:	4b47      	ldr	r3, [pc, #284]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f50:	0f1b      	lsrs	r3, r3, #28
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	019a      	lsls	r2, r3, #6
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	041b      	lsls	r3, r3, #16
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	061b      	lsls	r3, r3, #24
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	071b      	lsls	r3, r3, #28
 8003f70:	493d      	ldr	r1, [pc, #244]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f78:	4b3b      	ldr	r3, [pc, #236]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f7e:	f023 021f 	bic.w	r2, r3, #31
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	3b01      	subs	r3, #1
 8003f88:	4937      	ldr	r1, [pc, #220]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d01d      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f9c:	4b32      	ldr	r3, [pc, #200]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fa2:	0e1b      	lsrs	r3, r3, #24
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003faa:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003fac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fb0:	0f1b      	lsrs	r3, r3, #28
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	019a      	lsls	r2, r3, #6
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	041b      	lsls	r3, r3, #16
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	061b      	lsls	r3, r3, #24
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	071b      	lsls	r3, r3, #28
 8003fd0:	4925      	ldr	r1, [pc, #148]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d011      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	019a      	lsls	r2, r3, #6
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	041b      	lsls	r3, r3, #16
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	061b      	lsls	r3, r3, #24
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	071b      	lsls	r3, r3, #28
 8004000:	4919      	ldr	r1, [pc, #100]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004008:	4b17      	ldr	r3, [pc, #92]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a16      	ldr	r2, [pc, #88]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800400e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004012:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004014:	f7fc fff0 	bl	8000ff8 <HAL_GetTick>
 8004018:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800401a:	e008      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800401c:	f7fc ffec 	bl	8000ff8 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b64      	cmp	r3, #100	; 0x64
 8004028:	d901      	bls.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e0d7      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800402e:	4b0e      	ldr	r3, [pc, #56]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0f0      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b01      	cmp	r3, #1
 800403e:	f040 80cd 	bne.w	80041dc <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a08      	ldr	r2, [pc, #32]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800404c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800404e:	f7fc ffd3 	bl	8000ff8 <HAL_GetTick>
 8004052:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004054:	e00a      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004056:	f7fc ffcf 	bl	8000ff8 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b64      	cmp	r3, #100	; 0x64
 8004062:	d903      	bls.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e0ba      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8004068:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800406c:	4b5e      	ldr	r3, [pc, #376]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004074:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004078:	d0ed      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004096:	2b00      	cmp	r3, #0
 8004098:	d02e      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d12a      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80040a2:	4b51      	ldr	r3, [pc, #324]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a8:	0c1b      	lsrs	r3, r3, #16
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040b0:	4b4d      	ldr	r3, [pc, #308]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b6:	0f1b      	lsrs	r3, r3, #28
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	019a      	lsls	r2, r3, #6
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	041b      	lsls	r3, r3, #16
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	061b      	lsls	r3, r3, #24
 80040d0:	431a      	orrs	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	071b      	lsls	r3, r3, #28
 80040d6:	4944      	ldr	r1, [pc, #272]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80040de:	4b42      	ldr	r3, [pc, #264]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80040e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ec:	3b01      	subs	r3, #1
 80040ee:	021b      	lsls	r3, r3, #8
 80040f0:	493d      	ldr	r1, [pc, #244]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d022      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004108:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800410c:	d11d      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800410e:	4b36      	ldr	r3, [pc, #216]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004114:	0e1b      	lsrs	r3, r3, #24
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800411c:	4b32      	ldr	r3, [pc, #200]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004122:	0f1b      	lsrs	r3, r3, #28
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	019a      	lsls	r2, r3, #6
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	041b      	lsls	r3, r3, #16
 8004136:	431a      	orrs	r2, r3
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	061b      	lsls	r3, r3, #24
 800413c:	431a      	orrs	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	071b      	lsls	r3, r3, #28
 8004142:	4929      	ldr	r1, [pc, #164]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d028      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004156:	4b24      	ldr	r3, [pc, #144]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415c:	0e1b      	lsrs	r3, r3, #24
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004164:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416a:	0c1b      	lsrs	r3, r3, #16
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	019a      	lsls	r2, r3, #6
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	041b      	lsls	r3, r3, #16
 800417c:	431a      	orrs	r2, r3
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	061b      	lsls	r3, r3, #24
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69db      	ldr	r3, [r3, #28]
 8004188:	071b      	lsls	r3, r3, #28
 800418a:	4917      	ldr	r1, [pc, #92]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004192:	4b15      	ldr	r3, [pc, #84]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004194:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004198:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	4911      	ldr	r1, [pc, #68]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80041a8:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a0e      	ldr	r2, [pc, #56]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041b4:	f7fc ff20 	bl	8000ff8 <HAL_GetTick>
 80041b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80041bc:	f7fc ff1c 	bl	8000ff8 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b64      	cmp	r3, #100	; 0x64
 80041c8:	d901      	bls.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e007      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041ce:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041da:	d1ef      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3720      	adds	r7, #32
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40023800 	.word	0x40023800

080041ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e084      	b.n	8004308 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d106      	bne.n	800421e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f004 ff03 	bl	8009024 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004234:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800423e:	d902      	bls.n	8004246 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004240:	2300      	movs	r3, #0
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	e002      	b.n	800424c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004246:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800424a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004254:	d007      	beq.n	8004266 <HAL_SPI_Init+0x7a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800425e:	d002      	beq.n	8004266 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10b      	bne.n	8004286 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004276:	d903      	bls.n	8004280 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	631a      	str	r2, [r3, #48]	; 0x30
 800427e:	e002      	b.n	8004286 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	ea42 0103 	orr.w	r1, r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	f003 0204 	and.w	r2, r3, #4
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d4:	431a      	orrs	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	ea42 0103 	orr.w	r1, r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69da      	ldr	r2, [r3, #28]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08a      	sub	sp, #40	; 0x28
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800431e:	2301      	movs	r3, #1
 8004320:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_SPI_TransmitReceive+0x26>
 8004332:	2302      	movs	r3, #2
 8004334:	e1fb      	b.n	800472e <HAL_SPI_TransmitReceive+0x41e>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800433e:	f7fc fe5b 	bl	8000ff8 <HAL_GetTick>
 8004342:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800434a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004352:	887b      	ldrh	r3, [r7, #2]
 8004354:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004356:	887b      	ldrh	r3, [r7, #2]
 8004358:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800435a:	7efb      	ldrb	r3, [r7, #27]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d00e      	beq.n	800437e <HAL_SPI_TransmitReceive+0x6e>
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004366:	d106      	bne.n	8004376 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d102      	bne.n	8004376 <HAL_SPI_TransmitReceive+0x66>
 8004370:	7efb      	ldrb	r3, [r7, #27]
 8004372:	2b04      	cmp	r3, #4
 8004374:	d003      	beq.n	800437e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004376:	2302      	movs	r3, #2
 8004378:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800437c:	e1cd      	b.n	800471a <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <HAL_SPI_TransmitReceive+0x80>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <HAL_SPI_TransmitReceive+0x80>
 800438a:	887b      	ldrh	r3, [r7, #2]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d103      	bne.n	8004398 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004396:	e1c0      	b.n	800471a <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d003      	beq.n	80043ac <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2205      	movs	r2, #5
 80043a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	887a      	ldrh	r2, [r7, #2]
 80043bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	887a      	ldrh	r2, [r7, #2]
 80043c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	887a      	ldrh	r2, [r7, #2]
 80043d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	887a      	ldrh	r2, [r7, #2]
 80043d8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80043ee:	d802      	bhi.n	80043f6 <HAL_SPI_TransmitReceive+0xe6>
 80043f0:	8a3b      	ldrh	r3, [r7, #16]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d908      	bls.n	8004408 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004404:	605a      	str	r2, [r3, #4]
 8004406:	e007      	b.n	8004418 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004416:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004422:	2b40      	cmp	r3, #64	; 0x40
 8004424:	d007      	beq.n	8004436 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004434:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800443e:	d97c      	bls.n	800453a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <HAL_SPI_TransmitReceive+0x13e>
 8004448:	8a7b      	ldrh	r3, [r7, #18]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d169      	bne.n	8004522 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	881a      	ldrh	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	1c9a      	adds	r2, r3, #2
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004472:	e056      	b.n	8004522 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b02      	cmp	r3, #2
 8004480:	d11b      	bne.n	80044ba <HAL_SPI_TransmitReceive+0x1aa>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004486:	b29b      	uxth	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d016      	beq.n	80044ba <HAL_SPI_TransmitReceive+0x1aa>
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	2b01      	cmp	r3, #1
 8004490:	d113      	bne.n	80044ba <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004496:	881a      	ldrh	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a2:	1c9a      	adds	r2, r3, #2
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d11c      	bne.n	8004502 <HAL_SPI_TransmitReceive+0x1f2>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d016      	beq.n	8004502 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68da      	ldr	r2, [r3, #12]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	b292      	uxth	r2, r2
 80044e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	1c9a      	adds	r2, r3, #2
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	3b01      	subs	r3, #1
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044fe:	2301      	movs	r3, #1
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004502:	f7fc fd79 	bl	8000ff8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800450e:	429a      	cmp	r2, r3
 8004510:	d807      	bhi.n	8004522 <HAL_SPI_TransmitReceive+0x212>
 8004512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004518:	d003      	beq.n	8004522 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004520:	e0fb      	b.n	800471a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004526:	b29b      	uxth	r3, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1a3      	bne.n	8004474 <HAL_SPI_TransmitReceive+0x164>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d19d      	bne.n	8004474 <HAL_SPI_TransmitReceive+0x164>
 8004538:	e0df      	b.n	80046fa <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_SPI_TransmitReceive+0x23a>
 8004542:	8a7b      	ldrh	r3, [r7, #18]
 8004544:	2b01      	cmp	r3, #1
 8004546:	f040 80cb 	bne.w	80046e0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b01      	cmp	r3, #1
 8004552:	d912      	bls.n	800457a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004558:	881a      	ldrh	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004564:	1c9a      	adds	r2, r3, #2
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b02      	subs	r3, #2
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004578:	e0b2      	b.n	80046e0 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	330c      	adds	r3, #12
 8004584:	7812      	ldrb	r2, [r2, #0]
 8004586:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045a0:	e09e      	b.n	80046e0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d134      	bne.n	800461a <HAL_SPI_TransmitReceive+0x30a>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d02f      	beq.n	800461a <HAL_SPI_TransmitReceive+0x30a>
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d12c      	bne.n	800461a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d912      	bls.n	80045f0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ce:	881a      	ldrh	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045da:	1c9a      	adds	r2, r3, #2
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	3b02      	subs	r3, #2
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045ee:	e012      	b.n	8004616 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	330c      	adds	r3, #12
 80045fa:	7812      	ldrb	r2, [r2, #0]
 80045fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800460c:	b29b      	uxth	r3, r3
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b01      	cmp	r3, #1
 8004626:	d148      	bne.n	80046ba <HAL_SPI_TransmitReceive+0x3aa>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800462e:	b29b      	uxth	r3, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d042      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b01      	cmp	r3, #1
 800463e:	d923      	bls.n	8004688 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	b292      	uxth	r2, r2
 800464c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	1c9a      	adds	r2, r3, #2
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b02      	subs	r3, #2
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b01      	cmp	r3, #1
 8004674:	d81f      	bhi.n	80046b6 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004684:	605a      	str	r2, [r3, #4]
 8004686:	e016      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f103 020c 	add.w	r2, r3, #12
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004694:	7812      	ldrb	r2, [r2, #0]
 8004696:	b2d2      	uxtb	r2, r2
 8004698:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046b6:	2301      	movs	r3, #1
 80046b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80046ba:	f7fc fc9d 	bl	8000ff8 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d803      	bhi.n	80046d2 <HAL_SPI_TransmitReceive+0x3c2>
 80046ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d102      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x3c8>
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d103      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80046de:	e01c      	b.n	800471a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f47f af5b 	bne.w	80045a2 <HAL_SPI_TransmitReceive+0x292>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f47f af54 	bne.w	80045a2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046fa:	69fa      	ldr	r2, [r7, #28]
 80046fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 fcd0 	bl	80050a4 <SPI_EndRxTxTransaction>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d006      	beq.n	8004718 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2220      	movs	r2, #32
 8004714:	661a      	str	r2, [r3, #96]	; 0x60
 8004716:	e000      	b.n	800471a <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004718:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800472a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800472e:	4618      	mov	r0, r3
 8004730:	3728      	adds	r7, #40	; 0x28
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
 8004744:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004754:	2302      	movs	r3, #2
 8004756:	e16c      	b.n	8004a32 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004766:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800476e:	7dbb      	ldrb	r3, [r7, #22]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d00d      	beq.n	8004790 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800477a:	d106      	bne.n	800478a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d102      	bne.n	800478a <HAL_SPI_TransmitReceive_DMA+0x52>
 8004784:	7dbb      	ldrb	r3, [r7, #22]
 8004786:	2b04      	cmp	r3, #4
 8004788:	d002      	beq.n	8004790 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800478a:	2302      	movs	r3, #2
 800478c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800478e:	e14b      	b.n	8004a28 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d002      	beq.n	80047a2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800479c:	887b      	ldrh	r3, [r7, #2]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d102      	bne.n	80047a8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80047a6:	e13f      	b.n	8004a28 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d003      	beq.n	80047bc <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2205      	movs	r2, #5
 80047b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	887a      	ldrh	r2, [r7, #2]
 80047cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	887a      	ldrh	r2, [r7, #2]
 80047d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	887a      	ldrh	r2, [r7, #2]
 80047de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	887a      	ldrh	r2, [r7, #2]
 80047e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8004804:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800480e:	d908      	bls.n	8004822 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800481e:	605a      	str	r2, [r3, #4]
 8004820:	e06f      	b.n	8004902 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004830:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800483c:	d126      	bne.n	800488c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10f      	bne.n	800486a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004858:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485e:	b29b      	uxth	r3, r3
 8004860:	085b      	lsrs	r3, r3, #1
 8004862:	b29a      	uxth	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004868:	e010      	b.n	800488c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004878:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487e:	b29b      	uxth	r3, r3
 8004880:	085b      	lsrs	r3, r3, #1
 8004882:	b29b      	uxth	r3, r3
 8004884:	3301      	adds	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004896:	d134      	bne.n	8004902 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048a6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d111      	bne.n	80048dc <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048c6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	085b      	lsrs	r3, r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80048da:	e012      	b.n	8004902 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048ea:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	085b      	lsrs	r3, r3, #1
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3301      	adds	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b04      	cmp	r3, #4
 800490c:	d108      	bne.n	8004920 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004912:	4a4a      	ldr	r2, [pc, #296]	; (8004a3c <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004914:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491a:	4a49      	ldr	r2, [pc, #292]	; (8004a40 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800491c:	63da      	str	r2, [r3, #60]	; 0x3c
 800491e:	e007      	b.n	8004930 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004924:	4a47      	ldr	r2, [pc, #284]	; (8004a44 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8004926:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800492c:	4a46      	ldr	r2, [pc, #280]	; (8004a48 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800492e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004934:	4a45      	ldr	r2, [pc, #276]	; (8004a4c <HAL_SPI_TransmitReceive_DMA+0x314>)
 8004936:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493c:	2200      	movs	r2, #0
 800493e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	4619      	mov	r1, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	461a      	mov	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004958:	b29b      	uxth	r3, r3
 800495a:	f7fd fd01 	bl	8002360 <HAL_DMA_Start_IT>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00c      	beq.n	800497e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004968:	f043 0210 	orr.w	r2, r3, #16
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800497c:	e054      	b.n	8004a28 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f042 0201 	orr.w	r2, r2, #1
 800498c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499a:	2200      	movs	r2, #0
 800499c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a2:	2200      	movs	r2, #0
 80049a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049aa:	2200      	movs	r2, #0
 80049ac:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b6:	4619      	mov	r1, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	330c      	adds	r3, #12
 80049be:	461a      	mov	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	f7fd fccb 	bl	8002360 <HAL_DMA_Start_IT>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00c      	beq.n	80049ea <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d4:	f043 0210 	orr.w	r2, r3, #16
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80049e8:	e01e      	b.n	8004a28 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f4:	2b40      	cmp	r3, #64	; 0x40
 80049f6:	d007      	beq.n	8004a08 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a06:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0220 	orr.w	r2, r2, #32
 8004a16:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0202 	orr.w	r2, r2, #2
 8004a26:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	08004da5 	.word	0x08004da5
 8004a40:	08004c8d 	.word	0x08004c8d
 8004a44:	08004dc1 	.word	0x08004dc1
 8004a48:	08004d13 	.word	0x08004d13
 8004a4c:	08004ddd 	.word	0x08004ddd

08004a50 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	099b      	lsrs	r3, r3, #6
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10f      	bne.n	8004a94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00a      	beq.n	8004a94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	099b      	lsrs	r3, r3, #6
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d004      	beq.n	8004a94 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	4798      	blx	r3
    return;
 8004a92:	e0d8      	b.n	8004c46 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	085b      	lsrs	r3, r3, #1
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00a      	beq.n	8004ab6 <HAL_SPI_IRQHandler+0x66>
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	09db      	lsrs	r3, r3, #7
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d004      	beq.n	8004ab6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	4798      	blx	r3
    return;
 8004ab4:	e0c7      	b.n	8004c46 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10c      	bne.n	8004adc <HAL_SPI_IRQHandler+0x8c>
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d106      	bne.n	8004adc <HAL_SPI_IRQHandler+0x8c>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	0a1b      	lsrs	r3, r3, #8
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f000 80b5 	beq.w	8004c46 <HAL_SPI_IRQHandler+0x1f6>
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	095b      	lsrs	r3, r3, #5
 8004ae0:	f003 0301 	and.w	r3, r3, #1
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 80ae 	beq.w	8004c46 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	099b      	lsrs	r3, r3, #6
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d023      	beq.n	8004b3e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b03      	cmp	r3, #3
 8004b00:	d011      	beq.n	8004b26 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b06:	f043 0204 	orr.w	r2, r3, #4
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b0e:	2300      	movs	r3, #0
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	617b      	str	r3, [r7, #20]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	e00b      	b.n	8004b3e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b26:	2300      	movs	r3, #0
 8004b28:	613b      	str	r3, [r7, #16]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	613b      	str	r3, [r7, #16]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	613b      	str	r3, [r7, #16]
 8004b3a:	693b      	ldr	r3, [r7, #16]
        return;
 8004b3c:	e083      	b.n	8004c46 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d014      	beq.n	8004b74 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b4e:	f043 0201 	orr.w	r2, r3, #1
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004b56:	2300      	movs	r3, #0
 8004b58:	60fb      	str	r3, [r7, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	0a1b      	lsrs	r3, r3, #8
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00c      	beq.n	8004b9a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b84:	f043 0208 	orr.w	r2, r3, #8
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	60bb      	str	r3, [r7, #8]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	60bb      	str	r3, [r7, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d050      	beq.n	8004c44 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bb0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d104      	bne.n	8004bce <HAL_SPI_IRQHandler+0x17e>
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d034      	beq.n	8004c38 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0203 	bic.w	r2, r2, #3
 8004bdc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d011      	beq.n	8004c0a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bea:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <HAL_SPI_IRQHandler+0x1fc>)
 8004bec:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fd fc84 	bl	8002500 <HAL_DMA_Abort_IT>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d005      	beq.n	8004c0a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d016      	beq.n	8004c40 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c16:	4a0d      	ldr	r2, [pc, #52]	; (8004c4c <HAL_SPI_IRQHandler+0x1fc>)
 8004c18:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7fd fc6e 	bl	8002500 <HAL_DMA_Abort_IT>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004c36:	e003      	b.n	8004c40 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f004 f89c 	bl	8008d76 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004c3e:	e000      	b.n	8004c42 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004c40:	bf00      	nop
    return;
 8004c42:	bf00      	nop
 8004c44:	bf00      	nop
  }
}
 8004c46:	3720      	adds	r7, #32
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	08004e1d 	.word	0x08004e1d

08004c50 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c98:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c9a:	f7fc f9ad 	bl	8000ff8 <HAL_GetTick>
 8004c9e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004caa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cae:	d02a      	beq.n	8004d06 <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0220 	bic.w	r2, r2, #32
 8004cbe:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f022 0203 	bic.w	r2, r2, #3
 8004cce:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	2164      	movs	r1, #100	; 0x64
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 f98d 	bl	8004ff4 <SPI_EndRxTransaction>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f004 f839 	bl	8008d76 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004d04:	e002      	b.n	8004d0c <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f7ff ffa2 	bl	8004c50 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b084      	sub	sp, #16
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1e:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d20:	f7fc f96a 	bl	8000ff8 <HAL_GetTick>
 8004d24:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d34:	d030      	beq.n	8004d98 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 0220 	bic.w	r2, r2, #32
 8004d44:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	2164      	movs	r1, #100	; 0x64
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 f9aa 	bl	80050a4 <SPI_EndRxTxTransaction>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d005      	beq.n	8004d62 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d5a:	f043 0220 	orr.w	r2, r3, #32
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0203 	bic.w	r2, r2, #3
 8004d70:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f003 fff0 	bl	8008d76 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004d96:	e002      	b.n	8004d9e <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f003 ffe1 	bl	8008d60 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f7ff ff56 	bl	8004c64 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004db8:	bf00      	nop
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f7ff ff52 	bl	8004c78 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004dd4:	bf00      	nop
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0203 	bic.w	r2, r2, #3
 8004df8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dfe:	f043 0210 	orr.w	r2, r3, #16
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f003 ffb1 	bl	8008d76 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e14:	bf00      	nop
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f003 ff9c 	bl	8008d76 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e3e:	bf00      	nop
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b084      	sub	sp, #16
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	60f8      	str	r0, [r7, #12]
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	603b      	str	r3, [r7, #0]
 8004e52:	4613      	mov	r3, r2
 8004e54:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e56:	e04c      	b.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5e:	d048      	beq.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004e60:	f7fc f8ca 	bl	8000ff8 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d902      	bls.n	8004e76 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d13d      	bne.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e8e:	d111      	bne.n	8004eb4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e98:	d004      	beq.n	8004ea4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ea2:	d107      	bne.n	8004eb4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ebc:	d10f      	bne.n	8004ede <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004edc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e00f      	b.n	8004f12 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4013      	ands	r3, r2
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	bf0c      	ite	eq
 8004f02:	2301      	moveq	r3, #1
 8004f04:	2300      	movne	r3, #0
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	461a      	mov	r2, r3
 8004f0a:	79fb      	ldrb	r3, [r7, #7]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d1a3      	bne.n	8004e58 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b084      	sub	sp, #16
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
 8004f26:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f28:	e057      	b.n	8004fda <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004f30:	d106      	bne.n	8004f40 <SPI_WaitFifoStateUntilTimeout+0x26>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d103      	bne.n	8004f40 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	330c      	adds	r3, #12
 8004f3e:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f46:	d048      	beq.n	8004fda <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004f48:	f7fc f856 	bl	8000ff8 <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d902      	bls.n	8004f5e <SPI_WaitFifoStateUntilTimeout+0x44>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d13d      	bne.n	8004fda <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f76:	d111      	bne.n	8004f9c <SPI_WaitFifoStateUntilTimeout+0x82>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f80:	d004      	beq.n	8004f8c <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f8a:	d107      	bne.n	8004f9c <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fa4:	d10f      	bne.n	8004fc6 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e008      	b.n	8004fec <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d19f      	bne.n	8004f2a <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005008:	d111      	bne.n	800502e <SPI_EndRxTransaction+0x3a>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005012:	d004      	beq.n	800501e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800501c:	d107      	bne.n	800502e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800502c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2200      	movs	r2, #0
 8005036:	2180      	movs	r1, #128	; 0x80
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f7ff ff04 	bl	8004e46 <SPI_WaitFlagStateUntilTimeout>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005048:	f043 0220 	orr.w	r2, r3, #32
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e023      	b.n	800509c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800505c:	d11d      	bne.n	800509a <SPI_EndRxTransaction+0xa6>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005066:	d004      	beq.n	8005072 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005070:	d113      	bne.n	800509a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2200      	movs	r2, #0
 800507a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f7ff ff4b 	bl	8004f1a <SPI_WaitFifoStateUntilTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d007      	beq.n	800509a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800508e:	f043 0220 	orr.w	r2, r3, #32
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e000      	b.n	800509c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff ff2c 	bl	8004f1a <SPI_WaitFifoStateUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d007      	beq.n	80050d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050cc:	f043 0220 	orr.w	r2, r3, #32
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e027      	b.n	8005128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2200      	movs	r2, #0
 80050e0:	2180      	movs	r1, #128	; 0x80
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f7ff feaf 	bl	8004e46 <SPI_WaitFlagStateUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d007      	beq.n	80050fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050f2:	f043 0220 	orr.w	r2, r3, #32
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e014      	b.n	8005128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2200      	movs	r2, #0
 8005106:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f7ff ff05 	bl	8004f1a <SPI_WaitFifoStateUntilTimeout>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d007      	beq.n	8005126 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800511a:	f043 0220 	orr.w	r2, r3, #32
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e000      	b.n	8005128 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e01d      	b.n	800517e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f005 f822 	bl	800a1a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3304      	adds	r3, #4
 800516c:	4619      	mov	r1, r3
 800516e:	4610      	mov	r0, r2
 8005170:	f000 fc16 	bl	80059a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
	...

08005188 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <HAL_TIM_Base_Start_IT+0x50>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b06      	cmp	r3, #6
 80051b0:	d00b      	beq.n	80051ca <HAL_TIM_Base_Start_IT+0x42>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051b8:	d007      	beq.n	80051ca <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0201 	orr.w	r2, r2, #1
 80051c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	00010007 	.word	0x00010007

080051dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e01d      	b.n	800522a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d106      	bne.n	8005208 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f005 f884 	bl	800a310 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3304      	adds	r3, #4
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f000 fbc0 	bl	80059a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3708      	adds	r7, #8
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2201      	movs	r2, #1
 8005244:	6839      	ldr	r1, [r7, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 ff42 	bl	80060d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a17      	ldr	r2, [pc, #92]	; (80052b0 <HAL_TIM_PWM_Start+0x7c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d004      	beq.n	8005260 <HAL_TIM_PWM_Start+0x2c>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a16      	ldr	r2, [pc, #88]	; (80052b4 <HAL_TIM_PWM_Start+0x80>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d101      	bne.n	8005264 <HAL_TIM_PWM_Start+0x30>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_TIM_PWM_Start+0x32>
 8005264:	2300      	movs	r3, #0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d007      	beq.n	800527a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005278:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689a      	ldr	r2, [r3, #8]
 8005280:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <HAL_TIM_PWM_Start+0x84>)
 8005282:	4013      	ands	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2b06      	cmp	r3, #6
 800528a:	d00b      	beq.n	80052a4 <HAL_TIM_PWM_Start+0x70>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005292:	d007      	beq.n	80052a4 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f042 0201 	orr.w	r2, r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40010000 	.word	0x40010000
 80052b4:	40010400 	.word	0x40010400
 80052b8:	00010007 	.word	0x00010007

080052bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2200      	movs	r2, #0
 80052cc:	6839      	ldr	r1, [r7, #0]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 fefe 	bl	80060d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a22      	ldr	r2, [pc, #136]	; (8005364 <HAL_TIM_PWM_Stop+0xa8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d004      	beq.n	80052e8 <HAL_TIM_PWM_Stop+0x2c>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a21      	ldr	r2, [pc, #132]	; (8005368 <HAL_TIM_PWM_Stop+0xac>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d101      	bne.n	80052ec <HAL_TIM_PWM_Stop+0x30>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <HAL_TIM_PWM_Stop+0x32>
 80052ec:	2300      	movs	r3, #0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d017      	beq.n	8005322 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80052fc:	4013      	ands	r3, r2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10f      	bne.n	8005322 <HAL_TIM_PWM_Stop+0x66>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6a1a      	ldr	r2, [r3, #32]
 8005308:	f240 4344 	movw	r3, #1092	; 0x444
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d107      	bne.n	8005322 <HAL_TIM_PWM_Stop+0x66>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005320:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6a1a      	ldr	r2, [r3, #32]
 8005328:	f241 1311 	movw	r3, #4369	; 0x1111
 800532c:	4013      	ands	r3, r2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10f      	bne.n	8005352 <HAL_TIM_PWM_Stop+0x96>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6a1a      	ldr	r2, [r3, #32]
 8005338:	f240 4344 	movw	r3, #1092	; 0x444
 800533c:	4013      	ands	r3, r2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d107      	bne.n	8005352 <HAL_TIM_PWM_Stop+0x96>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 0201 	bic.w	r2, r2, #1
 8005350:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40010000 	.word	0x40010000
 8005368:	40010400 	.word	0x40010400

0800536c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b02      	cmp	r3, #2
 8005380:	d122      	bne.n	80053c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b02      	cmp	r3, #2
 800538e:	d11b      	bne.n	80053c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0202 	mvn.w	r2, #2
 8005398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fad8 	bl	8005964 <HAL_TIM_IC_CaptureCallback>
 80053b4:	e005      	b.n	80053c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 faca 	bl	8005950 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fadb 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d122      	bne.n	800541c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b04      	cmp	r3, #4
 80053e2:	d11b      	bne.n	800541c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f06f 0204 	mvn.w	r2, #4
 80053ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 faae 	bl	8005964 <HAL_TIM_IC_CaptureCallback>
 8005408:	e005      	b.n	8005416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 faa0 	bl	8005950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fab1 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b08      	cmp	r3, #8
 8005428:	d122      	bne.n	8005470 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b08      	cmp	r3, #8
 8005436:	d11b      	bne.n	8005470 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0208 	mvn.w	r2, #8
 8005440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2204      	movs	r2, #4
 8005446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fa84 	bl	8005964 <HAL_TIM_IC_CaptureCallback>
 800545c:	e005      	b.n	800546a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 fa76 	bl	8005950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fa87 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0310 	and.w	r3, r3, #16
 800547a:	2b10      	cmp	r3, #16
 800547c:	d122      	bne.n	80054c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b10      	cmp	r3, #16
 800548a:	d11b      	bne.n	80054c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0210 	mvn.w	r2, #16
 8005494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2208      	movs	r2, #8
 800549a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 fa5a 	bl	8005964 <HAL_TIM_IC_CaptureCallback>
 80054b0:	e005      	b.n	80054be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fa4c 	bl	8005950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fa5d 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d10e      	bne.n	80054f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d107      	bne.n	80054f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0201 	mvn.w	r2, #1
 80054e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f003 fc8c 	bl	8008e08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fa:	2b80      	cmp	r3, #128	; 0x80
 80054fc:	d10e      	bne.n	800551c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005508:	2b80      	cmp	r3, #128	; 0x80
 800550a:	d107      	bne.n	800551c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 fee4 	bl	80062e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800552a:	d10e      	bne.n	800554a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005536:	2b80      	cmp	r3, #128	; 0x80
 8005538:	d107      	bne.n	800554a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fed7 	bl	80062f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005554:	2b40      	cmp	r3, #64	; 0x40
 8005556:	d10e      	bne.n	8005576 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005562:	2b40      	cmp	r3, #64	; 0x40
 8005564:	d107      	bne.n	8005576 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800556e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 fa0b 	bl	800598c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b20      	cmp	r3, #32
 8005582:	d10e      	bne.n	80055a2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f003 0320 	and.w	r3, r3, #32
 800558e:	2b20      	cmp	r3, #32
 8005590:	d107      	bne.n	80055a2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f06f 0220 	mvn.w	r2, #32
 800559a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fe97 	bl	80062d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055a2:	bf00      	nop
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e105      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x226>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2202      	movs	r2, #2
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b14      	cmp	r3, #20
 80055da:	f200 80f0 	bhi.w	80057be <HAL_TIM_PWM_ConfigChannel+0x212>
 80055de:	a201      	add	r2, pc, #4	; (adr r2, 80055e4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80055e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e4:	08005639 	.word	0x08005639
 80055e8:	080057bf 	.word	0x080057bf
 80055ec:	080057bf 	.word	0x080057bf
 80055f0:	080057bf 	.word	0x080057bf
 80055f4:	08005679 	.word	0x08005679
 80055f8:	080057bf 	.word	0x080057bf
 80055fc:	080057bf 	.word	0x080057bf
 8005600:	080057bf 	.word	0x080057bf
 8005604:	080056bb 	.word	0x080056bb
 8005608:	080057bf 	.word	0x080057bf
 800560c:	080057bf 	.word	0x080057bf
 8005610:	080057bf 	.word	0x080057bf
 8005614:	080056fb 	.word	0x080056fb
 8005618:	080057bf 	.word	0x080057bf
 800561c:	080057bf 	.word	0x080057bf
 8005620:	080057bf 	.word	0x080057bf
 8005624:	0800573d 	.word	0x0800573d
 8005628:	080057bf 	.word	0x080057bf
 800562c:	080057bf 	.word	0x080057bf
 8005630:	080057bf 	.word	0x080057bf
 8005634:	0800577d 	.word	0x0800577d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68b9      	ldr	r1, [r7, #8]
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fa4e 	bl	8005ae0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	699a      	ldr	r2, [r3, #24]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0208 	orr.w	r2, r2, #8
 8005652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699a      	ldr	r2, [r3, #24]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0204 	bic.w	r2, r2, #4
 8005662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6999      	ldr	r1, [r3, #24]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	691a      	ldr	r2, [r3, #16]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	619a      	str	r2, [r3, #24]
      break;
 8005676:	e0a3      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	4618      	mov	r0, r3
 8005680:	f000 faa0 	bl	8005bc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699a      	ldr	r2, [r3, #24]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699a      	ldr	r2, [r3, #24]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6999      	ldr	r1, [r3, #24]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	021a      	lsls	r2, r3, #8
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	430a      	orrs	r2, r1
 80056b6:	619a      	str	r2, [r3, #24]
      break;
 80056b8:	e082      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68b9      	ldr	r1, [r7, #8]
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 faf7 	bl	8005cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69da      	ldr	r2, [r3, #28]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f042 0208 	orr.w	r2, r2, #8
 80056d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	69da      	ldr	r2, [r3, #28]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f022 0204 	bic.w	r2, r2, #4
 80056e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	69d9      	ldr	r1, [r3, #28]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	691a      	ldr	r2, [r3, #16]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	61da      	str	r2, [r3, #28]
      break;
 80056f8:	e062      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68b9      	ldr	r1, [r7, #8]
 8005700:	4618      	mov	r0, r3
 8005702:	f000 fb4d 	bl	8005da0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	69da      	ldr	r2, [r3, #28]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	69da      	ldr	r2, [r3, #28]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69d9      	ldr	r1, [r3, #28]
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	021a      	lsls	r2, r3, #8
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	61da      	str	r2, [r3, #28]
      break;
 800573a:	e041      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68b9      	ldr	r1, [r7, #8]
 8005742:	4618      	mov	r0, r3
 8005744:	f000 fb84 	bl	8005e50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f042 0208 	orr.w	r2, r2, #8
 8005756:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0204 	bic.w	r2, r2, #4
 8005766:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	691a      	ldr	r2, [r3, #16]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800577a:	e021      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	4618      	mov	r0, r3
 8005784:	f000 fbb6 	bl	8005ef4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005796:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	021a      	lsls	r2, r3, #8
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80057bc:	e000      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80057be:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop

080057dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_TIM_ConfigClockSource+0x18>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e0a6      	b.n	8005942 <HAL_TIM_ConfigClockSource+0x166>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4b4f      	ldr	r3, [pc, #316]	; (800594c <HAL_TIM_ConfigClockSource+0x170>)
 8005810:	4013      	ands	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800581a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b40      	cmp	r3, #64	; 0x40
 800582a:	d067      	beq.n	80058fc <HAL_TIM_ConfigClockSource+0x120>
 800582c:	2b40      	cmp	r3, #64	; 0x40
 800582e:	d80b      	bhi.n	8005848 <HAL_TIM_ConfigClockSource+0x6c>
 8005830:	2b10      	cmp	r3, #16
 8005832:	d073      	beq.n	800591c <HAL_TIM_ConfigClockSource+0x140>
 8005834:	2b10      	cmp	r3, #16
 8005836:	d802      	bhi.n	800583e <HAL_TIM_ConfigClockSource+0x62>
 8005838:	2b00      	cmp	r3, #0
 800583a:	d06f      	beq.n	800591c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800583c:	e078      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800583e:	2b20      	cmp	r3, #32
 8005840:	d06c      	beq.n	800591c <HAL_TIM_ConfigClockSource+0x140>
 8005842:	2b30      	cmp	r3, #48	; 0x30
 8005844:	d06a      	beq.n	800591c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005846:	e073      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005848:	2b70      	cmp	r3, #112	; 0x70
 800584a:	d00d      	beq.n	8005868 <HAL_TIM_ConfigClockSource+0x8c>
 800584c:	2b70      	cmp	r3, #112	; 0x70
 800584e:	d804      	bhi.n	800585a <HAL_TIM_ConfigClockSource+0x7e>
 8005850:	2b50      	cmp	r3, #80	; 0x50
 8005852:	d033      	beq.n	80058bc <HAL_TIM_ConfigClockSource+0xe0>
 8005854:	2b60      	cmp	r3, #96	; 0x60
 8005856:	d041      	beq.n	80058dc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005858:	e06a      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800585a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585e:	d066      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x152>
 8005860:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005864:	d017      	beq.n	8005896 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005866:	e063      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6818      	ldr	r0, [r3, #0]
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	6899      	ldr	r1, [r3, #8]
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685a      	ldr	r2, [r3, #4]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f000 fc0a 	bl	8006090 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800588a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	609a      	str	r2, [r3, #8]
      break;
 8005894:	e04c      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6818      	ldr	r0, [r3, #0]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	6899      	ldr	r1, [r3, #8]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f000 fbf3 	bl	8006090 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689a      	ldr	r2, [r3, #8]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058b8:	609a      	str	r2, [r3, #8]
      break;
 80058ba:	e039      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6818      	ldr	r0, [r3, #0]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	6859      	ldr	r1, [r3, #4]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	461a      	mov	r2, r3
 80058ca:	f000 fb67 	bl	8005f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2150      	movs	r1, #80	; 0x50
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 fbc0 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 80058da:	e029      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6818      	ldr	r0, [r3, #0]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	6859      	ldr	r1, [r3, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	461a      	mov	r2, r3
 80058ea:	f000 fb86 	bl	8005ffa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2160      	movs	r1, #96	; 0x60
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fbb0 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 80058fa:	e019      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6818      	ldr	r0, [r3, #0]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	6859      	ldr	r1, [r3, #4]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	461a      	mov	r2, r3
 800590a:	f000 fb47 	bl	8005f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2140      	movs	r1, #64	; 0x40
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fba0 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 800591a:	e009      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4619      	mov	r1, r3
 8005926:	4610      	mov	r0, r2
 8005928:	f000 fb97 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 800592c:	e000      	b.n	8005930 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800592e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	fffeff88 	.word	0xfffeff88

08005950 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a40      	ldr	r2, [pc, #256]	; (8005ab4 <TIM_Base_SetConfig+0x114>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d013      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059be:	d00f      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a3d      	ldr	r2, [pc, #244]	; (8005ab8 <TIM_Base_SetConfig+0x118>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a3c      	ldr	r2, [pc, #240]	; (8005abc <TIM_Base_SetConfig+0x11c>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a3b      	ldr	r2, [pc, #236]	; (8005ac0 <TIM_Base_SetConfig+0x120>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a3a      	ldr	r2, [pc, #232]	; (8005ac4 <TIM_Base_SetConfig+0x124>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d108      	bne.n	80059f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a2f      	ldr	r2, [pc, #188]	; (8005ab4 <TIM_Base_SetConfig+0x114>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d02b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a00:	d027      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a2c      	ldr	r2, [pc, #176]	; (8005ab8 <TIM_Base_SetConfig+0x118>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d023      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a2b      	ldr	r2, [pc, #172]	; (8005abc <TIM_Base_SetConfig+0x11c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d01f      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a2a      	ldr	r2, [pc, #168]	; (8005ac0 <TIM_Base_SetConfig+0x120>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a29      	ldr	r2, [pc, #164]	; (8005ac4 <TIM_Base_SetConfig+0x124>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d017      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a28      	ldr	r2, [pc, #160]	; (8005ac8 <TIM_Base_SetConfig+0x128>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a27      	ldr	r2, [pc, #156]	; (8005acc <TIM_Base_SetConfig+0x12c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00f      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a26      	ldr	r2, [pc, #152]	; (8005ad0 <TIM_Base_SetConfig+0x130>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a25      	ldr	r2, [pc, #148]	; (8005ad4 <TIM_Base_SetConfig+0x134>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d007      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a24      	ldr	r2, [pc, #144]	; (8005ad8 <TIM_Base_SetConfig+0x138>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d003      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a23      	ldr	r2, [pc, #140]	; (8005adc <TIM_Base_SetConfig+0x13c>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d108      	bne.n	8005a64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a0a      	ldr	r2, [pc, #40]	; (8005ab4 <TIM_Base_SetConfig+0x114>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d003      	beq.n	8005a98 <TIM_Base_SetConfig+0xf8>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a0c      	ldr	r2, [pc, #48]	; (8005ac4 <TIM_Base_SetConfig+0x124>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d103      	bne.n	8005aa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	691a      	ldr	r2, [r3, #16]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	615a      	str	r2, [r3, #20]
}
 8005aa6:	bf00      	nop
 8005aa8:	3714      	adds	r7, #20
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40000800 	.word	0x40000800
 8005ac0:	40000c00 	.word	0x40000c00
 8005ac4:	40010400 	.word	0x40010400
 8005ac8:	40014000 	.word	0x40014000
 8005acc:	40014400 	.word	0x40014400
 8005ad0:	40014800 	.word	0x40014800
 8005ad4:	40001800 	.word	0x40001800
 8005ad8:	40001c00 	.word	0x40001c00
 8005adc:	40002000 	.word	0x40002000

08005ae0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b087      	sub	sp, #28
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	f023 0201 	bic.w	r2, r3, #1
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	4b2b      	ldr	r3, [pc, #172]	; (8005bb8 <TIM_OC1_SetConfig+0xd8>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f023 0303 	bic.w	r3, r3, #3
 8005b16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f023 0302 	bic.w	r3, r3, #2
 8005b28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a21      	ldr	r2, [pc, #132]	; (8005bbc <TIM_OC1_SetConfig+0xdc>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d003      	beq.n	8005b44 <TIM_OC1_SetConfig+0x64>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a20      	ldr	r2, [pc, #128]	; (8005bc0 <TIM_OC1_SetConfig+0xe0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d10c      	bne.n	8005b5e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f023 0308 	bic.w	r3, r3, #8
 8005b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f023 0304 	bic.w	r3, r3, #4
 8005b5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a16      	ldr	r2, [pc, #88]	; (8005bbc <TIM_OC1_SetConfig+0xdc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d003      	beq.n	8005b6e <TIM_OC1_SetConfig+0x8e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a15      	ldr	r2, [pc, #84]	; (8005bc0 <TIM_OC1_SetConfig+0xe0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d111      	bne.n	8005b92 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	621a      	str	r2, [r3, #32]
}
 8005bac:	bf00      	nop
 8005bae:	371c      	adds	r7, #28
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr
 8005bb8:	fffeff8f 	.word	0xfffeff8f
 8005bbc:	40010000 	.word	0x40010000
 8005bc0:	40010400 	.word	0x40010400

08005bc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	f023 0210 	bic.w	r2, r3, #16
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4b2e      	ldr	r3, [pc, #184]	; (8005ca8 <TIM_OC2_SetConfig+0xe4>)
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	021b      	lsls	r3, r3, #8
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f023 0320 	bic.w	r3, r3, #32
 8005c0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a23      	ldr	r2, [pc, #140]	; (8005cac <TIM_OC2_SetConfig+0xe8>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d003      	beq.n	8005c2c <TIM_OC2_SetConfig+0x68>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a22      	ldr	r2, [pc, #136]	; (8005cb0 <TIM_OC2_SetConfig+0xec>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d10d      	bne.n	8005c48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	011b      	lsls	r3, r3, #4
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a18      	ldr	r2, [pc, #96]	; (8005cac <TIM_OC2_SetConfig+0xe8>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d003      	beq.n	8005c58 <TIM_OC2_SetConfig+0x94>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a17      	ldr	r2, [pc, #92]	; (8005cb0 <TIM_OC2_SetConfig+0xec>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d113      	bne.n	8005c80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	feff8fff 	.word	0xfeff8fff
 8005cac:	40010000 	.word	0x40010000
 8005cb0:	40010400 	.word	0x40010400

08005cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b087      	sub	sp, #28
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	69db      	ldr	r3, [r3, #28]
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	4b2d      	ldr	r3, [pc, #180]	; (8005d94 <TIM_OC3_SetConfig+0xe0>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0303 	bic.w	r3, r3, #3
 8005cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	021b      	lsls	r3, r3, #8
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a22      	ldr	r2, [pc, #136]	; (8005d98 <TIM_OC3_SetConfig+0xe4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d003      	beq.n	8005d1a <TIM_OC3_SetConfig+0x66>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a21      	ldr	r2, [pc, #132]	; (8005d9c <TIM_OC3_SetConfig+0xe8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d10d      	bne.n	8005d36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	021b      	lsls	r3, r3, #8
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a17      	ldr	r2, [pc, #92]	; (8005d98 <TIM_OC3_SetConfig+0xe4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d003      	beq.n	8005d46 <TIM_OC3_SetConfig+0x92>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a16      	ldr	r2, [pc, #88]	; (8005d9c <TIM_OC3_SetConfig+0xe8>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d113      	bne.n	8005d6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	621a      	str	r2, [r3, #32]
}
 8005d88:	bf00      	nop
 8005d8a:	371c      	adds	r7, #28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	fffeff8f 	.word	0xfffeff8f
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40010400 	.word	0x40010400

08005da0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4b1e      	ldr	r3, [pc, #120]	; (8005e44 <TIM_OC4_SetConfig+0xa4>)
 8005dcc:	4013      	ands	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	021b      	lsls	r3, r3, #8
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	031b      	lsls	r3, r3, #12
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a13      	ldr	r2, [pc, #76]	; (8005e48 <TIM_OC4_SetConfig+0xa8>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_OC4_SetConfig+0x68>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a12      	ldr	r2, [pc, #72]	; (8005e4c <TIM_OC4_SetConfig+0xac>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d109      	bne.n	8005e1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	019b      	lsls	r3, r3, #6
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	621a      	str	r2, [r3, #32]
}
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	feff8fff 	.word	0xfeff8fff
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40010400 	.word	0x40010400

08005e50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	4b1b      	ldr	r3, [pc, #108]	; (8005ee8 <TIM_OC5_SetConfig+0x98>)
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	041b      	lsls	r3, r3, #16
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a12      	ldr	r2, [pc, #72]	; (8005eec <TIM_OC5_SetConfig+0x9c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d003      	beq.n	8005eae <TIM_OC5_SetConfig+0x5e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a11      	ldr	r2, [pc, #68]	; (8005ef0 <TIM_OC5_SetConfig+0xa0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d109      	bne.n	8005ec2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	621a      	str	r2, [r3, #32]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	fffeff8f 	.word	0xfffeff8f
 8005eec:	40010000 	.word	0x40010000
 8005ef0:	40010400 	.word	0x40010400

08005ef4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4b1c      	ldr	r3, [pc, #112]	; (8005f90 <TIM_OC6_SetConfig+0x9c>)
 8005f20:	4013      	ands	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	021b      	lsls	r3, r3, #8
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005f36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	051b      	lsls	r3, r3, #20
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a13      	ldr	r2, [pc, #76]	; (8005f94 <TIM_OC6_SetConfig+0xa0>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d003      	beq.n	8005f54 <TIM_OC6_SetConfig+0x60>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a12      	ldr	r2, [pc, #72]	; (8005f98 <TIM_OC6_SetConfig+0xa4>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d109      	bne.n	8005f68 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	029b      	lsls	r3, r3, #10
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	621a      	str	r2, [r3, #32]
}
 8005f82:	bf00      	nop
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	feff8fff 	.word	0xfeff8fff
 8005f94:	40010000 	.word	0x40010000
 8005f98:	40010400 	.word	0x40010400

08005f9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	f023 0201 	bic.w	r2, r3, #1
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	011b      	lsls	r3, r3, #4
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f023 030a 	bic.w	r3, r3, #10
 8005fd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	bf00      	nop
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b087      	sub	sp, #28
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	60b9      	str	r1, [r7, #8]
 8006004:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	f023 0210 	bic.w	r2, r3, #16
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006024:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	031b      	lsls	r3, r3, #12
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	4313      	orrs	r3, r2
 800602e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006036:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	621a      	str	r2, [r3, #32]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800605a:	b480      	push	{r7}
 800605c:	b085      	sub	sp, #20
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
 8006062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	f043 0307 	orr.w	r3, r3, #7
 800607c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	609a      	str	r2, [r3, #8]
}
 8006084:	bf00      	nop
 8006086:	3714      	adds	r7, #20
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006090:	b480      	push	{r7}
 8006092:	b087      	sub	sp, #28
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
 800609c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	021a      	lsls	r2, r3, #8
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	431a      	orrs	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	609a      	str	r2, [r3, #8]
}
 80060c4:	bf00      	nop
 80060c6:	371c      	adds	r7, #28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 031f 	and.w	r3, r3, #31
 80060e2:	2201      	movs	r2, #1
 80060e4:	fa02 f303 	lsl.w	r3, r2, r3
 80060e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a1a      	ldr	r2, [r3, #32]
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	43db      	mvns	r3, r3
 80060f2:	401a      	ands	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a1a      	ldr	r2, [r3, #32]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f003 031f 	and.w	r3, r3, #31
 8006102:	6879      	ldr	r1, [r7, #4]
 8006104:	fa01 f303 	lsl.w	r3, r1, r3
 8006108:	431a      	orrs	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	621a      	str	r2, [r3, #32]
}
 800610e:	bf00      	nop
 8006110:	371c      	adds	r7, #28
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
	...

0800611c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006130:	2302      	movs	r3, #2
 8006132:	e045      	b.n	80061c0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2202      	movs	r2, #2
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1c      	ldr	r2, [pc, #112]	; (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d004      	beq.n	8006168 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1b      	ldr	r2, [pc, #108]	; (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d108      	bne.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800616e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006180:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006192:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	4313      	orrs	r3, r2
 800619c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68ba      	ldr	r2, [r7, #8]
 80061ac:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	40010000 	.word	0x40010000
 80061d0:	40010400 	.word	0x40010400

080061d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061de:	2300      	movs	r3, #0
 80061e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d101      	bne.n	80061f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061ec:	2302      	movs	r3, #2
 80061ee:	e065      	b.n	80062bc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	4313      	orrs	r3, r2
 8006212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	4313      	orrs	r3, r2
 8006220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4313      	orrs	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	4313      	orrs	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	041b      	lsls	r3, r3, #16
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a16      	ldr	r2, [pc, #88]	; (80062c8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d004      	beq.n	800627e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a14      	ldr	r2, [pc, #80]	; (80062cc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d115      	bne.n	80062aa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	051b      	lsls	r3, r3, #20
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	4313      	orrs	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3714      	adds	r7, #20
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	40010000 	.word	0x40010000
 80062cc:	40010400 	.word	0x40010400

080062d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e040      	b.n	80063a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006322:	2b00      	cmp	r3, #0
 8006324:	d106      	bne.n	8006334 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f004 fa54 	bl	800a7dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2224      	movs	r2, #36	; 0x24
 8006338:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0201 	bic.w	r2, r2, #1
 8006348:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fa66 	bl	800681c <UART_SetConfig>
 8006350:	4603      	mov	r3, r0
 8006352:	2b01      	cmp	r3, #1
 8006354:	d101      	bne.n	800635a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e022      	b.n	80063a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 fcfe 	bl	8006d64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006376:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006386:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f042 0201 	orr.w	r2, r2, #1
 8006396:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 fd85 	bl	8006ea8 <UART_CheckIdleState>
 800639e:	4603      	mov	r3, r0
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3708      	adds	r7, #8
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	4613      	mov	r3, r2
 80063b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063ba:	2b20      	cmp	r3, #32
 80063bc:	d164      	bne.n	8006488 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_UART_Transmit_DMA+0x22>
 80063c4:	88fb      	ldrh	r3, [r7, #6]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e05d      	b.n	800648a <HAL_UART_Transmit_DMA+0xe2>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_UART_Transmit_DMA+0x34>
 80063d8:	2302      	movs	r3, #2
 80063da:	e056      	b.n	800648a <HAL_UART_Transmit_DMA+0xe2>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	88fa      	ldrh	r2, [r7, #6]
 80063ee:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	88fa      	ldrh	r2, [r7, #6]
 80063f6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2221      	movs	r2, #33	; 0x21
 8006404:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800640a:	2b00      	cmp	r3, #0
 800640c:	d02a      	beq.n	8006464 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006412:	4a20      	ldr	r2, [pc, #128]	; (8006494 <HAL_UART_Transmit_DMA+0xec>)
 8006414:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800641a:	4a1f      	ldr	r2, [pc, #124]	; (8006498 <HAL_UART_Transmit_DMA+0xf0>)
 800641c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006422:	4a1e      	ldr	r2, [pc, #120]	; (800649c <HAL_UART_Transmit_DMA+0xf4>)
 8006424:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800642a:	2200      	movs	r2, #0
 800642c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006436:	4619      	mov	r1, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	3328      	adds	r3, #40	; 0x28
 800643e:	461a      	mov	r2, r3
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	f7fb ff8d 	bl	8002360 <HAL_DMA_Start_IT>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00b      	beq.n	8006464 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2210      	movs	r2, #16
 8006450:	67da      	str	r2, [r3, #124]	; 0x7c

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2220      	movs	r2, #32
 800645e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e012      	b.n	800648a <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2240      	movs	r2, #64	; 0x40
 800646a:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006482:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	e000      	b.n	800648a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006488:	2302      	movs	r3, #2
  }
}
 800648a:	4618      	mov	r0, r3
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	08007001 	.word	0x08007001
 8006498:	08007051 	.word	0x08007051
 800649c:	080070ed 	.word	0x080070ed

080064a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	4613      	mov	r3, r2
 80064ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d16c      	bne.n	8006590 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d002      	beq.n	80064c2 <HAL_UART_Receive_DMA+0x22>
 80064bc:	88fb      	ldrh	r3, [r7, #6]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e065      	b.n	8006592 <HAL_UART_Receive_DMA+0xf2>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d101      	bne.n	80064d4 <HAL_UART_Receive_DMA+0x34>
 80064d0:	2302      	movs	r3, #2
 80064d2:	e05e      	b.n	8006592 <HAL_UART_Receive_DMA+0xf2>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	88fa      	ldrh	r2, [r7, #6]
 80064e6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2222      	movs	r2, #34	; 0x22
 80064f4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d02a      	beq.n	8006554 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <HAL_UART_Receive_DMA+0xfc>)
 8006504:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800650a:	4a25      	ldr	r2, [pc, #148]	; (80065a0 <HAL_UART_Receive_DMA+0x100>)
 800650c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006512:	4a24      	ldr	r2, [pc, #144]	; (80065a4 <HAL_UART_Receive_DMA+0x104>)
 8006514:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800651a:	2200      	movs	r2, #0
 800651c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3324      	adds	r3, #36	; 0x24
 8006528:	4619      	mov	r1, r3
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800652e:	461a      	mov	r2, r3
 8006530:	88fb      	ldrh	r3, [r7, #6]
 8006532:	f7fb ff15 	bl	8002360 <HAL_DMA_Start_IT>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00b      	beq.n	8006554 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2210      	movs	r2, #16
 8006540:	67da      	str	r2, [r3, #124]	; 0x7c

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2220      	movs	r2, #32
 800654e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e01e      	b.n	8006592 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800656a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f042 0201 	orr.w	r2, r2, #1
 800657a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800658a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e000      	b.n	8006592 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8006590:	2302      	movs	r3, #2
  }
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	0800706d 	.word	0x0800706d
 80065a0:	080070d1 	.word	0x080070d1
 80065a4:	080070ed 	.word	0x080070ed

080065a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b088      	sub	sp, #32
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d113      	bne.n	80065fe <HAL_UART_IRQHandler+0x56>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00e      	beq.n	80065fe <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	f003 0320 	and.w	r3, r3, #32
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d009      	beq.n	80065fe <HAL_UART_IRQHandler+0x56>
    {
      if (huart->RxISR != NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 80eb 	beq.w	80067ca <HAL_UART_IRQHandler+0x222>
      {
        huart->RxISR(huart);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	4798      	blx	r3
      }
      return;
 80065fc:	e0e5      	b.n	80067ca <HAL_UART_IRQHandler+0x222>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	2b00      	cmp	r3, #0
 8006602:	f000 80c0 	beq.w	8006786 <HAL_UART_IRQHandler+0x1de>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f003 0301 	and.w	r3, r3, #1
 800660c:	2b00      	cmp	r3, #0
 800660e:	d105      	bne.n	800661c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006616:	2b00      	cmp	r3, #0
 8006618:	f000 80b5 	beq.w	8006786 <HAL_UART_IRQHandler+0x1de>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00e      	beq.n	8006644 <HAL_UART_IRQHandler+0x9c>
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800662c:	2b00      	cmp	r3, #0
 800662e:	d009      	beq.n	8006644 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2201      	movs	r2, #1
 8006636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800663c:	f043 0201 	orr.w	r2, r3, #1
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	f003 0302 	and.w	r3, r3, #2
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00e      	beq.n	800666c <HAL_UART_IRQHandler+0xc4>
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d009      	beq.n	800666c <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2202      	movs	r2, #2
 800665e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006664:	f043 0204 	orr.w	r2, r3, #4
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f003 0304 	and.w	r3, r3, #4
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00e      	beq.n	8006694 <HAL_UART_IRQHandler+0xec>
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d009      	beq.n	8006694 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2204      	movs	r2, #4
 8006686:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800668c:	f043 0202 	orr.w	r2, r3, #2
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	f003 0308 	and.w	r3, r3, #8
 800669a:	2b00      	cmp	r3, #0
 800669c:	d013      	beq.n	80066c6 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	f003 0320 	and.w	r3, r3, #32
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d104      	bne.n	80066b2 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d009      	beq.n	80066c6 <HAL_UART_IRQHandler+0x11e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2208      	movs	r2, #8
 80066b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066be:	f043 0208 	orr.w	r2, r3, #8
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d07f      	beq.n	80067ce <HAL_UART_IRQHandler+0x226>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	f003 0320 	and.w	r3, r3, #32
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00c      	beq.n	80066f2 <HAL_UART_IRQHandler+0x14a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	f003 0320 	and.w	r3, r3, #32
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d007      	beq.n	80066f2 <HAL_UART_IRQHandler+0x14a>
      {
        if (huart->RxISR != NULL)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_UART_IRQHandler+0x14a>
        {
          huart->RxISR(huart);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066f6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006702:	2b40      	cmp	r3, #64	; 0x40
 8006704:	d004      	beq.n	8006710 <HAL_UART_IRQHandler+0x168>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800670c:	2b00      	cmp	r3, #0
 800670e:	d031      	beq.n	8006774 <HAL_UART_IRQHandler+0x1cc>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fc55 	bl	8006fc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006720:	2b40      	cmp	r3, #64	; 0x40
 8006722:	d123      	bne.n	800676c <HAL_UART_IRQHandler+0x1c4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689a      	ldr	r2, [r3, #8]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006732:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006738:	2b00      	cmp	r3, #0
 800673a:	d013      	beq.n	8006764 <HAL_UART_IRQHandler+0x1bc>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006740:	4a26      	ldr	r2, [pc, #152]	; (80067dc <HAL_UART_IRQHandler+0x234>)
 8006742:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006748:	4618      	mov	r0, r3
 800674a:	f7fb fed9 	bl	8002500 <HAL_DMA_Abort_IT>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d016      	beq.n	8006782 <HAL_UART_IRQHandler+0x1da>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800675e:	4610      	mov	r0, r2
 8006760:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006762:	e00e      	b.n	8006782 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 f84f 	bl	8006808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800676a:	e00a      	b.n	8006782 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 f84b 	bl	8006808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006772:	e006      	b.n	8006782 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f847 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006780:	e025      	b.n	80067ce <HAL_UART_IRQHandler+0x226>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006782:	bf00      	nop
    return;
 8006784:	e023      	b.n	80067ce <HAL_UART_IRQHandler+0x226>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00d      	beq.n	80067ac <HAL_UART_IRQHandler+0x204>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006796:	2b00      	cmp	r3, #0
 8006798:	d008      	beq.n	80067ac <HAL_UART_IRQHandler+0x204>
  {
    if (huart->TxISR != NULL)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d017      	beq.n	80067d2 <HAL_UART_IRQHandler+0x22a>
    {
      huart->TxISR(huart);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	4798      	blx	r3
    }
    return;
 80067aa:	e012      	b.n	80067d2 <HAL_UART_IRQHandler+0x22a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00e      	beq.n	80067d4 <HAL_UART_IRQHandler+0x22c>
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d009      	beq.n	80067d4 <HAL_UART_IRQHandler+0x22c>
  {
    UART_EndTransmit_IT(huart);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 fce5 	bl	8007190 <UART_EndTransmit_IT>
    return;
 80067c6:	bf00      	nop
 80067c8:	e004      	b.n	80067d4 <HAL_UART_IRQHandler+0x22c>
      return;
 80067ca:	bf00      	nop
 80067cc:	e002      	b.n	80067d4 <HAL_UART_IRQHandler+0x22c>
    return;
 80067ce:	bf00      	nop
 80067d0:	e000      	b.n	80067d4 <HAL_UART_IRQHandler+0x22c>
    return;
 80067d2:	bf00      	nop
  }

}
 80067d4:	3720      	adds	r7, #32
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	08007165 	.word	0x08007165

080067e0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b088      	sub	sp, #32
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006824:	2300      	movs	r3, #0
 8006826:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006828:	2300      	movs	r3, #0
 800682a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	431a      	orrs	r2, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	431a      	orrs	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	4bb1      	ldr	r3, [pc, #708]	; (8006b10 <UART_SetConfig+0x2f4>)
 800684c:	4013      	ands	r3, r2
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	6812      	ldr	r2, [r2, #0]
 8006852:	6939      	ldr	r1, [r7, #16]
 8006854:	430b      	orrs	r3, r1
 8006856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68da      	ldr	r2, [r3, #12]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	430a      	orrs	r2, r1
 8006890:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a9f      	ldr	r2, [pc, #636]	; (8006b14 <UART_SetConfig+0x2f8>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d121      	bne.n	80068e0 <UART_SetConfig+0xc4>
 800689c:	4b9e      	ldr	r3, [pc, #632]	; (8006b18 <UART_SetConfig+0x2fc>)
 800689e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d816      	bhi.n	80068d8 <UART_SetConfig+0xbc>
 80068aa:	a201      	add	r2, pc, #4	; (adr r2, 80068b0 <UART_SetConfig+0x94>)
 80068ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b0:	080068c1 	.word	0x080068c1
 80068b4:	080068cd 	.word	0x080068cd
 80068b8:	080068c7 	.word	0x080068c7
 80068bc:	080068d3 	.word	0x080068d3
 80068c0:	2301      	movs	r3, #1
 80068c2:	77fb      	strb	r3, [r7, #31]
 80068c4:	e151      	b.n	8006b6a <UART_SetConfig+0x34e>
 80068c6:	2302      	movs	r3, #2
 80068c8:	77fb      	strb	r3, [r7, #31]
 80068ca:	e14e      	b.n	8006b6a <UART_SetConfig+0x34e>
 80068cc:	2304      	movs	r3, #4
 80068ce:	77fb      	strb	r3, [r7, #31]
 80068d0:	e14b      	b.n	8006b6a <UART_SetConfig+0x34e>
 80068d2:	2308      	movs	r3, #8
 80068d4:	77fb      	strb	r3, [r7, #31]
 80068d6:	e148      	b.n	8006b6a <UART_SetConfig+0x34e>
 80068d8:	2310      	movs	r3, #16
 80068da:	77fb      	strb	r3, [r7, #31]
 80068dc:	bf00      	nop
 80068de:	e144      	b.n	8006b6a <UART_SetConfig+0x34e>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a8d      	ldr	r2, [pc, #564]	; (8006b1c <UART_SetConfig+0x300>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d134      	bne.n	8006954 <UART_SetConfig+0x138>
 80068ea:	4b8b      	ldr	r3, [pc, #556]	; (8006b18 <UART_SetConfig+0x2fc>)
 80068ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068f0:	f003 030c 	and.w	r3, r3, #12
 80068f4:	2b0c      	cmp	r3, #12
 80068f6:	d829      	bhi.n	800694c <UART_SetConfig+0x130>
 80068f8:	a201      	add	r2, pc, #4	; (adr r2, 8006900 <UART_SetConfig+0xe4>)
 80068fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fe:	bf00      	nop
 8006900:	08006935 	.word	0x08006935
 8006904:	0800694d 	.word	0x0800694d
 8006908:	0800694d 	.word	0x0800694d
 800690c:	0800694d 	.word	0x0800694d
 8006910:	08006941 	.word	0x08006941
 8006914:	0800694d 	.word	0x0800694d
 8006918:	0800694d 	.word	0x0800694d
 800691c:	0800694d 	.word	0x0800694d
 8006920:	0800693b 	.word	0x0800693b
 8006924:	0800694d 	.word	0x0800694d
 8006928:	0800694d 	.word	0x0800694d
 800692c:	0800694d 	.word	0x0800694d
 8006930:	08006947 	.word	0x08006947
 8006934:	2300      	movs	r3, #0
 8006936:	77fb      	strb	r3, [r7, #31]
 8006938:	e117      	b.n	8006b6a <UART_SetConfig+0x34e>
 800693a:	2302      	movs	r3, #2
 800693c:	77fb      	strb	r3, [r7, #31]
 800693e:	e114      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006940:	2304      	movs	r3, #4
 8006942:	77fb      	strb	r3, [r7, #31]
 8006944:	e111      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006946:	2308      	movs	r3, #8
 8006948:	77fb      	strb	r3, [r7, #31]
 800694a:	e10e      	b.n	8006b6a <UART_SetConfig+0x34e>
 800694c:	2310      	movs	r3, #16
 800694e:	77fb      	strb	r3, [r7, #31]
 8006950:	bf00      	nop
 8006952:	e10a      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a71      	ldr	r2, [pc, #452]	; (8006b20 <UART_SetConfig+0x304>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d120      	bne.n	80069a0 <UART_SetConfig+0x184>
 800695e:	4b6e      	ldr	r3, [pc, #440]	; (8006b18 <UART_SetConfig+0x2fc>)
 8006960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006964:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006968:	2b10      	cmp	r3, #16
 800696a:	d00f      	beq.n	800698c <UART_SetConfig+0x170>
 800696c:	2b10      	cmp	r3, #16
 800696e:	d802      	bhi.n	8006976 <UART_SetConfig+0x15a>
 8006970:	2b00      	cmp	r3, #0
 8006972:	d005      	beq.n	8006980 <UART_SetConfig+0x164>
 8006974:	e010      	b.n	8006998 <UART_SetConfig+0x17c>
 8006976:	2b20      	cmp	r3, #32
 8006978:	d005      	beq.n	8006986 <UART_SetConfig+0x16a>
 800697a:	2b30      	cmp	r3, #48	; 0x30
 800697c:	d009      	beq.n	8006992 <UART_SetConfig+0x176>
 800697e:	e00b      	b.n	8006998 <UART_SetConfig+0x17c>
 8006980:	2300      	movs	r3, #0
 8006982:	77fb      	strb	r3, [r7, #31]
 8006984:	e0f1      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006986:	2302      	movs	r3, #2
 8006988:	77fb      	strb	r3, [r7, #31]
 800698a:	e0ee      	b.n	8006b6a <UART_SetConfig+0x34e>
 800698c:	2304      	movs	r3, #4
 800698e:	77fb      	strb	r3, [r7, #31]
 8006990:	e0eb      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006992:	2308      	movs	r3, #8
 8006994:	77fb      	strb	r3, [r7, #31]
 8006996:	e0e8      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006998:	2310      	movs	r3, #16
 800699a:	77fb      	strb	r3, [r7, #31]
 800699c:	bf00      	nop
 800699e:	e0e4      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a5f      	ldr	r2, [pc, #380]	; (8006b24 <UART_SetConfig+0x308>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d120      	bne.n	80069ec <UART_SetConfig+0x1d0>
 80069aa:	4b5b      	ldr	r3, [pc, #364]	; (8006b18 <UART_SetConfig+0x2fc>)
 80069ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069b0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80069b4:	2b40      	cmp	r3, #64	; 0x40
 80069b6:	d00f      	beq.n	80069d8 <UART_SetConfig+0x1bc>
 80069b8:	2b40      	cmp	r3, #64	; 0x40
 80069ba:	d802      	bhi.n	80069c2 <UART_SetConfig+0x1a6>
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <UART_SetConfig+0x1b0>
 80069c0:	e010      	b.n	80069e4 <UART_SetConfig+0x1c8>
 80069c2:	2b80      	cmp	r3, #128	; 0x80
 80069c4:	d005      	beq.n	80069d2 <UART_SetConfig+0x1b6>
 80069c6:	2bc0      	cmp	r3, #192	; 0xc0
 80069c8:	d009      	beq.n	80069de <UART_SetConfig+0x1c2>
 80069ca:	e00b      	b.n	80069e4 <UART_SetConfig+0x1c8>
 80069cc:	2300      	movs	r3, #0
 80069ce:	77fb      	strb	r3, [r7, #31]
 80069d0:	e0cb      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069d2:	2302      	movs	r3, #2
 80069d4:	77fb      	strb	r3, [r7, #31]
 80069d6:	e0c8      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069d8:	2304      	movs	r3, #4
 80069da:	77fb      	strb	r3, [r7, #31]
 80069dc:	e0c5      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069de:	2308      	movs	r3, #8
 80069e0:	77fb      	strb	r3, [r7, #31]
 80069e2:	e0c2      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069e4:	2310      	movs	r3, #16
 80069e6:	77fb      	strb	r3, [r7, #31]
 80069e8:	bf00      	nop
 80069ea:	e0be      	b.n	8006b6a <UART_SetConfig+0x34e>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a4d      	ldr	r2, [pc, #308]	; (8006b28 <UART_SetConfig+0x30c>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d124      	bne.n	8006a40 <UART_SetConfig+0x224>
 80069f6:	4b48      	ldr	r3, [pc, #288]	; (8006b18 <UART_SetConfig+0x2fc>)
 80069f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a04:	d012      	beq.n	8006a2c <UART_SetConfig+0x210>
 8006a06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a0a:	d802      	bhi.n	8006a12 <UART_SetConfig+0x1f6>
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d007      	beq.n	8006a20 <UART_SetConfig+0x204>
 8006a10:	e012      	b.n	8006a38 <UART_SetConfig+0x21c>
 8006a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a16:	d006      	beq.n	8006a26 <UART_SetConfig+0x20a>
 8006a18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a1c:	d009      	beq.n	8006a32 <UART_SetConfig+0x216>
 8006a1e:	e00b      	b.n	8006a38 <UART_SetConfig+0x21c>
 8006a20:	2300      	movs	r3, #0
 8006a22:	77fb      	strb	r3, [r7, #31]
 8006a24:	e0a1      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a26:	2302      	movs	r3, #2
 8006a28:	77fb      	strb	r3, [r7, #31]
 8006a2a:	e09e      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a2c:	2304      	movs	r3, #4
 8006a2e:	77fb      	strb	r3, [r7, #31]
 8006a30:	e09b      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a32:	2308      	movs	r3, #8
 8006a34:	77fb      	strb	r3, [r7, #31]
 8006a36:	e098      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a38:	2310      	movs	r3, #16
 8006a3a:	77fb      	strb	r3, [r7, #31]
 8006a3c:	bf00      	nop
 8006a3e:	e094      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a39      	ldr	r2, [pc, #228]	; (8006b2c <UART_SetConfig+0x310>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d124      	bne.n	8006a94 <UART_SetConfig+0x278>
 8006a4a:	4b33      	ldr	r3, [pc, #204]	; (8006b18 <UART_SetConfig+0x2fc>)
 8006a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a50:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a58:	d012      	beq.n	8006a80 <UART_SetConfig+0x264>
 8006a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a5e:	d802      	bhi.n	8006a66 <UART_SetConfig+0x24a>
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d007      	beq.n	8006a74 <UART_SetConfig+0x258>
 8006a64:	e012      	b.n	8006a8c <UART_SetConfig+0x270>
 8006a66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a6a:	d006      	beq.n	8006a7a <UART_SetConfig+0x25e>
 8006a6c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a70:	d009      	beq.n	8006a86 <UART_SetConfig+0x26a>
 8006a72:	e00b      	b.n	8006a8c <UART_SetConfig+0x270>
 8006a74:	2301      	movs	r3, #1
 8006a76:	77fb      	strb	r3, [r7, #31]
 8006a78:	e077      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a7a:	2302      	movs	r3, #2
 8006a7c:	77fb      	strb	r3, [r7, #31]
 8006a7e:	e074      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a80:	2304      	movs	r3, #4
 8006a82:	77fb      	strb	r3, [r7, #31]
 8006a84:	e071      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a86:	2308      	movs	r3, #8
 8006a88:	77fb      	strb	r3, [r7, #31]
 8006a8a:	e06e      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	77fb      	strb	r3, [r7, #31]
 8006a90:	bf00      	nop
 8006a92:	e06a      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a25      	ldr	r2, [pc, #148]	; (8006b30 <UART_SetConfig+0x314>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d124      	bne.n	8006ae8 <UART_SetConfig+0x2cc>
 8006a9e:	4b1e      	ldr	r3, [pc, #120]	; (8006b18 <UART_SetConfig+0x2fc>)
 8006aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aa4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aac:	d012      	beq.n	8006ad4 <UART_SetConfig+0x2b8>
 8006aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab2:	d802      	bhi.n	8006aba <UART_SetConfig+0x29e>
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d007      	beq.n	8006ac8 <UART_SetConfig+0x2ac>
 8006ab8:	e012      	b.n	8006ae0 <UART_SetConfig+0x2c4>
 8006aba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006abe:	d006      	beq.n	8006ace <UART_SetConfig+0x2b2>
 8006ac0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ac4:	d009      	beq.n	8006ada <UART_SetConfig+0x2be>
 8006ac6:	e00b      	b.n	8006ae0 <UART_SetConfig+0x2c4>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	77fb      	strb	r3, [r7, #31]
 8006acc:	e04d      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006ace:	2302      	movs	r3, #2
 8006ad0:	77fb      	strb	r3, [r7, #31]
 8006ad2:	e04a      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006ad4:	2304      	movs	r3, #4
 8006ad6:	77fb      	strb	r3, [r7, #31]
 8006ad8:	e047      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006ada:	2308      	movs	r3, #8
 8006adc:	77fb      	strb	r3, [r7, #31]
 8006ade:	e044      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006ae0:	2310      	movs	r3, #16
 8006ae2:	77fb      	strb	r3, [r7, #31]
 8006ae4:	bf00      	nop
 8006ae6:	e040      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a11      	ldr	r2, [pc, #68]	; (8006b34 <UART_SetConfig+0x318>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d139      	bne.n	8006b66 <UART_SetConfig+0x34a>
 8006af2:	4b09      	ldr	r3, [pc, #36]	; (8006b18 <UART_SetConfig+0x2fc>)
 8006af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b00:	d027      	beq.n	8006b52 <UART_SetConfig+0x336>
 8006b02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b06:	d817      	bhi.n	8006b38 <UART_SetConfig+0x31c>
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d01c      	beq.n	8006b46 <UART_SetConfig+0x32a>
 8006b0c:	e027      	b.n	8006b5e <UART_SetConfig+0x342>
 8006b0e:	bf00      	nop
 8006b10:	efff69f3 	.word	0xefff69f3
 8006b14:	40011000 	.word	0x40011000
 8006b18:	40023800 	.word	0x40023800
 8006b1c:	40004400 	.word	0x40004400
 8006b20:	40004800 	.word	0x40004800
 8006b24:	40004c00 	.word	0x40004c00
 8006b28:	40005000 	.word	0x40005000
 8006b2c:	40011400 	.word	0x40011400
 8006b30:	40007800 	.word	0x40007800
 8006b34:	40007c00 	.word	0x40007c00
 8006b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b3c:	d006      	beq.n	8006b4c <UART_SetConfig+0x330>
 8006b3e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b42:	d009      	beq.n	8006b58 <UART_SetConfig+0x33c>
 8006b44:	e00b      	b.n	8006b5e <UART_SetConfig+0x342>
 8006b46:	2300      	movs	r3, #0
 8006b48:	77fb      	strb	r3, [r7, #31]
 8006b4a:	e00e      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	77fb      	strb	r3, [r7, #31]
 8006b50:	e00b      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006b52:	2304      	movs	r3, #4
 8006b54:	77fb      	strb	r3, [r7, #31]
 8006b56:	e008      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006b58:	2308      	movs	r3, #8
 8006b5a:	77fb      	strb	r3, [r7, #31]
 8006b5c:	e005      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006b5e:	2310      	movs	r3, #16
 8006b60:	77fb      	strb	r3, [r7, #31]
 8006b62:	bf00      	nop
 8006b64:	e001      	b.n	8006b6a <UART_SetConfig+0x34e>
 8006b66:	2310      	movs	r3, #16
 8006b68:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b72:	d17c      	bne.n	8006c6e <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8006b74:	7ffb      	ldrb	r3, [r7, #31]
 8006b76:	2b08      	cmp	r3, #8
 8006b78:	d859      	bhi.n	8006c2e <UART_SetConfig+0x412>
 8006b7a:	a201      	add	r2, pc, #4	; (adr r2, 8006b80 <UART_SetConfig+0x364>)
 8006b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b80:	08006ba5 	.word	0x08006ba5
 8006b84:	08006bc3 	.word	0x08006bc3
 8006b88:	08006be1 	.word	0x08006be1
 8006b8c:	08006c2f 	.word	0x08006c2f
 8006b90:	08006bf9 	.word	0x08006bf9
 8006b94:	08006c2f 	.word	0x08006c2f
 8006b98:	08006c2f 	.word	0x08006c2f
 8006b9c:	08006c2f 	.word	0x08006c2f
 8006ba0:	08006c17 	.word	0x08006c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006ba4:	f7fc fea2 	bl	80038ec <HAL_RCC_GetPCLK1Freq>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	005a      	lsls	r2, r3, #1
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	085b      	lsrs	r3, r3, #1
 8006bb2:	441a      	add	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	61bb      	str	r3, [r7, #24]
        break;
 8006bc0:	e038      	b.n	8006c34 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006bc2:	f7fc fea7 	bl	8003914 <HAL_RCC_GetPCLK2Freq>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	005a      	lsls	r2, r3, #1
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	085b      	lsrs	r3, r3, #1
 8006bd0:	441a      	add	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	61bb      	str	r3, [r7, #24]
        break;
 8006bde:	e029      	b.n	8006c34 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	085a      	lsrs	r2, r3, #1
 8006be6:	4b5d      	ldr	r3, [pc, #372]	; (8006d5c <UART_SetConfig+0x540>)
 8006be8:	4413      	add	r3, r2
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	6852      	ldr	r2, [r2, #4]
 8006bee:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	61bb      	str	r3, [r7, #24]
        break;
 8006bf6:	e01d      	b.n	8006c34 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006bf8:	f7fc fdba 	bl	8003770 <HAL_RCC_GetSysClockFreq>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	005a      	lsls	r2, r3, #1
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	085b      	lsrs	r3, r3, #1
 8006c06:	441a      	add	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	61bb      	str	r3, [r7, #24]
        break;
 8006c14:	e00e      	b.n	8006c34 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	085b      	lsrs	r3, r3, #1
 8006c1c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	61bb      	str	r3, [r7, #24]
        break;
 8006c2c:	e002      	b.n	8006c34 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	75fb      	strb	r3, [r7, #23]
        break;
 8006c32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c34:	69bb      	ldr	r3, [r7, #24]
 8006c36:	2b0f      	cmp	r3, #15
 8006c38:	d916      	bls.n	8006c68 <UART_SetConfig+0x44c>
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c40:	d212      	bcs.n	8006c68 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	f023 030f 	bic.w	r3, r3, #15
 8006c4a:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	085b      	lsrs	r3, r3, #1
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	89fb      	ldrh	r3, [r7, #14]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	89fa      	ldrh	r2, [r7, #14]
 8006c64:	60da      	str	r2, [r3, #12]
 8006c66:	e06e      	b.n	8006d46 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	75fb      	strb	r3, [r7, #23]
 8006c6c:	e06b      	b.n	8006d46 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8006c6e:	7ffb      	ldrb	r3, [r7, #31]
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	d857      	bhi.n	8006d24 <UART_SetConfig+0x508>
 8006c74:	a201      	add	r2, pc, #4	; (adr r2, 8006c7c <UART_SetConfig+0x460>)
 8006c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7a:	bf00      	nop
 8006c7c:	08006ca1 	.word	0x08006ca1
 8006c80:	08006cbd 	.word	0x08006cbd
 8006c84:	08006cd9 	.word	0x08006cd9
 8006c88:	08006d25 	.word	0x08006d25
 8006c8c:	08006cf1 	.word	0x08006cf1
 8006c90:	08006d25 	.word	0x08006d25
 8006c94:	08006d25 	.word	0x08006d25
 8006c98:	08006d25 	.word	0x08006d25
 8006c9c:	08006d0d 	.word	0x08006d0d
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006ca0:	f7fc fe24 	bl	80038ec <HAL_RCC_GetPCLK1Freq>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	085b      	lsrs	r3, r3, #1
 8006cac:	441a      	add	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	61bb      	str	r3, [r7, #24]
        break;
 8006cba:	e036      	b.n	8006d2a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006cbc:	f7fc fe2a 	bl	8003914 <HAL_RCC_GetPCLK2Freq>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	085b      	lsrs	r3, r3, #1
 8006cc8:	441a      	add	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	61bb      	str	r3, [r7, #24]
        break;
 8006cd6:	e028      	b.n	8006d2a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	085a      	lsrs	r2, r3, #1
 8006cde:	4b20      	ldr	r3, [pc, #128]	; (8006d60 <UART_SetConfig+0x544>)
 8006ce0:	4413      	add	r3, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	6852      	ldr	r2, [r2, #4]
 8006ce6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	61bb      	str	r3, [r7, #24]
        break;
 8006cee:	e01c      	b.n	8006d2a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006cf0:	f7fc fd3e 	bl	8003770 <HAL_RCC_GetSysClockFreq>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	085b      	lsrs	r3, r3, #1
 8006cfc:	441a      	add	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	61bb      	str	r3, [r7, #24]
        break;
 8006d0a:	e00e      	b.n	8006d2a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	085b      	lsrs	r3, r3, #1
 8006d12:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	61bb      	str	r3, [r7, #24]
        break;
 8006d22:	e002      	b.n	8006d2a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	75fb      	strb	r3, [r7, #23]
        break;
 8006d28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	2b0f      	cmp	r3, #15
 8006d2e:	d908      	bls.n	8006d42 <UART_SetConfig+0x526>
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d36:	d204      	bcs.n	8006d42 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69ba      	ldr	r2, [r7, #24]
 8006d3e:	60da      	str	r2, [r3, #12]
 8006d40:	e001      	b.n	8006d46 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3720      	adds	r7, #32
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	01e84800 	.word	0x01e84800
 8006d60:	00f42400 	.word	0x00f42400

08006d64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00a      	beq.n	8006d8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00a      	beq.n	8006db0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	f003 0304 	and.w	r3, r3, #4
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00a      	beq.n	8006dd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd6:	f003 0308 	and.w	r3, r3, #8
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00a      	beq.n	8006df4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	430a      	orrs	r2, r1
 8006df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	f003 0310 	and.w	r3, r3, #16
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00a      	beq.n	8006e16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1a:	f003 0320 	and.w	r3, r3, #32
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00a      	beq.n	8006e38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01a      	beq.n	8006e7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	430a      	orrs	r2, r1
 8006e58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e62:	d10a      	bne.n	8006e7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00a      	beq.n	8006e9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	605a      	str	r2, [r3, #4]
  }
}
 8006e9c:	bf00      	nop
 8006e9e:	370c      	adds	r7, #12
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006eb6:	f7fa f89f 	bl	8000ff8 <HAL_GetTick>
 8006eba:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f003 0308 	and.w	r3, r3, #8
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d10e      	bne.n	8006ee8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 f814 	bl	8006f06 <UART_WaitOnFlagUntilTimeout>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d001      	beq.n	8006ee8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e00a      	b.n	8006efe <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2220      	movs	r2, #32
 8006eec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b084      	sub	sp, #16
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	60f8      	str	r0, [r7, #12]
 8006f0e:	60b9      	str	r1, [r7, #8]
 8006f10:	603b      	str	r3, [r7, #0]
 8006f12:	4613      	mov	r3, r2
 8006f14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f16:	e02a      	b.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d026      	beq.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f20:	f7fa f86a 	bl	8000ff8 <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d302      	bcc.n	8006f36 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d11b      	bne.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f44:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	689a      	ldr	r2, [r3, #8]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 0201 	bic.w	r2, r2, #1
 8006f54:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2220      	movs	r2, #32
 8006f5a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e00f      	b.n	8006f8e <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69da      	ldr	r2, [r3, #28]
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	4013      	ands	r3, r2
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	bf0c      	ite	eq
 8006f7e:	2301      	moveq	r3, #1
 8006f80:	2300      	movne	r3, #0
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	461a      	mov	r2, r3
 8006f86:	79fb      	ldrb	r3, [r7, #7]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d0c5      	beq.n	8006f18 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006fac:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006fd6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689a      	ldr	r2, [r3, #8]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0201 	bic.w	r2, r2, #1
 8006fe6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2220      	movs	r2, #32
 8006fec:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007016:	d014      	beq.n	8007042 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	689a      	ldr	r2, [r3, #8]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800702e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800703e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007040:	e002      	b.n	8007048 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f006 fa7c 	bl	800d540 <HAL_UART_TxCpltCallback>
}
 8007048:	bf00      	nop
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f7ff fbbe 	bl	80067e0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007064:	bf00      	nop
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007078:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007082:	d01e      	beq.n	80070c2 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800709a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689a      	ldr	r2, [r3, #8]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 0201 	bic.w	r2, r2, #1
 80070aa:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	689a      	ldr	r2, [r3, #8]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070ba:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2220      	movs	r2, #32
 80070c0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f006 fa32 	bl	800d52c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070c8:	bf00      	nop
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f7ff fb88 	bl	80067f4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070e4:	bf00      	nop
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070fe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007104:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007110:	2b80      	cmp	r3, #128	; 0x80
 8007112:	d109      	bne.n	8007128 <UART_DMAError+0x3c>
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2b21      	cmp	r3, #33	; 0x21
 8007118:	d106      	bne.n	8007128 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	2200      	movs	r2, #0
 800711e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007122:	6978      	ldr	r0, [r7, #20]
 8007124:	f7ff ff37 	bl	8006f96 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007132:	2b40      	cmp	r3, #64	; 0x40
 8007134:	d109      	bne.n	800714a <UART_DMAError+0x5e>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b22      	cmp	r3, #34	; 0x22
 800713a:	d106      	bne.n	800714a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	2200      	movs	r2, #0
 8007140:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007144:	6978      	ldr	r0, [r7, #20]
 8007146:	f7ff ff3b 	bl	8006fc0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800714e:	f043 0210 	orr.w	r2, r3, #16
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007156:	6978      	ldr	r0, [r7, #20]
 8007158:	f7ff fb56 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800715c:	bf00      	nop
 800715e:	3718      	adds	r7, #24
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007170:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff fb40 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071a6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2220      	movs	r2, #32
 80071ac:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f006 f9c3 	bl	800d540 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ba:	bf00      	nop
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b085      	sub	sp, #20
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	4603      	mov	r3, r0
 80071ca:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80071cc:	2300      	movs	r3, #0
 80071ce:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80071d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071d4:	2b84      	cmp	r3, #132	; 0x84
 80071d6:	d005      	beq.n	80071e4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80071d8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	4413      	add	r3, r2
 80071e0:	3303      	adds	r3, #3
 80071e2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80071e4:	68fb      	ldr	r3, [r7, #12]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr

080071f2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80071f6:	f000 faad 	bl	8007754 <vTaskStartScheduler>
  
  return osOK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	bd80      	pop	{r7, pc}

08007200 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007202:	b089      	sub	sp, #36	; 0x24
 8007204:	af04      	add	r7, sp, #16
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685c      	ldr	r4, [r3, #4]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681d      	ldr	r5, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	691e      	ldr	r6, [r3, #16]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800721c:	4618      	mov	r0, r3
 800721e:	f7ff ffd0 	bl	80071c2 <makeFreeRtosPriority>
 8007222:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	695b      	ldr	r3, [r3, #20]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800722c:	9202      	str	r2, [sp, #8]
 800722e:	9301      	str	r3, [sp, #4]
 8007230:	9100      	str	r1, [sp, #0]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	4632      	mov	r2, r6
 8007236:	4629      	mov	r1, r5
 8007238:	4620      	mov	r0, r4
 800723a:	f000 f8c5 	bl	80073c8 <xTaskCreateStatic>
 800723e:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007240:	68fb      	ldr	r3, [r7, #12]
}
 8007242:	4618      	mov	r0, r3
 8007244:	3714      	adds	r7, #20
 8007246:	46bd      	mov	sp, r7
 8007248:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800724a <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800724e:	f000 fd6d 	bl	8007d2c <xTaskGetSchedulerState>
 8007252:	4603      	mov	r3, r0
 8007254:	2b01      	cmp	r3, #1
 8007256:	d001      	beq.n	800725c <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8007258:	f000 ff86 	bl	8008168 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800725c:	bf00      	nop
 800725e:	bd80      	pop	{r7, pc}

08007260 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f103 0208 	add.w	r2, r3, #8
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f04f 32ff 	mov.w	r2, #4294967295
 8007278:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f103 0208 	add.w	r2, r3, #8
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f103 0208 	add.w	r2, r3, #8
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072ae:	bf00      	nop
 80072b0:	370c      	adds	r7, #12
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072ba:	b480      	push	{r7}
 80072bc:	b085      	sub	sp, #20
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	689a      	ldr	r2, [r3, #8]
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	683a      	ldr	r2, [r7, #0]
 80072de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	601a      	str	r2, [r3, #0]
}
 80072f6:	bf00      	nop
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007318:	d103      	bne.n	8007322 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	60fb      	str	r3, [r7, #12]
 8007320:	e00c      	b.n	800733c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	3308      	adds	r3, #8
 8007326:	60fb      	str	r3, [r7, #12]
 8007328:	e002      	b.n	8007330 <vListInsert+0x2e>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	429a      	cmp	r2, r3
 800733a:	d2f6      	bcs.n	800732a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	683a      	ldr	r2, [r7, #0]
 800734a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	601a      	str	r2, [r3, #0]
}
 8007368:	bf00      	nop
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	6892      	ldr	r2, [r2, #8]
 800738a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6852      	ldr	r2, [r2, #4]
 8007394:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	429a      	cmp	r2, r3
 800739e:	d103      	bne.n	80073a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	1e5a      	subs	r2, r3, #1
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3714      	adds	r7, #20
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08e      	sub	sp, #56	; 0x38
 80073cc:	af04      	add	r7, sp, #16
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80073d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10b      	bne.n	80073f4 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80073dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e0:	b672      	cpsid	i
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	b662      	cpsie	i
 80073f0:	623b      	str	r3, [r7, #32]
 80073f2:	e7fe      	b.n	80073f2 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 80073f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10b      	bne.n	8007412 <xTaskCreateStatic+0x4a>
 80073fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fe:	b672      	cpsid	i
 8007400:	f383 8811 	msr	BASEPRI, r3
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	b662      	cpsie	i
 800740e:	61fb      	str	r3, [r7, #28]
 8007410:	e7fe      	b.n	8007410 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007412:	2354      	movs	r3, #84	; 0x54
 8007414:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b54      	cmp	r3, #84	; 0x54
 800741a:	d00b      	beq.n	8007434 <xTaskCreateStatic+0x6c>
 800741c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007420:	b672      	cpsid	i
 8007422:	f383 8811 	msr	BASEPRI, r3
 8007426:	f3bf 8f6f 	isb	sy
 800742a:	f3bf 8f4f 	dsb	sy
 800742e:	b662      	cpsie	i
 8007430:	61bb      	str	r3, [r7, #24]
 8007432:	e7fe      	b.n	8007432 <xTaskCreateStatic+0x6a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007436:	2b00      	cmp	r3, #0
 8007438:	d01a      	beq.n	8007470 <xTaskCreateStatic+0xa8>
 800743a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800743c:	2b00      	cmp	r3, #0
 800743e:	d017      	beq.n	8007470 <xTaskCreateStatic+0xa8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007446:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007448:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800744a:	2300      	movs	r3, #0
 800744c:	9303      	str	r3, [sp, #12]
 800744e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007450:	9302      	str	r3, [sp, #8]
 8007452:	f107 0314 	add.w	r3, r7, #20
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	68b9      	ldr	r1, [r7, #8]
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 f80b 	bl	800747e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007468:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800746a:	f000 f889 	bl	8007580 <prvAddNewTaskToReadyList>
 800746e:	e001      	b.n	8007474 <xTaskCreateStatic+0xac>
		}
		else
		{
			xReturn = NULL;
 8007470:	2300      	movs	r3, #0
 8007472:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007474:	697b      	ldr	r3, [r7, #20]
	}
 8007476:	4618      	mov	r0, r3
 8007478:	3728      	adds	r7, #40	; 0x28
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b088      	sub	sp, #32
 8007482:	af00      	add	r7, sp, #0
 8007484:	60f8      	str	r0, [r7, #12]
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	607a      	str	r2, [r7, #4]
 800748a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007490:	6879      	ldr	r1, [r7, #4]
 8007492:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007496:	440b      	add	r3, r1
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4413      	add	r3, r2
 800749c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	f023 0307 	bic.w	r3, r3, #7
 80074a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	f003 0307 	and.w	r3, r3, #7
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <prvInitialiseNewTask+0x4a>
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	b672      	cpsid	i
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	b662      	cpsie	i
 80074c4:	617b      	str	r3, [r7, #20]
 80074c6:	e7fe      	b.n	80074c6 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074c8:	2300      	movs	r3, #0
 80074ca:	61fb      	str	r3, [r7, #28]
 80074cc:	e012      	b.n	80074f4 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	4413      	add	r3, r2
 80074d4:	7819      	ldrb	r1, [r3, #0]
 80074d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	4413      	add	r3, r2
 80074dc:	3334      	adds	r3, #52	; 0x34
 80074de:	460a      	mov	r2, r1
 80074e0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80074e2:	68ba      	ldr	r2, [r7, #8]
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	4413      	add	r3, r2
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d006      	beq.n	80074fc <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	3301      	adds	r3, #1
 80074f2:	61fb      	str	r3, [r7, #28]
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	2b0f      	cmp	r3, #15
 80074f8:	d9e9      	bls.n	80074ce <prvInitialiseNewTask+0x50>
 80074fa:	e000      	b.n	80074fe <prvInitialiseNewTask+0x80>
		{
			break;
 80074fc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80074fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007500:	2200      	movs	r2, #0
 8007502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007508:	2b06      	cmp	r3, #6
 800750a:	d901      	bls.n	8007510 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800750c:	2306      	movs	r3, #6
 800750e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007512:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007514:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800751a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800751c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800751e:	2200      	movs	r2, #0
 8007520:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007524:	3304      	adds	r3, #4
 8007526:	4618      	mov	r0, r3
 8007528:	f7ff feba 	bl	80072a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800752c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752e:	3318      	adds	r3, #24
 8007530:	4618      	mov	r0, r3
 8007532:	f7ff feb5 	bl	80072a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800753a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800753c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753e:	f1c3 0207 	rsb	r2, r3, #7
 8007542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007544:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800754a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800754c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754e:	2200      	movs	r2, #0
 8007550:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800755a:	683a      	ldr	r2, [r7, #0]
 800755c:	68f9      	ldr	r1, [r7, #12]
 800755e:	69b8      	ldr	r0, [r7, #24]
 8007560:	f000 fc68 	bl	8007e34 <pxPortInitialiseStack>
 8007564:	4602      	mov	r2, r0
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800756a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800756c:	2b00      	cmp	r3, #0
 800756e:	d002      	beq.n	8007576 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007574:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007576:	bf00      	nop
 8007578:	3720      	adds	r7, #32
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
	...

08007580 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007588:	f000 fd5e 	bl	8008048 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800758c:	4b2a      	ldr	r3, [pc, #168]	; (8007638 <prvAddNewTaskToReadyList+0xb8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3301      	adds	r3, #1
 8007592:	4a29      	ldr	r2, [pc, #164]	; (8007638 <prvAddNewTaskToReadyList+0xb8>)
 8007594:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007596:	4b29      	ldr	r3, [pc, #164]	; (800763c <prvAddNewTaskToReadyList+0xbc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d109      	bne.n	80075b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800759e:	4a27      	ldr	r2, [pc, #156]	; (800763c <prvAddNewTaskToReadyList+0xbc>)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075a4:	4b24      	ldr	r3, [pc, #144]	; (8007638 <prvAddNewTaskToReadyList+0xb8>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d110      	bne.n	80075ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075ac:	f000 fb22 	bl	8007bf4 <prvInitialiseTaskLists>
 80075b0:	e00d      	b.n	80075ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075b2:	4b23      	ldr	r3, [pc, #140]	; (8007640 <prvAddNewTaskToReadyList+0xc0>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d109      	bne.n	80075ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075ba:	4b20      	ldr	r3, [pc, #128]	; (800763c <prvAddNewTaskToReadyList+0xbc>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d802      	bhi.n	80075ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075c8:	4a1c      	ldr	r2, [pc, #112]	; (800763c <prvAddNewTaskToReadyList+0xbc>)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075ce:	4b1d      	ldr	r3, [pc, #116]	; (8007644 <prvAddNewTaskToReadyList+0xc4>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3301      	adds	r3, #1
 80075d4:	4a1b      	ldr	r2, [pc, #108]	; (8007644 <prvAddNewTaskToReadyList+0xc4>)
 80075d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075dc:	2201      	movs	r2, #1
 80075de:	409a      	lsls	r2, r3
 80075e0:	4b19      	ldr	r3, [pc, #100]	; (8007648 <prvAddNewTaskToReadyList+0xc8>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	4a18      	ldr	r2, [pc, #96]	; (8007648 <prvAddNewTaskToReadyList+0xc8>)
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ee:	4613      	mov	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	4a15      	ldr	r2, [pc, #84]	; (800764c <prvAddNewTaskToReadyList+0xcc>)
 80075f8:	441a      	add	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3304      	adds	r3, #4
 80075fe:	4619      	mov	r1, r3
 8007600:	4610      	mov	r0, r2
 8007602:	f7ff fe5a 	bl	80072ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007606:	f000 fd51 	bl	80080ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800760a:	4b0d      	ldr	r3, [pc, #52]	; (8007640 <prvAddNewTaskToReadyList+0xc0>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00e      	beq.n	8007630 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007612:	4b0a      	ldr	r3, [pc, #40]	; (800763c <prvAddNewTaskToReadyList+0xbc>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800761c:	429a      	cmp	r2, r3
 800761e:	d207      	bcs.n	8007630 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007620:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <prvAddNewTaskToReadyList+0xd0>)
 8007622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007630:	bf00      	nop
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	200005dc 	.word	0x200005dc
 800763c:	200004dc 	.word	0x200004dc
 8007640:	200005e8 	.word	0x200005e8
 8007644:	200005f8 	.word	0x200005f8
 8007648:	200005e4 	.word	0x200005e4
 800764c:	200004e0 	.word	0x200004e0
 8007650:	e000ed04 	.word	0xe000ed04

08007654 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08a      	sub	sp, #40	; 0x28
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800765e:	2300      	movs	r3, #0
 8007660:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d10b      	bne.n	8007680 <vTaskDelayUntil+0x2c>
 8007668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766c:	b672      	cpsid	i
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	b662      	cpsie	i
 800767c:	617b      	str	r3, [r7, #20]
 800767e:	e7fe      	b.n	800767e <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10b      	bne.n	800769e <vTaskDelayUntil+0x4a>
 8007686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768a:	b672      	cpsid	i
 800768c:	f383 8811 	msr	BASEPRI, r3
 8007690:	f3bf 8f6f 	isb	sy
 8007694:	f3bf 8f4f 	dsb	sy
 8007698:	b662      	cpsie	i
 800769a:	613b      	str	r3, [r7, #16]
 800769c:	e7fe      	b.n	800769c <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800769e:	4b2a      	ldr	r3, [pc, #168]	; (8007748 <vTaskDelayUntil+0xf4>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00b      	beq.n	80076be <vTaskDelayUntil+0x6a>
 80076a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076aa:	b672      	cpsid	i
 80076ac:	f383 8811 	msr	BASEPRI, r3
 80076b0:	f3bf 8f6f 	isb	sy
 80076b4:	f3bf 8f4f 	dsb	sy
 80076b8:	b662      	cpsie	i
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	e7fe      	b.n	80076bc <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 80076be:	f000 f8ab 	bl	8007818 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80076c2:	4b22      	ldr	r3, [pc, #136]	; (800774c <vTaskDelayUntil+0xf8>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	4413      	add	r3, r2
 80076d0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	6a3a      	ldr	r2, [r7, #32]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d20b      	bcs.n	80076f4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	69fa      	ldr	r2, [r7, #28]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d211      	bcs.n	800770a <vTaskDelayUntil+0xb6>
 80076e6:	69fa      	ldr	r2, [r7, #28]
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d90d      	bls.n	800770a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80076ee:	2301      	movs	r3, #1
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
 80076f2:	e00a      	b.n	800770a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d303      	bcc.n	8007706 <vTaskDelayUntil+0xb2>
 80076fe:	69fa      	ldr	r2, [r7, #28]
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	429a      	cmp	r2, r3
 8007704:	d901      	bls.n	800770a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007706:	2301      	movs	r3, #1
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	2b00      	cmp	r3, #0
 8007714:	d006      	beq.n	8007724 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	6a3b      	ldr	r3, [r7, #32]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2100      	movs	r1, #0
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fb22 	bl	8007d68 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007724:	f000 f886 	bl	8007834 <xTaskResumeAll>
 8007728:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d107      	bne.n	8007740 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007730:	4b07      	ldr	r3, [pc, #28]	; (8007750 <vTaskDelayUntil+0xfc>)
 8007732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007736:	601a      	str	r2, [r3, #0]
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007740:	bf00      	nop
 8007742:	3728      	adds	r7, #40	; 0x28
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	20000604 	.word	0x20000604
 800774c:	200005e0 	.word	0x200005e0
 8007750:	e000ed04 	.word	0xe000ed04

08007754 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b08a      	sub	sp, #40	; 0x28
 8007758:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800775a:	2300      	movs	r3, #0
 800775c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800775e:	2300      	movs	r3, #0
 8007760:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007762:	463a      	mov	r2, r7
 8007764:	1d39      	adds	r1, r7, #4
 8007766:	f107 0308 	add.w	r3, r7, #8
 800776a:	4618      	mov	r0, r3
 800776c:	f000 ff88 	bl	8008680 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007770:	6839      	ldr	r1, [r7, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	9202      	str	r2, [sp, #8]
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	2300      	movs	r3, #0
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	2300      	movs	r3, #0
 8007780:	460a      	mov	r2, r1
 8007782:	491f      	ldr	r1, [pc, #124]	; (8007800 <vTaskStartScheduler+0xac>)
 8007784:	481f      	ldr	r0, [pc, #124]	; (8007804 <vTaskStartScheduler+0xb0>)
 8007786:	f7ff fe1f 	bl	80073c8 <xTaskCreateStatic>
 800778a:	4602      	mov	r2, r0
 800778c:	4b1e      	ldr	r3, [pc, #120]	; (8007808 <vTaskStartScheduler+0xb4>)
 800778e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007790:	4b1d      	ldr	r3, [pc, #116]	; (8007808 <vTaskStartScheduler+0xb4>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d002      	beq.n	800779e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007798:	2301      	movs	r3, #1
 800779a:	617b      	str	r3, [r7, #20]
 800779c:	e001      	b.n	80077a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800779e:	2300      	movs	r3, #0
 80077a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d117      	bne.n	80077d8 <vTaskStartScheduler+0x84>
 80077a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ac:	b672      	cpsid	i
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	b662      	cpsie	i
 80077bc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80077be:	4b13      	ldr	r3, [pc, #76]	; (800780c <vTaskStartScheduler+0xb8>)
 80077c0:	f04f 32ff 	mov.w	r2, #4294967295
 80077c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80077c6:	4b12      	ldr	r3, [pc, #72]	; (8007810 <vTaskStartScheduler+0xbc>)
 80077c8:	2201      	movs	r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80077cc:	4b11      	ldr	r3, [pc, #68]	; (8007814 <vTaskStartScheduler+0xc0>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80077d2:	f000 fbbd 	bl	8007f50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80077d6:	e00f      	b.n	80077f8 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077de:	d10b      	bne.n	80077f8 <vTaskStartScheduler+0xa4>
 80077e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e4:	b672      	cpsid	i
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	b662      	cpsie	i
 80077f4:	60fb      	str	r3, [r7, #12]
 80077f6:	e7fe      	b.n	80077f6 <vTaskStartScheduler+0xa2>
}
 80077f8:	bf00      	nop
 80077fa:	3718      	adds	r7, #24
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	08012498 	.word	0x08012498
 8007804:	08007bc5 	.word	0x08007bc5
 8007808:	20000600 	.word	0x20000600
 800780c:	200005fc 	.word	0x200005fc
 8007810:	200005e8 	.word	0x200005e8
 8007814:	200005e0 	.word	0x200005e0

08007818 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007818:	b480      	push	{r7}
 800781a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800781c:	4b04      	ldr	r3, [pc, #16]	; (8007830 <vTaskSuspendAll+0x18>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3301      	adds	r3, #1
 8007822:	4a03      	ldr	r2, [pc, #12]	; (8007830 <vTaskSuspendAll+0x18>)
 8007824:	6013      	str	r3, [r2, #0]
}
 8007826:	bf00      	nop
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	20000604 	.word	0x20000604

08007834 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800783a:	2300      	movs	r3, #0
 800783c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800783e:	2300      	movs	r3, #0
 8007840:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007842:	4b42      	ldr	r3, [pc, #264]	; (800794c <xTaskResumeAll+0x118>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10b      	bne.n	8007862 <xTaskResumeAll+0x2e>
 800784a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784e:	b672      	cpsid	i
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	b662      	cpsie	i
 800785e:	603b      	str	r3, [r7, #0]
 8007860:	e7fe      	b.n	8007860 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007862:	f000 fbf1 	bl	8008048 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007866:	4b39      	ldr	r3, [pc, #228]	; (800794c <xTaskResumeAll+0x118>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3b01      	subs	r3, #1
 800786c:	4a37      	ldr	r2, [pc, #220]	; (800794c <xTaskResumeAll+0x118>)
 800786e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007870:	4b36      	ldr	r3, [pc, #216]	; (800794c <xTaskResumeAll+0x118>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d161      	bne.n	800793c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007878:	4b35      	ldr	r3, [pc, #212]	; (8007950 <xTaskResumeAll+0x11c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d05d      	beq.n	800793c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007880:	e02e      	b.n	80078e0 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007882:	4b34      	ldr	r3, [pc, #208]	; (8007954 <xTaskResumeAll+0x120>)
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	3318      	adds	r3, #24
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff fd70 	bl	8007374 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3304      	adds	r3, #4
 8007898:	4618      	mov	r0, r3
 800789a:	f7ff fd6b 	bl	8007374 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a2:	2201      	movs	r2, #1
 80078a4:	409a      	lsls	r2, r3
 80078a6:	4b2c      	ldr	r3, [pc, #176]	; (8007958 <xTaskResumeAll+0x124>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	4a2a      	ldr	r2, [pc, #168]	; (8007958 <xTaskResumeAll+0x124>)
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b4:	4613      	mov	r3, r2
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	4a27      	ldr	r2, [pc, #156]	; (800795c <xTaskResumeAll+0x128>)
 80078be:	441a      	add	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	3304      	adds	r3, #4
 80078c4:	4619      	mov	r1, r3
 80078c6:	4610      	mov	r0, r2
 80078c8:	f7ff fcf7 	bl	80072ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d0:	4b23      	ldr	r3, [pc, #140]	; (8007960 <xTaskResumeAll+0x12c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d302      	bcc.n	80078e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80078da:	4b22      	ldr	r3, [pc, #136]	; (8007964 <xTaskResumeAll+0x130>)
 80078dc:	2201      	movs	r2, #1
 80078de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078e0:	4b1c      	ldr	r3, [pc, #112]	; (8007954 <xTaskResumeAll+0x120>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1cc      	bne.n	8007882 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80078ee:	f000 f9f7 	bl	8007ce0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80078f2:	4b1d      	ldr	r3, [pc, #116]	; (8007968 <xTaskResumeAll+0x134>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d010      	beq.n	8007920 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078fe:	f000 f847 	bl	8007990 <xTaskIncrementTick>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d002      	beq.n	800790e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007908:	4b16      	ldr	r3, [pc, #88]	; (8007964 <xTaskResumeAll+0x130>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	3b01      	subs	r3, #1
 8007912:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1f1      	bne.n	80078fe <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800791a:	4b13      	ldr	r3, [pc, #76]	; (8007968 <xTaskResumeAll+0x134>)
 800791c:	2200      	movs	r2, #0
 800791e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007920:	4b10      	ldr	r3, [pc, #64]	; (8007964 <xTaskResumeAll+0x130>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d009      	beq.n	800793c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007928:	2301      	movs	r3, #1
 800792a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800792c:	4b0f      	ldr	r3, [pc, #60]	; (800796c <xTaskResumeAll+0x138>)
 800792e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800793c:	f000 fbb6 	bl	80080ac <vPortExitCritical>

	return xAlreadyYielded;
 8007940:	68bb      	ldr	r3, [r7, #8]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	20000604 	.word	0x20000604
 8007950:	200005dc 	.word	0x200005dc
 8007954:	2000059c 	.word	0x2000059c
 8007958:	200005e4 	.word	0x200005e4
 800795c:	200004e0 	.word	0x200004e0
 8007960:	200004dc 	.word	0x200004dc
 8007964:	200005f0 	.word	0x200005f0
 8007968:	200005ec 	.word	0x200005ec
 800796c:	e000ed04 	.word	0xe000ed04

08007970 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007976:	4b05      	ldr	r3, [pc, #20]	; (800798c <xTaskGetTickCount+0x1c>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800797c:	687b      	ldr	r3, [r7, #4]
}
 800797e:	4618      	mov	r0, r3
 8007980:	370c      	adds	r7, #12
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
 800798a:	bf00      	nop
 800798c:	200005e0 	.word	0x200005e0

08007990 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b086      	sub	sp, #24
 8007994:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007996:	2300      	movs	r3, #0
 8007998:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800799a:	4b51      	ldr	r3, [pc, #324]	; (8007ae0 <xTaskIncrementTick+0x150>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f040 808e 	bne.w	8007ac0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80079a4:	4b4f      	ldr	r3, [pc, #316]	; (8007ae4 <xTaskIncrementTick+0x154>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	3301      	adds	r3, #1
 80079aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80079ac:	4a4d      	ldr	r2, [pc, #308]	; (8007ae4 <xTaskIncrementTick+0x154>)
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d121      	bne.n	80079fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80079b8:	4b4b      	ldr	r3, [pc, #300]	; (8007ae8 <xTaskIncrementTick+0x158>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00b      	beq.n	80079da <xTaskIncrementTick+0x4a>
 80079c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c6:	b672      	cpsid	i
 80079c8:	f383 8811 	msr	BASEPRI, r3
 80079cc:	f3bf 8f6f 	isb	sy
 80079d0:	f3bf 8f4f 	dsb	sy
 80079d4:	b662      	cpsie	i
 80079d6:	603b      	str	r3, [r7, #0]
 80079d8:	e7fe      	b.n	80079d8 <xTaskIncrementTick+0x48>
 80079da:	4b43      	ldr	r3, [pc, #268]	; (8007ae8 <xTaskIncrementTick+0x158>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	4b42      	ldr	r3, [pc, #264]	; (8007aec <xTaskIncrementTick+0x15c>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a40      	ldr	r2, [pc, #256]	; (8007ae8 <xTaskIncrementTick+0x158>)
 80079e6:	6013      	str	r3, [r2, #0]
 80079e8:	4a40      	ldr	r2, [pc, #256]	; (8007aec <xTaskIncrementTick+0x15c>)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	4b40      	ldr	r3, [pc, #256]	; (8007af0 <xTaskIncrementTick+0x160>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	3301      	adds	r3, #1
 80079f4:	4a3e      	ldr	r2, [pc, #248]	; (8007af0 <xTaskIncrementTick+0x160>)
 80079f6:	6013      	str	r3, [r2, #0]
 80079f8:	f000 f972 	bl	8007ce0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80079fc:	4b3d      	ldr	r3, [pc, #244]	; (8007af4 <xTaskIncrementTick+0x164>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d34d      	bcc.n	8007aa2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a06:	4b38      	ldr	r3, [pc, #224]	; (8007ae8 <xTaskIncrementTick+0x158>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <xTaskIncrementTick+0x84>
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <xTaskIncrementTick+0x86>
 8007a14:	2300      	movs	r3, #0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d004      	beq.n	8007a24 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a1a:	4b36      	ldr	r3, [pc, #216]	; (8007af4 <xTaskIncrementTick+0x164>)
 8007a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a20:	601a      	str	r2, [r3, #0]
					break;
 8007a22:	e03e      	b.n	8007aa2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007a24:	4b30      	ldr	r3, [pc, #192]	; (8007ae8 <xTaskIncrementTick+0x158>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d203      	bcs.n	8007a44 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a3c:	4a2d      	ldr	r2, [pc, #180]	; (8007af4 <xTaskIncrementTick+0x164>)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6013      	str	r3, [r2, #0]
						break;
 8007a42:	e02e      	b.n	8007aa2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	3304      	adds	r3, #4
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7ff fc93 	bl	8007374 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d004      	beq.n	8007a60 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	3318      	adds	r3, #24
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7ff fc8a 	bl	8007374 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a64:	2201      	movs	r2, #1
 8007a66:	409a      	lsls	r2, r3
 8007a68:	4b23      	ldr	r3, [pc, #140]	; (8007af8 <xTaskIncrementTick+0x168>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	4a22      	ldr	r2, [pc, #136]	; (8007af8 <xTaskIncrementTick+0x168>)
 8007a70:	6013      	str	r3, [r2, #0]
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a76:	4613      	mov	r3, r2
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4413      	add	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4a1f      	ldr	r2, [pc, #124]	; (8007afc <xTaskIncrementTick+0x16c>)
 8007a80:	441a      	add	r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	3304      	adds	r3, #4
 8007a86:	4619      	mov	r1, r3
 8007a88:	4610      	mov	r0, r2
 8007a8a:	f7ff fc16 	bl	80072ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a92:	4b1b      	ldr	r3, [pc, #108]	; (8007b00 <xTaskIncrementTick+0x170>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d3b4      	bcc.n	8007a06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007aa0:	e7b1      	b.n	8007a06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007aa2:	4b17      	ldr	r3, [pc, #92]	; (8007b00 <xTaskIncrementTick+0x170>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa8:	4914      	ldr	r1, [pc, #80]	; (8007afc <xTaskIncrementTick+0x16c>)
 8007aaa:	4613      	mov	r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	4413      	add	r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	440b      	add	r3, r1
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d907      	bls.n	8007aca <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007aba:	2301      	movs	r3, #1
 8007abc:	617b      	str	r3, [r7, #20]
 8007abe:	e004      	b.n	8007aca <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007ac0:	4b10      	ldr	r3, [pc, #64]	; (8007b04 <xTaskIncrementTick+0x174>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	4a0f      	ldr	r2, [pc, #60]	; (8007b04 <xTaskIncrementTick+0x174>)
 8007ac8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007aca:	4b0f      	ldr	r3, [pc, #60]	; (8007b08 <xTaskIncrementTick+0x178>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007ad6:	697b      	ldr	r3, [r7, #20]
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3718      	adds	r7, #24
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	20000604 	.word	0x20000604
 8007ae4:	200005e0 	.word	0x200005e0
 8007ae8:	20000594 	.word	0x20000594
 8007aec:	20000598 	.word	0x20000598
 8007af0:	200005f4 	.word	0x200005f4
 8007af4:	200005fc 	.word	0x200005fc
 8007af8:	200005e4 	.word	0x200005e4
 8007afc:	200004e0 	.word	0x200004e0
 8007b00:	200004dc 	.word	0x200004dc
 8007b04:	200005ec 	.word	0x200005ec
 8007b08:	200005f0 	.word	0x200005f0

08007b0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b12:	4b27      	ldr	r3, [pc, #156]	; (8007bb0 <vTaskSwitchContext+0xa4>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b1a:	4b26      	ldr	r3, [pc, #152]	; (8007bb4 <vTaskSwitchContext+0xa8>)
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b20:	e040      	b.n	8007ba4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007b22:	4b24      	ldr	r3, [pc, #144]	; (8007bb4 <vTaskSwitchContext+0xa8>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007b28:	4b23      	ldr	r3, [pc, #140]	; (8007bb8 <vTaskSwitchContext+0xac>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	fab3 f383 	clz	r3, r3
 8007b34:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007b36:	7afb      	ldrb	r3, [r7, #11]
 8007b38:	f1c3 031f 	rsb	r3, r3, #31
 8007b3c:	617b      	str	r3, [r7, #20]
 8007b3e:	491f      	ldr	r1, [pc, #124]	; (8007bbc <vTaskSwitchContext+0xb0>)
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4613      	mov	r3, r2
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4413      	add	r3, r2
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	440b      	add	r3, r1
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10b      	bne.n	8007b6a <vTaskSwitchContext+0x5e>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b56:	b672      	cpsid	i
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	b662      	cpsie	i
 8007b66:	607b      	str	r3, [r7, #4]
 8007b68:	e7fe      	b.n	8007b68 <vTaskSwitchContext+0x5c>
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	009b      	lsls	r3, r3, #2
 8007b70:	4413      	add	r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	4a11      	ldr	r2, [pc, #68]	; (8007bbc <vTaskSwitchContext+0xb0>)
 8007b76:	4413      	add	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	685a      	ldr	r2, [r3, #4]
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	605a      	str	r2, [r3, #4]
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	685a      	ldr	r2, [r3, #4]
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	3308      	adds	r3, #8
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d104      	bne.n	8007b9a <vTaskSwitchContext+0x8e>
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	685a      	ldr	r2, [r3, #4]
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	605a      	str	r2, [r3, #4]
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	4a07      	ldr	r2, [pc, #28]	; (8007bc0 <vTaskSwitchContext+0xb4>)
 8007ba2:	6013      	str	r3, [r2, #0]
}
 8007ba4:	bf00      	nop
 8007ba6:	371c      	adds	r7, #28
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	20000604 	.word	0x20000604
 8007bb4:	200005f0 	.word	0x200005f0
 8007bb8:	200005e4 	.word	0x200005e4
 8007bbc:	200004e0 	.word	0x200004e0
 8007bc0:	200004dc 	.word	0x200004dc

08007bc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bcc:	f000 f852 	bl	8007c74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007bd0:	4b06      	ldr	r3, [pc, #24]	; (8007bec <prvIdleTask+0x28>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d9f9      	bls.n	8007bcc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007bd8:	4b05      	ldr	r3, [pc, #20]	; (8007bf0 <prvIdleTask+0x2c>)
 8007bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bde:	601a      	str	r2, [r3, #0]
 8007be0:	f3bf 8f4f 	dsb	sy
 8007be4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007be8:	e7f0      	b.n	8007bcc <prvIdleTask+0x8>
 8007bea:	bf00      	nop
 8007bec:	200004e0 	.word	0x200004e0
 8007bf0:	e000ed04 	.word	0xe000ed04

08007bf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	607b      	str	r3, [r7, #4]
 8007bfe:	e00c      	b.n	8007c1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	4613      	mov	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	4a12      	ldr	r2, [pc, #72]	; (8007c54 <prvInitialiseTaskLists+0x60>)
 8007c0c:	4413      	add	r3, r2
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7ff fb26 	bl	8007260 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3301      	adds	r3, #1
 8007c18:	607b      	str	r3, [r7, #4]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b06      	cmp	r3, #6
 8007c1e:	d9ef      	bls.n	8007c00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c20:	480d      	ldr	r0, [pc, #52]	; (8007c58 <prvInitialiseTaskLists+0x64>)
 8007c22:	f7ff fb1d 	bl	8007260 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c26:	480d      	ldr	r0, [pc, #52]	; (8007c5c <prvInitialiseTaskLists+0x68>)
 8007c28:	f7ff fb1a 	bl	8007260 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c2c:	480c      	ldr	r0, [pc, #48]	; (8007c60 <prvInitialiseTaskLists+0x6c>)
 8007c2e:	f7ff fb17 	bl	8007260 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c32:	480c      	ldr	r0, [pc, #48]	; (8007c64 <prvInitialiseTaskLists+0x70>)
 8007c34:	f7ff fb14 	bl	8007260 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c38:	480b      	ldr	r0, [pc, #44]	; (8007c68 <prvInitialiseTaskLists+0x74>)
 8007c3a:	f7ff fb11 	bl	8007260 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c3e:	4b0b      	ldr	r3, [pc, #44]	; (8007c6c <prvInitialiseTaskLists+0x78>)
 8007c40:	4a05      	ldr	r2, [pc, #20]	; (8007c58 <prvInitialiseTaskLists+0x64>)
 8007c42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c44:	4b0a      	ldr	r3, [pc, #40]	; (8007c70 <prvInitialiseTaskLists+0x7c>)
 8007c46:	4a05      	ldr	r2, [pc, #20]	; (8007c5c <prvInitialiseTaskLists+0x68>)
 8007c48:	601a      	str	r2, [r3, #0]
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	200004e0 	.word	0x200004e0
 8007c58:	2000056c 	.word	0x2000056c
 8007c5c:	20000580 	.word	0x20000580
 8007c60:	2000059c 	.word	0x2000059c
 8007c64:	200005b0 	.word	0x200005b0
 8007c68:	200005c8 	.word	0x200005c8
 8007c6c:	20000594 	.word	0x20000594
 8007c70:	20000598 	.word	0x20000598

08007c74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c7a:	e019      	b.n	8007cb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c7c:	f000 f9e4 	bl	8008048 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007c80:	4b0f      	ldr	r3, [pc, #60]	; (8007cc0 <prvCheckTasksWaitingTermination+0x4c>)
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7ff fb71 	bl	8007374 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c92:	4b0c      	ldr	r3, [pc, #48]	; (8007cc4 <prvCheckTasksWaitingTermination+0x50>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	3b01      	subs	r3, #1
 8007c98:	4a0a      	ldr	r2, [pc, #40]	; (8007cc4 <prvCheckTasksWaitingTermination+0x50>)
 8007c9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	; (8007cc8 <prvCheckTasksWaitingTermination+0x54>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	4a09      	ldr	r2, [pc, #36]	; (8007cc8 <prvCheckTasksWaitingTermination+0x54>)
 8007ca4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ca6:	f000 fa01 	bl	80080ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f80e 	bl	8007ccc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cb0:	4b05      	ldr	r3, [pc, #20]	; (8007cc8 <prvCheckTasksWaitingTermination+0x54>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1e1      	bne.n	8007c7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007cb8:	bf00      	nop
 8007cba:	3708      	adds	r7, #8
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	200005b0 	.word	0x200005b0
 8007cc4:	200005dc 	.word	0x200005dc
 8007cc8:	200005c4 	.word	0x200005c4

08007ccc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ce6:	4b0f      	ldr	r3, [pc, #60]	; (8007d24 <prvResetNextTaskUnblockTime+0x44>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d101      	bne.n	8007cf4 <prvResetNextTaskUnblockTime+0x14>
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e000      	b.n	8007cf6 <prvResetNextTaskUnblockTime+0x16>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d004      	beq.n	8007d04 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007cfa:	4b0b      	ldr	r3, [pc, #44]	; (8007d28 <prvResetNextTaskUnblockTime+0x48>)
 8007cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8007d00:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d02:	e008      	b.n	8007d16 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007d04:	4b07      	ldr	r3, [pc, #28]	; (8007d24 <prvResetNextTaskUnblockTime+0x44>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	68db      	ldr	r3, [r3, #12]
 8007d0c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	4a05      	ldr	r2, [pc, #20]	; (8007d28 <prvResetNextTaskUnblockTime+0x48>)
 8007d14:	6013      	str	r3, [r2, #0]
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	20000594 	.word	0x20000594
 8007d28:	200005fc 	.word	0x200005fc

08007d2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d32:	4b0b      	ldr	r3, [pc, #44]	; (8007d60 <xTaskGetSchedulerState+0x34>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d102      	bne.n	8007d40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	607b      	str	r3, [r7, #4]
 8007d3e:	e008      	b.n	8007d52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d40:	4b08      	ldr	r3, [pc, #32]	; (8007d64 <xTaskGetSchedulerState+0x38>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d102      	bne.n	8007d4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d48:	2302      	movs	r3, #2
 8007d4a:	607b      	str	r3, [r7, #4]
 8007d4c:	e001      	b.n	8007d52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d52:	687b      	ldr	r3, [r7, #4]
	}
 8007d54:	4618      	mov	r0, r3
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	200005e8 	.word	0x200005e8
 8007d64:	20000604 	.word	0x20000604

08007d68 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d72:	4b29      	ldr	r3, [pc, #164]	; (8007e18 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d78:	4b28      	ldr	r3, [pc, #160]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7ff faf8 	bl	8007374 <uxListRemove>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10b      	bne.n	8007da2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007d8a:	4b24      	ldr	r3, [pc, #144]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d90:	2201      	movs	r2, #1
 8007d92:	fa02 f303 	lsl.w	r3, r2, r3
 8007d96:	43da      	mvns	r2, r3
 8007d98:	4b21      	ldr	r3, [pc, #132]	; (8007e20 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4013      	ands	r3, r2
 8007d9e:	4a20      	ldr	r2, [pc, #128]	; (8007e20 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007da0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da8:	d10a      	bne.n	8007dc0 <prvAddCurrentTaskToDelayedList+0x58>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d007      	beq.n	8007dc0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007db0:	4b1a      	ldr	r3, [pc, #104]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4619      	mov	r1, r3
 8007db8:	481a      	ldr	r0, [pc, #104]	; (8007e24 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007dba:	f7ff fa7e 	bl	80072ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007dbe:	e026      	b.n	8007e0e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007dc8:	4b14      	ldr	r3, [pc, #80]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d209      	bcs.n	8007dec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dd8:	4b13      	ldr	r3, [pc, #76]	; (8007e28 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	4b0f      	ldr	r3, [pc, #60]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3304      	adds	r3, #4
 8007de2:	4619      	mov	r1, r3
 8007de4:	4610      	mov	r0, r2
 8007de6:	f7ff fa8c 	bl	8007302 <vListInsert>
}
 8007dea:	e010      	b.n	8007e0e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dec:	4b0f      	ldr	r3, [pc, #60]	; (8007e2c <prvAddCurrentTaskToDelayedList+0xc4>)
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	4b0a      	ldr	r3, [pc, #40]	; (8007e1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3304      	adds	r3, #4
 8007df6:	4619      	mov	r1, r3
 8007df8:	4610      	mov	r0, r2
 8007dfa:	f7ff fa82 	bl	8007302 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007dfe:	4b0c      	ldr	r3, [pc, #48]	; (8007e30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68ba      	ldr	r2, [r7, #8]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d202      	bcs.n	8007e0e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007e08:	4a09      	ldr	r2, [pc, #36]	; (8007e30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	6013      	str	r3, [r2, #0]
}
 8007e0e:	bf00      	nop
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	200005e0 	.word	0x200005e0
 8007e1c:	200004dc 	.word	0x200004dc
 8007e20:	200005e4 	.word	0x200005e4
 8007e24:	200005c8 	.word	0x200005c8
 8007e28:	20000598 	.word	0x20000598
 8007e2c:	20000594 	.word	0x20000594
 8007e30:	200005fc 	.word	0x200005fc

08007e34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e34:	b480      	push	{r7}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	3b04      	subs	r3, #4
 8007e44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	3b04      	subs	r3, #4
 8007e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	f023 0201 	bic.w	r2, r3, #1
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3b04      	subs	r3, #4
 8007e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e64:	4a0c      	ldr	r2, [pc, #48]	; (8007e98 <pxPortInitialiseStack+0x64>)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	3b14      	subs	r3, #20
 8007e6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3b04      	subs	r3, #4
 8007e7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f06f 0202 	mvn.w	r2, #2
 8007e82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	3b20      	subs	r3, #32
 8007e88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	08007e9d 	.word	0x08007e9d

08007e9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ea6:	4b13      	ldr	r3, [pc, #76]	; (8007ef4 <prvTaskExitError+0x58>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eae:	d00b      	beq.n	8007ec8 <prvTaskExitError+0x2c>
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	b672      	cpsid	i
 8007eb6:	f383 8811 	msr	BASEPRI, r3
 8007eba:	f3bf 8f6f 	isb	sy
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	b662      	cpsie	i
 8007ec4:	60fb      	str	r3, [r7, #12]
 8007ec6:	e7fe      	b.n	8007ec6 <prvTaskExitError+0x2a>
 8007ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ecc:	b672      	cpsid	i
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	b662      	cpsie	i
 8007edc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ede:	bf00      	nop
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d0fc      	beq.n	8007ee0 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ee6:	bf00      	nop
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	20000004 	.word	0x20000004
	...

08007f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f00:	4b07      	ldr	r3, [pc, #28]	; (8007f20 <pxCurrentTCBConst2>)
 8007f02:	6819      	ldr	r1, [r3, #0]
 8007f04:	6808      	ldr	r0, [r1, #0]
 8007f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0a:	f380 8809 	msr	PSP, r0
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	f04f 0000 	mov.w	r0, #0
 8007f16:	f380 8811 	msr	BASEPRI, r0
 8007f1a:	4770      	bx	lr
 8007f1c:	f3af 8000 	nop.w

08007f20 <pxCurrentTCBConst2>:
 8007f20:	200004dc 	.word	0x200004dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop

08007f28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f28:	4808      	ldr	r0, [pc, #32]	; (8007f4c <prvPortStartFirstTask+0x24>)
 8007f2a:	6800      	ldr	r0, [r0, #0]
 8007f2c:	6800      	ldr	r0, [r0, #0]
 8007f2e:	f380 8808 	msr	MSP, r0
 8007f32:	f04f 0000 	mov.w	r0, #0
 8007f36:	f380 8814 	msr	CONTROL, r0
 8007f3a:	b662      	cpsie	i
 8007f3c:	b661      	cpsie	f
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	f3bf 8f6f 	isb	sy
 8007f46:	df00      	svc	0
 8007f48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f4a:	bf00      	nop
 8007f4c:	e000ed08 	.word	0xe000ed08

08007f50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f56:	4b36      	ldr	r3, [pc, #216]	; (8008030 <xPortStartScheduler+0xe0>)
 8007f58:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	22ff      	movs	r2, #255	; 0xff
 8007f66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f70:	78fb      	ldrb	r3, [r7, #3]
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f78:	b2da      	uxtb	r2, r3
 8007f7a:	4b2e      	ldr	r3, [pc, #184]	; (8008034 <xPortStartScheduler+0xe4>)
 8007f7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f7e:	4b2e      	ldr	r3, [pc, #184]	; (8008038 <xPortStartScheduler+0xe8>)
 8007f80:	2207      	movs	r2, #7
 8007f82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f84:	e009      	b.n	8007f9a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007f86:	4b2c      	ldr	r3, [pc, #176]	; (8008038 <xPortStartScheduler+0xe8>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	4a2a      	ldr	r2, [pc, #168]	; (8008038 <xPortStartScheduler+0xe8>)
 8007f8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f90:	78fb      	ldrb	r3, [r7, #3]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	005b      	lsls	r3, r3, #1
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f9a:	78fb      	ldrb	r3, [r7, #3]
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fa2:	2b80      	cmp	r3, #128	; 0x80
 8007fa4:	d0ef      	beq.n	8007f86 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fa6:	4b24      	ldr	r3, [pc, #144]	; (8008038 <xPortStartScheduler+0xe8>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f1c3 0307 	rsb	r3, r3, #7
 8007fae:	2b04      	cmp	r3, #4
 8007fb0:	d00b      	beq.n	8007fca <xPortStartScheduler+0x7a>
 8007fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb6:	b672      	cpsid	i
 8007fb8:	f383 8811 	msr	BASEPRI, r3
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f3bf 8f4f 	dsb	sy
 8007fc4:	b662      	cpsie	i
 8007fc6:	60bb      	str	r3, [r7, #8]
 8007fc8:	e7fe      	b.n	8007fc8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007fca:	4b1b      	ldr	r3, [pc, #108]	; (8008038 <xPortStartScheduler+0xe8>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	021b      	lsls	r3, r3, #8
 8007fd0:	4a19      	ldr	r2, [pc, #100]	; (8008038 <xPortStartScheduler+0xe8>)
 8007fd2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fd4:	4b18      	ldr	r3, [pc, #96]	; (8008038 <xPortStartScheduler+0xe8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007fdc:	4a16      	ldr	r2, [pc, #88]	; (8008038 <xPortStartScheduler+0xe8>)
 8007fde:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007fe8:	4b14      	ldr	r3, [pc, #80]	; (800803c <xPortStartScheduler+0xec>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a13      	ldr	r2, [pc, #76]	; (800803c <xPortStartScheduler+0xec>)
 8007fee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ff2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ff4:	4b11      	ldr	r3, [pc, #68]	; (800803c <xPortStartScheduler+0xec>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a10      	ldr	r2, [pc, #64]	; (800803c <xPortStartScheduler+0xec>)
 8007ffa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007ffe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008000:	f000 f8d4 	bl	80081ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008004:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <xPortStartScheduler+0xf0>)
 8008006:	2200      	movs	r2, #0
 8008008:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800800a:	f000 f8f3 	bl	80081f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800800e:	4b0d      	ldr	r3, [pc, #52]	; (8008044 <xPortStartScheduler+0xf4>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a0c      	ldr	r2, [pc, #48]	; (8008044 <xPortStartScheduler+0xf4>)
 8008014:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008018:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800801a:	f7ff ff85 	bl	8007f28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800801e:	f7ff fd75 	bl	8007b0c <vTaskSwitchContext>
	prvTaskExitError();
 8008022:	f7ff ff3b 	bl	8007e9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3710      	adds	r7, #16
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	e000e400 	.word	0xe000e400
 8008034:	20000608 	.word	0x20000608
 8008038:	2000060c 	.word	0x2000060c
 800803c:	e000ed20 	.word	0xe000ed20
 8008040:	20000004 	.word	0x20000004
 8008044:	e000ef34 	.word	0xe000ef34

08008048 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008052:	b672      	cpsid	i
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	b662      	cpsie	i
 8008062:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008064:	4b0f      	ldr	r3, [pc, #60]	; (80080a4 <vPortEnterCritical+0x5c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3301      	adds	r3, #1
 800806a:	4a0e      	ldr	r2, [pc, #56]	; (80080a4 <vPortEnterCritical+0x5c>)
 800806c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800806e:	4b0d      	ldr	r3, [pc, #52]	; (80080a4 <vPortEnterCritical+0x5c>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d110      	bne.n	8008098 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008076:	4b0c      	ldr	r3, [pc, #48]	; (80080a8 <vPortEnterCritical+0x60>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00b      	beq.n	8008098 <vPortEnterCritical+0x50>
 8008080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008084:	b672      	cpsid	i
 8008086:	f383 8811 	msr	BASEPRI, r3
 800808a:	f3bf 8f6f 	isb	sy
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	b662      	cpsie	i
 8008094:	603b      	str	r3, [r7, #0]
 8008096:	e7fe      	b.n	8008096 <vPortEnterCritical+0x4e>
	}
}
 8008098:	bf00      	nop
 800809a:	370c      	adds	r7, #12
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	20000004 	.word	0x20000004
 80080a8:	e000ed04 	.word	0xe000ed04

080080ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80080b2:	4b12      	ldr	r3, [pc, #72]	; (80080fc <vPortExitCritical+0x50>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d10b      	bne.n	80080d2 <vPortExitCritical+0x26>
 80080ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080be:	b672      	cpsid	i
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	b662      	cpsie	i
 80080ce:	607b      	str	r3, [r7, #4]
 80080d0:	e7fe      	b.n	80080d0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 80080d2:	4b0a      	ldr	r3, [pc, #40]	; (80080fc <vPortExitCritical+0x50>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	3b01      	subs	r3, #1
 80080d8:	4a08      	ldr	r2, [pc, #32]	; (80080fc <vPortExitCritical+0x50>)
 80080da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80080dc:	4b07      	ldr	r3, [pc, #28]	; (80080fc <vPortExitCritical+0x50>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d104      	bne.n	80080ee <vPortExitCritical+0x42>
 80080e4:	2300      	movs	r3, #0
 80080e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80080ee:	bf00      	nop
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	20000004 	.word	0x20000004

08008100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008100:	f3ef 8009 	mrs	r0, PSP
 8008104:	f3bf 8f6f 	isb	sy
 8008108:	4b15      	ldr	r3, [pc, #84]	; (8008160 <pxCurrentTCBConst>)
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	f01e 0f10 	tst.w	lr, #16
 8008110:	bf08      	it	eq
 8008112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811a:	6010      	str	r0, [r2, #0]
 800811c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008120:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008124:	b672      	cpsid	i
 8008126:	f380 8811 	msr	BASEPRI, r0
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	b662      	cpsie	i
 8008134:	f7ff fcea 	bl	8007b0c <vTaskSwitchContext>
 8008138:	f04f 0000 	mov.w	r0, #0
 800813c:	f380 8811 	msr	BASEPRI, r0
 8008140:	bc09      	pop	{r0, r3}
 8008142:	6819      	ldr	r1, [r3, #0]
 8008144:	6808      	ldr	r0, [r1, #0]
 8008146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814a:	f01e 0f10 	tst.w	lr, #16
 800814e:	bf08      	it	eq
 8008150:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008154:	f380 8809 	msr	PSP, r0
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop

08008160 <pxCurrentTCBConst>:
 8008160:	200004dc 	.word	0x200004dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008164:	bf00      	nop
 8008166:	bf00      	nop

08008168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
	__asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008172:	b672      	cpsid	i
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	b662      	cpsie	i
 8008182:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008184:	f7ff fc04 	bl	8007990 <xTaskIncrementTick>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800818e:	4b06      	ldr	r3, [pc, #24]	; (80081a8 <xPortSysTickHandler+0x40>)
 8008190:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	2300      	movs	r3, #0
 8008198:	603b      	str	r3, [r7, #0]
	__asm volatile
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80081a0:	bf00      	nop
 80081a2:	3708      	adds	r7, #8
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	e000ed04 	.word	0xe000ed04

080081ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80081ac:	b480      	push	{r7}
 80081ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <vPortSetupTimerInterrupt+0x34>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081b6:	4b0b      	ldr	r3, [pc, #44]	; (80081e4 <vPortSetupTimerInterrupt+0x38>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081bc:	4b0a      	ldr	r3, [pc, #40]	; (80081e8 <vPortSetupTimerInterrupt+0x3c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a0a      	ldr	r2, [pc, #40]	; (80081ec <vPortSetupTimerInterrupt+0x40>)
 80081c2:	fba2 2303 	umull	r2, r3, r2, r3
 80081c6:	099b      	lsrs	r3, r3, #6
 80081c8:	4a09      	ldr	r2, [pc, #36]	; (80081f0 <vPortSetupTimerInterrupt+0x44>)
 80081ca:	3b01      	subs	r3, #1
 80081cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081ce:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <vPortSetupTimerInterrupt+0x34>)
 80081d0:	2207      	movs	r2, #7
 80081d2:	601a      	str	r2, [r3, #0]
}
 80081d4:	bf00      	nop
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr
 80081de:	bf00      	nop
 80081e0:	e000e010 	.word	0xe000e010
 80081e4:	e000e018 	.word	0xe000e018
 80081e8:	20000008 	.word	0x20000008
 80081ec:	10624dd3 	.word	0x10624dd3
 80081f0:	e000e014 	.word	0xe000e014

080081f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80081f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008204 <vPortEnableVFP+0x10>
 80081f8:	6801      	ldr	r1, [r0, #0]
 80081fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80081fe:	6001      	str	r1, [r0, #0]
 8008200:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008202:	bf00      	nop
 8008204:	e000ed88 	.word	0xe000ed88

08008208 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800820e:	463b      	mov	r3, r7
 8008210:	2200      	movs	r2, #0
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	605a      	str	r2, [r3, #4]
 8008216:	609a      	str	r2, [r3, #8]
 8008218:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800821a:	4b44      	ldr	r3, [pc, #272]	; (800832c <MX_ADC1_Init+0x124>)
 800821c:	4a44      	ldr	r2, [pc, #272]	; (8008330 <MX_ADC1_Init+0x128>)
 800821e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8008220:	4b42      	ldr	r3, [pc, #264]	; (800832c <MX_ADC1_Init+0x124>)
 8008222:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008226:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008228:	4b40      	ldr	r3, [pc, #256]	; (800832c <MX_ADC1_Init+0x124>)
 800822a:	2200      	movs	r2, #0
 800822c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800822e:	4b3f      	ldr	r3, [pc, #252]	; (800832c <MX_ADC1_Init+0x124>)
 8008230:	2201      	movs	r2, #1
 8008232:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8008234:	4b3d      	ldr	r3, [pc, #244]	; (800832c <MX_ADC1_Init+0x124>)
 8008236:	2201      	movs	r2, #1
 8008238:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800823a:	4b3c      	ldr	r3, [pc, #240]	; (800832c <MX_ADC1_Init+0x124>)
 800823c:	2200      	movs	r2, #0
 800823e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008242:	4b3a      	ldr	r3, [pc, #232]	; (800832c <MX_ADC1_Init+0x124>)
 8008244:	2200      	movs	r2, #0
 8008246:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008248:	4b38      	ldr	r3, [pc, #224]	; (800832c <MX_ADC1_Init+0x124>)
 800824a:	4a3a      	ldr	r2, [pc, #232]	; (8008334 <MX_ADC1_Init+0x12c>)
 800824c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800824e:	4b37      	ldr	r3, [pc, #220]	; (800832c <MX_ADC1_Init+0x124>)
 8008250:	2200      	movs	r2, #0
 8008252:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8008254:	4b35      	ldr	r3, [pc, #212]	; (800832c <MX_ADC1_Init+0x124>)
 8008256:	2206      	movs	r2, #6
 8008258:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800825a:	4b34      	ldr	r3, [pc, #208]	; (800832c <MX_ADC1_Init+0x124>)
 800825c:	2201      	movs	r2, #1
 800825e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8008262:	4b32      	ldr	r3, [pc, #200]	; (800832c <MX_ADC1_Init+0x124>)
 8008264:	2200      	movs	r2, #0
 8008266:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008268:	4830      	ldr	r0, [pc, #192]	; (800832c <MX_ADC1_Init+0x124>)
 800826a:	f7f8 fef3 	bl	8001054 <HAL_ADC_Init>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d001      	beq.n	8008278 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8008274:	f000 fdda 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8008278:	2303      	movs	r3, #3
 800827a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800827c:	2301      	movs	r3, #1
 800827e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8008280:	2307      	movs	r3, #7
 8008282:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008284:	463b      	mov	r3, r7
 8008286:	4619      	mov	r1, r3
 8008288:	4828      	ldr	r0, [pc, #160]	; (800832c <MX_ADC1_Init+0x124>)
 800828a:	f7f8 ff27 	bl	80010dc <HAL_ADC_ConfigChannel>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8008294:	f000 fdca 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8008298:	2304      	movs	r3, #4
 800829a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800829c:	2302      	movs	r3, #2
 800829e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082a0:	463b      	mov	r3, r7
 80082a2:	4619      	mov	r1, r3
 80082a4:	4821      	ldr	r0, [pc, #132]	; (800832c <MX_ADC1_Init+0x124>)
 80082a6:	f7f8 ff19 	bl	80010dc <HAL_ADC_ConfigChannel>
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80082b0:	f000 fdbc 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80082b4:	2309      	movs	r3, #9
 80082b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80082b8:	2303      	movs	r3, #3
 80082ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082bc:	463b      	mov	r3, r7
 80082be:	4619      	mov	r1, r3
 80082c0:	481a      	ldr	r0, [pc, #104]	; (800832c <MX_ADC1_Init+0x124>)
 80082c2:	f7f8 ff0b 	bl	80010dc <HAL_ADC_ConfigChannel>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80082cc:	f000 fdae 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80082d0:	230a      	movs	r3, #10
 80082d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80082d4:	2304      	movs	r3, #4
 80082d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082d8:	463b      	mov	r3, r7
 80082da:	4619      	mov	r1, r3
 80082dc:	4813      	ldr	r0, [pc, #76]	; (800832c <MX_ADC1_Init+0x124>)
 80082de:	f7f8 fefd 	bl	80010dc <HAL_ADC_ConfigChannel>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d001      	beq.n	80082ec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80082e8:	f000 fda0 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80082ec:	230c      	movs	r3, #12
 80082ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80082f0:	2305      	movs	r3, #5
 80082f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082f4:	463b      	mov	r3, r7
 80082f6:	4619      	mov	r1, r3
 80082f8:	480c      	ldr	r0, [pc, #48]	; (800832c <MX_ADC1_Init+0x124>)
 80082fa:	f7f8 feef 	bl	80010dc <HAL_ADC_ConfigChannel>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8008304:	f000 fd92 	bl	8008e2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8008308:	230d      	movs	r3, #13
 800830a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800830c:	2306      	movs	r3, #6
 800830e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008310:	463b      	mov	r3, r7
 8008312:	4619      	mov	r1, r3
 8008314:	4805      	ldr	r0, [pc, #20]	; (800832c <MX_ADC1_Init+0x124>)
 8008316:	f7f8 fee1 	bl	80010dc <HAL_ADC_ConfigChannel>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8008320:	f000 fd84 	bl	8008e2c <Error_Handler>
  }

}
 8008324:	bf00      	nop
 8008326:	3710      	adds	r7, #16
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	2000183c 	.word	0x2000183c
 8008330:	40012000 	.word	0x40012000
 8008334:	0f000001 	.word	0x0f000001

08008338 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b08c      	sub	sp, #48	; 0x30
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008340:	f107 031c 	add.w	r3, r7, #28
 8008344:	2200      	movs	r2, #0
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	605a      	str	r2, [r3, #4]
 800834a:	609a      	str	r2, [r3, #8]
 800834c:	60da      	str	r2, [r3, #12]
 800834e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a45      	ldr	r2, [pc, #276]	; (800846c <HAL_ADC_MspInit+0x134>)
 8008356:	4293      	cmp	r3, r2
 8008358:	f040 8084 	bne.w	8008464 <HAL_ADC_MspInit+0x12c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800835c:	4b44      	ldr	r3, [pc, #272]	; (8008470 <HAL_ADC_MspInit+0x138>)
 800835e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008360:	4a43      	ldr	r2, [pc, #268]	; (8008470 <HAL_ADC_MspInit+0x138>)
 8008362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008366:	6453      	str	r3, [r2, #68]	; 0x44
 8008368:	4b41      	ldr	r3, [pc, #260]	; (8008470 <HAL_ADC_MspInit+0x138>)
 800836a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800836c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008370:	61bb      	str	r3, [r7, #24]
 8008372:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008374:	4b3e      	ldr	r3, [pc, #248]	; (8008470 <HAL_ADC_MspInit+0x138>)
 8008376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008378:	4a3d      	ldr	r2, [pc, #244]	; (8008470 <HAL_ADC_MspInit+0x138>)
 800837a:	f043 0304 	orr.w	r3, r3, #4
 800837e:	6313      	str	r3, [r2, #48]	; 0x30
 8008380:	4b3b      	ldr	r3, [pc, #236]	; (8008470 <HAL_ADC_MspInit+0x138>)
 8008382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	617b      	str	r3, [r7, #20]
 800838a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800838c:	4b38      	ldr	r3, [pc, #224]	; (8008470 <HAL_ADC_MspInit+0x138>)
 800838e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008390:	4a37      	ldr	r2, [pc, #220]	; (8008470 <HAL_ADC_MspInit+0x138>)
 8008392:	f043 0301 	orr.w	r3, r3, #1
 8008396:	6313      	str	r3, [r2, #48]	; 0x30
 8008398:	4b35      	ldr	r3, [pc, #212]	; (8008470 <HAL_ADC_MspInit+0x138>)
 800839a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	613b      	str	r3, [r7, #16]
 80083a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083a4:	4b32      	ldr	r3, [pc, #200]	; (8008470 <HAL_ADC_MspInit+0x138>)
 80083a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a8:	4a31      	ldr	r2, [pc, #196]	; (8008470 <HAL_ADC_MspInit+0x138>)
 80083aa:	f043 0302 	orr.w	r3, r3, #2
 80083ae:	6313      	str	r3, [r2, #48]	; 0x30
 80083b0:	4b2f      	ldr	r3, [pc, #188]	; (8008470 <HAL_ADC_MspInit+0x138>)
 80083b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083b4:	f003 0302 	and.w	r3, r3, #2
 80083b8:	60fb      	str	r3, [r7, #12]
 80083ba:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = A3_Pin|A4_Pin|A5_Pin;
 80083bc:	230d      	movs	r3, #13
 80083be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80083c0:	2303      	movs	r3, #3
 80083c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083c4:	2300      	movs	r3, #0
 80083c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80083c8:	f107 031c 	add.w	r3, r7, #28
 80083cc:	4619      	mov	r1, r3
 80083ce:	4829      	ldr	r0, [pc, #164]	; (8008474 <HAL_ADC_MspInit+0x13c>)
 80083d0:	f7fa fb20 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A0_Pin|A1_Pin;
 80083d4:	2318      	movs	r3, #24
 80083d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80083d8:	2303      	movs	r3, #3
 80083da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083e0:	f107 031c 	add.w	r3, r7, #28
 80083e4:	4619      	mov	r1, r3
 80083e6:	4824      	ldr	r0, [pc, #144]	; (8008478 <HAL_ADC_MspInit+0x140>)
 80083e8:	f7fa fb14 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A2_Pin;
 80083ec:	2302      	movs	r3, #2
 80083ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80083f0:	2303      	movs	r3, #3
 80083f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083f4:	2300      	movs	r3, #0
 80083f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(A2_GPIO_Port, &GPIO_InitStruct);
 80083f8:	f107 031c 	add.w	r3, r7, #28
 80083fc:	4619      	mov	r1, r3
 80083fe:	481f      	ldr	r0, [pc, #124]	; (800847c <HAL_ADC_MspInit+0x144>)
 8008400:	f7fa fb08 	bl	8002a14 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8008404:	4b1e      	ldr	r3, [pc, #120]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008406:	4a1f      	ldr	r2, [pc, #124]	; (8008484 <HAL_ADC_MspInit+0x14c>)
 8008408:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800840a:	4b1d      	ldr	r3, [pc, #116]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800840c:	2200      	movs	r2, #0
 800840e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008410:	4b1b      	ldr	r3, [pc, #108]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008412:	2200      	movs	r2, #0
 8008414:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008416:	4b1a      	ldr	r3, [pc, #104]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008418:	2200      	movs	r2, #0
 800841a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800841c:	4b18      	ldr	r3, [pc, #96]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800841e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008422:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008424:	4b16      	ldr	r3, [pc, #88]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008426:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800842a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800842c:	4b14      	ldr	r3, [pc, #80]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800842e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008432:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8008434:	4b12      	ldr	r3, [pc, #72]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008436:	f44f 7280 	mov.w	r2, #256	; 0x100
 800843a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800843c:	4b10      	ldr	r3, [pc, #64]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800843e:	2200      	movs	r2, #0
 8008440:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008442:	4b0f      	ldr	r3, [pc, #60]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008444:	2200      	movs	r2, #0
 8008446:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8008448:	480d      	ldr	r0, [pc, #52]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800844a:	f7f9 fedb 	bl	8002204 <HAL_DMA_Init>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d001      	beq.n	8008458 <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8008454:	f000 fcea 	bl	8008e2c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a09      	ldr	r2, [pc, #36]	; (8008480 <HAL_ADC_MspInit+0x148>)
 800845c:	639a      	str	r2, [r3, #56]	; 0x38
 800845e:	4a08      	ldr	r2, [pc, #32]	; (8008480 <HAL_ADC_MspInit+0x148>)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8008464:	bf00      	nop
 8008466:	3730      	adds	r7, #48	; 0x30
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	40012000 	.word	0x40012000
 8008470:	40023800 	.word	0x40023800
 8008474:	40020800 	.word	0x40020800
 8008478:	40020000 	.word	0x40020000
 800847c:	40020400 	.word	0x40020400
 8008480:	20001884 	.word	0x20001884
 8008484:	40026470 	.word	0x40026470

08008488 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800848c:	4b17      	ldr	r3, [pc, #92]	; (80084ec <MX_CAN1_Init+0x64>)
 800848e:	4a18      	ldr	r2, [pc, #96]	; (80084f0 <MX_CAN1_Init+0x68>)
 8008490:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8008492:	4b16      	ldr	r3, [pc, #88]	; (80084ec <MX_CAN1_Init+0x64>)
 8008494:	2206      	movs	r2, #6
 8008496:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8008498:	4b14      	ldr	r3, [pc, #80]	; (80084ec <MX_CAN1_Init+0x64>)
 800849a:	2200      	movs	r2, #0
 800849c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800849e:	4b13      	ldr	r3, [pc, #76]	; (80084ec <MX_CAN1_Init+0x64>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 80084a4:	4b11      	ldr	r3, [pc, #68]	; (80084ec <MX_CAN1_Init+0x64>)
 80084a6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80084aa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80084ac:	4b0f      	ldr	r3, [pc, #60]	; (80084ec <MX_CAN1_Init+0x64>)
 80084ae:	2200      	movs	r2, #0
 80084b0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80084b2:	4b0e      	ldr	r3, [pc, #56]	; (80084ec <MX_CAN1_Init+0x64>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80084b8:	4b0c      	ldr	r3, [pc, #48]	; (80084ec <MX_CAN1_Init+0x64>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80084be:	4b0b      	ldr	r3, [pc, #44]	; (80084ec <MX_CAN1_Init+0x64>)
 80084c0:	2200      	movs	r2, #0
 80084c2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80084c4:	4b09      	ldr	r3, [pc, #36]	; (80084ec <MX_CAN1_Init+0x64>)
 80084c6:	2201      	movs	r2, #1
 80084c8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80084ca:	4b08      	ldr	r3, [pc, #32]	; (80084ec <MX_CAN1_Init+0x64>)
 80084cc:	2200      	movs	r2, #0
 80084ce:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80084d0:	4b06      	ldr	r3, [pc, #24]	; (80084ec <MX_CAN1_Init+0x64>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80084d6:	4805      	ldr	r0, [pc, #20]	; (80084ec <MX_CAN1_Init+0x64>)
 80084d8:	f7f9 f82e 	bl	8001538 <HAL_CAN_Init>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80084e2:	f000 fca3 	bl	8008e2c <Error_Handler>
  }

}
 80084e6:	bf00      	nop
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	200018e4 	.word	0x200018e4
 80084f0:	40006400 	.word	0x40006400

080084f4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b08a      	sub	sp, #40	; 0x28
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084fc:	f107 0314 	add.w	r3, r7, #20
 8008500:	2200      	movs	r2, #0
 8008502:	601a      	str	r2, [r3, #0]
 8008504:	605a      	str	r2, [r3, #4]
 8008506:	609a      	str	r2, [r3, #8]
 8008508:	60da      	str	r2, [r3, #12]
 800850a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a1f      	ldr	r2, [pc, #124]	; (8008590 <HAL_CAN_MspInit+0x9c>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d137      	bne.n	8008586 <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8008516:	4b1f      	ldr	r3, [pc, #124]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 8008518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851a:	4a1e      	ldr	r2, [pc, #120]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 800851c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008520:	6413      	str	r3, [r2, #64]	; 0x40
 8008522:	4b1c      	ldr	r3, [pc, #112]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800852a:	613b      	str	r3, [r7, #16]
 800852c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800852e:	4b19      	ldr	r3, [pc, #100]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 8008530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008532:	4a18      	ldr	r2, [pc, #96]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 8008534:	f043 0308 	orr.w	r3, r3, #8
 8008538:	6313      	str	r3, [r2, #48]	; 0x30
 800853a:	4b16      	ldr	r3, [pc, #88]	; (8008594 <HAL_CAN_MspInit+0xa0>)
 800853c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800853e:	f003 0308 	and.w	r3, r3, #8
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008546:	2303      	movs	r3, #3
 8008548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800854a:	2302      	movs	r3, #2
 800854c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800854e:	2300      	movs	r3, #0
 8008550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008552:	2303      	movs	r3, #3
 8008554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8008556:	2309      	movs	r3, #9
 8008558:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800855a:	f107 0314 	add.w	r3, r7, #20
 800855e:	4619      	mov	r1, r3
 8008560:	480d      	ldr	r0, [pc, #52]	; (8008598 <HAL_CAN_MspInit+0xa4>)
 8008562:	f7fa fa57 	bl	8002a14 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8008566:	2200      	movs	r2, #0
 8008568:	2105      	movs	r1, #5
 800856a:	2014      	movs	r0, #20
 800856c:	f7f9 fe20 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8008570:	2014      	movs	r0, #20
 8008572:	f7f9 fe39 	bl	80021e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8008576:	2200      	movs	r2, #0
 8008578:	2105      	movs	r1, #5
 800857a:	2015      	movs	r0, #21
 800857c:	f7f9 fe18 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8008580:	2015      	movs	r0, #21
 8008582:	f7f9 fe31 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8008586:	bf00      	nop
 8008588:	3728      	adds	r7, #40	; 0x28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	40006400 	.word	0x40006400
 8008594:	40023800 	.word	0x40023800
 8008598:	40020c00 	.word	0x40020c00

0800859c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80085a2:	4b36      	ldr	r3, [pc, #216]	; (800867c <MX_DMA_Init+0xe0>)
 80085a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a6:	4a35      	ldr	r2, [pc, #212]	; (800867c <MX_DMA_Init+0xe0>)
 80085a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80085ac:	6313      	str	r3, [r2, #48]	; 0x30
 80085ae:	4b33      	ldr	r3, [pc, #204]	; (800867c <MX_DMA_Init+0xe0>)
 80085b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085b6:	607b      	str	r3, [r7, #4]
 80085b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80085ba:	4b30      	ldr	r3, [pc, #192]	; (800867c <MX_DMA_Init+0xe0>)
 80085bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085be:	4a2f      	ldr	r2, [pc, #188]	; (800867c <MX_DMA_Init+0xe0>)
 80085c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80085c4:	6313      	str	r3, [r2, #48]	; 0x30
 80085c6:	4b2d      	ldr	r3, [pc, #180]	; (800867c <MX_DMA_Init+0xe0>)
 80085c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80085d2:	2200      	movs	r2, #0
 80085d4:	2105      	movs	r1, #5
 80085d6:	200b      	movs	r0, #11
 80085d8:	f7f9 fdea 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80085dc:	200b      	movs	r0, #11
 80085de:	f7f9 fe03 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80085e2:	2200      	movs	r2, #0
 80085e4:	2105      	movs	r1, #5
 80085e6:	200c      	movs	r0, #12
 80085e8:	f7f9 fde2 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80085ec:	200c      	movs	r0, #12
 80085ee:	f7f9 fdfb 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80085f2:	2200      	movs	r2, #0
 80085f4:	2105      	movs	r1, #5
 80085f6:	200f      	movs	r0, #15
 80085f8:	f7f9 fdda 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80085fc:	200f      	movs	r0, #15
 80085fe:	f7f9 fdf3 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8008602:	2200      	movs	r2, #0
 8008604:	2105      	movs	r1, #5
 8008606:	2010      	movs	r0, #16
 8008608:	f7f9 fdd2 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800860c:	2010      	movs	r0, #16
 800860e:	f7f9 fdeb 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8008612:	2200      	movs	r2, #0
 8008614:	2105      	movs	r1, #5
 8008616:	2011      	movs	r0, #17
 8008618:	f7f9 fdca 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800861c:	2011      	movs	r0, #17
 800861e:	f7f9 fde3 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8008622:	2200      	movs	r2, #0
 8008624:	2105      	movs	r1, #5
 8008626:	2038      	movs	r0, #56	; 0x38
 8008628:	f7f9 fdc2 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800862c:	2038      	movs	r0, #56	; 0x38
 800862e:	f7f9 fddb 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8008632:	2200      	movs	r2, #0
 8008634:	2105      	movs	r1, #5
 8008636:	2039      	movs	r0, #57	; 0x39
 8008638:	f7f9 fdba 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800863c:	2039      	movs	r0, #57	; 0x39
 800863e:	f7f9 fdd3 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8008642:	2200      	movs	r2, #0
 8008644:	2105      	movs	r1, #5
 8008646:	203a      	movs	r0, #58	; 0x3a
 8008648:	f7f9 fdb2 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800864c:	203a      	movs	r0, #58	; 0x3a
 800864e:	f7f9 fdcb 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8008652:	2200      	movs	r2, #0
 8008654:	2105      	movs	r1, #5
 8008656:	203b      	movs	r0, #59	; 0x3b
 8008658:	f7f9 fdaa 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800865c:	203b      	movs	r0, #59	; 0x3b
 800865e:	f7f9 fdc3 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8008662:	2200      	movs	r2, #0
 8008664:	2105      	movs	r1, #5
 8008666:	203c      	movs	r0, #60	; 0x3c
 8008668:	f7f9 fda2 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800866c:	203c      	movs	r0, #60	; 0x3c
 800866e:	f7f9 fdbb 	bl	80021e8 <HAL_NVIC_EnableIRQ>

}
 8008672:	bf00      	nop
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	40023800 	.word	0x40023800

08008680 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008680:	b480      	push	{r7}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	4a07      	ldr	r2, [pc, #28]	; (80086ac <vApplicationGetIdleTaskMemory+0x2c>)
 8008690:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	4a06      	ldr	r2, [pc, #24]	; (80086b0 <vApplicationGetIdleTaskMemory+0x30>)
 8008696:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2280      	movs	r2, #128	; 0x80
 800869c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800869e:	bf00      	nop
 80086a0:	3714      	adds	r7, #20
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	20000610 	.word	0x20000610
 80086b0:	20000664 	.word	0x20000664

080086b4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80086b4:	b5b0      	push	{r4, r5, r7, lr}
 80086b6:	b08e      	sub	sp, #56	; 0x38
 80086b8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of sendTask */
  osThreadStaticDef(sendTask, sendTaskFunc, osPriorityBelowNormal, 0, 4096, sendTaskBuffer, &sendTaskControlBlock);
 80086ba:	4b14      	ldr	r3, [pc, #80]	; (800870c <MX_FREERTOS_Init+0x58>)
 80086bc:	f107 041c 	add.w	r4, r7, #28
 80086c0:	461d      	mov	r5, r3
 80086c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80086c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80086c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80086ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sendTaskHandle = osThreadCreate(osThread(sendTask), NULL);
 80086ce:	f107 031c 	add.w	r3, r7, #28
 80086d2:	2100      	movs	r1, #0
 80086d4:	4618      	mov	r0, r3
 80086d6:	f7fe fd93 	bl	8007200 <osThreadCreate>
 80086da:	4602      	mov	r2, r0
 80086dc:	4b0c      	ldr	r3, [pc, #48]	; (8008710 <MX_FREERTOS_Init+0x5c>)
 80086de:	601a      	str	r2, [r3, #0]

  /* definition and creation of controlTask */
  osThreadStaticDef(controlTask, controlTaskFunc, osPriorityAboveNormal, 0, 4096, controlTaskBuffer, &controlTaskControlBlock);
 80086e0:	4b0c      	ldr	r3, [pc, #48]	; (8008714 <MX_FREERTOS_Init+0x60>)
 80086e2:	463c      	mov	r4, r7
 80086e4:	461d      	mov	r5, r3
 80086e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80086e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80086ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80086ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80086f2:	463b      	mov	r3, r7
 80086f4:	2100      	movs	r1, #0
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fe fd82 	bl	8007200 <osThreadCreate>
 80086fc:	4602      	mov	r2, r0
 80086fe:	4b06      	ldr	r3, [pc, #24]	; (8008718 <MX_FREERTOS_Init+0x64>)
 8008700:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8008702:	bf00      	nop
 8008704:	3738      	adds	r7, #56	; 0x38
 8008706:	46bd      	mov	sp, r7
 8008708:	bdb0      	pop	{r4, r5, r7, pc}
 800870a:	bf00      	nop
 800870c:	080124ac 	.word	0x080124ac
 8008710:	2000590c 	.word	0x2000590c
 8008714:	080124d4 	.word	0x080124d4
 8008718:	20005964 	.word	0x20005964

0800871c <sendTaskFunc>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_sendTaskFunc */
void sendTaskFunc(void const * argument)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sendTaskFunc */
	TickType_t xLastWakeTime=xTaskGetTickCount();
 8008724:	f7ff f924 	bl	8007970 <xTaskGetTickCount>
 8008728:	4603      	mov	r3, r0
 800872a:	60bb      	str	r3, [r7, #8]
	TickType_t sendTaskPeriod=pdMS_TO_TICKS(1);
 800872c:	2301      	movs	r3, #1
 800872e:	60fb      	str	r3, [r7, #12]
	static int32_t sendTick=0;
	extern int32_t globalPeriodSendLoop;
  /* Infinite loop */
  for(;;)
  {
	  if(++sendTick>=globalPeriodSendLoop)
 8008730:	4b0b      	ldr	r3, [pc, #44]	; (8008760 <sendTaskFunc+0x44>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	3301      	adds	r3, #1
 8008736:	4a0a      	ldr	r2, [pc, #40]	; (8008760 <sendTaskFunc+0x44>)
 8008738:	6013      	str	r3, [r2, #0]
 800873a:	4b09      	ldr	r3, [pc, #36]	; (8008760 <sendTaskFunc+0x44>)
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	4b09      	ldr	r3, [pc, #36]	; (8008764 <sendTaskFunc+0x48>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	429a      	cmp	r2, r3
 8008744:	db04      	blt.n	8008750 <sendTaskFunc+0x34>
	  {
		  sendTick=0;
 8008746:	4b06      	ldr	r3, [pc, #24]	; (8008760 <sendTaskFunc+0x44>)
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
		  serialDisplay();
 800874c:	f005 fb12 	bl	800dd74 <serialDisplay>
	  }
	  vTaskDelayUntil(&xLastWakeTime,sendTaskPeriod);
 8008750:	f107 0308 	add.w	r3, r7, #8
 8008754:	68f9      	ldr	r1, [r7, #12]
 8008756:	4618      	mov	r0, r3
 8008758:	f7fe ff7c 	bl	8007654 <vTaskDelayUntil>
	  if(++sendTick>=globalPeriodSendLoop)
 800875c:	e7e8      	b.n	8008730 <sendTaskFunc+0x14>
 800875e:	bf00      	nop
 8008760:	20000864 	.word	0x20000864
 8008764:	200001f4 	.word	0x200001f4

08008768 <controlTaskFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTaskFunc */
void controlTaskFunc(void const * argument)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTaskFunc */
	TickType_t xLastWakeTime=xTaskGetTickCount();
 8008770:	f7ff f8fe 	bl	8007970 <xTaskGetTickCount>
 8008774:	4603      	mov	r3, r0
 8008776:	60bb      	str	r3, [r7, #8]
	TickType_t controlTaskPeriod=pdMS_TO_TICKS(1);
 8008778:	2301      	movs	r3, #1
 800877a:	60fb      	str	r3, [r7, #12]
		//	AnaBuiltInStart();
	#if (ADBOARD_NUM>0)
			ADBoard_updateVoltage();
	#endif
			//terminal command process
			Usart_TerminalHandler();
 800877c:	f005 f862 	bl	800d844 <Usart_TerminalHandler>

			//User loop function
	 if(++loopTick>=globalPeriodControlLoop)
 8008780:	4b0c      	ldr	r3, [pc, #48]	; (80087b4 <controlTaskFunc+0x4c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	3301      	adds	r3, #1
 8008786:	4a0b      	ldr	r2, [pc, #44]	; (80087b4 <controlTaskFunc+0x4c>)
 8008788:	6013      	str	r3, [r2, #0]
 800878a:	4b0a      	ldr	r3, [pc, #40]	; (80087b4 <controlTaskFunc+0x4c>)
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	4b0a      	ldr	r3, [pc, #40]	; (80087b8 <controlTaskFunc+0x50>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	db04      	blt.n	80087a0 <controlTaskFunc+0x38>
	 {
		loopTick=0;
 8008796:	4b07      	ldr	r3, [pc, #28]	; (80087b4 <controlTaskFunc+0x4c>)
 8008798:	2200      	movs	r2, #0
 800879a:	601a      	str	r2, [r3, #0]
		loop();
 800879c:	f005 fae0 	bl	800dd60 <loop>
	 }

	#if (PWMBOARDSPI_NUM>0)
			PWMBoardSPI_flushDutyAll();
 80087a0:	f003 f84a 	bl	800b838 <PWMBoardSPI_flushDutyAll>
	#endif
			vTaskDelayUntil(&xLastWakeTime,controlTaskPeriod);
 80087a4:	f107 0308 	add.w	r3, r7, #8
 80087a8:	68f9      	ldr	r1, [r7, #12]
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7fe ff52 	bl	8007654 <vTaskDelayUntil>
			Usart_TerminalHandler();
 80087b0:	e7e4      	b.n	800877c <controlTaskFunc+0x14>
 80087b2:	bf00      	nop
 80087b4:	20000868 	.word	0x20000868
 80087b8:	200001f0 	.word	0x200001f0

080087bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08c      	sub	sp, #48	; 0x30
 80087c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087c2:	f107 031c 	add.w	r3, r7, #28
 80087c6:	2200      	movs	r2, #0
 80087c8:	601a      	str	r2, [r3, #0]
 80087ca:	605a      	str	r2, [r3, #4]
 80087cc:	609a      	str	r2, [r3, #8]
 80087ce:	60da      	str	r2, [r3, #12]
 80087d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80087d2:	4b65      	ldr	r3, [pc, #404]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d6:	4a64      	ldr	r2, [pc, #400]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087d8:	f043 0310 	orr.w	r3, r3, #16
 80087dc:	6313      	str	r3, [r2, #48]	; 0x30
 80087de:	4b62      	ldr	r3, [pc, #392]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e2:	f003 0310 	and.w	r3, r3, #16
 80087e6:	61bb      	str	r3, [r7, #24]
 80087e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80087ea:	4b5f      	ldr	r3, [pc, #380]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ee:	4a5e      	ldr	r2, [pc, #376]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087f0:	f043 0320 	orr.w	r3, r3, #32
 80087f4:	6313      	str	r3, [r2, #48]	; 0x30
 80087f6:	4b5c      	ldr	r3, [pc, #368]	; (8008968 <MX_GPIO_Init+0x1ac>)
 80087f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087fa:	f003 0320 	and.w	r3, r3, #32
 80087fe:	617b      	str	r3, [r7, #20]
 8008800:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008802:	4b59      	ldr	r3, [pc, #356]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008806:	4a58      	ldr	r2, [pc, #352]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008808:	f043 0304 	orr.w	r3, r3, #4
 800880c:	6313      	str	r3, [r2, #48]	; 0x30
 800880e:	4b56      	ldr	r3, [pc, #344]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	f003 0304 	and.w	r3, r3, #4
 8008816:	613b      	str	r3, [r7, #16]
 8008818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800881a:	4b53      	ldr	r3, [pc, #332]	; (8008968 <MX_GPIO_Init+0x1ac>)
 800881c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881e:	4a52      	ldr	r2, [pc, #328]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008820:	f043 0301 	orr.w	r3, r3, #1
 8008824:	6313      	str	r3, [r2, #48]	; 0x30
 8008826:	4b50      	ldr	r3, [pc, #320]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	60fb      	str	r3, [r7, #12]
 8008830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008832:	4b4d      	ldr	r3, [pc, #308]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008836:	4a4c      	ldr	r2, [pc, #304]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008838:	f043 0302 	orr.w	r3, r3, #2
 800883c:	6313      	str	r3, [r2, #48]	; 0x30
 800883e:	4b4a      	ldr	r3, [pc, #296]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	f003 0302 	and.w	r3, r3, #2
 8008846:	60bb      	str	r3, [r7, #8]
 8008848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800884a:	4b47      	ldr	r3, [pc, #284]	; (8008968 <MX_GPIO_Init+0x1ac>)
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	4a46      	ldr	r2, [pc, #280]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008854:	6313      	str	r3, [r2, #48]	; 0x30
 8008856:	4b44      	ldr	r3, [pc, #272]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885e:	607b      	str	r3, [r7, #4]
 8008860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008862:	4b41      	ldr	r3, [pc, #260]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008866:	4a40      	ldr	r2, [pc, #256]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008868:	f043 0308 	orr.w	r3, r3, #8
 800886c:	6313      	str	r3, [r2, #48]	; 0x30
 800886e:	4b3e      	ldr	r3, [pc, #248]	; (8008968 <MX_GPIO_Init+0x1ac>)
 8008870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008872:	f003 0308 	and.w	r3, r3, #8
 8008876:	603b      	str	r3, [r7, #0]
 8008878:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DO_12_Pin|DO_13_Pin|DO_14_Pin|DO_15_Pin 
 800887a:	2200      	movs	r2, #0
 800887c:	f240 119b 	movw	r1, #411	; 0x19b
 8008880:	483a      	ldr	r0, [pc, #232]	; (800896c <MX_GPIO_Init+0x1b0>)
 8008882:	f7fa fa71 	bl	8002d68 <HAL_GPIO_WritePin>
                          |DO_10_Pin|DO_11_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DO_0_Pin|DO_1_Pin|DO_2_Pin|DO_3_Pin 
 8008886:	2200      	movs	r2, #0
 8008888:	f64f 5138 	movw	r1, #64824	; 0xfd38
 800888c:	4838      	ldr	r0, [pc, #224]	; (8008970 <MX_GPIO_Init+0x1b4>)
 800888e:	f7fa fa6b 	bl	8002d68 <HAL_GPIO_WritePin>
                          |DO_4_Pin|DO_5_Pin|DO_6_Pin|DO_7_Pin 
                          |DO_8_Pin|DO_9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin 
                           PEPin PEPin */
  GPIO_InitStruct.Pin = DO_12_Pin|DO_13_Pin|DO_14_Pin|DO_15_Pin 
 8008892:	f240 139b 	movw	r3, #411	; 0x19b
 8008896:	61fb      	str	r3, [r7, #28]
                          |DO_10_Pin|DO_11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008898:	2301      	movs	r3, #1
 800889a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800889c:	2302      	movs	r3, #2
 800889e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088a0:	2300      	movs	r3, #0
 80088a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80088a4:	f107 031c 	add.w	r3, r7, #28
 80088a8:	4619      	mov	r1, r3
 80088aa:	4830      	ldr	r0, [pc, #192]	; (800896c <MX_GPIO_Init+0x1b0>)
 80088ac:	f7fa f8b2 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin 
                           PFPin PFPin PFPin PFPin 
                           PFPin PFPin */
  GPIO_InitStruct.Pin = DO_0_Pin|DO_1_Pin|DO_2_Pin|DO_3_Pin 
 80088b0:	f64f 5338 	movw	r3, #64824	; 0xfd38
 80088b4:	61fb      	str	r3, [r7, #28]
                          |DO_4_Pin|DO_5_Pin|DO_6_Pin|DO_7_Pin 
                          |DO_8_Pin|DO_9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80088b6:	2301      	movs	r3, #1
 80088b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80088ba:	2302      	movs	r3, #2
 80088bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088be:	2300      	movs	r3, #0
 80088c0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80088c2:	f107 031c 	add.w	r3, r7, #28
 80088c6:	4619      	mov	r1, r3
 80088c8:	4829      	ldr	r0, [pc, #164]	; (8008970 <MX_GPIO_Init+0x1b4>)
 80088ca:	f7fa f8a3 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin PGPin */
  GPIO_InitStruct.Pin = E0_Pin|E1_Pin|E2_Pin|E3_Pin 
 80088ce:	233f      	movs	r3, #63	; 0x3f
 80088d0:	61fb      	str	r3, [r7, #28]
                          |E4_Pin|E5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80088d2:	4b28      	ldr	r3, [pc, #160]	; (8008974 <MX_GPIO_Init+0x1b8>)
 80088d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80088d6:	2302      	movs	r3, #2
 80088d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80088da:	f107 031c 	add.w	r3, r7, #28
 80088de:	4619      	mov	r1, r3
 80088e0:	4825      	ldr	r0, [pc, #148]	; (8008978 <MX_GPIO_Init+0x1bc>)
 80088e2:	f7fa f897 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI_0_Pin|DI_1_Pin|DI_2_Pin|DI_3_Pin;
 80088e6:	239c      	movs	r3, #156	; 0x9c
 80088e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80088ea:	2300      	movs	r3, #0
 80088ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ee:	2300      	movs	r3, #0
 80088f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80088f2:	f107 031c 	add.w	r3, r7, #28
 80088f6:	4619      	mov	r1, r3
 80088f8:	4820      	ldr	r0, [pc, #128]	; (800897c <MX_GPIO_Init+0x1c0>)
 80088fa:	f7fa f88b 	bl	8002a14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80088fe:	2200      	movs	r2, #0
 8008900:	2105      	movs	r1, #5
 8008902:	2006      	movs	r0, #6
 8008904:	f7f9 fc54 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8008908:	2006      	movs	r0, #6
 800890a:	f7f9 fc6d 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800890e:	2200      	movs	r2, #0
 8008910:	2105      	movs	r1, #5
 8008912:	2007      	movs	r0, #7
 8008914:	f7f9 fc4c 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8008918:	2007      	movs	r0, #7
 800891a:	f7f9 fc65 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800891e:	2200      	movs	r2, #0
 8008920:	2105      	movs	r1, #5
 8008922:	2008      	movs	r0, #8
 8008924:	f7f9 fc44 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8008928:	2008      	movs	r0, #8
 800892a:	f7f9 fc5d 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800892e:	2200      	movs	r2, #0
 8008930:	2105      	movs	r1, #5
 8008932:	2009      	movs	r0, #9
 8008934:	f7f9 fc3c 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8008938:	2009      	movs	r0, #9
 800893a:	f7f9 fc55 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800893e:	2200      	movs	r2, #0
 8008940:	2105      	movs	r1, #5
 8008942:	200a      	movs	r0, #10
 8008944:	f7f9 fc34 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8008948:	200a      	movs	r0, #10
 800894a:	f7f9 fc4d 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800894e:	2200      	movs	r2, #0
 8008950:	2105      	movs	r1, #5
 8008952:	2017      	movs	r0, #23
 8008954:	f7f9 fc2c 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8008958:	2017      	movs	r0, #23
 800895a:	f7f9 fc45 	bl	80021e8 <HAL_NVIC_EnableIRQ>

}
 800895e:	bf00      	nop
 8008960:	3730      	adds	r7, #48	; 0x30
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	40023800 	.word	0x40023800
 800896c:	40021000 	.word	0x40021000
 8008970:	40021400 	.word	0x40021400
 8008974:	10210000 	.word	0x10210000
 8008978:	40021800 	.word	0x40021800
 800897c:	40020c00 	.word	0x40020c00

08008980 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8008984:	4b1b      	ldr	r3, [pc, #108]	; (80089f4 <MX_I2C1_Init+0x74>)
 8008986:	4a1c      	ldr	r2, [pc, #112]	; (80089f8 <MX_I2C1_Init+0x78>)
 8008988:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 800898a:	4b1a      	ldr	r3, [pc, #104]	; (80089f4 <MX_I2C1_Init+0x74>)
 800898c:	4a1b      	ldr	r2, [pc, #108]	; (80089fc <MX_I2C1_Init+0x7c>)
 800898e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008990:	4b18      	ldr	r3, [pc, #96]	; (80089f4 <MX_I2C1_Init+0x74>)
 8008992:	2200      	movs	r2, #0
 8008994:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008996:	4b17      	ldr	r3, [pc, #92]	; (80089f4 <MX_I2C1_Init+0x74>)
 8008998:	2201      	movs	r2, #1
 800899a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800899c:	4b15      	ldr	r3, [pc, #84]	; (80089f4 <MX_I2C1_Init+0x74>)
 800899e:	2200      	movs	r2, #0
 80089a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80089a2:	4b14      	ldr	r3, [pc, #80]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80089a8:	4b12      	ldr	r3, [pc, #72]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089aa:	2200      	movs	r2, #0
 80089ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80089ae:	4b11      	ldr	r3, [pc, #68]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089b0:	2200      	movs	r2, #0
 80089b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80089b4:	4b0f      	ldr	r3, [pc, #60]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089b6:	2200      	movs	r2, #0
 80089b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80089ba:	480e      	ldr	r0, [pc, #56]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089bc:	f7fa fa06 	bl	8002dcc <HAL_I2C_Init>
 80089c0:	4603      	mov	r3, r0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d001      	beq.n	80089ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80089c6:	f000 fa31 	bl	8008e2c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80089ca:	2100      	movs	r1, #0
 80089cc:	4809      	ldr	r0, [pc, #36]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089ce:	f7fa fa8d 	bl	8002eec <HAL_I2CEx_ConfigAnalogFilter>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d001      	beq.n	80089dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80089d8:	f000 fa28 	bl	8008e2c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80089dc:	2100      	movs	r1, #0
 80089de:	4805      	ldr	r0, [pc, #20]	; (80089f4 <MX_I2C1_Init+0x74>)
 80089e0:	f7fa facf 	bl	8002f82 <HAL_I2CEx_ConfigDigitalFilter>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80089ea:	f000 fa1f 	bl	8008e2c <Error_Handler>
  }

}
 80089ee:	bf00      	nop
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20009a1c 	.word	0x20009a1c
 80089f8:	40005400 	.word	0x40005400
 80089fc:	6000030d 	.word	0x6000030d

08008a00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b08a      	sub	sp, #40	; 0x28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a08:	f107 0314 	add.w	r3, r7, #20
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	601a      	str	r2, [r3, #0]
 8008a10:	605a      	str	r2, [r3, #4]
 8008a12:	609a      	str	r2, [r3, #8]
 8008a14:	60da      	str	r2, [r3, #12]
 8008a16:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a2e      	ldr	r2, [pc, #184]	; (8008ad8 <HAL_I2C_MspInit+0xd8>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d156      	bne.n	8008ad0 <HAL_I2C_MspInit+0xd0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a22:	4b2e      	ldr	r3, [pc, #184]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a26:	4a2d      	ldr	r2, [pc, #180]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a28:	f043 0302 	orr.w	r3, r3, #2
 8008a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8008a2e:	4b2b      	ldr	r3, [pc, #172]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a32:	f003 0302 	and.w	r3, r3, #2
 8008a36:	613b      	str	r3, [r7, #16]
 8008a38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8008a3a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008a3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008a40:	2312      	movs	r3, #18
 8008a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008a44:	2301      	movs	r3, #1
 8008a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a48:	2303      	movs	r3, #3
 8008a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008a4c:	2304      	movs	r3, #4
 8008a4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a50:	f107 0314 	add.w	r3, r7, #20
 8008a54:	4619      	mov	r1, r3
 8008a56:	4822      	ldr	r0, [pc, #136]	; (8008ae0 <HAL_I2C_MspInit+0xe0>)
 8008a58:	f7f9 ffdc 	bl	8002a14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008a5c:	4b1f      	ldr	r3, [pc, #124]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a60:	4a1e      	ldr	r2, [pc, #120]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a66:	6413      	str	r3, [r2, #64]	; 0x40
 8008a68:	4b1c      	ldr	r3, [pc, #112]	; (8008adc <HAL_I2C_MspInit+0xdc>)
 8008a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a70:	60fb      	str	r3, [r7, #12]
 8008a72:	68fb      	ldr	r3, [r7, #12]
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8008a74:	4b1b      	ldr	r3, [pc, #108]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a76:	4a1c      	ldr	r2, [pc, #112]	; (8008ae8 <HAL_I2C_MspInit+0xe8>)
 8008a78:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8008a7a:	4b1a      	ldr	r3, [pc, #104]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008a80:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008a82:	4b18      	ldr	r3, [pc, #96]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a84:	2240      	movs	r2, #64	; 0x40
 8008a86:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008a88:	4b16      	ldr	r3, [pc, #88]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008a8e:	4b15      	ldr	r3, [pc, #84]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a94:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008a96:	4b13      	ldr	r3, [pc, #76]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008a9c:	4b11      	ldr	r3, [pc, #68]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8008aa2:	4b10      	ldr	r3, [pc, #64]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008aa8:	4b0e      	ldr	r3, [pc, #56]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008aae:	4b0d      	ldr	r3, [pc, #52]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8008ab4:	480b      	ldr	r0, [pc, #44]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008ab6:	f7f9 fba5 	bl	8002204 <HAL_DMA_Init>
 8008aba:	4603      	mov	r3, r0
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d001      	beq.n	8008ac4 <HAL_I2C_MspInit+0xc4>
    {
      Error_Handler();
 8008ac0:	f000 f9b4 	bl	8008e2c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a07      	ldr	r2, [pc, #28]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008ac8:	639a      	str	r2, [r3, #56]	; 0x38
 8008aca:	4a06      	ldr	r2, [pc, #24]	; (8008ae4 <HAL_I2C_MspInit+0xe4>)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8008ad0:	bf00      	nop
 8008ad2:	3728      	adds	r7, #40	; 0x28
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	40005400 	.word	0x40005400
 8008adc:	40023800 	.word	0x40023800
 8008ae0:	40020400 	.word	0x40020400
 8008ae4:	200099bc 	.word	0x200099bc
 8008ae8:	400260a0 	.word	0x400260a0

08008aec <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8008aec:	b480      	push	{r7}
 8008aee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008af0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008af4:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8008af8:	4b0b      	ldr	r3, [pc, #44]	; (8008b28 <SCB_EnableICache+0x3c>)
 8008afa:	2200      	movs	r2, #0
 8008afc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8008b00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008b04:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8008b08:	4b07      	ldr	r3, [pc, #28]	; (8008b28 <SCB_EnableICache+0x3c>)
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	4a06      	ldr	r2, [pc, #24]	; (8008b28 <SCB_EnableICache+0x3c>)
 8008b0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b12:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8008b14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008b18:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8008b1c:	bf00      	nop
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	e000ed00 	.word	0xe000ed00

08008b2c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8008b32:	4b1d      	ldr	r3, [pc, #116]	; (8008ba8 <SCB_EnableDCache+0x7c>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8008b3a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8008b3e:	4b1a      	ldr	r3, [pc, #104]	; (8008ba8 <SCB_EnableDCache+0x7c>)
 8008b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b44:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	0b5b      	lsrs	r3, r3, #13
 8008b4a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008b4e:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	08db      	lsrs	r3, r3, #3
 8008b54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b58:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	015a      	lsls	r2, r3, #5
 8008b5e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8008b62:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8008b64:	68ba      	ldr	r2, [r7, #8]
 8008b66:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008b68:	490f      	ldr	r1, [pc, #60]	; (8008ba8 <SCB_EnableDCache+0x7c>)
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	1e5a      	subs	r2, r3, #1
 8008b74:	60ba      	str	r2, [r7, #8]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1ef      	bne.n	8008b5a <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	1e5a      	subs	r2, r3, #1
 8008b7e:	60fa      	str	r2, [r7, #12]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d1e5      	bne.n	8008b50 <SCB_EnableDCache+0x24>
 8008b84:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8008b88:	4b07      	ldr	r3, [pc, #28]	; (8008ba8 <SCB_EnableDCache+0x7c>)
 8008b8a:	695b      	ldr	r3, [r3, #20]
 8008b8c:	4a06      	ldr	r2, [pc, #24]	; (8008ba8 <SCB_EnableDCache+0x7c>)
 8008b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b92:	6153      	str	r3, [r2, #20]
 8008b94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008b98:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8008b9c:	bf00      	nop
 8008b9e:	3714      	adds	r7, #20
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	e000ed00 	.word	0xe000ed00

08008bac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8008bb0:	f7ff ff9c 	bl	8008aec <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8008bb4:	f7ff ffba 	bl	8008b2c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008bb8:	f7f8 f9fc 	bl	8000fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008bbc:	f000 f83a 	bl	8008c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008bc0:	f7ff fdfc 	bl	80087bc <MX_GPIO_Init>
  MX_DMA_Init();
 8008bc4:	f7ff fcea 	bl	800859c <MX_DMA_Init>
  MX_ADC1_Init();
 8008bc8:	f7ff fb1e 	bl	8008208 <MX_ADC1_Init>
  MX_TIM1_Init();
 8008bcc:	f000 fe60 	bl	8009890 <MX_TIM1_Init>
  MX_TIM2_Init();
 8008bd0:	f000 ff18 	bl	8009a04 <MX_TIM2_Init>
  MX_TIM3_Init();
 8008bd4:	f000 ffa4 	bl	8009b20 <MX_TIM3_Init>
  MX_TIM4_Init();
 8008bd8:	f001 f81e 	bl	8009c18 <MX_TIM4_Init>
  MX_TIM7_Init();
 8008bdc:	f001 f898 	bl	8009d10 <MX_TIM7_Init>
  MX_TIM8_Init();
 8008be0:	f001 f8cc 	bl	8009d7c <MX_TIM8_Init>
  MX_TIM9_Init();
 8008be4:	f001 f984 	bl	8009ef0 <MX_TIM9_Init>
  MX_TIM10_Init();
 8008be8:	f001 f9f0 	bl	8009fcc <MX_TIM10_Init>
  MX_TIM11_Init();
 8008bec:	f001 fa3c 	bl	800a068 <MX_TIM11_Init>
  MX_TIM14_Init();
 8008bf0:	f001 fa88 	bl	800a104 <MX_TIM14_Init>
  MX_SPI1_Init();
 8008bf4:	f000 f922 	bl	8008e3c <MX_SPI1_Init>
  MX_SPI3_Init();
 8008bf8:	f000 f95a 	bl	8008eb0 <MX_SPI3_Init>
  MX_SPI4_Init();
 8008bfc:	f000 f996 	bl	8008f2c <MX_SPI4_Init>
  MX_SPI6_Init();
 8008c00:	f000 f9d2 	bl	8008fa8 <MX_SPI6_Init>
  MX_USART1_UART_Init();
 8008c04:	f001 fd5a 	bl	800a6bc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8008c08:	f001 fdb8 	bl	800a77c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8008c0c:	f7ff feb8 	bl	8008980 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8008c10:	f001 fd84 	bl	800a71c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8008c14:	f7ff fc38 	bl	8008488 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
	/*******************************Usart1 and Usart3**************************/
	my_UsartInit();
 8008c18:	f004 fb04 	bl	800d224 <my_UsartInit>
#if (ADBOARD_NUM>0)
	ADBoard_Init();
#endif

	/******************************  PWM  init***************************/
	PWMBuiltIn_init();
 8008c1c:	f003 fb7a 	bl	800c314 <PWMBuiltIn_init>

#if (PWMBOARDSPI_NUM>0)
	PWMBoardSPI_init();
 8008c20:	f002 fe2c 	bl	800b87c <PWMBoardSPI_init>
#if (PWMBOARDI2C_NUM>0)
	PWMBoardI2C_init();
#endif

	/******************************* setup() function**************************/
	setup();
 8008c24:	f005 f888 	bl	800dd38 <setup>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8008c28:	f7ff fd44 	bl	80086b4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8008c2c:	f7fe fae1 	bl	80071f2 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008c30:	e7fe      	b.n	8008c30 <main+0x84>
	...

08008c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b0b8      	sub	sp, #224	; 0xe0
 8008c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008c3a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008c3e:	2234      	movs	r2, #52	; 0x34
 8008c40:	2100      	movs	r1, #0
 8008c42:	4618      	mov	r0, r3
 8008c44:	f005 fa21 	bl	800e08a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008c48:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	601a      	str	r2, [r3, #0]
 8008c50:	605a      	str	r2, [r3, #4]
 8008c52:	609a      	str	r2, [r3, #8]
 8008c54:	60da      	str	r2, [r3, #12]
 8008c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008c58:	f107 0308 	add.w	r3, r7, #8
 8008c5c:	2290      	movs	r2, #144	; 0x90
 8008c5e:	2100      	movs	r1, #0
 8008c60:	4618      	mov	r0, r3
 8008c62:	f005 fa12 	bl	800e08a <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008c66:	4b3c      	ldr	r3, [pc, #240]	; (8008d58 <SystemClock_Config+0x124>)
 8008c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6a:	4a3b      	ldr	r2, [pc, #236]	; (8008d58 <SystemClock_Config+0x124>)
 8008c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c70:	6413      	str	r3, [r2, #64]	; 0x40
 8008c72:	4b39      	ldr	r3, [pc, #228]	; (8008d58 <SystemClock_Config+0x124>)
 8008c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c7a:	607b      	str	r3, [r7, #4]
 8008c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008c7e:	4b37      	ldr	r3, [pc, #220]	; (8008d5c <SystemClock_Config+0x128>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a36      	ldr	r2, [pc, #216]	; (8008d5c <SystemClock_Config+0x128>)
 8008c84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	4b34      	ldr	r3, [pc, #208]	; (8008d5c <SystemClock_Config+0x128>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008c92:	603b      	str	r3, [r7, #0]
 8008c94:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008c96:	2302      	movs	r3, #2
 8008c98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008ca2:	2310      	movs	r3, #16
 8008ca4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008ca8:	2302      	movs	r3, #2
 8008caa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8008cb4:	2308      	movs	r3, #8
 8008cb6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8008cba:	23d8      	movs	r3, #216	; 0xd8
 8008cbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008ccc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7fa f9f3 	bl	80030bc <HAL_RCC_OscConfig>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d001      	beq.n	8008ce0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8008cdc:	f000 f8a6 	bl	8008e2c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8008ce0:	f7fa f99c 	bl	800301c <HAL_PWREx_EnableOverDrive>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d001      	beq.n	8008cee <SystemClock_Config+0xba>
  {
    Error_Handler();
 8008cea:	f000 f89f 	bl	8008e2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008cee:	230f      	movs	r3, #15
 8008cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008d00:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008d04:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8008d10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008d14:	2107      	movs	r1, #7
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7fa fc42 	bl	80035a0 <HAL_RCC_ClockConfig>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d001      	beq.n	8008d26 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8008d22:	f000 f883 	bl	8008e2c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8008d26:	f244 13c0 	movw	r3, #16832	; 0x41c0
 8008d2a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008d30:	2300      	movs	r3, #0
 8008d32:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008d34:	2300      	movs	r3, #0
 8008d36:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008d3c:	f107 0308 	add.w	r3, r7, #8
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7fa fe2d 	bl	80039a0 <HAL_RCCEx_PeriphCLKConfig>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8008d4c:	f000 f86e 	bl	8008e2c <Error_Handler>
  }
}
 8008d50:	bf00      	nop
 8008d52:	37e0      	adds	r7, #224	; 0xe0
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}
 8008d58:	40023800 	.word	0x40023800
 8008d5c:	40007000 	.word	0x40007000

08008d60 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
/*-----------------------Call back functions----------------------*/
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]

#if (ADBOARD_NUM>0)
	ADBoard_SPICallback(hspi);
#endif
	slaveSPITxRxCpltCallback(hspi);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f005 f845 	bl	800ddf8 <slaveSPITxRxCpltCallback>

}
 8008d6e:	bf00      	nop
 8008d70:	3708      	adds	r7, #8
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <HAL_SPI_ErrorCallback>:
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b082      	sub	sp, #8
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
	slaveSPIErrorCallback(hspi);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f005 f860 	bl	800de44 <slaveSPIErrorCallback>

}
 8008d84:	bf00      	nop
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	4603      	mov	r3, r0
 8008d94:	80fb      	strh	r3, [r7, #6]
	int ret = 1;
 8008d96:	2301      	movs	r3, #1
 8008d98:	60fb      	str	r3, [r7, #12]
	static int INTChannel=0;
	if(GPIO_Pin==E0_Pin){
 8008d9a:	88fb      	ldrh	r3, [r7, #6]
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d103      	bne.n	8008da8 <HAL_GPIO_EXTI_Callback+0x1c>
		INTChannel=0;
 8008da0:	4b18      	ldr	r3, [pc, #96]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008da2:	2200      	movs	r2, #0
 8008da4:	601a      	str	r2, [r3, #0]
 8008da6:	e021      	b.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
	}
	else if(GPIO_Pin==E1_Pin){
 8008da8:	88fb      	ldrh	r3, [r7, #6]
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d103      	bne.n	8008db6 <HAL_GPIO_EXTI_Callback+0x2a>
		INTChannel=1;
 8008dae:	4b15      	ldr	r3, [pc, #84]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008db0:	2201      	movs	r2, #1
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	e01a      	b.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
	}else if(GPIO_Pin==E2_Pin){
 8008db6:	88fb      	ldrh	r3, [r7, #6]
 8008db8:	2b04      	cmp	r3, #4
 8008dba:	d103      	bne.n	8008dc4 <HAL_GPIO_EXTI_Callback+0x38>
		INTChannel=2;
 8008dbc:	4b11      	ldr	r3, [pc, #68]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	e013      	b.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
	}else if(GPIO_Pin==E3_Pin){
 8008dc4:	88fb      	ldrh	r3, [r7, #6]
 8008dc6:	2b08      	cmp	r3, #8
 8008dc8:	d103      	bne.n	8008dd2 <HAL_GPIO_EXTI_Callback+0x46>
		INTChannel=3;
 8008dca:	4b0e      	ldr	r3, [pc, #56]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008dcc:	2203      	movs	r2, #3
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	e00c      	b.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
	}else if(GPIO_Pin==E4_Pin){
 8008dd2:	88fb      	ldrh	r3, [r7, #6]
 8008dd4:	2b10      	cmp	r3, #16
 8008dd6:	d103      	bne.n	8008de0 <HAL_GPIO_EXTI_Callback+0x54>
		INTChannel=4;
 8008dd8:	4b0a      	ldr	r3, [pc, #40]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008dda:	2204      	movs	r2, #4
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	e005      	b.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
	}
	else if(GPIO_Pin==E5_Pin){
 8008de0:	88fb      	ldrh	r3, [r7, #6]
 8008de2:	2b20      	cmp	r3, #32
 8008de4:	d102      	bne.n	8008dec <HAL_GPIO_EXTI_Callback+0x60>
		INTChannel=5;
 8008de6:	4b07      	ldr	r3, [pc, #28]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008de8:	2205      	movs	r2, #5
 8008dea:	601a      	str	r2, [r3, #0]
	}
#if (ADBOARD_NUM>0)
	ret = ADBoard_BUSYCallback(INTChannel);
#endif
	if (ret)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d004      	beq.n	8008dfc <HAL_GPIO_EXTI_Callback+0x70>
		interruptCallback(INTChannel);
 8008df2:	4b04      	ldr	r3, [pc, #16]	; (8008e04 <HAL_GPIO_EXTI_Callback+0x78>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f002 fe46 	bl	800ba88 <interruptCallback>
}
 8008dfc:	bf00      	nop
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	2000086c 	.word	0x2000086c

08008e08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a04      	ldr	r2, [pc, #16]	; (8008e28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d101      	bne.n	8008e1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8008e1a:	f7f8 f8d9 	bl	8000fd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8008e1e:	bf00      	nop
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	40000c00 	.word	0x40000c00

08008e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008e30:	bf00      	nop
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
	...

08008e3c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi4_rx;
DMA_HandleTypeDef hdma_spi4_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8008e40:	4b19      	ldr	r3, [pc, #100]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e42:	4a1a      	ldr	r2, [pc, #104]	; (8008eac <MX_SPI1_Init+0x70>)
 8008e44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8008e46:	4b18      	ldr	r3, [pc, #96]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8008e4c:	4b16      	ldr	r3, [pc, #88]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e4e:	2200      	movs	r2, #0
 8008e50:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8008e52:	4b15      	ldr	r3, [pc, #84]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e54:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8008e58:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e5a:	4b13      	ldr	r3, [pc, #76]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8008e60:	4b11      	ldr	r3, [pc, #68]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e62:	2201      	movs	r2, #1
 8008e64:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8008e66:	4b10      	ldr	r3, [pc, #64]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008e6e:	4b0e      	ldr	r3, [pc, #56]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e70:	2200      	movs	r2, #0
 8008e72:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008e74:	4b0c      	ldr	r3, [pc, #48]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e76:	2200      	movs	r2, #0
 8008e78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e7a:	4b0b      	ldr	r3, [pc, #44]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8008e80:	4b09      	ldr	r3, [pc, #36]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e82:	2207      	movs	r2, #7
 8008e84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008e86:	4b08      	ldr	r3, [pc, #32]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008e8c:	4b06      	ldr	r3, [pc, #24]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e8e:	2208      	movs	r2, #8
 8008e90:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008e92:	4805      	ldr	r0, [pc, #20]	; (8008ea8 <MX_SPI1_Init+0x6c>)
 8008e94:	f7fb f9aa 	bl	80041ec <HAL_SPI_Init>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8008e9e:	f7ff ffc5 	bl	8008e2c <Error_Handler>
  }

}
 8008ea2:	bf00      	nop
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	20009cb4 	.word	0x20009cb4
 8008eac:	40013000 	.word	0x40013000

08008eb0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8008eb4:	4b1b      	ldr	r3, [pc, #108]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008eb6:	4a1c      	ldr	r2, [pc, #112]	; (8008f28 <MX_SPI3_Init+0x78>)
 8008eb8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8008eba:	4b1a      	ldr	r3, [pc, #104]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ebc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008ec0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8008ec2:	4b18      	ldr	r3, [pc, #96]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8008ec8:	4b16      	ldr	r3, [pc, #88]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008eca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008ece:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008ed0:	4b14      	ldr	r3, [pc, #80]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008ed6:	4b13      	ldr	r3, [pc, #76]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ed8:	2200      	movs	r2, #0
 8008eda:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8008edc:	4b11      	ldr	r3, [pc, #68]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ede:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ee2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ee4:	4b0f      	ldr	r3, [pc, #60]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008eea:	4b0e      	ldr	r3, [pc, #56]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008eec:	2200      	movs	r2, #0
 8008eee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8008ef0:	4b0c      	ldr	r3, [pc, #48]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8008efc:	4b09      	ldr	r3, [pc, #36]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008efe:	2207      	movs	r2, #7
 8008f00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008f02:	4b08      	ldr	r3, [pc, #32]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008f04:	2200      	movs	r2, #0
 8008f06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008f08:	4b06      	ldr	r3, [pc, #24]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008f0a:	2208      	movs	r2, #8
 8008f0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8008f0e:	4805      	ldr	r0, [pc, #20]	; (8008f24 <MX_SPI3_Init+0x74>)
 8008f10:	f7fb f96c 	bl	80041ec <HAL_SPI_Init>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d001      	beq.n	8008f1e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8008f1a:	f7ff ff87 	bl	8008e2c <Error_Handler>
  }

}
 8008f1e:	bf00      	nop
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	20009b2c 	.word	0x20009b2c
 8008f28:	40003c00 	.word	0x40003c00

08008f2c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8008f30:	4b1b      	ldr	r3, [pc, #108]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f32:	4a1c      	ldr	r2, [pc, #112]	; (8008fa4 <MX_SPI4_Init+0x78>)
 8008f34:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8008f36:	4b1a      	ldr	r3, [pc, #104]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008f3c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8008f3e:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_16BIT;
 8008f44:	4b16      	ldr	r3, [pc, #88]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f46:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8008f4a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8008f4c:	4b14      	ldr	r3, [pc, #80]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f4e:	2202      	movs	r2, #2
 8008f50:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008f52:	4b13      	ldr	r3, [pc, #76]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f54:	2200      	movs	r2, #0
 8008f56:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8008f58:	4b11      	ldr	r3, [pc, #68]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f5e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8008f60:	4b0f      	ldr	r3, [pc, #60]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f62:	2210      	movs	r2, #16
 8008f64:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008f66:	4b0e      	ldr	r3, [pc, #56]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8008f6c:	4b0c      	ldr	r3, [pc, #48]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f6e:	2200      	movs	r2, #0
 8008f70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f72:	4b0b      	ldr	r3, [pc, #44]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f74:	2200      	movs	r2, #0
 8008f76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8008f78:	4b09      	ldr	r3, [pc, #36]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f7a:	2207      	movs	r2, #7
 8008f7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008f7e:	4b08      	ldr	r3, [pc, #32]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f80:	2200      	movs	r2, #0
 8008f82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008f84:	4b06      	ldr	r3, [pc, #24]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f86:	2208      	movs	r2, #8
 8008f88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8008f8a:	4805      	ldr	r0, [pc, #20]	; (8008fa0 <MX_SPI4_Init+0x74>)
 8008f8c:	f7fb f92e 	bl	80041ec <HAL_SPI_Init>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d001      	beq.n	8008f9a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8008f96:	f7ff ff49 	bl	8008e2c <Error_Handler>
  }

}
 8008f9a:	bf00      	nop
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	20009c50 	.word	0x20009c50
 8008fa4:	40013400 	.word	0x40013400

08008fa8 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 8008fac:	4b1b      	ldr	r3, [pc, #108]	; (800901c <MX_SPI6_Init+0x74>)
 8008fae:	4a1c      	ldr	r2, [pc, #112]	; (8009020 <MX_SPI6_Init+0x78>)
 8008fb0:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8008fb2:	4b1a      	ldr	r3, [pc, #104]	; (800901c <MX_SPI6_Init+0x74>)
 8008fb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008fb8:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8008fba:	4b18      	ldr	r3, [pc, #96]	; (800901c <MX_SPI6_Init+0x74>)
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_16BIT;
 8008fc0:	4b16      	ldr	r3, [pc, #88]	; (800901c <MX_SPI6_Init+0x74>)
 8008fc2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8008fc6:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008fc8:	4b14      	ldr	r3, [pc, #80]	; (800901c <MX_SPI6_Init+0x74>)
 8008fca:	2200      	movs	r2, #0
 8008fcc:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008fce:	4b13      	ldr	r3, [pc, #76]	; (800901c <MX_SPI6_Init+0x74>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8008fd4:	4b11      	ldr	r3, [pc, #68]	; (800901c <MX_SPI6_Init+0x74>)
 8008fd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fda:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8008fdc:	4b0f      	ldr	r3, [pc, #60]	; (800901c <MX_SPI6_Init+0x74>)
 8008fde:	2230      	movs	r2, #48	; 0x30
 8008fe0:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008fe2:	4b0e      	ldr	r3, [pc, #56]	; (800901c <MX_SPI6_Init+0x74>)
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8008fe8:	4b0c      	ldr	r3, [pc, #48]	; (800901c <MX_SPI6_Init+0x74>)
 8008fea:	2200      	movs	r2, #0
 8008fec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fee:	4b0b      	ldr	r3, [pc, #44]	; (800901c <MX_SPI6_Init+0x74>)
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 7;
 8008ff4:	4b09      	ldr	r3, [pc, #36]	; (800901c <MX_SPI6_Init+0x74>)
 8008ff6:	2207      	movs	r2, #7
 8008ff8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi6.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008ffa:	4b08      	ldr	r3, [pc, #32]	; (800901c <MX_SPI6_Init+0x74>)
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009000:	4b06      	ldr	r3, [pc, #24]	; (800901c <MX_SPI6_Init+0x74>)
 8009002:	2208      	movs	r2, #8
 8009004:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8009006:	4805      	ldr	r0, [pc, #20]	; (800901c <MX_SPI6_Init+0x74>)
 8009008:	f7fb f8f0 	bl	80041ec <HAL_SPI_Init>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <MX_SPI6_Init+0x6e>
  {
    Error_Handler();
 8009012:	f7ff ff0b 	bl	8008e2c <Error_Handler>
  }

}
 8009016:	bf00      	nop
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	20009ac8 	.word	0x20009ac8
 8009020:	40015400 	.word	0x40015400

08009024 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b092      	sub	sp, #72	; 0x48
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800902c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009030:	2200      	movs	r2, #0
 8009032:	601a      	str	r2, [r3, #0]
 8009034:	605a      	str	r2, [r3, #4]
 8009036:	609a      	str	r2, [r3, #8]
 8009038:	60da      	str	r2, [r3, #12]
 800903a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a55      	ldr	r2, [pc, #340]	; (8009198 <HAL_SPI_MspInit+0x174>)
 8009042:	4293      	cmp	r3, r2
 8009044:	f040 80b8 	bne.w	80091b8 <HAL_SPI_MspInit+0x194>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009048:	4b54      	ldr	r3, [pc, #336]	; (800919c <HAL_SPI_MspInit+0x178>)
 800904a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800904c:	4a53      	ldr	r2, [pc, #332]	; (800919c <HAL_SPI_MspInit+0x178>)
 800904e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009052:	6453      	str	r3, [r2, #68]	; 0x44
 8009054:	4b51      	ldr	r3, [pc, #324]	; (800919c <HAL_SPI_MspInit+0x178>)
 8009056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009058:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800905c:	633b      	str	r3, [r7, #48]	; 0x30
 800905e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009060:	4b4e      	ldr	r3, [pc, #312]	; (800919c <HAL_SPI_MspInit+0x178>)
 8009062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009064:	4a4d      	ldr	r2, [pc, #308]	; (800919c <HAL_SPI_MspInit+0x178>)
 8009066:	f043 0301 	orr.w	r3, r3, #1
 800906a:	6313      	str	r3, [r2, #48]	; 0x30
 800906c:	4b4b      	ldr	r3, [pc, #300]	; (800919c <HAL_SPI_MspInit+0x178>)
 800906e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009070:	f003 0301 	and.w	r3, r3, #1
 8009074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009078:	4b48      	ldr	r3, [pc, #288]	; (800919c <HAL_SPI_MspInit+0x178>)
 800907a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907c:	4a47      	ldr	r2, [pc, #284]	; (800919c <HAL_SPI_MspInit+0x178>)
 800907e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009082:	6313      	str	r3, [r2, #48]	; 0x30
 8009084:	4b45      	ldr	r3, [pc, #276]	; (800919c <HAL_SPI_MspInit+0x178>)
 8009086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800908c:	62bb      	str	r3, [r7, #40]	; 0x28
 800908e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PG10     ------> SPI1_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8009090:	23e0      	movs	r3, #224	; 0xe0
 8009092:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009094:	2302      	movs	r3, #2
 8009096:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009098:	2300      	movs	r3, #0
 800909a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800909c:	2303      	movs	r3, #3
 800909e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80090a0:	2305      	movs	r3, #5
 80090a2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80090a8:	4619      	mov	r1, r3
 80090aa:	483d      	ldr	r0, [pc, #244]	; (80091a0 <HAL_SPI_MspInit+0x17c>)
 80090ac:	f7f9 fcb2 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80090b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090b4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090b6:	2302      	movs	r3, #2
 80090b8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090ba:	2300      	movs	r3, #0
 80090bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80090be:	2303      	movs	r3, #3
 80090c0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80090c2:	2305      	movs	r3, #5
 80090c4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80090c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80090ca:	4619      	mov	r1, r3
 80090cc:	4835      	ldr	r0, [pc, #212]	; (80091a4 <HAL_SPI_MspInit+0x180>)
 80090ce:	f7f9 fca1 	bl	8002a14 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 80090d2:	4b35      	ldr	r3, [pc, #212]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090d4:	4a35      	ldr	r2, [pc, #212]	; (80091ac <HAL_SPI_MspInit+0x188>)
 80090d6:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80090d8:	4b33      	ldr	r3, [pc, #204]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090da:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80090de:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80090e0:	4b31      	ldr	r3, [pc, #196]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80090e6:	4b30      	ldr	r3, [pc, #192]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090e8:	2200      	movs	r2, #0
 80090ea:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80090ec:	4b2e      	ldr	r3, [pc, #184]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80090f2:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80090f4:	4b2c      	ldr	r3, [pc, #176]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090fa:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80090fc:	4b2a      	ldr	r3, [pc, #168]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 80090fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009102:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8009104:	4b28      	ldr	r3, [pc, #160]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 8009106:	2200      	movs	r2, #0
 8009108:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800910a:	4b27      	ldr	r3, [pc, #156]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 800910c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009110:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009112:	4b25      	ldr	r3, [pc, #148]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 8009114:	2200      	movs	r2, #0
 8009116:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009118:	4823      	ldr	r0, [pc, #140]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 800911a:	f7f9 f873 	bl	8002204 <HAL_DMA_Init>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <HAL_SPI_MspInit+0x104>
    {
      Error_Handler();
 8009124:	f7ff fe82 	bl	8008e2c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a1f      	ldr	r2, [pc, #124]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 800912c:	659a      	str	r2, [r3, #88]	; 0x58
 800912e:	4a1e      	ldr	r2, [pc, #120]	; (80091a8 <HAL_SPI_MspInit+0x184>)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8009134:	4b1e      	ldr	r3, [pc, #120]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009136:	4a1f      	ldr	r2, [pc, #124]	; (80091b4 <HAL_SPI_MspInit+0x190>)
 8009138:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800913a:	4b1d      	ldr	r3, [pc, #116]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 800913c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8009140:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009142:	4b1b      	ldr	r3, [pc, #108]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009144:	2240      	movs	r2, #64	; 0x40
 8009146:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009148:	4b19      	ldr	r3, [pc, #100]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 800914a:	2200      	movs	r2, #0
 800914c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800914e:	4b18      	ldr	r3, [pc, #96]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009150:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009154:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009156:	4b16      	ldr	r3, [pc, #88]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009158:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800915c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800915e:	4b14      	ldr	r3, [pc, #80]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009160:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009164:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8009166:	4b12      	ldr	r3, [pc, #72]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009168:	2200      	movs	r2, #0
 800916a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800916c:	4b10      	ldr	r3, [pc, #64]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 800916e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009172:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009174:	4b0e      	ldr	r3, [pc, #56]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009176:	2200      	movs	r2, #0
 8009178:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800917a:	480d      	ldr	r0, [pc, #52]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 800917c:	f7f9 f842 	bl	8002204 <HAL_DMA_Init>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d001      	beq.n	800918a <HAL_SPI_MspInit+0x166>
    {
      Error_Handler();
 8009186:	f7ff fe51 	bl	8008e2c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a08      	ldr	r2, [pc, #32]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 800918e:	655a      	str	r2, [r3, #84]	; 0x54
 8009190:	4a07      	ldr	r2, [pc, #28]	; (80091b0 <HAL_SPI_MspInit+0x18c>)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8009196:	e1bb      	b.n	8009510 <HAL_SPI_MspInit+0x4ec>
 8009198:	40013000 	.word	0x40013000
 800919c:	40023800 	.word	0x40023800
 80091a0:	40020000 	.word	0x40020000
 80091a4:	40021800 	.word	0x40021800
 80091a8:	20009d18 	.word	0x20009d18
 80091ac:	40026440 	.word	0x40026440
 80091b0:	20009d78 	.word	0x20009d78
 80091b4:	40026458 	.word	0x40026458
  else if(spiHandle->Instance==SPI3)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a9d      	ldr	r2, [pc, #628]	; (8009434 <HAL_SPI_MspInit+0x410>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	f040 80a6 	bne.w	8009310 <HAL_SPI_MspInit+0x2ec>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80091c4:	4b9c      	ldr	r3, [pc, #624]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c8:	4a9b      	ldr	r2, [pc, #620]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091ce:	6413      	str	r3, [r2, #64]	; 0x40
 80091d0:	4b99      	ldr	r3, [pc, #612]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091d8:	627b      	str	r3, [r7, #36]	; 0x24
 80091da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80091dc:	4b96      	ldr	r3, [pc, #600]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e0:	4a95      	ldr	r2, [pc, #596]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091e2:	f043 0302 	orr.w	r3, r3, #2
 80091e6:	6313      	str	r3, [r2, #48]	; 0x30
 80091e8:	4b93      	ldr	r3, [pc, #588]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091ec:	f003 0302 	and.w	r3, r3, #2
 80091f0:	623b      	str	r3, [r7, #32]
 80091f2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80091f4:	4b90      	ldr	r3, [pc, #576]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f8:	4a8f      	ldr	r2, [pc, #572]	; (8009438 <HAL_SPI_MspInit+0x414>)
 80091fa:	f043 0304 	orr.w	r3, r3, #4
 80091fe:	6313      	str	r3, [r2, #48]	; 0x30
 8009200:	4b8d      	ldr	r3, [pc, #564]	; (8009438 <HAL_SPI_MspInit+0x414>)
 8009202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009204:	f003 0304 	and.w	r3, r3, #4
 8009208:	61fb      	str	r3, [r7, #28]
 800920a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800920c:	2304      	movs	r3, #4
 800920e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009210:	2302      	movs	r3, #2
 8009212:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009214:	2300      	movs	r3, #0
 8009216:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009218:	2303      	movs	r3, #3
 800921a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800921c:	2307      	movs	r3, #7
 800921e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009220:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009224:	4619      	mov	r1, r3
 8009226:	4885      	ldr	r0, [pc, #532]	; (800943c <HAL_SPI_MspInit+0x418>)
 8009228:	f7f9 fbf4 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800922c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009230:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009232:	2302      	movs	r3, #2
 8009234:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009236:	2300      	movs	r3, #0
 8009238:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800923a:	2303      	movs	r3, #3
 800923c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800923e:	2306      	movs	r3, #6
 8009240:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009242:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009246:	4619      	mov	r1, r3
 8009248:	487d      	ldr	r0, [pc, #500]	; (8009440 <HAL_SPI_MspInit+0x41c>)
 800924a:	f7f9 fbe3 	bl	8002a14 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800924e:	4b7d      	ldr	r3, [pc, #500]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009250:	4a7d      	ldr	r2, [pc, #500]	; (8009448 <HAL_SPI_MspInit+0x424>)
 8009252:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8009254:	4b7b      	ldr	r3, [pc, #492]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009256:	2200      	movs	r2, #0
 8009258:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800925a:	4b7a      	ldr	r3, [pc, #488]	; (8009444 <HAL_SPI_MspInit+0x420>)
 800925c:	2200      	movs	r2, #0
 800925e:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009260:	4b78      	ldr	r3, [pc, #480]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009262:	2200      	movs	r2, #0
 8009264:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009266:	4b77      	ldr	r3, [pc, #476]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009268:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800926c:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800926e:	4b75      	ldr	r3, [pc, #468]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009270:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009274:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009276:	4b73      	ldr	r3, [pc, #460]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009278:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800927c:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800927e:	4b71      	ldr	r3, [pc, #452]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009280:	2200      	movs	r2, #0
 8009282:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8009284:	4b6f      	ldr	r3, [pc, #444]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009286:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800928a:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800928c:	4b6d      	ldr	r3, [pc, #436]	; (8009444 <HAL_SPI_MspInit+0x420>)
 800928e:	2200      	movs	r2, #0
 8009290:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8009292:	486c      	ldr	r0, [pc, #432]	; (8009444 <HAL_SPI_MspInit+0x420>)
 8009294:	f7f8 ffb6 	bl	8002204 <HAL_DMA_Init>
 8009298:	4603      	mov	r3, r0
 800929a:	2b00      	cmp	r3, #0
 800929c:	d001      	beq.n	80092a2 <HAL_SPI_MspInit+0x27e>
      Error_Handler();
 800929e:	f7ff fdc5 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a67      	ldr	r2, [pc, #412]	; (8009444 <HAL_SPI_MspInit+0x420>)
 80092a6:	659a      	str	r2, [r3, #88]	; 0x58
 80092a8:	4a66      	ldr	r2, [pc, #408]	; (8009444 <HAL_SPI_MspInit+0x420>)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80092ae:	4b67      	ldr	r3, [pc, #412]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092b0:	4a67      	ldr	r2, [pc, #412]	; (8009450 <HAL_SPI_MspInit+0x42c>)
 80092b2:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80092b4:	4b65      	ldr	r3, [pc, #404]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092b6:	2200      	movs	r2, #0
 80092b8:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80092ba:	4b64      	ldr	r3, [pc, #400]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092bc:	2240      	movs	r2, #64	; 0x40
 80092be:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80092c0:	4b62      	ldr	r3, [pc, #392]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092c2:	2200      	movs	r2, #0
 80092c4:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80092c6:	4b61      	ldr	r3, [pc, #388]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80092cc:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80092ce:	4b5f      	ldr	r3, [pc, #380]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092d4:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80092d6:	4b5d      	ldr	r3, [pc, #372]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80092dc:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80092de:	4b5b      	ldr	r3, [pc, #364]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092e0:	2200      	movs	r2, #0
 80092e2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80092e4:	4b59      	ldr	r3, [pc, #356]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80092ea:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80092ec:	4b57      	ldr	r3, [pc, #348]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092ee:	2200      	movs	r2, #0
 80092f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80092f2:	4856      	ldr	r0, [pc, #344]	; (800944c <HAL_SPI_MspInit+0x428>)
 80092f4:	f7f8 ff86 	bl	8002204 <HAL_DMA_Init>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d001      	beq.n	8009302 <HAL_SPI_MspInit+0x2de>
      Error_Handler();
 80092fe:	f7ff fd95 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a51      	ldr	r2, [pc, #324]	; (800944c <HAL_SPI_MspInit+0x428>)
 8009306:	655a      	str	r2, [r3, #84]	; 0x54
 8009308:	4a50      	ldr	r2, [pc, #320]	; (800944c <HAL_SPI_MspInit+0x428>)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800930e:	e0ff      	b.n	8009510 <HAL_SPI_MspInit+0x4ec>
  else if(spiHandle->Instance==SPI4)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a4f      	ldr	r2, [pc, #316]	; (8009454 <HAL_SPI_MspInit+0x430>)
 8009316:	4293      	cmp	r3, r2
 8009318:	f040 80a8 	bne.w	800946c <HAL_SPI_MspInit+0x448>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800931c:	4b46      	ldr	r3, [pc, #280]	; (8009438 <HAL_SPI_MspInit+0x414>)
 800931e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009320:	4a45      	ldr	r2, [pc, #276]	; (8009438 <HAL_SPI_MspInit+0x414>)
 8009322:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009326:	6453      	str	r3, [r2, #68]	; 0x44
 8009328:	4b43      	ldr	r3, [pc, #268]	; (8009438 <HAL_SPI_MspInit+0x414>)
 800932a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800932c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009330:	61bb      	str	r3, [r7, #24]
 8009332:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8009334:	4b40      	ldr	r3, [pc, #256]	; (8009438 <HAL_SPI_MspInit+0x414>)
 8009336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009338:	4a3f      	ldr	r2, [pc, #252]	; (8009438 <HAL_SPI_MspInit+0x414>)
 800933a:	f043 0310 	orr.w	r3, r3, #16
 800933e:	6313      	str	r3, [r2, #48]	; 0x30
 8009340:	4b3d      	ldr	r3, [pc, #244]	; (8009438 <HAL_SPI_MspInit+0x414>)
 8009342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009344:	f003 0310 	and.w	r3, r3, #16
 8009348:	617b      	str	r3, [r7, #20]
 800934a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14;
 800934c:	f246 0304 	movw	r3, #24580	; 0x6004
 8009350:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009352:	2302      	movs	r3, #2
 8009354:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009356:	2300      	movs	r3, #0
 8009358:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800935a:	2303      	movs	r3, #3
 800935c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800935e:	2305      	movs	r3, #5
 8009360:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009362:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009366:	4619      	mov	r1, r3
 8009368:	483b      	ldr	r0, [pc, #236]	; (8009458 <HAL_SPI_MspInit+0x434>)
 800936a:	f7f9 fb53 	bl	8002a14 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA2_Stream0;
 800936e:	4b3b      	ldr	r3, [pc, #236]	; (800945c <HAL_SPI_MspInit+0x438>)
 8009370:	4a3b      	ldr	r2, [pc, #236]	; (8009460 <HAL_SPI_MspInit+0x43c>)
 8009372:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8009374:	4b39      	ldr	r3, [pc, #228]	; (800945c <HAL_SPI_MspInit+0x438>)
 8009376:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800937a:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800937c:	4b37      	ldr	r3, [pc, #220]	; (800945c <HAL_SPI_MspInit+0x438>)
 800937e:	2200      	movs	r2, #0
 8009380:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009382:	4b36      	ldr	r3, [pc, #216]	; (800945c <HAL_SPI_MspInit+0x438>)
 8009384:	2200      	movs	r2, #0
 8009386:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009388:	4b34      	ldr	r3, [pc, #208]	; (800945c <HAL_SPI_MspInit+0x438>)
 800938a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800938e:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009390:	4b32      	ldr	r3, [pc, #200]	; (800945c <HAL_SPI_MspInit+0x438>)
 8009392:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009396:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009398:	4b30      	ldr	r3, [pc, #192]	; (800945c <HAL_SPI_MspInit+0x438>)
 800939a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800939e:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 80093a0:	4b2e      	ldr	r3, [pc, #184]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093a2:	2200      	movs	r2, #0
 80093a4:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80093a6:	4b2d      	ldr	r3, [pc, #180]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80093ac:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80093ae:	4b2b      	ldr	r3, [pc, #172]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 80093b4:	4829      	ldr	r0, [pc, #164]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093b6:	f7f8 ff25 	bl	8002204 <HAL_DMA_Init>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d001      	beq.n	80093c4 <HAL_SPI_MspInit+0x3a0>
      Error_Handler();
 80093c0:	f7ff fd34 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a25      	ldr	r2, [pc, #148]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093c8:	659a      	str	r2, [r3, #88]	; 0x58
 80093ca:	4a24      	ldr	r2, [pc, #144]	; (800945c <HAL_SPI_MspInit+0x438>)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 80093d0:	4b24      	ldr	r3, [pc, #144]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093d2:	4a25      	ldr	r2, [pc, #148]	; (8009468 <HAL_SPI_MspInit+0x444>)
 80093d4:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 80093d6:	4b23      	ldr	r3, [pc, #140]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80093dc:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80093de:	4b21      	ldr	r3, [pc, #132]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093e0:	2240      	movs	r2, #64	; 0x40
 80093e2:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80093e4:	4b1f      	ldr	r3, [pc, #124]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80093ea:	4b1e      	ldr	r3, [pc, #120]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80093f0:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80093f2:	4b1c      	ldr	r3, [pc, #112]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093f8:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80093fa:	4b1a      	ldr	r3, [pc, #104]	; (8009464 <HAL_SPI_MspInit+0x440>)
 80093fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009400:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8009402:	4b18      	ldr	r3, [pc, #96]	; (8009464 <HAL_SPI_MspInit+0x440>)
 8009404:	2200      	movs	r2, #0
 8009406:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8009408:	4b16      	ldr	r3, [pc, #88]	; (8009464 <HAL_SPI_MspInit+0x440>)
 800940a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800940e:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009410:	4b14      	ldr	r3, [pc, #80]	; (8009464 <HAL_SPI_MspInit+0x440>)
 8009412:	2200      	movs	r2, #0
 8009414:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8009416:	4813      	ldr	r0, [pc, #76]	; (8009464 <HAL_SPI_MspInit+0x440>)
 8009418:	f7f8 fef4 	bl	8002204 <HAL_DMA_Init>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <HAL_SPI_MspInit+0x402>
      Error_Handler();
 8009422:	f7ff fd03 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a0e      	ldr	r2, [pc, #56]	; (8009464 <HAL_SPI_MspInit+0x440>)
 800942a:	655a      	str	r2, [r3, #84]	; 0x54
 800942c:	4a0d      	ldr	r2, [pc, #52]	; (8009464 <HAL_SPI_MspInit+0x440>)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6393      	str	r3, [r2, #56]	; 0x38
}
 8009432:	e06d      	b.n	8009510 <HAL_SPI_MspInit+0x4ec>
 8009434:	40003c00 	.word	0x40003c00
 8009438:	40023800 	.word	0x40023800
 800943c:	40020400 	.word	0x40020400
 8009440:	40020800 	.word	0x40020800
 8009444:	20009dd8 	.word	0x20009dd8
 8009448:	40026010 	.word	0x40026010
 800944c:	20009b90 	.word	0x20009b90
 8009450:	40026088 	.word	0x40026088
 8009454:	40013400 	.word	0x40013400
 8009458:	40021000 	.word	0x40021000
 800945c:	20009a68 	.word	0x20009a68
 8009460:	40026410 	.word	0x40026410
 8009464:	20009bf0 	.word	0x20009bf0
 8009468:	40026428 	.word	0x40026428
  else if(spiHandle->Instance==SPI6)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a29      	ldr	r2, [pc, #164]	; (8009518 <HAL_SPI_MspInit+0x4f4>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d14c      	bne.n	8009510 <HAL_SPI_MspInit+0x4ec>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8009476:	4b29      	ldr	r3, [pc, #164]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 8009478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800947a:	4a28      	ldr	r2, [pc, #160]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 800947c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009480:	6453      	str	r3, [r2, #68]	; 0x44
 8009482:	4b26      	ldr	r3, [pc, #152]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 8009484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800948a:	613b      	str	r3, [r7, #16]
 800948c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800948e:	4b23      	ldr	r3, [pc, #140]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 8009490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009492:	4a22      	ldr	r2, [pc, #136]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 8009494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009498:	6313      	str	r3, [r2, #48]	; 0x30
 800949a:	4b20      	ldr	r3, [pc, #128]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 800949c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800949e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a2:	60fb      	str	r3, [r7, #12]
 80094a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80094a6:	4b1d      	ldr	r3, [pc, #116]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 80094a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094aa:	4a1c      	ldr	r2, [pc, #112]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 80094ac:	f043 0302 	orr.w	r3, r3, #2
 80094b0:	6313      	str	r3, [r2, #48]	; 0x30
 80094b2:	4b1a      	ldr	r3, [pc, #104]	; (800951c <HAL_SPI_MspInit+0x4f8>)
 80094b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b6:	f003 0302 	and.w	r3, r3, #2
 80094ba:	60bb      	str	r3, [r7, #8]
 80094bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80094be:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80094c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094c4:	2302      	movs	r3, #2
 80094c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094c8:	2300      	movs	r3, #0
 80094ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094cc:	2303      	movs	r3, #3
 80094ce:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80094d0:	2305      	movs	r3, #5
 80094d2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80094d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80094d8:	4619      	mov	r1, r3
 80094da:	4811      	ldr	r0, [pc, #68]	; (8009520 <HAL_SPI_MspInit+0x4fc>)
 80094dc:	f7f9 fa9a 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80094e0:	2308      	movs	r3, #8
 80094e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094e4:	2302      	movs	r3, #2
 80094e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094e8:	2300      	movs	r3, #0
 80094ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094ec:	2303      	movs	r3, #3
 80094ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 80094f0:	2308      	movs	r3, #8
 80094f2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80094f8:	4619      	mov	r1, r3
 80094fa:	480a      	ldr	r0, [pc, #40]	; (8009524 <HAL_SPI_MspInit+0x500>)
 80094fc:	f7f9 fa8a 	bl	8002a14 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 5, 0);
 8009500:	2200      	movs	r2, #0
 8009502:	2105      	movs	r1, #5
 8009504:	2056      	movs	r0, #86	; 0x56
 8009506:	f7f8 fe53 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 800950a:	2056      	movs	r0, #86	; 0x56
 800950c:	f7f8 fe6c 	bl	80021e8 <HAL_NVIC_EnableIRQ>
}
 8009510:	bf00      	nop
 8009512:	3748      	adds	r7, #72	; 0x48
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40015400 	.word	0x40015400
 800951c:	40023800 	.word	0x40023800
 8009520:	40021800 	.word	0x40021800
 8009524:	40020400 	.word	0x40020400

08009528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b082      	sub	sp, #8
 800952c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800952e:	4b11      	ldr	r3, [pc, #68]	; (8009574 <HAL_MspInit+0x4c>)
 8009530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009532:	4a10      	ldr	r2, [pc, #64]	; (8009574 <HAL_MspInit+0x4c>)
 8009534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009538:	6413      	str	r3, [r2, #64]	; 0x40
 800953a:	4b0e      	ldr	r3, [pc, #56]	; (8009574 <HAL_MspInit+0x4c>)
 800953c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800953e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009542:	607b      	str	r3, [r7, #4]
 8009544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009546:	4b0b      	ldr	r3, [pc, #44]	; (8009574 <HAL_MspInit+0x4c>)
 8009548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800954a:	4a0a      	ldr	r2, [pc, #40]	; (8009574 <HAL_MspInit+0x4c>)
 800954c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009550:	6453      	str	r3, [r2, #68]	; 0x44
 8009552:	4b08      	ldr	r3, [pc, #32]	; (8009574 <HAL_MspInit+0x4c>)
 8009554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800955a:	603b      	str	r3, [r7, #0]
 800955c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800955e:	2200      	movs	r2, #0
 8009560:	210f      	movs	r1, #15
 8009562:	f06f 0001 	mvn.w	r0, #1
 8009566:	f7f8 fe23 	bl	80021b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800956a:	bf00      	nop
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	40023800 	.word	0x40023800

08009578 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b08c      	sub	sp, #48	; 0x30
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8009588:	2200      	movs	r2, #0
 800958a:	6879      	ldr	r1, [r7, #4]
 800958c:	2032      	movs	r0, #50	; 0x32
 800958e:	f7f8 fe0f 	bl	80021b0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8009592:	2032      	movs	r0, #50	; 0x32
 8009594:	f7f8 fe28 	bl	80021e8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8009598:	4b1f      	ldr	r3, [pc, #124]	; (8009618 <HAL_InitTick+0xa0>)
 800959a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800959c:	4a1e      	ldr	r2, [pc, #120]	; (8009618 <HAL_InitTick+0xa0>)
 800959e:	f043 0308 	orr.w	r3, r3, #8
 80095a2:	6413      	str	r3, [r2, #64]	; 0x40
 80095a4:	4b1c      	ldr	r3, [pc, #112]	; (8009618 <HAL_InitTick+0xa0>)
 80095a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095a8:	f003 0308 	and.w	r3, r3, #8
 80095ac:	60fb      	str	r3, [r7, #12]
 80095ae:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80095b0:	f107 0210 	add.w	r2, r7, #16
 80095b4:	f107 0314 	add.w	r3, r7, #20
 80095b8:	4611      	mov	r1, r2
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fa f9be 	bl	800393c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80095c0:	f7fa f994 	bl	80038ec <HAL_RCC_GetPCLK1Freq>
 80095c4:	4603      	mov	r3, r0
 80095c6:	005b      	lsls	r3, r3, #1
 80095c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80095ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095cc:	4a13      	ldr	r2, [pc, #76]	; (800961c <HAL_InitTick+0xa4>)
 80095ce:	fba2 2303 	umull	r2, r3, r2, r3
 80095d2:	0c9b      	lsrs	r3, r3, #18
 80095d4:	3b01      	subs	r3, #1
 80095d6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80095d8:	4b11      	ldr	r3, [pc, #68]	; (8009620 <HAL_InitTick+0xa8>)
 80095da:	4a12      	ldr	r2, [pc, #72]	; (8009624 <HAL_InitTick+0xac>)
 80095dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 80095de:	4b10      	ldr	r3, [pc, #64]	; (8009620 <HAL_InitTick+0xa8>)
 80095e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80095e4:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80095e6:	4a0e      	ldr	r2, [pc, #56]	; (8009620 <HAL_InitTick+0xa8>)
 80095e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ea:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80095ec:	4b0c      	ldr	r3, [pc, #48]	; (8009620 <HAL_InitTick+0xa8>)
 80095ee:	2200      	movs	r2, #0
 80095f0:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095f2:	4b0b      	ldr	r3, [pc, #44]	; (8009620 <HAL_InitTick+0xa8>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80095f8:	4809      	ldr	r0, [pc, #36]	; (8009620 <HAL_InitTick+0xa8>)
 80095fa:	f7fb fd99 	bl	8005130 <HAL_TIM_Base_Init>
 80095fe:	4603      	mov	r3, r0
 8009600:	2b00      	cmp	r3, #0
 8009602:	d104      	bne.n	800960e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8009604:	4806      	ldr	r0, [pc, #24]	; (8009620 <HAL_InitTick+0xa8>)
 8009606:	f7fb fdbf 	bl	8005188 <HAL_TIM_Base_Start_IT>
 800960a:	4603      	mov	r3, r0
 800960c:	e000      	b.n	8009610 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800960e:	2301      	movs	r3, #1
}
 8009610:	4618      	mov	r0, r3
 8009612:	3730      	adds	r7, #48	; 0x30
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}
 8009618:	40023800 	.word	0x40023800
 800961c:	431bde83 	.word	0x431bde83
 8009620:	20009e38 	.word	0x20009e38
 8009624:	40000c00 	.word	0x40000c00

08009628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009628:	b480      	push	{r7}
 800962a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800962c:	bf00      	nop
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009636:	b480      	push	{r7}
 8009638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800963a:	e7fe      	b.n	800963a <HardFault_Handler+0x4>

0800963c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009640:	e7fe      	b.n	8009640 <MemManage_Handler+0x4>

08009642 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009642:	b480      	push	{r7}
 8009644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009646:	e7fe      	b.n	8009646 <BusFault_Handler+0x4>

08009648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009648:	b480      	push	{r7}
 800964a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800964c:	e7fe      	b.n	800964c <UsageFault_Handler+0x4>

0800964e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800964e:	b480      	push	{r7}
 8009650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009652:	bf00      	nop
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8009660:	2001      	movs	r0, #1
 8009662:	f7f9 fb9b 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8009666:	bf00      	nop
 8009668:	bd80      	pop	{r7, pc}

0800966a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800966e:	2002      	movs	r0, #2
 8009670:	f7f9 fb94 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8009674:	bf00      	nop
 8009676:	bd80      	pop	{r7, pc}

08009678 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800967c:	2004      	movs	r0, #4
 800967e:	f7f9 fb8d 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8009682:	bf00      	nop
 8009684:	bd80      	pop	{r7, pc}

08009686 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800968a:	2008      	movs	r0, #8
 800968c:	f7f9 fb86 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8009690:	bf00      	nop
 8009692:	bd80      	pop	{r7, pc}

08009694 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8009698:	2010      	movs	r0, #16
 800969a:	f7f9 fb7f 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800969e:	bf00      	nop
 80096a0:	bd80      	pop	{r7, pc}
	...

080096a4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80096a8:	4802      	ldr	r0, [pc, #8]	; (80096b4 <DMA1_Stream0_IRQHandler+0x10>)
 80096aa:	f7f8 ff4b 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80096ae:	bf00      	nop
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	20009dd8 	.word	0x20009dd8

080096b8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80096bc:	4802      	ldr	r0, [pc, #8]	; (80096c8 <DMA1_Stream1_IRQHandler+0x10>)
 80096be:	f7f8 ff41 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80096c2:	bf00      	nop
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	2000a0f8 	.word	0x2000a0f8

080096cc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80096d0:	4802      	ldr	r0, [pc, #8]	; (80096dc <DMA1_Stream4_IRQHandler+0x10>)
 80096d2:	f7f8 ff37 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80096d6:	bf00      	nop
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	2000a1d8 	.word	0x2000a1d8

080096e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80096e4:	4802      	ldr	r0, [pc, #8]	; (80096f0 <DMA1_Stream5_IRQHandler+0x10>)
 80096e6:	f7f8 ff2d 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80096ea:	bf00      	nop
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	20009b90 	.word	0x20009b90

080096f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80096f8:	4802      	ldr	r0, [pc, #8]	; (8009704 <DMA1_Stream6_IRQHandler+0x10>)
 80096fa:	f7f8 ff23 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80096fe:	bf00      	nop
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	200099bc 	.word	0x200099bc

08009708 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800970c:	4802      	ldr	r0, [pc, #8]	; (8009718 <CAN1_RX0_IRQHandler+0x10>)
 800970e:	f7f8 fa78 	bl	8001c02 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8009712:	bf00      	nop
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	200018e4 	.word	0x200018e4

0800971c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009720:	4802      	ldr	r0, [pc, #8]	; (800972c <CAN1_RX1_IRQHandler+0x10>)
 8009722:	f7f8 fa6e 	bl	8001c02 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8009726:	bf00      	nop
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	200018e4 	.word	0x200018e4

08009730 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8009734:	2020      	movs	r0, #32
 8009736:	f7f9 fb31 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800973a:	bf00      	nop
 800973c:	bd80      	pop	{r7, pc}
	...

08009740 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009744:	4803      	ldr	r0, [pc, #12]	; (8009754 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8009746:	f7fb fe11 	bl	800536c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800974a:	4803      	ldr	r0, [pc, #12]	; (8009758 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800974c:	f7fb fe0e 	bl	800536c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8009750:	bf00      	nop
 8009752:	bd80      	pop	{r7, pc}
 8009754:	20009fb8 	.word	0x20009fb8
 8009758:	20009ef8 	.word	0x20009ef8

0800975c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  myUsart1IRQ();
 8009760:	f003 ff70 	bl	800d644 <myUsart1IRQ>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009764:	4802      	ldr	r0, [pc, #8]	; (8009770 <USART1_IRQHandler+0x14>)
 8009766:	f7fc ff1f 	bl	80065a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800976a:	bf00      	nop
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	2000a238 	.word	0x2000a238

08009774 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	HAL_UART_RxIdleCallback(&huart3);
 8009778:	4803      	ldr	r0, [pc, #12]	; (8009788 <USART3_IRQHandler+0x14>)
 800977a:	f003 fe05 	bl	800d388 <HAL_UART_RxIdleCallback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800977e:	4802      	ldr	r0, [pc, #8]	; (8009788 <USART3_IRQHandler+0x14>)
 8009780:	f7fc ff12 	bl	80065a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8009784:	bf00      	nop
 8009786:	bd80      	pop	{r7, pc}
 8009788:	2000a158 	.word	0x2000a158

0800978c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8009790:	4802      	ldr	r0, [pc, #8]	; (800979c <TIM5_IRQHandler+0x10>)
 8009792:	f7fb fdeb 	bl	800536c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8009796:	bf00      	nop
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	20009e38 	.word	0x20009e38

080097a0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 80097a4:	4802      	ldr	r0, [pc, #8]	; (80097b0 <DMA2_Stream0_IRQHandler+0x10>)
 80097a6:	f7f8 fecd 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80097aa:	bf00      	nop
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	20009a68 	.word	0x20009a68

080097b4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80097b8:	4802      	ldr	r0, [pc, #8]	; (80097c4 <DMA2_Stream1_IRQHandler+0x10>)
 80097ba:	f7f8 fec3 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80097be:	bf00      	nop
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	20009bf0 	.word	0x20009bf0

080097c8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80097cc:	4802      	ldr	r0, [pc, #8]	; (80097d8 <DMA2_Stream2_IRQHandler+0x10>)
 80097ce:	f7f8 feb9 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80097d2:	bf00      	nop
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop
 80097d8:	20009d18 	.word	0x20009d18

080097dc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80097e0:	4802      	ldr	r0, [pc, #8]	; (80097ec <DMA2_Stream3_IRQHandler+0x10>)
 80097e2:	f7f8 feaf 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80097e6:	bf00      	nop
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20009d78 	.word	0x20009d78

080097f0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80097f4:	4802      	ldr	r0, [pc, #8]	; (8009800 <DMA2_Stream4_IRQHandler+0x10>)
 80097f6:	f7f8 fea5 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80097fa:	bf00      	nop
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	20001884 	.word	0x20001884

08009804 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 8009808:	4802      	ldr	r0, [pc, #8]	; (8009814 <SPI6_IRQHandler+0x10>)
 800980a:	f7fb f921 	bl	8004a50 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 800980e:	bf00      	nop
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	20009ac8 	.word	0x20009ac8

08009818 <SysTick_Handler>:

/* USER CODE BEGIN 1 */
void SysTick_Handler(void)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800981c:	f7fd fd15 	bl	800724a <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009820:	bf00      	nop
 8009822:	bd80      	pop	{r7, pc}

08009824 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009824:	b480      	push	{r7}
 8009826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009828:	4b15      	ldr	r3, [pc, #84]	; (8009880 <SystemInit+0x5c>)
 800982a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800982e:	4a14      	ldr	r2, [pc, #80]	; (8009880 <SystemInit+0x5c>)
 8009830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009834:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009838:	4b12      	ldr	r3, [pc, #72]	; (8009884 <SystemInit+0x60>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a11      	ldr	r2, [pc, #68]	; (8009884 <SystemInit+0x60>)
 800983e:	f043 0301 	orr.w	r3, r3, #1
 8009842:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009844:	4b0f      	ldr	r3, [pc, #60]	; (8009884 <SystemInit+0x60>)
 8009846:	2200      	movs	r2, #0
 8009848:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800984a:	4b0e      	ldr	r3, [pc, #56]	; (8009884 <SystemInit+0x60>)
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	490d      	ldr	r1, [pc, #52]	; (8009884 <SystemInit+0x60>)
 8009850:	4b0d      	ldr	r3, [pc, #52]	; (8009888 <SystemInit+0x64>)
 8009852:	4013      	ands	r3, r2
 8009854:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009856:	4b0b      	ldr	r3, [pc, #44]	; (8009884 <SystemInit+0x60>)
 8009858:	4a0c      	ldr	r2, [pc, #48]	; (800988c <SystemInit+0x68>)
 800985a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800985c:	4b09      	ldr	r3, [pc, #36]	; (8009884 <SystemInit+0x60>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a08      	ldr	r2, [pc, #32]	; (8009884 <SystemInit+0x60>)
 8009862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009866:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009868:	4b06      	ldr	r3, [pc, #24]	; (8009884 <SystemInit+0x60>)
 800986a:	2200      	movs	r2, #0
 800986c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800986e:	4b04      	ldr	r3, [pc, #16]	; (8009880 <SystemInit+0x5c>)
 8009870:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009874:	609a      	str	r2, [r3, #8]
#endif
}
 8009876:	bf00      	nop
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	e000ed00 	.word	0xe000ed00
 8009884:	40023800 	.word	0x40023800
 8009888:	fef6ffff 	.word	0xfef6ffff
 800988c:	24003010 	.word	0x24003010

08009890 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b09a      	sub	sp, #104	; 0x68
 8009894:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009896:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800989a:	2200      	movs	r2, #0
 800989c:	601a      	str	r2, [r3, #0]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	609a      	str	r2, [r3, #8]
 80098a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80098a4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80098a8:	2200      	movs	r2, #0
 80098aa:	601a      	str	r2, [r3, #0]
 80098ac:	605a      	str	r2, [r3, #4]
 80098ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80098b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80098b4:	2200      	movs	r2, #0
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	605a      	str	r2, [r3, #4]
 80098ba:	609a      	str	r2, [r3, #8]
 80098bc:	60da      	str	r2, [r3, #12]
 80098be:	611a      	str	r2, [r3, #16]
 80098c0:	615a      	str	r2, [r3, #20]
 80098c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80098c4:	1d3b      	adds	r3, r7, #4
 80098c6:	222c      	movs	r2, #44	; 0x2c
 80098c8:	2100      	movs	r1, #0
 80098ca:	4618      	mov	r0, r3
 80098cc:	f004 fbdd 	bl	800e08a <memset>

  htim1.Instance = TIM1;
 80098d0:	4b4a      	ldr	r3, [pc, #296]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098d2:	4a4b      	ldr	r2, [pc, #300]	; (8009a00 <MX_TIM1_Init+0x170>)
 80098d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 21600-1;
 80098d6:	4b49      	ldr	r3, [pc, #292]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098d8:	f245 425f 	movw	r2, #21599	; 0x545f
 80098dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098de:	4b47      	ldr	r3, [pc, #284]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80098e4:	4b45      	ldr	r3, [pc, #276]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098e6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80098ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098ec:	4b43      	ldr	r3, [pc, #268]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80098f2:	4b42      	ldr	r3, [pc, #264]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098f8:	4b40      	ldr	r3, [pc, #256]	; (80099fc <MX_TIM1_Init+0x16c>)
 80098fa:	2200      	movs	r2, #0
 80098fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80098fe:	483f      	ldr	r0, [pc, #252]	; (80099fc <MX_TIM1_Init+0x16c>)
 8009900:	f7fb fc16 	bl	8005130 <HAL_TIM_Base_Init>
 8009904:	4603      	mov	r3, r0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d001      	beq.n	800990e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800990a:	f7ff fa8f 	bl	8008e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800990e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009912:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009914:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009918:	4619      	mov	r1, r3
 800991a:	4838      	ldr	r0, [pc, #224]	; (80099fc <MX_TIM1_Init+0x16c>)
 800991c:	f7fb ff5e 	bl	80057dc <HAL_TIM_ConfigClockSource>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d001      	beq.n	800992a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8009926:	f7ff fa81 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800992a:	4834      	ldr	r0, [pc, #208]	; (80099fc <MX_TIM1_Init+0x16c>)
 800992c:	f7fb fc56 	bl	80051dc <HAL_TIM_PWM_Init>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8009936:	f7ff fa79 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800993a:	2300      	movs	r3, #0
 800993c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800993e:	2300      	movs	r3, #0
 8009940:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009942:	2300      	movs	r3, #0
 8009944:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009946:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800994a:	4619      	mov	r1, r3
 800994c:	482b      	ldr	r0, [pc, #172]	; (80099fc <MX_TIM1_Init+0x16c>)
 800994e:	f7fc fbe5 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009952:	4603      	mov	r3, r0
 8009954:	2b00      	cmp	r3, #0
 8009956:	d001      	beq.n	800995c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8009958:	f7ff fa68 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800995c:	2360      	movs	r3, #96	; 0x60
 800995e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8009960:	2300      	movs	r3, #0
 8009962:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009964:	2300      	movs	r3, #0
 8009966:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009968:	2300      	movs	r3, #0
 800996a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800996c:	2300      	movs	r3, #0
 800996e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009970:	2300      	movs	r3, #0
 8009972:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009974:	2300      	movs	r3, #0
 8009976:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009978:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800997c:	2200      	movs	r2, #0
 800997e:	4619      	mov	r1, r3
 8009980:	481e      	ldr	r0, [pc, #120]	; (80099fc <MX_TIM1_Init+0x16c>)
 8009982:	f7fb fe13 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d001      	beq.n	8009990 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800998c:	f7ff fa4e 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009990:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009994:	2204      	movs	r2, #4
 8009996:	4619      	mov	r1, r3
 8009998:	4818      	ldr	r0, [pc, #96]	; (80099fc <MX_TIM1_Init+0x16c>)
 800999a:	f7fb fe07 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 800999e:	4603      	mov	r3, r0
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d001      	beq.n	80099a8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80099a4:	f7ff fa42 	bl	8008e2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80099a8:	2300      	movs	r3, #0
 80099aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80099ac:	2300      	movs	r3, #0
 80099ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80099b0:	2300      	movs	r3, #0
 80099b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80099b4:	2300      	movs	r3, #0
 80099b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80099b8:	2300      	movs	r3, #0
 80099ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80099bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80099c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80099c6:	2300      	movs	r3, #0
 80099c8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80099ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80099ce:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80099d0:	2300      	movs	r3, #0
 80099d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80099d4:	2300      	movs	r3, #0
 80099d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80099d8:	1d3b      	adds	r3, r7, #4
 80099da:	4619      	mov	r1, r3
 80099dc:	4807      	ldr	r0, [pc, #28]	; (80099fc <MX_TIM1_Init+0x16c>)
 80099de:	f7fc fbf9 	bl	80061d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 80099e8:	f7ff fa20 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80099ec:	4803      	ldr	r0, [pc, #12]	; (80099fc <MX_TIM1_Init+0x16c>)
 80099ee:	f000 fcc3 	bl	800a378 <HAL_TIM_MspPostInit>

}
 80099f2:	bf00      	nop
 80099f4:	3768      	adds	r7, #104	; 0x68
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	20009fb8 	.word	0x20009fb8
 8009a00:	40010000 	.word	0x40010000

08009a04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b08e      	sub	sp, #56	; 0x38
 8009a08:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009a0e:	2200      	movs	r2, #0
 8009a10:	601a      	str	r2, [r3, #0]
 8009a12:	605a      	str	r2, [r3, #4]
 8009a14:	609a      	str	r2, [r3, #8]
 8009a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a18:	f107 031c 	add.w	r3, r7, #28
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]
 8009a20:	605a      	str	r2, [r3, #4]
 8009a22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009a24:	463b      	mov	r3, r7
 8009a26:	2200      	movs	r2, #0
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	605a      	str	r2, [r3, #4]
 8009a2c:	609a      	str	r2, [r3, #8]
 8009a2e:	60da      	str	r2, [r3, #12]
 8009a30:	611a      	str	r2, [r3, #16]
 8009a32:	615a      	str	r2, [r3, #20]
 8009a34:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8009a36:	4b39      	ldr	r3, [pc, #228]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009a3c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 8009a3e:	4b37      	ldr	r3, [pc, #220]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a40:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8009a44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a46:	4b35      	ldr	r3, [pc, #212]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a48:	2200      	movs	r2, #0
 8009a4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8009a4c:	4b33      	ldr	r3, [pc, #204]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009a52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a54:	4b31      	ldr	r3, [pc, #196]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a56:	2200      	movs	r2, #0
 8009a58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a5a:	4b30      	ldr	r3, [pc, #192]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009a60:	482e      	ldr	r0, [pc, #184]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a62:	f7fb fb65 	bl	8005130 <HAL_TIM_Base_Init>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d001      	beq.n	8009a70 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8009a6c:	f7ff f9de 	bl	8008e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009a76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	4827      	ldr	r0, [pc, #156]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a7e:	f7fb fead 	bl	80057dc <HAL_TIM_ConfigClockSource>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8009a88:	f7ff f9d0 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8009a8c:	4823      	ldr	r0, [pc, #140]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009a8e:	f7fb fba5 	bl	80051dc <HAL_TIM_PWM_Init>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d001      	beq.n	8009a9c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8009a98:	f7ff f9c8 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009aa4:	f107 031c 	add.w	r3, r7, #28
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	481c      	ldr	r0, [pc, #112]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009aac:	f7fc fb36 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d001      	beq.n	8009aba <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8009ab6:	f7ff f9b9 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009aba:	2360      	movs	r3, #96	; 0x60
 8009abc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009aca:	463b      	mov	r3, r7
 8009acc:	2200      	movs	r2, #0
 8009ace:	4619      	mov	r1, r3
 8009ad0:	4812      	ldr	r0, [pc, #72]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009ad2:	f7fb fd6b 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d001      	beq.n	8009ae0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8009adc:	f7ff f9a6 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009ae0:	463b      	mov	r3, r7
 8009ae2:	2208      	movs	r2, #8
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	480d      	ldr	r0, [pc, #52]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009ae8:	f7fb fd60 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8009af2:	f7ff f99b 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009af6:	463b      	mov	r3, r7
 8009af8:	220c      	movs	r2, #12
 8009afa:	4619      	mov	r1, r3
 8009afc:	4807      	ldr	r0, [pc, #28]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009afe:	f7fb fd55 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d001      	beq.n	8009b0c <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8009b08:	f7ff f990 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8009b0c:	4803      	ldr	r0, [pc, #12]	; (8009b1c <MX_TIM2_Init+0x118>)
 8009b0e:	f000 fc33 	bl	800a378 <HAL_TIM_MspPostInit>

}
 8009b12:	bf00      	nop
 8009b14:	3738      	adds	r7, #56	; 0x38
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	2000a038 	.word	0x2000a038

08009b20 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b08a      	sub	sp, #40	; 0x28
 8009b24:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009b26:	f107 031c 	add.w	r3, r7, #28
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	605a      	str	r2, [r3, #4]
 8009b30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009b32:	463b      	mov	r3, r7
 8009b34:	2200      	movs	r2, #0
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	605a      	str	r2, [r3, #4]
 8009b3a:	609a      	str	r2, [r3, #8]
 8009b3c:	60da      	str	r2, [r3, #12]
 8009b3e:	611a      	str	r2, [r3, #16]
 8009b40:	615a      	str	r2, [r3, #20]
 8009b42:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8009b44:	4b32      	ldr	r3, [pc, #200]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b46:	4a33      	ldr	r2, [pc, #204]	; (8009c14 <MX_TIM3_Init+0xf4>)
 8009b48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10800-1;
 8009b4a:	4b31      	ldr	r3, [pc, #196]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b4c:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8009b50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009b52:	4b2f      	ldr	r3, [pc, #188]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b54:	2200      	movs	r2, #0
 8009b56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8009b58:	4b2d      	ldr	r3, [pc, #180]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009b5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b60:	4b2b      	ldr	r3, [pc, #172]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b62:	2200      	movs	r2, #0
 8009b64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b66:	4b2a      	ldr	r3, [pc, #168]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b68:	2200      	movs	r2, #0
 8009b6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009b6c:	4828      	ldr	r0, [pc, #160]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b6e:	f7fb fb35 	bl	80051dc <HAL_TIM_PWM_Init>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d001      	beq.n	8009b7c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8009b78:	f7ff f958 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009b80:	2300      	movs	r3, #0
 8009b82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009b84:	f107 031c 	add.w	r3, r7, #28
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4821      	ldr	r0, [pc, #132]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009b8c:	f7fc fac6 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8009b96:	f7ff f949 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009b9a:	2360      	movs	r3, #96	; 0x60
 8009b9c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009baa:	463b      	mov	r3, r7
 8009bac:	2200      	movs	r2, #0
 8009bae:	4619      	mov	r1, r3
 8009bb0:	4817      	ldr	r0, [pc, #92]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009bb2:	f7fb fcfb 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8009bbc:	f7ff f936 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009bc0:	463b      	mov	r3, r7
 8009bc2:	2204      	movs	r2, #4
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	4812      	ldr	r0, [pc, #72]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009bc8:	f7fb fcf0 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d001      	beq.n	8009bd6 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8009bd2:	f7ff f92b 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009bd6:	463b      	mov	r3, r7
 8009bd8:	2208      	movs	r2, #8
 8009bda:	4619      	mov	r1, r3
 8009bdc:	480c      	ldr	r0, [pc, #48]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009bde:	f7fb fce5 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009be2:	4603      	mov	r3, r0
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d001      	beq.n	8009bec <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 8009be8:	f7ff f920 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009bec:	463b      	mov	r3, r7
 8009bee:	220c      	movs	r2, #12
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	4807      	ldr	r0, [pc, #28]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009bf4:	f7fb fcda 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8009bfe:	f7ff f915 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8009c02:	4803      	ldr	r0, [pc, #12]	; (8009c10 <MX_TIM3_Init+0xf0>)
 8009c04:	f000 fbb8 	bl	800a378 <HAL_TIM_MspPostInit>

}
 8009c08:	bf00      	nop
 8009c0a:	3728      	adds	r7, #40	; 0x28
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}
 8009c10:	20009f38 	.word	0x20009f38
 8009c14:	40000400 	.word	0x40000400

08009c18 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b08a      	sub	sp, #40	; 0x28
 8009c1c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009c1e:	f107 031c 	add.w	r3, r7, #28
 8009c22:	2200      	movs	r2, #0
 8009c24:	601a      	str	r2, [r3, #0]
 8009c26:	605a      	str	r2, [r3, #4]
 8009c28:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009c2a:	463b      	mov	r3, r7
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	601a      	str	r2, [r3, #0]
 8009c30:	605a      	str	r2, [r3, #4]
 8009c32:	609a      	str	r2, [r3, #8]
 8009c34:	60da      	str	r2, [r3, #12]
 8009c36:	611a      	str	r2, [r3, #16]
 8009c38:	615a      	str	r2, [r3, #20]
 8009c3a:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8009c3c:	4b32      	ldr	r3, [pc, #200]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c3e:	4a33      	ldr	r2, [pc, #204]	; (8009d0c <MX_TIM4_Init+0xf4>)
 8009c40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10800-1;
 8009c42:	4b31      	ldr	r3, [pc, #196]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c44:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8009c48:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c4a:	4b2f      	ldr	r3, [pc, #188]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8009c50:	4b2d      	ldr	r3, [pc, #180]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c52:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009c56:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c58:	4b2b      	ldr	r3, [pc, #172]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c5e:	4b2a      	ldr	r3, [pc, #168]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c60:	2200      	movs	r2, #0
 8009c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009c64:	4828      	ldr	r0, [pc, #160]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c66:	f7fb fab9 	bl	80051dc <HAL_TIM_PWM_Init>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d001      	beq.n	8009c74 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 8009c70:	f7ff f8dc 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c74:	2300      	movs	r3, #0
 8009c76:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009c7c:	f107 031c 	add.w	r3, r7, #28
 8009c80:	4619      	mov	r1, r3
 8009c82:	4821      	ldr	r0, [pc, #132]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009c84:	f7fc fa4a 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d001      	beq.n	8009c92 <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8009c8e:	f7ff f8cd 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009c92:	2360      	movs	r3, #96	; 0x60
 8009c94:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009c96:	2300      	movs	r3, #0
 8009c98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009ca2:	463b      	mov	r3, r7
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	4817      	ldr	r0, [pc, #92]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009caa:	f7fb fc7f 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8009cb4:	f7ff f8ba 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009cb8:	463b      	mov	r3, r7
 8009cba:	2204      	movs	r2, #4
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	4812      	ldr	r0, [pc, #72]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009cc0:	f7fb fc74 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d001      	beq.n	8009cce <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 8009cca:	f7ff f8af 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009cce:	463b      	mov	r3, r7
 8009cd0:	2208      	movs	r2, #8
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	480c      	ldr	r0, [pc, #48]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009cd6:	f7fb fc69 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d001      	beq.n	8009ce4 <MX_TIM4_Init+0xcc>
  {
    Error_Handler();
 8009ce0:	f7ff f8a4 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009ce4:	463b      	mov	r3, r7
 8009ce6:	220c      	movs	r2, #12
 8009ce8:	4619      	mov	r1, r3
 8009cea:	4807      	ldr	r0, [pc, #28]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009cec:	f7fb fc5e 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d001      	beq.n	8009cfa <MX_TIM4_Init+0xe2>
  {
    Error_Handler();
 8009cf6:	f7ff f899 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8009cfa:	4803      	ldr	r0, [pc, #12]	; (8009d08 <MX_TIM4_Init+0xf0>)
 8009cfc:	f000 fb3c 	bl	800a378 <HAL_TIM_MspPostInit>

}
 8009d00:	bf00      	nop
 8009d02:	3728      	adds	r7, #40	; 0x28
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}
 8009d08:	20009eb8 	.word	0x20009eb8
 8009d0c:	40000800 	.word	0x40000800

08009d10 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009d16:	1d3b      	adds	r3, r7, #4
 8009d18:	2200      	movs	r2, #0
 8009d1a:	601a      	str	r2, [r3, #0]
 8009d1c:	605a      	str	r2, [r3, #4]
 8009d1e:	609a      	str	r2, [r3, #8]

  htim7.Instance = TIM7;
 8009d20:	4b14      	ldr	r3, [pc, #80]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d22:	4a15      	ldr	r2, [pc, #84]	; (8009d78 <MX_TIM7_Init+0x68>)
 8009d24:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8009d26:	4b13      	ldr	r3, [pc, #76]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d28:	2200      	movs	r2, #0
 8009d2a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d2c:	4b11      	ldr	r3, [pc, #68]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d2e:	2200      	movs	r2, #0
 8009d30:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8009d32:	4b10      	ldr	r3, [pc, #64]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d38:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d3a:	4b0e      	ldr	r3, [pc, #56]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8009d40:	480c      	ldr	r0, [pc, #48]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d42:	f7fb f9f5 	bl	8005130 <HAL_TIM_Base_Init>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8009d4c:	f7ff f86e 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d50:	2300      	movs	r3, #0
 8009d52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d54:	2300      	movs	r3, #0
 8009d56:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8009d58:	1d3b      	adds	r3, r7, #4
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	4805      	ldr	r0, [pc, #20]	; (8009d74 <MX_TIM7_Init+0x64>)
 8009d5e:	f7fc f9dd 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d001      	beq.n	8009d6c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8009d68:	f7ff f860 	bl	8008e2c <Error_Handler>
  }

}
 8009d6c:	bf00      	nop
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	2000a0b8 	.word	0x2000a0b8
 8009d78:	40001400 	.word	0x40001400

08009d7c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b09a      	sub	sp, #104	; 0x68
 8009d80:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009d82:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009d86:	2200      	movs	r2, #0
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	605a      	str	r2, [r3, #4]
 8009d8c:	609a      	str	r2, [r3, #8]
 8009d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009d90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009d94:	2200      	movs	r2, #0
 8009d96:	601a      	str	r2, [r3, #0]
 8009d98:	605a      	str	r2, [r3, #4]
 8009d9a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009d9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009da0:	2200      	movs	r2, #0
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	605a      	str	r2, [r3, #4]
 8009da6:	609a      	str	r2, [r3, #8]
 8009da8:	60da      	str	r2, [r3, #12]
 8009daa:	611a      	str	r2, [r3, #16]
 8009dac:	615a      	str	r2, [r3, #20]
 8009dae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009db0:	1d3b      	adds	r3, r7, #4
 8009db2:	222c      	movs	r2, #44	; 0x2c
 8009db4:	2100      	movs	r1, #0
 8009db6:	4618      	mov	r0, r3
 8009db8:	f004 f967 	bl	800e08a <memset>

  htim8.Instance = TIM8;
 8009dbc:	4b4a      	ldr	r3, [pc, #296]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dbe:	4a4b      	ldr	r2, [pc, #300]	; (8009eec <MX_TIM8_Init+0x170>)
 8009dc0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 21600-1;
 8009dc2:	4b49      	ldr	r3, [pc, #292]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dc4:	f245 425f 	movw	r2, #21599	; 0x545f
 8009dc8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009dca:	4b47      	ldr	r3, [pc, #284]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dcc:	2200      	movs	r2, #0
 8009dce:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8009dd0:	4b45      	ldr	r3, [pc, #276]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009dd6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009dd8:	4b43      	ldr	r3, [pc, #268]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009dde:	4b42      	ldr	r3, [pc, #264]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009de0:	2200      	movs	r2, #0
 8009de2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009de4:	4b40      	ldr	r3, [pc, #256]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8009dea:	483f      	ldr	r0, [pc, #252]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009dec:	f7fb f9a0 	bl	8005130 <HAL_TIM_Base_Init>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d001      	beq.n	8009dfa <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8009df6:	f7ff f819 	bl	8008e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009dfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009dfe:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8009e00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009e04:	4619      	mov	r1, r3
 8009e06:	4838      	ldr	r0, [pc, #224]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009e08:	f7fb fce8 	bl	80057dc <HAL_TIM_ConfigClockSource>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d001      	beq.n	8009e16 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8009e12:	f7ff f80b 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8009e16:	4834      	ldr	r0, [pc, #208]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009e18:	f7fb f9e0 	bl	80051dc <HAL_TIM_PWM_Init>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d001      	beq.n	8009e26 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8009e22:	f7ff f803 	bl	8008e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e26:	2300      	movs	r3, #0
 8009e28:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009e32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009e36:	4619      	mov	r1, r3
 8009e38:	482b      	ldr	r0, [pc, #172]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009e3a:	f7fc f96f 	bl	800611c <HAL_TIMEx_MasterConfigSynchronization>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d001      	beq.n	8009e48 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8009e44:	f7fe fff2 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009e48:	2360      	movs	r3, #96	; 0x60
 8009e4a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009e50:	2300      	movs	r3, #0
 8009e52:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009e54:	2300      	movs	r3, #0
 8009e56:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009e60:	2300      	movs	r3, #0
 8009e62:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009e64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009e68:	2200      	movs	r2, #0
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	481e      	ldr	r0, [pc, #120]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009e6e:	f7fb fb9d 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d001      	beq.n	8009e7c <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8009e78:	f7fe ffd8 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009e7c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009e80:	2204      	movs	r2, #4
 8009e82:	4619      	mov	r1, r3
 8009e84:	4818      	ldr	r0, [pc, #96]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009e86:	f7fb fb91 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d001      	beq.n	8009e94 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8009e90:	f7fe ffcc 	bl	8008e2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009e94:	2300      	movs	r3, #0
 8009e96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009ea8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009eac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009eb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009eba:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8009ec4:	1d3b      	adds	r3, r7, #4
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	4807      	ldr	r0, [pc, #28]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009eca:	f7fc f983 	bl	80061d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 8009ed4:	f7fe ffaa 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8009ed8:	4803      	ldr	r0, [pc, #12]	; (8009ee8 <MX_TIM8_Init+0x16c>)
 8009eda:	f000 fa4d 	bl	800a378 <HAL_TIM_MspPostInit>

}
 8009ede:	bf00      	nop
 8009ee0:	3768      	adds	r7, #104	; 0x68
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20009e78 	.word	0x20009e78
 8009eec:	40010400 	.word	0x40010400

08009ef0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b08c      	sub	sp, #48	; 0x30
 8009ef4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009ef6:	f107 0320 	add.w	r3, r7, #32
 8009efa:	2200      	movs	r2, #0
 8009efc:	601a      	str	r2, [r3, #0]
 8009efe:	605a      	str	r2, [r3, #4]
 8009f00:	609a      	str	r2, [r3, #8]
 8009f02:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009f04:	1d3b      	adds	r3, r7, #4
 8009f06:	2200      	movs	r2, #0
 8009f08:	601a      	str	r2, [r3, #0]
 8009f0a:	605a      	str	r2, [r3, #4]
 8009f0c:	609a      	str	r2, [r3, #8]
 8009f0e:	60da      	str	r2, [r3, #12]
 8009f10:	611a      	str	r2, [r3, #16]
 8009f12:	615a      	str	r2, [r3, #20]
 8009f14:	619a      	str	r2, [r3, #24]

  htim9.Instance = TIM9;
 8009f16:	4b2b      	ldr	r3, [pc, #172]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f18:	4a2b      	ldr	r2, [pc, #172]	; (8009fc8 <MX_TIM9_Init+0xd8>)
 8009f1a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 21600-1;
 8009f1c:	4b29      	ldr	r3, [pc, #164]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f1e:	f245 425f 	movw	r2, #21599	; 0x545f
 8009f22:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f24:	4b27      	ldr	r3, [pc, #156]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8009f2a:	4b26      	ldr	r3, [pc, #152]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009f30:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f32:	4b24      	ldr	r3, [pc, #144]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f34:	2200      	movs	r2, #0
 8009f36:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f38:	4b22      	ldr	r3, [pc, #136]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8009f3e:	4821      	ldr	r0, [pc, #132]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f40:	f7fb f8f6 	bl	8005130 <HAL_TIM_Base_Init>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 8009f4a:	f7fe ff6f 	bl	8008e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009f4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f52:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8009f54:	f107 0320 	add.w	r3, r7, #32
 8009f58:	4619      	mov	r1, r3
 8009f5a:	481a      	ldr	r0, [pc, #104]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f5c:	f7fb fc3e 	bl	80057dc <HAL_TIM_ConfigClockSource>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d001      	beq.n	8009f6a <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 8009f66:	f7fe ff61 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8009f6a:	4816      	ldr	r0, [pc, #88]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f6c:	f7fb f936 	bl	80051dc <HAL_TIM_PWM_Init>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d001      	beq.n	8009f7a <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8009f76:	f7fe ff59 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009f7a:	2360      	movs	r3, #96	; 0x60
 8009f7c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009f82:	2300      	movs	r3, #0
 8009f84:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009f86:	2300      	movs	r3, #0
 8009f88:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009f8a:	1d3b      	adds	r3, r7, #4
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	4619      	mov	r1, r3
 8009f90:	480c      	ldr	r0, [pc, #48]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009f92:	f7fb fb0b 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d001      	beq.n	8009fa0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8009f9c:	f7fe ff46 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009fa0:	1d3b      	adds	r3, r7, #4
 8009fa2:	2204      	movs	r2, #4
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	4807      	ldr	r0, [pc, #28]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009fa8:	f7fb fb00 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d001      	beq.n	8009fb6 <MX_TIM9_Init+0xc6>
  {
    Error_Handler();
 8009fb2:	f7fe ff3b 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim9);
 8009fb6:	4803      	ldr	r0, [pc, #12]	; (8009fc4 <MX_TIM9_Init+0xd4>)
 8009fb8:	f000 f9de 	bl	800a378 <HAL_TIM_MspPostInit>

}
 8009fbc:	bf00      	nop
 8009fbe:	3730      	adds	r7, #48	; 0x30
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}
 8009fc4:	20009ff8 	.word	0x20009ff8
 8009fc8:	40014000 	.word	0x40014000

08009fcc <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b088      	sub	sp, #32
 8009fd0:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009fd2:	1d3b      	adds	r3, r7, #4
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	601a      	str	r2, [r3, #0]
 8009fd8:	605a      	str	r2, [r3, #4]
 8009fda:	609a      	str	r2, [r3, #8]
 8009fdc:	60da      	str	r2, [r3, #12]
 8009fde:	611a      	str	r2, [r3, #16]
 8009fe0:	615a      	str	r2, [r3, #20]
 8009fe2:	619a      	str	r2, [r3, #24]

  htim10.Instance = TIM10;
 8009fe4:	4b1e      	ldr	r3, [pc, #120]	; (800a060 <MX_TIM10_Init+0x94>)
 8009fe6:	4a1f      	ldr	r2, [pc, #124]	; (800a064 <MX_TIM10_Init+0x98>)
 8009fe8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 21600-1;
 8009fea:	4b1d      	ldr	r3, [pc, #116]	; (800a060 <MX_TIM10_Init+0x94>)
 8009fec:	f245 425f 	movw	r2, #21599	; 0x545f
 8009ff0:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ff2:	4b1b      	ldr	r3, [pc, #108]	; (800a060 <MX_TIM10_Init+0x94>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8009ff8:	4b19      	ldr	r3, [pc, #100]	; (800a060 <MX_TIM10_Init+0x94>)
 8009ffa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009ffe:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a000:	4b17      	ldr	r3, [pc, #92]	; (800a060 <MX_TIM10_Init+0x94>)
 800a002:	2200      	movs	r2, #0
 800a004:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a006:	4b16      	ldr	r3, [pc, #88]	; (800a060 <MX_TIM10_Init+0x94>)
 800a008:	2200      	movs	r2, #0
 800a00a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800a00c:	4814      	ldr	r0, [pc, #80]	; (800a060 <MX_TIM10_Init+0x94>)
 800a00e:	f7fb f88f 	bl	8005130 <HAL_TIM_Base_Init>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d001      	beq.n	800a01c <MX_TIM10_Init+0x50>
  {
    Error_Handler();
 800a018:	f7fe ff08 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800a01c:	4810      	ldr	r0, [pc, #64]	; (800a060 <MX_TIM10_Init+0x94>)
 800a01e:	f7fb f8dd 	bl	80051dc <HAL_TIM_PWM_Init>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d001      	beq.n	800a02c <MX_TIM10_Init+0x60>
  {
    Error_Handler();
 800a028:	f7fe ff00 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a02c:	2360      	movs	r3, #96	; 0x60
 800a02e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a030:	2300      	movs	r3, #0
 800a032:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a034:	2300      	movs	r3, #0
 800a036:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a038:	2300      	movs	r3, #0
 800a03a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a03c:	1d3b      	adds	r3, r7, #4
 800a03e:	2200      	movs	r2, #0
 800a040:	4619      	mov	r1, r3
 800a042:	4807      	ldr	r0, [pc, #28]	; (800a060 <MX_TIM10_Init+0x94>)
 800a044:	f7fb fab2 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d001      	beq.n	800a052 <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 800a04e:	f7fe feed 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim10);
 800a052:	4803      	ldr	r0, [pc, #12]	; (800a060 <MX_TIM10_Init+0x94>)
 800a054:	f000 f990 	bl	800a378 <HAL_TIM_MspPostInit>

}
 800a058:	bf00      	nop
 800a05a:	3720      	adds	r7, #32
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	20009ef8 	.word	0x20009ef8
 800a064:	40014400 	.word	0x40014400

0800a068 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b088      	sub	sp, #32
 800a06c:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a06e:	1d3b      	adds	r3, r7, #4
 800a070:	2200      	movs	r2, #0
 800a072:	601a      	str	r2, [r3, #0]
 800a074:	605a      	str	r2, [r3, #4]
 800a076:	609a      	str	r2, [r3, #8]
 800a078:	60da      	str	r2, [r3, #12]
 800a07a:	611a      	str	r2, [r3, #16]
 800a07c:	615a      	str	r2, [r3, #20]
 800a07e:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 800a080:	4b1e      	ldr	r3, [pc, #120]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a082:	4a1f      	ldr	r2, [pc, #124]	; (800a100 <MX_TIM11_Init+0x98>)
 800a084:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 21600-1;
 800a086:	4b1d      	ldr	r3, [pc, #116]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a088:	f245 425f 	movw	r2, #21599	; 0x545f
 800a08c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a08e:	4b1b      	ldr	r3, [pc, #108]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a090:	2200      	movs	r2, #0
 800a092:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 800a094:	4b19      	ldr	r3, [pc, #100]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a096:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a09a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a09c:	4b17      	ldr	r3, [pc, #92]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a09e:	2200      	movs	r2, #0
 800a0a0:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a0a2:	4b16      	ldr	r3, [pc, #88]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800a0a8:	4814      	ldr	r0, [pc, #80]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a0aa:	f7fb f841 	bl	8005130 <HAL_TIM_Base_Init>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d001      	beq.n	800a0b8 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 800a0b4:	f7fe feba 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800a0b8:	4810      	ldr	r0, [pc, #64]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a0ba:	f7fb f88f 	bl	80051dc <HAL_TIM_PWM_Init>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d001      	beq.n	800a0c8 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 800a0c4:	f7fe feb2 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a0c8:	2360      	movs	r3, #96	; 0x60
 800a0ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a0d8:	1d3b      	adds	r3, r7, #4
 800a0da:	2200      	movs	r2, #0
 800a0dc:	4619      	mov	r1, r3
 800a0de:	4807      	ldr	r0, [pc, #28]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a0e0:	f7fb fa64 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d001      	beq.n	800a0ee <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800a0ea:	f7fe fe9f 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 800a0ee:	4803      	ldr	r0, [pc, #12]	; (800a0fc <MX_TIM11_Init+0x94>)
 800a0f0:	f000 f942 	bl	800a378 <HAL_TIM_MspPostInit>

}
 800a0f4:	bf00      	nop
 800a0f6:	3720      	adds	r7, #32
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	20009f78 	.word	0x20009f78
 800a100:	40014800 	.word	0x40014800

0800a104 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b088      	sub	sp, #32
 800a108:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a10a:	1d3b      	adds	r3, r7, #4
 800a10c:	2200      	movs	r2, #0
 800a10e:	601a      	str	r2, [r3, #0]
 800a110:	605a      	str	r2, [r3, #4]
 800a112:	609a      	str	r2, [r3, #8]
 800a114:	60da      	str	r2, [r3, #12]
 800a116:	611a      	str	r2, [r3, #16]
 800a118:	615a      	str	r2, [r3, #20]
 800a11a:	619a      	str	r2, [r3, #24]

  htim14.Instance = TIM14;
 800a11c:	4b1e      	ldr	r3, [pc, #120]	; (800a198 <MX_TIM14_Init+0x94>)
 800a11e:	4a1f      	ldr	r2, [pc, #124]	; (800a19c <MX_TIM14_Init+0x98>)
 800a120:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 10800-1;
 800a122:	4b1d      	ldr	r3, [pc, #116]	; (800a198 <MX_TIM14_Init+0x94>)
 800a124:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800a128:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a12a:	4b1b      	ldr	r3, [pc, #108]	; (800a198 <MX_TIM14_Init+0x94>)
 800a12c:	2200      	movs	r2, #0
 800a12e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000-1;
 800a130:	4b19      	ldr	r3, [pc, #100]	; (800a198 <MX_TIM14_Init+0x94>)
 800a132:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a136:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a138:	4b17      	ldr	r3, [pc, #92]	; (800a198 <MX_TIM14_Init+0x94>)
 800a13a:	2200      	movs	r2, #0
 800a13c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a13e:	4b16      	ldr	r3, [pc, #88]	; (800a198 <MX_TIM14_Init+0x94>)
 800a140:	2200      	movs	r2, #0
 800a142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800a144:	4814      	ldr	r0, [pc, #80]	; (800a198 <MX_TIM14_Init+0x94>)
 800a146:	f7fa fff3 	bl	8005130 <HAL_TIM_Base_Init>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d001      	beq.n	800a154 <MX_TIM14_Init+0x50>
  {
    Error_Handler();
 800a150:	f7fe fe6c 	bl	8008e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800a154:	4810      	ldr	r0, [pc, #64]	; (800a198 <MX_TIM14_Init+0x94>)
 800a156:	f7fb f841 	bl	80051dc <HAL_TIM_PWM_Init>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d001      	beq.n	800a164 <MX_TIM14_Init+0x60>
  {
    Error_Handler();
 800a160:	f7fe fe64 	bl	8008e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a164:	2360      	movs	r3, #96	; 0x60
 800a166:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a168:	2300      	movs	r3, #0
 800a16a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a16c:	2300      	movs	r3, #0
 800a16e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a174:	1d3b      	adds	r3, r7, #4
 800a176:	2200      	movs	r2, #0
 800a178:	4619      	mov	r1, r3
 800a17a:	4807      	ldr	r0, [pc, #28]	; (800a198 <MX_TIM14_Init+0x94>)
 800a17c:	f7fb fa16 	bl	80055ac <HAL_TIM_PWM_ConfigChannel>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	d001      	beq.n	800a18a <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 800a186:	f7fe fe51 	bl	8008e2c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 800a18a:	4803      	ldr	r0, [pc, #12]	; (800a198 <MX_TIM14_Init+0x94>)
 800a18c:	f000 f8f4 	bl	800a378 <HAL_TIM_MspPostInit>

}
 800a190:	bf00      	nop
 800a192:	3720      	adds	r7, #32
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	2000a078 	.word	0x2000a078
 800a19c:	40002000 	.word	0x40002000

0800a1a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b08a      	sub	sp, #40	; 0x28
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a50      	ldr	r2, [pc, #320]	; (800a2f0 <HAL_TIM_Base_MspInit+0x150>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d114      	bne.n	800a1dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a1b2:	4b50      	ldr	r3, [pc, #320]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1b6:	4a4f      	ldr	r2, [pc, #316]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	6453      	str	r3, [r2, #68]	; 0x44
 800a1be:	4b4d      	ldr	r3, [pc, #308]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1c2:	f003 0301 	and.w	r3, r3, #1
 800a1c6:	627b      	str	r3, [r7, #36]	; 0x24
 800a1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	2105      	movs	r1, #5
 800a1ce:	2019      	movs	r0, #25
 800a1d0:	f7f7 ffee 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800a1d4:	2019      	movs	r0, #25
 800a1d6:	f7f8 f807 	bl	80021e8 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800a1da:	e084      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM2)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1e4:	d10c      	bne.n	800a200 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a1e6:	4b43      	ldr	r3, [pc, #268]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ea:	4a42      	ldr	r2, [pc, #264]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1ec:	f043 0301 	orr.w	r3, r3, #1
 800a1f0:	6413      	str	r3, [r2, #64]	; 0x40
 800a1f2:	4b40      	ldr	r3, [pc, #256]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	623b      	str	r3, [r7, #32]
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
}
 800a1fe:	e072      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM7)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a3c      	ldr	r2, [pc, #240]	; (800a2f8 <HAL_TIM_Base_MspInit+0x158>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d10c      	bne.n	800a224 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800a20a:	4b3a      	ldr	r3, [pc, #232]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a20c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a20e:	4a39      	ldr	r2, [pc, #228]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a210:	f043 0320 	orr.w	r3, r3, #32
 800a214:	6413      	str	r3, [r2, #64]	; 0x40
 800a216:	4b37      	ldr	r3, [pc, #220]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21a:	f003 0320 	and.w	r3, r3, #32
 800a21e:	61fb      	str	r3, [r7, #28]
 800a220:	69fb      	ldr	r3, [r7, #28]
}
 800a222:	e060      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM8)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a34      	ldr	r2, [pc, #208]	; (800a2fc <HAL_TIM_Base_MspInit+0x15c>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d10c      	bne.n	800a248 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a22e:	4b31      	ldr	r3, [pc, #196]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a232:	4a30      	ldr	r2, [pc, #192]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a234:	f043 0302 	orr.w	r3, r3, #2
 800a238:	6453      	str	r3, [r2, #68]	; 0x44
 800a23a:	4b2e      	ldr	r3, [pc, #184]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a23c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a23e:	f003 0302 	and.w	r3, r3, #2
 800a242:	61bb      	str	r3, [r7, #24]
 800a244:	69bb      	ldr	r3, [r7, #24]
}
 800a246:	e04e      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM9)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a2c      	ldr	r2, [pc, #176]	; (800a300 <HAL_TIM_Base_MspInit+0x160>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d10c      	bne.n	800a26c <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800a252:	4b28      	ldr	r3, [pc, #160]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a256:	4a27      	ldr	r2, [pc, #156]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a25c:	6453      	str	r3, [r2, #68]	; 0x44
 800a25e:	4b25      	ldr	r3, [pc, #148]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a266:	617b      	str	r3, [r7, #20]
 800a268:	697b      	ldr	r3, [r7, #20]
}
 800a26a:	e03c      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM10)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a24      	ldr	r2, [pc, #144]	; (800a304 <HAL_TIM_Base_MspInit+0x164>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d114      	bne.n	800a2a0 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800a276:	4b1f      	ldr	r3, [pc, #124]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a27a:	4a1e      	ldr	r2, [pc, #120]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a27c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a280:	6453      	str	r3, [r2, #68]	; 0x44
 800a282:	4b1c      	ldr	r3, [pc, #112]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a28a:	613b      	str	r3, [r7, #16]
 800a28c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800a28e:	2200      	movs	r2, #0
 800a290:	2105      	movs	r1, #5
 800a292:	2019      	movs	r0, #25
 800a294:	f7f7 ff8c 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800a298:	2019      	movs	r0, #25
 800a29a:	f7f7 ffa5 	bl	80021e8 <HAL_NVIC_EnableIRQ>
}
 800a29e:	e022      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM11)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a18      	ldr	r2, [pc, #96]	; (800a308 <HAL_TIM_Base_MspInit+0x168>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d10c      	bne.n	800a2c4 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800a2aa:	4b12      	ldr	r3, [pc, #72]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2ae:	4a11      	ldr	r2, [pc, #68]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a2b4:	6453      	str	r3, [r2, #68]	; 0x44
 800a2b6:	4b0f      	ldr	r3, [pc, #60]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
}
 800a2c2:	e010      	b.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
  else if(tim_baseHandle->Instance==TIM14)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a10      	ldr	r2, [pc, #64]	; (800a30c <HAL_TIM_Base_MspInit+0x16c>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d10b      	bne.n	800a2e6 <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800a2ce:	4b09      	ldr	r3, [pc, #36]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d2:	4a08      	ldr	r2, [pc, #32]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2d8:	6413      	str	r3, [r2, #64]	; 0x40
 800a2da:	4b06      	ldr	r3, [pc, #24]	; (800a2f4 <HAL_TIM_Base_MspInit+0x154>)
 800a2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2e2:	60bb      	str	r3, [r7, #8]
 800a2e4:	68bb      	ldr	r3, [r7, #8]
}
 800a2e6:	bf00      	nop
 800a2e8:	3728      	adds	r7, #40	; 0x28
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	40010000 	.word	0x40010000
 800a2f4:	40023800 	.word	0x40023800
 800a2f8:	40001400 	.word	0x40001400
 800a2fc:	40010400 	.word	0x40010400
 800a300:	40014000 	.word	0x40014000
 800a304:	40014400 	.word	0x40014400
 800a308:	40014800 	.word	0x40014800
 800a30c:	40002000 	.word	0x40002000

0800a310 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a13      	ldr	r2, [pc, #76]	; (800a36c <HAL_TIM_PWM_MspInit+0x5c>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d10c      	bne.n	800a33c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a322:	4b13      	ldr	r3, [pc, #76]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a326:	4a12      	ldr	r2, [pc, #72]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a328:	f043 0302 	orr.w	r3, r3, #2
 800a32c:	6413      	str	r3, [r2, #64]	; 0x40
 800a32e:	4b10      	ldr	r3, [pc, #64]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a332:	f003 0302 	and.w	r3, r3, #2
 800a336:	60fb      	str	r3, [r7, #12]
 800a338:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800a33a:	e010      	b.n	800a35e <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM4)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a0c      	ldr	r2, [pc, #48]	; (800a374 <HAL_TIM_PWM_MspInit+0x64>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d10b      	bne.n	800a35e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a346:	4b0a      	ldr	r3, [pc, #40]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34a:	4a09      	ldr	r2, [pc, #36]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a34c:	f043 0304 	orr.w	r3, r3, #4
 800a350:	6413      	str	r3, [r2, #64]	; 0x40
 800a352:	4b07      	ldr	r3, [pc, #28]	; (800a370 <HAL_TIM_PWM_MspInit+0x60>)
 800a354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a356:	f003 0304 	and.w	r3, r3, #4
 800a35a:	60bb      	str	r3, [r7, #8]
 800a35c:	68bb      	ldr	r3, [r7, #8]
}
 800a35e:	bf00      	nop
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	40000400 	.word	0x40000400
 800a370:	40023800 	.word	0x40023800
 800a374:	40000800 	.word	0x40000800

0800a378 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b092      	sub	sp, #72	; 0x48
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a380:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a384:	2200      	movs	r2, #0
 800a386:	601a      	str	r2, [r3, #0]
 800a388:	605a      	str	r2, [r3, #4]
 800a38a:	609a      	str	r2, [r3, #8]
 800a38c:	60da      	str	r2, [r3, #12]
 800a38e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4aa5      	ldr	r2, [pc, #660]	; (800a62c <HAL_TIM_MspPostInit+0x2b4>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d11d      	bne.n	800a3d6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a39a:	4ba5      	ldr	r3, [pc, #660]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a39e:	4aa4      	ldr	r2, [pc, #656]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3a0:	f043 0310 	orr.w	r3, r3, #16
 800a3a4:	6313      	str	r3, [r2, #48]	; 0x30
 800a3a6:	4ba2      	ldr	r3, [pc, #648]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3aa:	f003 0310 	and.w	r3, r3, #16
 800a3ae:	633b      	str	r3, [r7, #48]	; 0x30
 800a3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = PWM_0_Pin|PWM_1_Pin;
 800a3b2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800a3b6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3b8:	2302      	movs	r3, #2
 800a3ba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a3c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	4899      	ldr	r0, [pc, #612]	; (800a634 <HAL_TIM_MspPostInit+0x2bc>)
 800a3d0:	f7f8 fb20 	bl	8002a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800a3d4:	e168      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM2)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3de:	d13a      	bne.n	800a456 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3e0:	4b93      	ldr	r3, [pc, #588]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3e4:	4a92      	ldr	r2, [pc, #584]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3e6:	f043 0302 	orr.w	r3, r3, #2
 800a3ea:	6313      	str	r3, [r2, #48]	; 0x30
 800a3ec:	4b90      	ldr	r3, [pc, #576]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f0:	f003 0302 	and.w	r3, r3, #2
 800a3f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a3f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3f8:	4b8d      	ldr	r3, [pc, #564]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fc:	4a8c      	ldr	r2, [pc, #560]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a3fe:	f043 0301 	orr.w	r3, r3, #1
 800a402:	6313      	str	r3, [r2, #48]	; 0x30
 800a404:	4b8a      	ldr	r3, [pc, #552]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a408:	f003 0301 	and.w	r3, r3, #1
 800a40c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a40e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = PWM_3_Pin|PWM_4_Pin;
 800a410:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a414:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a416:	2302      	movs	r3, #2
 800a418:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a41a:	2300      	movs	r3, #0
 800a41c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a41e:	2300      	movs	r3, #0
 800a420:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a422:	2301      	movs	r3, #1
 800a424:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a426:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a42a:	4619      	mov	r1, r3
 800a42c:	4882      	ldr	r0, [pc, #520]	; (800a638 <HAL_TIM_MspPostInit+0x2c0>)
 800a42e:	f7f8 faf1 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_2_Pin;
 800a432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a436:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a438:	2302      	movs	r3, #2
 800a43a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a43c:	2300      	movs	r3, #0
 800a43e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a440:	2300      	movs	r3, #0
 800a442:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a444:	2301      	movs	r3, #1
 800a446:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(PWM_2_GPIO_Port, &GPIO_InitStruct);
 800a448:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a44c:	4619      	mov	r1, r3
 800a44e:	487b      	ldr	r0, [pc, #492]	; (800a63c <HAL_TIM_MspPostInit+0x2c4>)
 800a450:	f7f8 fae0 	bl	8002a14 <HAL_GPIO_Init>
}
 800a454:	e128      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM3)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a79      	ldr	r2, [pc, #484]	; (800a640 <HAL_TIM_MspPostInit+0x2c8>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d139      	bne.n	800a4d4 <HAL_TIM_MspPostInit+0x15c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a460:	4b73      	ldr	r3, [pc, #460]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a464:	4a72      	ldr	r2, [pc, #456]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a466:	f043 0304 	orr.w	r3, r3, #4
 800a46a:	6313      	str	r3, [r2, #48]	; 0x30
 800a46c:	4b70      	ldr	r3, [pc, #448]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a46e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a470:	f003 0304 	and.w	r3, r3, #4
 800a474:	627b      	str	r3, [r7, #36]	; 0x24
 800a476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a478:	4b6d      	ldr	r3, [pc, #436]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a47a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a47c:	4a6c      	ldr	r2, [pc, #432]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a47e:	f043 0302 	orr.w	r3, r3, #2
 800a482:	6313      	str	r3, [r2, #48]	; 0x30
 800a484:	4b6a      	ldr	r3, [pc, #424]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a488:	f003 0302 	and.w	r3, r3, #2
 800a48c:	623b      	str	r3, [r7, #32]
 800a48e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = PWM_7_Pin|PWM_8_Pin;
 800a490:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a494:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a496:	2302      	movs	r3, #2
 800a498:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a49a:	2300      	movs	r3, #0
 800a49c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a4a2:	2302      	movs	r3, #2
 800a4a4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a4a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	4865      	ldr	r0, [pc, #404]	; (800a644 <HAL_TIM_MspPostInit+0x2cc>)
 800a4ae:	f7f8 fab1 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_5_Pin|PWM_6_Pin;
 800a4b2:	2330      	movs	r3, #48	; 0x30
 800a4b4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a4c2:	2302      	movs	r3, #2
 800a4c4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a4c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	485a      	ldr	r0, [pc, #360]	; (800a638 <HAL_TIM_MspPostInit+0x2c0>)
 800a4ce:	f7f8 faa1 	bl	8002a14 <HAL_GPIO_Init>
}
 800a4d2:	e0e9      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM4)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a5b      	ldr	r2, [pc, #364]	; (800a648 <HAL_TIM_MspPostInit+0x2d0>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d11d      	bne.n	800a51a <HAL_TIM_MspPostInit+0x1a2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a4de:	4b54      	ldr	r3, [pc, #336]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e2:	4a53      	ldr	r2, [pc, #332]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a4e4:	f043 0308 	orr.w	r3, r3, #8
 800a4e8:	6313      	str	r3, [r2, #48]	; 0x30
 800a4ea:	4b51      	ldr	r3, [pc, #324]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a4ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ee:	f003 0308 	and.w	r3, r3, #8
 800a4f2:	61fb      	str	r3, [r7, #28]
 800a4f4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = PWM_9_Pin|PWM_10_Pin|PWM_11_Pin|PWM_12_Pin;
 800a4f6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800a4fa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4fc:	2302      	movs	r3, #2
 800a4fe:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a500:	2300      	movs	r3, #0
 800a502:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a504:	2300      	movs	r3, #0
 800a506:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800a508:	2302      	movs	r3, #2
 800a50a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a50c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a510:	4619      	mov	r1, r3
 800a512:	484e      	ldr	r0, [pc, #312]	; (800a64c <HAL_TIM_MspPostInit+0x2d4>)
 800a514:	f7f8 fa7e 	bl	8002a14 <HAL_GPIO_Init>
}
 800a518:	e0c6      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM8)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a4c      	ldr	r2, [pc, #304]	; (800a650 <HAL_TIM_MspPostInit+0x2d8>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d11c      	bne.n	800a55e <HAL_TIM_MspPostInit+0x1e6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a524:	4b42      	ldr	r3, [pc, #264]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a528:	4a41      	ldr	r2, [pc, #260]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a52a:	f043 0304 	orr.w	r3, r3, #4
 800a52e:	6313      	str	r3, [r2, #48]	; 0x30
 800a530:	4b3f      	ldr	r3, [pc, #252]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a534:	f003 0304 	and.w	r3, r3, #4
 800a538:	61bb      	str	r3, [r7, #24]
 800a53a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = PWM_13_Pin|PWM_14_Pin;
 800a53c:	23c0      	movs	r3, #192	; 0xc0
 800a53e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a540:	2302      	movs	r3, #2
 800a542:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a544:	2300      	movs	r3, #0
 800a546:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a548:	2300      	movs	r3, #0
 800a54a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800a54c:	2303      	movs	r3, #3
 800a54e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a550:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a554:	4619      	mov	r1, r3
 800a556:	483b      	ldr	r0, [pc, #236]	; (800a644 <HAL_TIM_MspPostInit+0x2cc>)
 800a558:	f7f8 fa5c 	bl	8002a14 <HAL_GPIO_Init>
}
 800a55c:	e0a4      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM9)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a3c      	ldr	r2, [pc, #240]	; (800a654 <HAL_TIM_MspPostInit+0x2dc>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d11c      	bne.n	800a5a2 <HAL_TIM_MspPostInit+0x22a>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a568:	4b31      	ldr	r3, [pc, #196]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a56a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a56c:	4a30      	ldr	r2, [pc, #192]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a56e:	f043 0310 	orr.w	r3, r3, #16
 800a572:	6313      	str	r3, [r2, #48]	; 0x30
 800a574:	4b2e      	ldr	r3, [pc, #184]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a578:	f003 0310 	and.w	r3, r3, #16
 800a57c:	617b      	str	r3, [r7, #20]
 800a57e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PWM_15_Pin|PWM_16_Pin;
 800a580:	2360      	movs	r3, #96	; 0x60
 800a582:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a584:	2302      	movs	r3, #2
 800a586:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a588:	2300      	movs	r3, #0
 800a58a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a58c:	2300      	movs	r3, #0
 800a58e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800a590:	2303      	movs	r3, #3
 800a592:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a594:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a598:	4619      	mov	r1, r3
 800a59a:	4826      	ldr	r0, [pc, #152]	; (800a634 <HAL_TIM_MspPostInit+0x2bc>)
 800a59c:	f7f8 fa3a 	bl	8002a14 <HAL_GPIO_Init>
}
 800a5a0:	e082      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM10)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a2c      	ldr	r2, [pc, #176]	; (800a658 <HAL_TIM_MspPostInit+0x2e0>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d11c      	bne.n	800a5e6 <HAL_TIM_MspPostInit+0x26e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800a5ac:	4b20      	ldr	r3, [pc, #128]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b0:	4a1f      	ldr	r2, [pc, #124]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5b2:	f043 0320 	orr.w	r3, r3, #32
 800a5b6:	6313      	str	r3, [r2, #48]	; 0x30
 800a5b8:	4b1d      	ldr	r3, [pc, #116]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5bc:	f003 0320 	and.w	r3, r3, #32
 800a5c0:	613b      	str	r3, [r7, #16]
 800a5c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM_17_Pin;
 800a5c4:	2340      	movs	r3, #64	; 0x40
 800a5c6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5c8:	2302      	movs	r3, #2
 800a5ca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800a5d4:	2303      	movs	r3, #3
 800a5d6:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(PWM_17_GPIO_Port, &GPIO_InitStruct);
 800a5d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a5dc:	4619      	mov	r1, r3
 800a5de:	481f      	ldr	r0, [pc, #124]	; (800a65c <HAL_TIM_MspPostInit+0x2e4>)
 800a5e0:	f7f8 fa18 	bl	8002a14 <HAL_GPIO_Init>
}
 800a5e4:	e060      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
  else if(timHandle->Instance==TIM11)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a1d      	ldr	r2, [pc, #116]	; (800a660 <HAL_TIM_MspPostInit+0x2e8>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d139      	bne.n	800a664 <HAL_TIM_MspPostInit+0x2ec>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800a5f0:	4b0f      	ldr	r3, [pc, #60]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f4:	4a0e      	ldr	r2, [pc, #56]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5f6:	f043 0320 	orr.w	r3, r3, #32
 800a5fa:	6313      	str	r3, [r2, #48]	; 0x30
 800a5fc:	4b0c      	ldr	r3, [pc, #48]	; (800a630 <HAL_TIM_MspPostInit+0x2b8>)
 800a5fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a600:	f003 0320 	and.w	r3, r3, #32
 800a604:	60fb      	str	r3, [r7, #12]
 800a606:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_18_Pin;
 800a608:	2380      	movs	r3, #128	; 0x80
 800a60a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a60c:	2302      	movs	r3, #2
 800a60e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a610:	2300      	movs	r3, #0
 800a612:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a614:	2300      	movs	r3, #0
 800a616:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800a618:	2303      	movs	r3, #3
 800a61a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(PWM_18_GPIO_Port, &GPIO_InitStruct);
 800a61c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a620:	4619      	mov	r1, r3
 800a622:	480e      	ldr	r0, [pc, #56]	; (800a65c <HAL_TIM_MspPostInit+0x2e4>)
 800a624:	f7f8 f9f6 	bl	8002a14 <HAL_GPIO_Init>
}
 800a628:	e03e      	b.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
 800a62a:	bf00      	nop
 800a62c:	40010000 	.word	0x40010000
 800a630:	40023800 	.word	0x40023800
 800a634:	40021000 	.word	0x40021000
 800a638:	40020400 	.word	0x40020400
 800a63c:	40020000 	.word	0x40020000
 800a640:	40000400 	.word	0x40000400
 800a644:	40020800 	.word	0x40020800
 800a648:	40000800 	.word	0x40000800
 800a64c:	40020c00 	.word	0x40020c00
 800a650:	40010400 	.word	0x40010400
 800a654:	40014000 	.word	0x40014000
 800a658:	40014400 	.word	0x40014400
 800a65c:	40021400 	.word	0x40021400
 800a660:	40014800 	.word	0x40014800
  else if(timHandle->Instance==TIM14)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a11      	ldr	r2, [pc, #68]	; (800a6b0 <HAL_TIM_MspPostInit+0x338>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d11c      	bne.n	800a6a8 <HAL_TIM_MspPostInit+0x330>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800a66e:	4b11      	ldr	r3, [pc, #68]	; (800a6b4 <HAL_TIM_MspPostInit+0x33c>)
 800a670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a672:	4a10      	ldr	r2, [pc, #64]	; (800a6b4 <HAL_TIM_MspPostInit+0x33c>)
 800a674:	f043 0320 	orr.w	r3, r3, #32
 800a678:	6313      	str	r3, [r2, #48]	; 0x30
 800a67a:	4b0e      	ldr	r3, [pc, #56]	; (800a6b4 <HAL_TIM_MspPostInit+0x33c>)
 800a67c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a67e:	f003 0320 	and.w	r3, r3, #32
 800a682:	60bb      	str	r3, [r7, #8]
 800a684:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_19_Pin;
 800a686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a68a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a68c:	2302      	movs	r3, #2
 800a68e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a690:	2300      	movs	r3, #0
 800a692:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a694:	2300      	movs	r3, #0
 800a696:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800a698:	2309      	movs	r3, #9
 800a69a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(PWM_19_GPIO_Port, &GPIO_InitStruct);
 800a69c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	4805      	ldr	r0, [pc, #20]	; (800a6b8 <HAL_TIM_MspPostInit+0x340>)
 800a6a4:	f7f8 f9b6 	bl	8002a14 <HAL_GPIO_Init>
}
 800a6a8:	bf00      	nop
 800a6aa:	3748      	adds	r7, #72	; 0x48
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	40002000 	.word	0x40002000
 800a6b4:	40023800 	.word	0x40023800
 800a6b8:	40021400 	.word	0x40021400

0800a6bc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800a6c0:	4b14      	ldr	r3, [pc, #80]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6c2:	4a15      	ldr	r2, [pc, #84]	; (800a718 <MX_USART1_UART_Init+0x5c>)
 800a6c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a6c6:	4b13      	ldr	r3, [pc, #76]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a6cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a6ce:	4b11      	ldr	r3, [pc, #68]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a6d4:	4b0f      	ldr	r3, [pc, #60]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a6da:	4b0e      	ldr	r3, [pc, #56]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a6e0:	4b0c      	ldr	r3, [pc, #48]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6e2:	220c      	movs	r2, #12
 800a6e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a6e6:	4b0b      	ldr	r3, [pc, #44]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a6ec:	4b09      	ldr	r3, [pc, #36]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a6f2:	4b08      	ldr	r3, [pc, #32]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a6f8:	4b06      	ldr	r3, [pc, #24]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a6fe:	4805      	ldr	r0, [pc, #20]	; (800a714 <MX_USART1_UART_Init+0x58>)
 800a700:	f7fb fe04 	bl	800630c <HAL_UART_Init>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d001      	beq.n	800a70e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800a70a:	f7fe fb8f 	bl	8008e2c <Error_Handler>
  }

}
 800a70e:	bf00      	nop
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	2000a238 	.word	0x2000a238
 800a718:	40011000 	.word	0x40011000

0800a71c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800a720:	4b14      	ldr	r3, [pc, #80]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a722:	4a15      	ldr	r2, [pc, #84]	; (800a778 <MX_USART2_UART_Init+0x5c>)
 800a724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a726:	4b13      	ldr	r3, [pc, #76]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a72c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a72e:	4b11      	ldr	r3, [pc, #68]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a730:	2200      	movs	r2, #0
 800a732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a734:	4b0f      	ldr	r3, [pc, #60]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a736:	2200      	movs	r2, #0
 800a738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a73a:	4b0e      	ldr	r3, [pc, #56]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a73c:	2200      	movs	r2, #0
 800a73e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a740:	4b0c      	ldr	r3, [pc, #48]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a742:	220c      	movs	r2, #12
 800a744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a746:	4b0b      	ldr	r3, [pc, #44]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a748:	2200      	movs	r2, #0
 800a74a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a74c:	4b09      	ldr	r3, [pc, #36]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a74e:	2200      	movs	r2, #0
 800a750:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a752:	4b08      	ldr	r3, [pc, #32]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a754:	2200      	movs	r2, #0
 800a756:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a758:	4b06      	ldr	r3, [pc, #24]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a75e:	4805      	ldr	r0, [pc, #20]	; (800a774 <MX_USART2_UART_Init+0x58>)
 800a760:	f7fb fdd4 	bl	800630c <HAL_UART_Init>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800a76a:	f7fe fb5f 	bl	8008e2c <Error_Handler>
  }

}
 800a76e:	bf00      	nop
 800a770:	bd80      	pop	{r7, pc}
 800a772:	bf00      	nop
 800a774:	2000a2b8 	.word	0x2000a2b8
 800a778:	40004400 	.word	0x40004400

0800a77c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800a780:	4b14      	ldr	r3, [pc, #80]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a782:	4a15      	ldr	r2, [pc, #84]	; (800a7d8 <MX_USART3_UART_Init+0x5c>)
 800a784:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800a786:	4b13      	ldr	r3, [pc, #76]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a788:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800a78c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a78e:	4b11      	ldr	r3, [pc, #68]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a790:	2200      	movs	r2, #0
 800a792:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a794:	4b0f      	ldr	r3, [pc, #60]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a796:	2200      	movs	r2, #0
 800a798:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800a79a:	4b0e      	ldr	r3, [pc, #56]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a79c:	2200      	movs	r2, #0
 800a79e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a7a0:	4b0c      	ldr	r3, [pc, #48]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7a2:	220c      	movs	r2, #12
 800a7a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a7a6:	4b0b      	ldr	r3, [pc, #44]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a7ac:	4b09      	ldr	r3, [pc, #36]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a7b2:	4b08      	ldr	r3, [pc, #32]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a7b8:	4b06      	ldr	r3, [pc, #24]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800a7be:	4805      	ldr	r0, [pc, #20]	; (800a7d4 <MX_USART3_UART_Init+0x58>)
 800a7c0:	f7fb fda4 	bl	800630c <HAL_UART_Init>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d001      	beq.n	800a7ce <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800a7ca:	f7fe fb2f 	bl	8008e2c <Error_Handler>
  }

}
 800a7ce:	bf00      	nop
 800a7d0:	bd80      	pop	{r7, pc}
 800a7d2:	bf00      	nop
 800a7d4:	2000a158 	.word	0x2000a158
 800a7d8:	40004800 	.word	0x40004800

0800a7dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b08e      	sub	sp, #56	; 0x38
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	601a      	str	r2, [r3, #0]
 800a7ec:	605a      	str	r2, [r3, #4]
 800a7ee:	609a      	str	r2, [r3, #8]
 800a7f0:	60da      	str	r2, [r3, #12]
 800a7f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	4a85      	ldr	r2, [pc, #532]	; (800aa10 <HAL_UART_MspInit+0x234>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d141      	bne.n	800a882 <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a7fe:	4b85      	ldr	r3, [pc, #532]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a802:	4a84      	ldr	r2, [pc, #528]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a804:	f043 0310 	orr.w	r3, r3, #16
 800a808:	6453      	str	r3, [r2, #68]	; 0x44
 800a80a:	4b82      	ldr	r3, [pc, #520]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a80c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a80e:	f003 0310 	and.w	r3, r3, #16
 800a812:	623b      	str	r3, [r7, #32]
 800a814:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a816:	4b7f      	ldr	r3, [pc, #508]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a81a:	4a7e      	ldr	r2, [pc, #504]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a81c:	f043 0302 	orr.w	r3, r3, #2
 800a820:	6313      	str	r3, [r2, #48]	; 0x30
 800a822:	4b7c      	ldr	r3, [pc, #496]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a826:	f003 0302 	and.w	r3, r3, #2
 800a82a:	61fb      	str	r3, [r7, #28]
 800a82c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a82e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a832:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a834:	2302      	movs	r3, #2
 800a836:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a838:	2302      	movs	r3, #2
 800a83a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a83c:	2303      	movs	r3, #3
 800a83e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800a840:	2304      	movs	r3, #4
 800a842:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a848:	4619      	mov	r1, r3
 800a84a:	4873      	ldr	r0, [pc, #460]	; (800aa18 <HAL_UART_MspInit+0x23c>)
 800a84c:	f7f8 f8e2 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800a850:	2340      	movs	r3, #64	; 0x40
 800a852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a854:	2302      	movs	r3, #2
 800a856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a858:	2302      	movs	r3, #2
 800a85a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a85c:	2303      	movs	r3, #3
 800a85e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a860:	2307      	movs	r3, #7
 800a862:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a868:	4619      	mov	r1, r3
 800a86a:	486b      	ldr	r0, [pc, #428]	; (800aa18 <HAL_UART_MspInit+0x23c>)
 800a86c:	f7f8 f8d2 	bl	8002a14 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800a870:	2200      	movs	r2, #0
 800a872:	2105      	movs	r1, #5
 800a874:	2025      	movs	r0, #37	; 0x25
 800a876:	f7f7 fc9b 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a87a:	2025      	movs	r0, #37	; 0x25
 800a87c:	f7f7 fcb4 	bl	80021e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a880:	e0c2      	b.n	800aa08 <HAL_UART_MspInit+0x22c>
  else if(uartHandle->Instance==USART2)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a65      	ldr	r2, [pc, #404]	; (800aa1c <HAL_UART_MspInit+0x240>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d128      	bne.n	800a8de <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a88c:	4b61      	ldr	r3, [pc, #388]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a88e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a890:	4a60      	ldr	r2, [pc, #384]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a892:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a896:	6413      	str	r3, [r2, #64]	; 0x40
 800a898:	4b5e      	ldr	r3, [pc, #376]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a89a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a89c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8a0:	61bb      	str	r3, [r7, #24]
 800a8a2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a8a4:	4b5b      	ldr	r3, [pc, #364]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a8:	4a5a      	ldr	r2, [pc, #360]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8aa:	f043 0308 	orr.w	r3, r3, #8
 800a8ae:	6313      	str	r3, [r2, #48]	; 0x30
 800a8b0:	4b58      	ldr	r3, [pc, #352]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8b4:	f003 0308 	and.w	r3, r3, #8
 800a8b8:	617b      	str	r3, [r7, #20]
 800a8ba:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800a8bc:	2360      	movs	r3, #96	; 0x60
 800a8be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8c0:	2302      	movs	r3, #2
 800a8c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a8c4:	2302      	movs	r3, #2
 800a8c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8c8:	2303      	movs	r3, #3
 800a8ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a8cc:	2307      	movs	r3, #7
 800a8ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a8d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	4852      	ldr	r0, [pc, #328]	; (800aa20 <HAL_UART_MspInit+0x244>)
 800a8d8:	f7f8 f89c 	bl	8002a14 <HAL_GPIO_Init>
}
 800a8dc:	e094      	b.n	800aa08 <HAL_UART_MspInit+0x22c>
  else if(uartHandle->Instance==USART3)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a50      	ldr	r2, [pc, #320]	; (800aa24 <HAL_UART_MspInit+0x248>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	f040 808f 	bne.w	800aa08 <HAL_UART_MspInit+0x22c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800a8ea:	4b4a      	ldr	r3, [pc, #296]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ee:	4a49      	ldr	r2, [pc, #292]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8f4:	6413      	str	r3, [r2, #64]	; 0x40
 800a8f6:	4b47      	ldr	r3, [pc, #284]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8fe:	613b      	str	r3, [r7, #16]
 800a900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a902:	4b44      	ldr	r3, [pc, #272]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a906:	4a43      	ldr	r2, [pc, #268]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a908:	f043 0308 	orr.w	r3, r3, #8
 800a90c:	6313      	str	r3, [r2, #48]	; 0x30
 800a90e:	4b41      	ldr	r3, [pc, #260]	; (800aa14 <HAL_UART_MspInit+0x238>)
 800a910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a912:	f003 0308 	and.w	r3, r3, #8
 800a916:	60fb      	str	r3, [r7, #12]
 800a918:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a91a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a91e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a920:	2302      	movs	r3, #2
 800a922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a924:	2302      	movs	r3, #2
 800a926:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a928:	2303      	movs	r3, #3
 800a92a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a92c:	2307      	movs	r3, #7
 800a92e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a934:	4619      	mov	r1, r3
 800a936:	483a      	ldr	r0, [pc, #232]	; (800aa20 <HAL_UART_MspInit+0x244>)
 800a938:	f7f8 f86c 	bl	8002a14 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800a93c:	4b3a      	ldr	r3, [pc, #232]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a93e:	4a3b      	ldr	r2, [pc, #236]	; (800aa2c <HAL_UART_MspInit+0x250>)
 800a940:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800a942:	4b39      	ldr	r3, [pc, #228]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a944:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a948:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a94a:	4b37      	ldr	r3, [pc, #220]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a94c:	2200      	movs	r2, #0
 800a94e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a950:	4b35      	ldr	r3, [pc, #212]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a952:	2200      	movs	r2, #0
 800a954:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a956:	4b34      	ldr	r3, [pc, #208]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a958:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a95c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a95e:	4b32      	ldr	r3, [pc, #200]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a960:	2200      	movs	r2, #0
 800a962:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a964:	4b30      	ldr	r3, [pc, #192]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a966:	2200      	movs	r2, #0
 800a968:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800a96a:	4b2f      	ldr	r3, [pc, #188]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a970:	4b2d      	ldr	r3, [pc, #180]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a972:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a976:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a978:	4b2b      	ldr	r3, [pc, #172]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800a97e:	482a      	ldr	r0, [pc, #168]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a980:	f7f7 fc40 	bl	8002204 <HAL_DMA_Init>
 800a984:	4603      	mov	r3, r0
 800a986:	2b00      	cmp	r3, #0
 800a988:	d001      	beq.n	800a98e <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 800a98a:	f7fe fa4f 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a25      	ldr	r2, [pc, #148]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a992:	66da      	str	r2, [r3, #108]	; 0x6c
 800a994:	4a24      	ldr	r2, [pc, #144]	; (800aa28 <HAL_UART_MspInit+0x24c>)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800a99a:	4b25      	ldr	r3, [pc, #148]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a99c:	4a25      	ldr	r2, [pc, #148]	; (800aa34 <HAL_UART_MspInit+0x258>)
 800a99e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 800a9a0:	4b23      	ldr	r3, [pc, #140]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9a2:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800a9a6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a9a8:	4b21      	ldr	r3, [pc, #132]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9aa:	2240      	movs	r2, #64	; 0x40
 800a9ac:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a9ae:	4b20      	ldr	r3, [pc, #128]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a9b4:	4b1e      	ldr	r3, [pc, #120]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a9ba:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a9bc:	4b1c      	ldr	r3, [pc, #112]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9be:	2200      	movs	r2, #0
 800a9c0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a9c2:	4b1b      	ldr	r3, [pc, #108]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800a9c8:	4b19      	ldr	r3, [pc, #100]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800a9ce:	4b18      	ldr	r3, [pc, #96]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9d0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a9d4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a9d6:	4b16      	ldr	r3, [pc, #88]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9d8:	2200      	movs	r2, #0
 800a9da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800a9dc:	4814      	ldr	r0, [pc, #80]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9de:	f7f7 fc11 	bl	8002204 <HAL_DMA_Init>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d001      	beq.n	800a9ec <HAL_UART_MspInit+0x210>
      Error_Handler();
 800a9e8:	f7fe fa20 	bl	8008e2c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a10      	ldr	r2, [pc, #64]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9f0:	669a      	str	r2, [r3, #104]	; 0x68
 800a9f2:	4a0f      	ldr	r2, [pc, #60]	; (800aa30 <HAL_UART_MspInit+0x254>)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	2105      	movs	r1, #5
 800a9fc:	2027      	movs	r0, #39	; 0x27
 800a9fe:	f7f7 fbd7 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800aa02:	2027      	movs	r0, #39	; 0x27
 800aa04:	f7f7 fbf0 	bl	80021e8 <HAL_NVIC_EnableIRQ>
}
 800aa08:	bf00      	nop
 800aa0a:	3738      	adds	r7, #56	; 0x38
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}
 800aa10:	40011000 	.word	0x40011000
 800aa14:	40023800 	.word	0x40023800
 800aa18:	40020400 	.word	0x40020400
 800aa1c:	40004400 	.word	0x40004400
 800aa20:	40020c00 	.word	0x40020c00
 800aa24:	40004800 	.word	0x40004800
 800aa28:	2000a0f8 	.word	0x2000a0f8
 800aa2c:	40026028 	.word	0x40026028
 800aa30:	2000a1d8 	.word	0x2000a1d8
 800aa34:	40026070 	.word	0x40026070

0800aa38 <_ZN7CHAMBERC1Eiii>:





CHAMBER::CHAMBER(int PWMPort1,int PWMPort2,int PressurePort):
 800aa38:	b5b0      	push	{r4, r5, r7, lr}
 800aa3a:	b084      	sub	sp, #16
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	607a      	str	r2, [r7, #4]
 800aa44:	603b      	str	r3, [r7, #0]
valves{PWMPort1,PWMPort2},
pressureSensor(PressurePort),
pressureTable{0,27000,48600,65600,79000,90000,100000,109000,119000,130400,145000,163000,180000},
positionTable{0,10,20,30,40,50,60,70,80,90,100,110,120}
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	3304      	adds	r3, #4
 800aa4a:	68b9      	ldr	r1, [r7, #8]
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f001 f895 	bl	800bb7c <_ZN14SOLENOID_VALVEC1Ei>
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	331c      	adds	r3, #28
 800aa56:	6879      	ldr	r1, [r7, #4]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f001 f88f 	bl	800bb7c <_ZN14SOLENOID_VALVEC1Ei>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	3334      	adds	r3, #52	; 0x34
 800aa62:	6839      	ldr	r1, [r7, #0]
 800aa64:	4618      	mov	r0, r3
 800aa66:	f000 fb8f 	bl	800b188 <_ZN15PRESSURE_SENSORC1Ei>
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	3350      	adds	r3, #80	; 0x50
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f002 ff16 	bl	800d8a0 <_ZN18PRESSURE_SENSORSPIC1Ev>
 800aa74:	68fa      	ldr	r2, [r7, #12]
 800aa76:	f241 0364 	movw	r3, #4196	; 0x1064
 800aa7a:	4413      	add	r3, r2
 800aa7c:	4a65      	ldr	r2, [pc, #404]	; (800ac14 <_ZN7CHAMBERC1Eiii+0x1dc>)
 800aa7e:	461c      	mov	r4, r3
 800aa80:	4615      	mov	r5, r2
 800aa82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa8e:	682b      	ldr	r3, [r5, #0]
 800aa90:	6023      	str	r3, [r4, #0]
 800aa92:	68fa      	ldr	r2, [r7, #12]
 800aa94:	f241 0398 	movw	r3, #4248	; 0x1098
 800aa98:	4413      	add	r3, r2
 800aa9a:	4a5f      	ldr	r2, [pc, #380]	; (800ac18 <_ZN7CHAMBERC1Eiii+0x1e0>)
 800aa9c:	461c      	mov	r4, r3
 800aa9e:	4615      	mov	r5, r2
 800aaa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	6023      	str	r3, [r4, #0]
{

	length=0.3;
 800aab0:	68fa      	ldr	r2, [r7, #12]
 800aab2:	f241 03cc 	movw	r3, #4300	; 0x10cc
 800aab6:	4413      	add	r3, r2
 800aab8:	4a58      	ldr	r2, [pc, #352]	; (800ac1c <_ZN7CHAMBERC1Eiii+0x1e4>)
 800aaba:	601a      	str	r2, [r3, #0]
	lengthCommand = length;
 800aabc:	68fa      	ldr	r2, [r7, #12]
 800aabe:	f241 03cc 	movw	r3, #4300	; 0x10cc
 800aac2:	4413      	add	r3, r2
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	68f9      	ldr	r1, [r7, #12]
 800aac8:	f241 03d0 	movw	r3, #4304	; 0x10d0
 800aacc:	440b      	add	r3, r1
 800aace:	601a      	str	r2, [r3, #0]
	filterBeta=0.01;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	4a53      	ldr	r2, [pc, #332]	; (800ac20 <_ZN7CHAMBERC1Eiii+0x1e8>)
 800aad4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pressure=0;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f04f 0200 	mov.w	r2, #0
 800aade:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	pressureFil=0;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f04f 0200 	mov.w	r2, #0
 800aae8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	pressuredot=0;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	f04f 0200 	mov.w	r2, #0
 800aaf2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	pressureCommand=pressure;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	pressureDeadZone = 2000;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	4a47      	ldr	r2, [pc, #284]	; (800ac24 <_ZN7CHAMBERC1Eiii+0x1ec>)
 800ab06:	679a      	str	r2, [r3, #120]	; 0x78
	pressureMaxP=30000;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	4a47      	ldr	r2, [pc, #284]	; (800ac28 <_ZN7CHAMBERC1Eiii+0x1f0>)
 800ab0c:	67da      	str	r2, [r3, #124]	; 0x7c
	pressureMinN=-30000;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	4a46      	ldr	r2, [pc, #280]	; (800ac2c <_ZN7CHAMBERC1Eiii+0x1f4>)
 800ab12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	fulOpening=1;
 800ab16:	68fa      	ldr	r2, [r7, #12]
 800ab18:	f241 0354 	movw	r3, #4180	; 0x1054
 800ab1c:	4413      	add	r3, r2
 800ab1e:	2201      	movs	r2, #1
 800ab20:	601a      	str	r2, [r3, #0]
	opening = 0;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	f04f 0200 	mov.w	r2, #0
 800ab28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84


	inflatingFlag=1;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	openingMinN = valveOpeningLimArray[PWMPort1/2][0];
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	da00      	bge.n	800ab3c <_ZN7CHAMBERC1Eiii+0x104>
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	105b      	asrs	r3, r3, #1
 800ab3e:	4a3c      	ldr	r2, [pc, #240]	; (800ac30 <_ZN7CHAMBERC1Eiii+0x1f8>)
 800ab40:	011b      	lsls	r3, r3, #4
 800ab42:	4413      	add	r3, r2
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	openingMaxN = valveOpeningLimArray[PWMPort1/2][1];
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	da00      	bge.n	800ab54 <_ZN7CHAMBERC1Eiii+0x11c>
 800ab52:	3301      	adds	r3, #1
 800ab54:	105b      	asrs	r3, r3, #1
 800ab56:	4a36      	ldr	r2, [pc, #216]	; (800ac30 <_ZN7CHAMBERC1Eiii+0x1f8>)
 800ab58:	011b      	lsls	r3, r3, #4
 800ab5a:	4413      	add	r3, r2
 800ab5c:	3304      	adds	r3, #4
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	openingMinP = valveOpeningLimArray[PWMPort1/2][2];
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	da00      	bge.n	800ab6e <_ZN7CHAMBERC1Eiii+0x136>
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	105b      	asrs	r3, r3, #1
 800ab70:	4a2f      	ldr	r2, [pc, #188]	; (800ac30 <_ZN7CHAMBERC1Eiii+0x1f8>)
 800ab72:	011b      	lsls	r3, r3, #4
 800ab74:	4413      	add	r3, r2
 800ab76:	3308      	adds	r3, #8
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	openingMaxP = valveOpeningLimArray[PWMPort1/2][3];
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	da00      	bge.n	800ab88 <_ZN7CHAMBERC1Eiii+0x150>
 800ab86:	3301      	adds	r3, #1
 800ab88:	105b      	asrs	r3, r3, #1
 800ab8a:	4a29      	ldr	r2, [pc, #164]	; (800ac30 <_ZN7CHAMBERC1Eiii+0x1f8>)
 800ab8c:	011b      	lsls	r3, r3, #4
 800ab8e:	4413      	add	r3, r2
 800ab90:	330c      	adds	r3, #12
 800ab92:	681a      	ldr	r2, [r3, #0]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	inflateVelocity=1;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800aba0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	pressureController = NewPressureController(200000,0,DEFAULTCONTROLLDT,1e10,40000,2e-5,0,0,6e-5,0.3);
 800aba4:	eddf 4a23 	vldr	s9, [pc, #140]	; 800ac34 <_ZN7CHAMBERC1Eiii+0x1fc>
 800aba8:	ed9f 4a23 	vldr	s8, [pc, #140]	; 800ac38 <_ZN7CHAMBERC1Eiii+0x200>
 800abac:	eddf 3a23 	vldr	s7, [pc, #140]	; 800ac3c <_ZN7CHAMBERC1Eiii+0x204>
 800abb0:	ed9f 3a22 	vldr	s6, [pc, #136]	; 800ac3c <_ZN7CHAMBERC1Eiii+0x204>
 800abb4:	eddf 2a22 	vldr	s5, [pc, #136]	; 800ac40 <_ZN7CHAMBERC1Eiii+0x208>
 800abb8:	ed9f 2a22 	vldr	s4, [pc, #136]	; 800ac44 <_ZN7CHAMBERC1Eiii+0x20c>
 800abbc:	eddf 1a22 	vldr	s3, [pc, #136]	; 800ac48 <_ZN7CHAMBERC1Eiii+0x210>
 800abc0:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800ac4c <_ZN7CHAMBERC1Eiii+0x214>
 800abc4:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800ac3c <_ZN7CHAMBERC1Eiii+0x204>
 800abc8:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800ac50 <_ZN7CHAMBERC1Eiii+0x218>
 800abcc:	f000 fa7a 	bl	800b0c4 <NewPressureController>
 800abd0:	4602      	mov	r2, r0
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	601a      	str	r2, [r3, #0]
	//pressureController = NewPressureController(200000,0,CONTROLLDT,1e13,1000,2e-5,0,0,6e-5,0.3);
	curOpeningNum=0;
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	f241 035c 	movw	r3, #4188	; 0x105c
 800abdc:	4413      	add	r3, r2
 800abde:	2200      	movs	r2, #0
 800abe0:	601a      	str	r2, [r3, #0]
	endOpeningNum=0;
 800abe2:	68fa      	ldr	r2, [r7, #12]
 800abe4:	f241 0358 	movw	r3, #4184	; 0x1058
 800abe8:	4413      	add	r3, r2
 800abea:	2200      	movs	r2, #0
 800abec:	601a      	str	r2, [r3, #0]
	inOpeningSequence = 0;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800abf4:	2200      	movs	r2, #0
 800abf6:	601a      	str	r2, [r3, #0]
	memset(openingSequence,0,sizeof(openingSequence));
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	33b4      	adds	r3, #180	; 0xb4
 800abfc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800ac00:	2100      	movs	r1, #0
 800ac02:	4618      	mov	r0, r3
 800ac04:	f003 fa41 	bl	800e08a <memset>

}
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3710      	adds	r7, #16
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bdb0      	pop	{r4, r5, r7, pc}
 800ac12:	bf00      	nop
 800ac14:	080124f0 	.word	0x080124f0
 800ac18:	08012524 	.word	0x08012524
 800ac1c:	3e99999a 	.word	0x3e99999a
 800ac20:	3c23d70a 	.word	0x3c23d70a
 800ac24:	44fa0000 	.word	0x44fa0000
 800ac28:	46ea6000 	.word	0x46ea6000
 800ac2c:	c6ea6000 	.word	0xc6ea6000
 800ac30:	2000000c 	.word	0x2000000c
 800ac34:	3e99999a 	.word	0x3e99999a
 800ac38:	387ba882 	.word	0x387ba882
 800ac3c:	00000000 	.word	0x00000000
 800ac40:	37a7c5ac 	.word	0x37a7c5ac
 800ac44:	471c4000 	.word	0x471c4000
 800ac48:	501502f9 	.word	0x501502f9
 800ac4c:	3a83126f 	.word	0x3a83126f
 800ac50:	48435000 	.word	0x48435000

0800ac54 <_ZN7CHAMBER6attachEiii>:


void CHAMBER::attach(int PWMPort1,int PWMPort2,int AnalogPort)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	607a      	str	r2, [r7, #4]
 800ac60:	603b      	str	r3, [r7, #0]
	valves[0].attach(PWMPort1);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	3304      	adds	r3, #4
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f000 ffb1 	bl	800bbd0 <_ZN14SOLENOID_VALVE6attachEi>
	valves[1].attach(PWMPort2);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	331c      	adds	r3, #28
 800ac72:	6879      	ldr	r1, [r7, #4]
 800ac74:	4618      	mov	r0, r3
 800ac76:	f000 ffab 	bl	800bbd0 <_ZN14SOLENOID_VALVE6attachEi>
	pressureSensor.attach(AnalogPort);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	3334      	adds	r3, #52	; 0x34
 800ac7e:	6839      	ldr	r1, [r7, #0]
 800ac80:	4618      	mov	r0, r3
 800ac82:	f000 faa7 	bl	800b1d4 <_ZN15PRESSURE_SENSOR6attachEi>
}
 800ac86:	bf00      	nop
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}
	...

0800ac90 <_ZN7CHAMBER13writePressureEf>:
	return pressureFil;
}


void CHAMBER::writePressure(float pNom)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	ed87 0a00 	vstr	s0, [r7]

	pressureCommand = CONSTRAIN(pNom,-100000,180000);
 800ac9c:	edd7 7a00 	vldr	s15, [r7]
 800aca0:	ed9f 7a78 	vldr	s14, [pc, #480]	; 800ae84 <_ZN7CHAMBER13writePressureEf+0x1f4>
 800aca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acac:	d501      	bpl.n	800acb2 <_ZN7CHAMBER13writePressureEf+0x22>
 800acae:	4b76      	ldr	r3, [pc, #472]	; (800ae88 <_ZN7CHAMBER13writePressureEf+0x1f8>)
 800acb0:	e00b      	b.n	800acca <_ZN7CHAMBER13writePressureEf+0x3a>
 800acb2:	edd7 7a00 	vldr	s15, [r7]
 800acb6:	ed9f 7a75 	vldr	s14, [pc, #468]	; 800ae8c <_ZN7CHAMBER13writePressureEf+0x1fc>
 800acba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800acbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acc2:	dd01      	ble.n	800acc8 <_ZN7CHAMBER13writePressureEf+0x38>
 800acc4:	4b72      	ldr	r3, [pc, #456]	; (800ae90 <_ZN7CHAMBER13writePressureEf+0x200>)
 800acc6:	e000      	b.n	800acca <_ZN7CHAMBER13writePressureEf+0x3a>
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

	float pErr = pressureCommand-pressure;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800acdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ace0:	edc7 7a03 	vstr	s15, [r7, #12]
	if(pErr>pressureDeadZone)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 800acea:	edd7 7a03 	vldr	s15, [r7, #12]
 800acee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800acf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acf6:	d54e      	bpl.n	800ad96 <_ZN7CHAMBER13writePressureEf+0x106>
	{
		opening=MAPCONSTRAIN(pErr,pressureDeadZone,pressureMaxP*inflateVelocity,openingMinP,openingMaxP);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 800ad04:	edd7 7a03 	vldr	s15, [r7, #12]
 800ad08:	eef4 6ae7 	vcmpe.f32	s13, s15
 800ad0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad10:	dd03      	ble.n	800ad1a <_ZN7CHAMBER13writePressureEf+0x8a>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800ad18:	e019      	b.n	800ad4e <_ZN7CHAMBER13writePressureEf+0xbe>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800ad26:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ad2a:	edd7 7a03 	vldr	s15, [r7, #12]
 800ad2e:	eef4 6ae7 	vcmpe.f32	s13, s15
 800ad32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad36:	d508      	bpl.n	800ad4a <_ZN7CHAMBER13writePressureEf+0xba>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800ad44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ad48:	e001      	b.n	800ad4e <_ZN7CHAMBER13writePressureEf+0xbe>
 800ad4a:	edd7 7a03 	vldr	s15, [r7, #12]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 800ad54:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800ad64:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ad68:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800ad78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800ad82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ad86:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800ad8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
 800ad94:	e06a      	b.n	800ae6c <_ZN7CHAMBER13writePressureEf+0x1dc>
		//opening=1;
	}
	else if(pErr<-pressureDeadZone)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800ad9c:	eeb1 7a67 	vneg.f32	s14, s15
 800ada0:	edd7 7a03 	vldr	s15, [r7, #12]
 800ada4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ada8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adac:	dd59      	ble.n	800ae62 <_ZN7CHAMBER13writePressureEf+0x1d2>
	{

		//opening=pressureController->controlPressure(pressureController,pressureFil,pressureCommand);

		opening=MAPCONSTRAIN(pErr,pressureMinN*inflateVelocity,-pressureDeadZone,openingMinN,openingMaxN);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800adc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800adc4:	edd7 7a03 	vldr	s15, [r7, #12]
 800adc8:	eef4 6ae7 	vcmpe.f32	s13, s15
 800adcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800add0:	dd08      	ble.n	800ade4 <_ZN7CHAMBER13writePressureEf+0x154>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800adde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ade2:	e013      	b.n	800ae0c <_ZN7CHAMBER13writePressureEf+0x17c>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800adea:	eef1 6a67 	vneg.f32	s13, s15
 800adee:	edd7 7a03 	vldr	s15, [r7, #12]
 800adf2:	eef4 6ae7 	vcmpe.f32	s13, s15
 800adf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adfa:	d505      	bpl.n	800ae08 <_ZN7CHAMBER13writePressureEf+0x178>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800ae02:	eef1 7a67 	vneg.f32	s15, s15
 800ae06:	e001      	b.n	800ae0c <_ZN7CHAMBER13writePressureEf+0x17c>
 800ae08:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 800ae18:	ee66 6a26 	vmul.f32	s13, s12, s13
 800ae1c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	ed93 6a25 	vldr	s12, [r3, #148]	; 0x94
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800ae2c:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ae30:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800ae3a:	eef1 6a67 	vneg.f32	s13, s15
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	edd3 5a20 	vldr	s11, [r3, #128]	; 0x80
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800ae4a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800ae4e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ae52:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800ae56:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
 800ae60:	e004      	b.n	800ae6c <_ZN7CHAMBER13writePressureEf+0x1dc>
		//opening=-1;
	}
	else
	{
		opening=0;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f04f 0200 	mov.w	r2, #0
 800ae68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	writeOpening(opening);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800ae72:	eeb0 0a67 	vmov.f32	s0, s15
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 f80c 	bl	800ae94 <_ZN7CHAMBER12writeOpeningEf>
}
 800ae7c:	bf00      	nop
 800ae7e:	3710      	adds	r7, #16
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}
 800ae84:	c7c35000 	.word	0xc7c35000
 800ae88:	c7c35000 	.word	0xc7c35000
 800ae8c:	482fc800 	.word	0x482fc800
 800ae90:	482fc800 	.word	0x482fc800

0800ae94 <_ZN7CHAMBER12writeOpeningEf>:

float CHAMBER::readOpening()
{
	return opening;
}
void CHAMBER::writeOpening(float op){
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	ed87 0a00 	vstr	s0, [r7]

	if(op>0){
 800aea0:	edd7 7a00 	vldr	s15, [r7]
 800aea4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800aea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeac:	dd2b      	ble.n	800af06 <_ZN7CHAMBER12writeOpeningEf+0x72>
		opening=CONSTRAIN(op,0,1);
 800aeae:	edd7 7a00 	vldr	s15, [r7]
 800aeb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800aeb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeba:	d502      	bpl.n	800aec2 <_ZN7CHAMBER12writeOpeningEf+0x2e>
 800aebc:	f04f 0300 	mov.w	r3, #0
 800aec0:	e00c      	b.n	800aedc <_ZN7CHAMBER12writeOpeningEf+0x48>
 800aec2:	edd7 7a00 	vldr	s15, [r7]
 800aec6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aeca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aed2:	dd02      	ble.n	800aeda <_ZN7CHAMBER12writeOpeningEf+0x46>
 800aed4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800aed8:	e000      	b.n	800aedc <_ZN7CHAMBER12writeOpeningEf+0x48>
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		valves[0].writeDuty(opening);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	1d1a      	adds	r2, r3, #4
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800aeec:	eeb0 0a67 	vmov.f32	s0, s15
 800aef0:	4610      	mov	r0, r2
 800aef2:	f000 fe7d 	bl	800bbf0 <_ZN14SOLENOID_VALVE9writeDutyEf>
		valves[1].writeDuty(0);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	331c      	adds	r3, #28
 800aefa:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 800af68 <_ZN7CHAMBER12writeOpeningEf+0xd4>
 800aefe:	4618      	mov	r0, r3
 800af00:	f000 fe76 	bl	800bbf0 <_ZN14SOLENOID_VALVE9writeDutyEf>
		opening=CONSTRAIN(op,-1,0);
		valves[0].writeDuty(0);
		valves[1].writeDuty(-opening);
	}

}
 800af04:	e02c      	b.n	800af60 <_ZN7CHAMBER12writeOpeningEf+0xcc>
		opening=CONSTRAIN(op,-1,0);
 800af06:	edd7 7a00 	vldr	s15, [r7]
 800af0a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800af0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af16:	d501      	bpl.n	800af1c <_ZN7CHAMBER12writeOpeningEf+0x88>
 800af18:	4b14      	ldr	r3, [pc, #80]	; (800af6c <_ZN7CHAMBER12writeOpeningEf+0xd8>)
 800af1a:	e00a      	b.n	800af32 <_ZN7CHAMBER12writeOpeningEf+0x9e>
 800af1c:	edd7 7a00 	vldr	s15, [r7]
 800af20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800af24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af28:	dd02      	ble.n	800af30 <_ZN7CHAMBER12writeOpeningEf+0x9c>
 800af2a:	f04f 0300 	mov.w	r3, #0
 800af2e:	e000      	b.n	800af32 <_ZN7CHAMBER12writeOpeningEf+0x9e>
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		valves[0].writeDuty(0);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	3304      	adds	r3, #4
 800af3c:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800af68 <_ZN7CHAMBER12writeOpeningEf+0xd4>
 800af40:	4618      	mov	r0, r3
 800af42:	f000 fe55 	bl	800bbf0 <_ZN14SOLENOID_VALVE9writeDutyEf>
		valves[1].writeDuty(-opening);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f103 021c 	add.w	r2, r3, #28
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800af52:	eef1 7a67 	vneg.f32	s15, s15
 800af56:	eeb0 0a67 	vmov.f32	s0, s15
 800af5a:	4610      	mov	r0, r2
 800af5c:	f000 fe48 	bl	800bbf0 <_ZN14SOLENOID_VALVE9writeDutyEf>
}
 800af60:	bf00      	nop
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	00000000 	.word	0x00000000
 800af6c:	bf800000 	.word	0xbf800000

0800af70 <mySAT>:
#include "Controller.h"
#include "valveFlowFunc.h"
#include "stdlib.h"
#include "string.h"
static float mySAT(float u)
{
 800af70:	b480      	push	{r7}
 800af72:	b083      	sub	sp, #12
 800af74:	af00      	add	r7, sp, #0
 800af76:	ed87 0a01 	vstr	s0, [r7, #4]
	return u/(fabs(u)+0.01);
 800af7a:	edd7 7a01 	vldr	s15, [r7, #4]
 800af7e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800af82:	edd7 7a01 	vldr	s15, [r7, #4]
 800af86:	eef0 7ae7 	vabs.f32	s15, s15
 800af8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800af8e:	ed9f 6b08 	vldr	d6, [pc, #32]	; 800afb0 <mySAT+0x40>
 800af92:	ee37 6b06 	vadd.f64	d6, d7, d6
 800af96:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800af9a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 800af9e:	eeb0 0a67 	vmov.f32	s0, s15
 800afa2:	370c      	adds	r7, #12
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	f3af 8000 	nop.w
 800afb0:	47ae147b 	.word	0x47ae147b
 800afb4:	3f847ae1 	.word	0x3f847ae1

0800afb8 <superTwisting2rdSMCUpdate>:
static float superTwisting2rdSMCUpdate(SUPER_TWISTING_SMC *pSMC, float err , float errdot)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b08a      	sub	sp, #40	; 0x28
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	ed87 0a02 	vstr	s0, [r7, #8]
 800afc4:	edc7 0a01 	vstr	s1, [r7, #4]
	pSMC->err=err;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	601a      	str	r2, [r3, #0]
	pSMC->errdot = errdot;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	605a      	str	r2, [r3, #4]
	pSMC->s = (pSMC->lamdadot * errdot + pSMC->lamda*err)/1000;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	ed93 7a08 	vldr	s14, [r3, #32]
 800afda:	edd7 7a01 	vldr	s15, [r7, #4]
 800afde:	ee27 7a27 	vmul.f32	s14, s14, s15
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	edd3 6a07 	vldr	s13, [r3, #28]
 800afe8:	edd7 7a02 	vldr	s15, [r7, #8]
 800afec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aff0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aff4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800b08c <superTwisting2rdSMCUpdate+0xd4>
 800aff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	edc3 7a02 	vstr	s15, [r3, #8]

	float sgnS=mySAT(pSMC->s);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	edd3 7a02 	vldr	s15, [r3, #8]
 800b008:	eeb0 0a67 	vmov.f32	s0, s15
 800b00c:	f7ff ffb0 	bl	800af70 <mySAT>
 800b010:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float absSK=fabs(pSMC->s)*pSMC->k;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	edd3 7a02 	vldr	s15, [r3, #8]
 800b01a:	eeb0 7ae7 	vabs.f32	s14, s15
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	edd3 7a04 	vldr	s15, [r3, #16]
 800b024:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b028:	edc7 7a08 	vstr	s15, [r7, #32]

	float sqrSK=0;
 800b02c:	f04f 0300 	mov.w	r3, #0
 800b030:	617b      	str	r3, [r7, #20]
 800b032:	6a3b      	ldr	r3, [r7, #32]
 800b034:	61fb      	str	r3, [r7, #28]
 800b036:	f107 0314 	add.w	r3, r7, #20
 800b03a:	61bb      	str	r3, [r7, #24]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800b03c:	edd7 7a07 	vldr	s15, [r7, #28]
 800b040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b048:	db09      	blt.n	800b05e <superTwisting2rdSMCUpdate+0xa6>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 800b04a:	ed97 0a07 	vldr	s0, [r7, #28]
 800b04e:	f002 ff7b 	bl	800df48 <sqrtf>
 800b052:	eef0 7a40 	vmov.f32	s15, s0
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	edc3 7a00 	vstr	s15, [r3]
 800b05c:	e003      	b.n	800b066 <superTwisting2rdSMCUpdate+0xae>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800b05e:	69bb      	ldr	r3, [r7, #24]
 800b060:	f04f 0200 	mov.w	r2, #0
 800b064:	601a      	str	r2, [r3, #0]

	arm_sqrt_f32(absSK,&sqrSK);

	//pSMC->ystate = pSMC->ystate + pSMC->dt*1.1f*pSMC->k*sgnS;

	pSMC->y= sqrSK*sgnS;// + pSMC->ystate;
 800b066:	ed97 7a05 	vldr	s14, [r7, #20]
 800b06a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b06e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	edc3 7a03 	vstr	s15, [r3, #12]

	return pSMC->y;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	ee07 3a90 	vmov	s15, r3
}
 800b080:	eeb0 0a67 	vmov.f32	s0, s15
 800b084:	3728      	adds	r7, #40	; 0x28
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	447a0000 	.word	0x447a0000

0800b090 <controlPressure>:
//including direction.  -1<u<1
//u>0  inflating
//u=0  hold
//u<0  deflating
static float controlPressure(struct BASIC_PRESSURE_CONTROLLER_STRUCT *bpc,float e,float edot)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	ed87 0a02 	vstr	s0, [r7, #8]
 800b09c:	edc7 0a01 	vstr	s1, [r7, #4]

	superTwisting2rdSMCUpdate(&(bpc->SUPER_TWISTING_SMC),e,edot);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	3324      	adds	r3, #36	; 0x24
 800b0a4:	edd7 0a01 	vldr	s1, [r7, #4]
 800b0a8:	ed97 0a02 	vldr	s0, [r7, #8]
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f7ff ff83 	bl	800afb8 <superTwisting2rdSMCUpdate>

		//bpc->voltage= -flowrate2Voltage(p,bpc->psink,-bpc->flow );
	}*/


	return bpc->SUPER_TWISTING_SMC.y;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0b6:	ee07 3a90 	vmov	s15, r3
}
 800b0ba:	eeb0 0a67 	vmov.f32	s0, s15
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <NewPressureController>:


BASIC_PRESSURE_CONTROLLER *NewPressureController(float psource,float psink,float dt,float kalmanQ,float kalmanR,
		float pidKp,float pidKi,float pidKd,float pidilim,float pidulim)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b08c      	sub	sp, #48	; 0x30
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800b0ce:	edc7 0a08 	vstr	s1, [r7, #32]
 800b0d2:	ed87 1a07 	vstr	s2, [r7, #28]
 800b0d6:	edc7 1a06 	vstr	s3, [r7, #24]
 800b0da:	ed87 2a05 	vstr	s4, [r7, #20]
 800b0de:	edc7 2a04 	vstr	s5, [r7, #16]
 800b0e2:	ed87 3a03 	vstr	s6, [r7, #12]
 800b0e6:	edc7 3a02 	vstr	s7, [r7, #8]
 800b0ea:	ed87 4a01 	vstr	s8, [r7, #4]
 800b0ee:	edc7 4a00 	vstr	s9, [r7]
	pidKi=0;
	pidKd=1e-10;
	pidilim=6e-5;
	pidulim=5e-4;*/

	BASIC_PRESSURE_CONTROLLER *pController = (BASIC_PRESSURE_CONTROLLER *)malloc(sizeof(BASIC_PRESSURE_CONTROLLER));
 800b0f2:	204c      	movs	r0, #76	; 0x4c
 800b0f4:	f002 ffb6 	bl	800e064 <malloc>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	memset(pController,0,sizeof(BASIC_PRESSURE_CONTROLLER));
 800b0fc:	224c      	movs	r2, #76	; 0x4c
 800b0fe:	2100      	movs	r1, #0
 800b100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b102:	f002 ffc2 	bl	800e08a <memset>
	pController->psource = psource;
 800b106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b10a:	609a      	str	r2, [r3, #8]
	pController->psink = psink;
 800b10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b10e:	6a3a      	ldr	r2, [r7, #32]
 800b110:	60da      	str	r2, [r3, #12]
	pController->dt = dt;
 800b112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b114:	69fa      	ldr	r2, [r7, #28]
 800b116:	619a      	str	r2, [r3, #24]
	pController->pKalmanFilter = newSimpleKalmanFilter(kalmanQ,kalmanR,dt);
 800b118:	ed97 1a07 	vldr	s2, [r7, #28]
 800b11c:	edd7 0a05 	vldr	s1, [r7, #20]
 800b120:	ed97 0a06 	vldr	s0, [r7, #24]
 800b124:	f001 fb5e 	bl	800c7e4 <newSimpleKalmanFilter>
 800b128:	4602      	mov	r2, r0
 800b12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b12c:	61da      	str	r2, [r3, #28]
	pController->pPID = newPID(pidKp,pidKi,pidKd,dt,pidilim,pidulim);
 800b12e:	edd7 2a00 	vldr	s5, [r7]
 800b132:	ed97 2a01 	vldr	s4, [r7, #4]
 800b136:	edd7 1a07 	vldr	s3, [r7, #28]
 800b13a:	ed97 1a02 	vldr	s2, [r7, #8]
 800b13e:	edd7 0a03 	vldr	s1, [r7, #12]
 800b142:	ed97 0a04 	vldr	s0, [r7, #16]
 800b146:	f001 ff8d 	bl	800d064 <newPID>
 800b14a:	4602      	mov	r2, r0
 800b14c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b14e:	621a      	str	r2, [r3, #32]
	pController->SUPER_TWISTING_SMC.dt=dt;
 800b150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b152:	69fa      	ldr	r2, [r7, #28]
 800b154:	63da      	str	r2, [r3, #60]	; 0x3c
	pController->SUPER_TWISTING_SMC.k=2.5e-6;
 800b156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b158:	4a08      	ldr	r2, [pc, #32]	; (800b17c <NewPressureController+0xb8>)
 800b15a:	635a      	str	r2, [r3, #52]	; 0x34
	pController->SUPER_TWISTING_SMC.lamdadot=1;
 800b15c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b15e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b162:	645a      	str	r2, [r3, #68]	; 0x44
	pController->SUPER_TWISTING_SMC.lamda=20;
 800b164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b166:	4a06      	ldr	r2, [pc, #24]	; (800b180 <NewPressureController+0xbc>)
 800b168:	641a      	str	r2, [r3, #64]	; 0x40
	pController->controlPressure = controlPressure;
 800b16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b16c:	4a05      	ldr	r2, [pc, #20]	; (800b184 <NewPressureController+0xc0>)
 800b16e:	649a      	str	r2, [r3, #72]	; 0x48
	return pController;
 800b170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b172:	4618      	mov	r0, r3
 800b174:	3730      	adds	r7, #48	; 0x30
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	3627c5ac 	.word	0x3627c5ac
 800b180:	41a00000 	.word	0x41a00000
 800b184:	0800b091 	.word	0x0800b091

0800b188 <_ZN15PRESSURE_SENSORC1Ei>:
const float pressureSensorType1_vMax =  4.5;
const float pressureSensorType1_pMin =   0;
const float pressureSensorType1_pMax =  300000;


PRESSURE_SENSOR::PRESSURE_SENSOR(int num):
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
voltage(0),
pressure(0)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f04f 0200 	mov.w	r2, #0
 800b198:	605a      	str	r2, [r3, #4]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f04f 0200 	mov.w	r2, #0
 800b1a0:	609a      	str	r2, [r3, #8]
{
	attach(num);
 800b1a2:	6839      	ldr	r1, [r7, #0]
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f815 	bl	800b1d4 <_ZN15PRESSURE_SENSOR6attachEi>
	setSensorRange_GaugePa(pressureSensorType1_vMin,pressureSensorType1_vMax,pressureSensorType1_pMin,pressureSensorType1_pMax);
 800b1aa:	eddf 1a08 	vldr	s3, [pc, #32]	; 800b1cc <_ZN15PRESSURE_SENSORC1Ei+0x44>
 800b1ae:	ed9f 1a08 	vldr	s2, [pc, #32]	; 800b1d0 <_ZN15PRESSURE_SENSORC1Ei+0x48>
 800b1b2:	eef1 0a02 	vmov.f32	s1, #18	; 0x40900000  4.5
 800b1b6:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f000 f818 	bl	800b1f0 <_ZN15PRESSURE_SENSOR22setSensorRange_GaugePaEffff>
}
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	48927c00 	.word	0x48927c00
 800b1d0:	00000000 	.word	0x00000000

0800b1d4 <_ZN15PRESSURE_SENSOR6attachEi>:
	pressure = MAP(voltage,vMin,vMax,pMin,pMax);
	return pressure;
}

void PRESSURE_SENSOR::attach(int num)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b083      	sub	sp, #12
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
	AnalogPort = num;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	683a      	ldr	r2, [r7, #0]
 800b1e2:	601a      	str	r2, [r3, #0]

}
 800b1e4:	bf00      	nop
 800b1e6:	370c      	adds	r7, #12
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <_ZN15PRESSURE_SENSOR22setSensorRange_GaugePaEffff>:

void PRESSURE_SENSOR::setSensorRange_GaugePa(float vmin,float vmax,float pmin,float pmax)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b087      	sub	sp, #28
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6178      	str	r0, [r7, #20]
 800b1f8:	ed87 0a04 	vstr	s0, [r7, #16]
 800b1fc:	edc7 0a03 	vstr	s1, [r7, #12]
 800b200:	ed87 1a02 	vstr	s2, [r7, #8]
 800b204:	edc7 1a01 	vstr	s3, [r7, #4]
	vMin=vmin;
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	693a      	ldr	r2, [r7, #16]
 800b20c:	60da      	str	r2, [r3, #12]
	vMax=vmax;
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	68fa      	ldr	r2, [r7, #12]
 800b212:	611a      	str	r2, [r3, #16]
	pMin=pmin;
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	68ba      	ldr	r2, [r7, #8]
 800b218:	615a      	str	r2, [r3, #20]
	pMax=pmax;
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	687a      	ldr	r2, [r7, #4]
 800b21e:	619a      	str	r2, [r3, #24]
}
 800b220:	bf00      	nop
 800b222:	371c      	adds	r7, #28
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <_ZN15PRESSURE_SOURCEC1Eii>:

#include <PRESSURESOURCE.h>



PRESSURE_SOURCE::PRESSURE_SOURCE(int DigitalPort, int AnalogPort) {
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b084      	sub	sp, #16
 800b230:	af00      	add	r7, sp, #0
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	60b9      	str	r1, [r7, #8]
 800b236:	607a      	str	r2, [r7, #4]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	3304      	adds	r3, #4
 800b23c:	2100      	movs	r1, #0
 800b23e:	4618      	mov	r0, r3
 800b240:	f000 f852 	bl	800b2e8 <_ZN4PUMPC1Ei>
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	330c      	adds	r3, #12
 800b248:	2100      	movs	r1, #0
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7ff ff9c 	bl	800b188 <_ZN15PRESSURE_SENSORC1Ei>
	attach(DigitalPort,AnalogPort);
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	68b9      	ldr	r1, [r7, #8]
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 f817 	bl	800b288 <_ZN15PRESSURE_SOURCE6attachEii>
	sourceType = 0;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	2200      	movs	r2, #0
 800b25e:	601a      	str	r2, [r3, #0]
	direction=0;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2200      	movs	r2, #0
 800b264:	629a      	str	r2, [r3, #40]	; 0x28
	pressure=0;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f04f 0200 	mov.w	r2, #0
 800b26c:	62da      	str	r2, [r3, #44]	; 0x2c
	pressureLower=0;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f04f 0200 	mov.w	r2, #0
 800b274:	631a      	str	r2, [r3, #48]	; 0x30
	pressureUpper=0;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f04f 0200 	mov.w	r2, #0
 800b27c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	4618      	mov	r0, r3
 800b282:	3710      	adds	r7, #16
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}

0800b288 <_ZN15PRESSURE_SOURCE6attachEii>:


void PRESSURE_SOURCE::attach(int DigitalPort, int AnalogPort) {
 800b288:	b580      	push	{r7, lr}
 800b28a:	b084      	sub	sp, #16
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
	attachPump(DigitalPort);
 800b294:	68b9      	ldr	r1, [r7, #8]
 800b296:	68f8      	ldr	r0, [r7, #12]
 800b298:	f000 f808 	bl	800b2ac <_ZN15PRESSURE_SOURCE10attachPumpEi>
	attachSensor(AnalogPort);
 800b29c:	6879      	ldr	r1, [r7, #4]
 800b29e:	68f8      	ldr	r0, [r7, #12]
 800b2a0:	f000 f813 	bl	800b2ca <_ZN15PRESSURE_SOURCE12attachSensorEi>
}
 800b2a4:	bf00      	nop
 800b2a6:	3710      	adds	r7, #16
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <_ZN15PRESSURE_SOURCE10attachPumpEi>:

void PRESSURE_SOURCE::attachPump(int DigitalPort) {
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	6039      	str	r1, [r7, #0]
	pump.attach(DigitalPort);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	3304      	adds	r3, #4
 800b2ba:	6839      	ldr	r1, [r7, #0]
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f000 f824 	bl	800b30a <_ZN4PUMP6attachEi>
}
 800b2c2:	bf00      	nop
 800b2c4:	3708      	adds	r7, #8
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <_ZN15PRESSURE_SOURCE12attachSensorEi>:

void PRESSURE_SOURCE::attachSensor(int AnalogPort) {
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b082      	sub	sp, #8
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
 800b2d2:	6039      	str	r1, [r7, #0]
	pressureSensor.attach(AnalogPort);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	330c      	adds	r3, #12
 800b2d8:	6839      	ldr	r1, [r7, #0]
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7ff ff7a 	bl	800b1d4 <_ZN15PRESSURE_SENSOR6attachEi>
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <_ZN4PUMPC1Ei>:

#include <PneuDriveLL.h>
#include <PUMP.h>


PUMP::PUMP(int num) {
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
	status=0;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	605a      	str	r2, [r3, #4]
	attach(num);
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f805 	bl	800b30a <_ZN4PUMP6attachEi>
}
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <_ZN4PUMP6attachEi>:

void PUMP::attach(int num)
{
 800b30a:	b480      	push	{r7}
 800b30c:	b083      	sub	sp, #12
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
 800b312:	6039      	str	r1, [r7, #0]
	DigitalPort = num;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	683a      	ldr	r2, [r7, #0]
 800b318:	601a      	str	r2, [r3, #0]
}
 800b31a:	bf00      	nop
 800b31c:	370c      	adds	r7, #12
 800b31e:	46bd      	mov	sp, r7
 800b320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b324:	4770      	bx	lr
	...

0800b328 <PWM_CS_LOW>:
static void PWMBoardSPI_setCorrectionEnable(uint8_t flag);
static void PWMBoardSPI_startPWMCK(float fre);


static void PWM_CS_LOW()
{
 800b328:	b480      	push	{r7}
 800b32a:	af00      	add	r7, sp, #0
	ptPWMBoardSPI->CS_Port->BSRR=(uint32_t)ptPWMBoardSPI->CS_Pin<<16U;
 800b32c:	4b07      	ldr	r3, [pc, #28]	; (800b34c <PWM_CS_LOW+0x24>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f8b3 31c0 	ldrh.w	r3, [r3, #448]	; 0x1c0
 800b334:	461a      	mov	r2, r3
 800b336:	4b05      	ldr	r3, [pc, #20]	; (800b34c <PWM_CS_LOW+0x24>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800b33e:	0412      	lsls	r2, r2, #16
 800b340:	619a      	str	r2, [r3, #24]
}
 800b342:	bf00      	nop
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr
 800b34c:	200001ec 	.word	0x200001ec

0800b350 <PWM_CS_HIGH>:

static void PWM_CS_HIGH()
{
 800b350:	b480      	push	{r7}
 800b352:	af00      	add	r7, sp, #0
	ptPWMBoardSPI->CS_Port->BSRR=(uint32_t)ptPWMBoardSPI->CS_Pin;
 800b354:	4b06      	ldr	r3, [pc, #24]	; (800b370 <PWM_CS_HIGH+0x20>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f8b3 21c0 	ldrh.w	r2, [r3, #448]	; 0x1c0
 800b35c:	4b04      	ldr	r3, [pc, #16]	; (800b370 <PWM_CS_HIGH+0x20>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800b364:	619a      	str	r2, [r3, #24]
}
 800b366:	bf00      	nop
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr
 800b370:	200001ec 	.word	0x200001ec

0800b374 <PWMBoardSPI_Callback>:

static void PWMBoardSPI_Callback()
{
 800b374:	b580      	push	{r7, lr}
 800b376:	af00      	add	r7, sp, #0
	//the high pulse duration should be less than 5us to maintain the LDI functionality
	PWM_CS_HIGH();
 800b378:	f7ff ffea 	bl	800b350 <PWM_CS_HIGH>
	delay_us(2);
 800b37c:	2002      	movs	r0, #2
 800b37e:	f000 fbc3 	bl	800bb08 <delay_us>
	PWM_CS_LOW();
 800b382:	f7ff ffd1 	bl	800b328 <PWM_CS_LOW>
}
 800b386:	bf00      	nop
 800b388:	bd80      	pop	{r7, pc}
	...

0800b38c <PWMBoardSPI_sendFrame>:

static void PWMBoardSPI_sendFrame()
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af02      	add	r7, sp, #8
	HAL_SPI_TransmitReceive(ptPWMBoardSPI->PWM_spi,(uint8_t *)(ptPWMBoardSPI->CMDBuffer),(uint8_t *)(ptPWMBoardSPI->StatusBuffer),PWMBoardSPI_FrameLength,2);
 800b392:	4b0a      	ldr	r3, [pc, #40]	; (800b3bc <PWMBoardSPI_sendFrame+0x30>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f8d3 01b8 	ldr.w	r0, [r3, #440]	; 0x1b8
 800b39a:	4b08      	ldr	r3, [pc, #32]	; (800b3bc <PWMBoardSPI_sendFrame+0x30>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4619      	mov	r1, r3
 800b3a0:	4b06      	ldr	r3, [pc, #24]	; (800b3bc <PWMBoardSPI_sendFrame+0x30>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f103 02db 	add.w	r2, r3, #219	; 0xdb
 800b3a8:	2302      	movs	r3, #2
 800b3aa:	9300      	str	r3, [sp, #0]
 800b3ac:	23db      	movs	r3, #219	; 0xdb
 800b3ae:	f7f8 ffaf 	bl	8004310 <HAL_SPI_TransmitReceive>
	PWMBoardSPI_Callback();
 800b3b2:	f7ff ffdf 	bl	800b374 <PWMBoardSPI_Callback>
}
 800b3b6:	bf00      	nop
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}
 800b3bc:	200001ec 	.word	0x200001ec

0800b3c0 <PWMBoardSPI_bufferCMD>:

static void PWMBoardSPI_bufferCMD(uint8_t cmd)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b085      	sub	sp, #20
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<PWMBOARDSPI_NUM;i++)
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	60fb      	str	r3, [r7, #12]
 800b3ce:	e00e      	b.n	800b3ee <PWMBoardSPI_bufferCMD+0x2e>
		ptPWMBoardSPI->CMDBuffer[i][LT8500_FrameLength-1]=cmd;
 800b3d0:	4b0b      	ldr	r3, [pc, #44]	; (800b400 <PWMBoardSPI_bufferCMD+0x40>)
 800b3d2:	6819      	ldr	r1, [r3, #0]
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	00db      	lsls	r3, r3, #3
 800b3da:	4413      	add	r3, r2
 800b3dc:	00db      	lsls	r3, r3, #3
 800b3de:	4413      	add	r3, r2
 800b3e0:	440b      	add	r3, r1
 800b3e2:	3348      	adds	r3, #72	; 0x48
 800b3e4:	79fa      	ldrb	r2, [r7, #7]
 800b3e6:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<PWMBOARDSPI_NUM;i++)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	60fb      	str	r3, [r7, #12]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2b02      	cmp	r3, #2
 800b3f2:	dded      	ble.n	800b3d0 <PWMBoardSPI_bufferCMD+0x10>
}
 800b3f4:	bf00      	nop
 800b3f6:	3714      	adds	r7, #20
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	200001ec 	.word	0x200001ec

0800b404 <PWMBoardSPI_bufferDutyChannel>:

static void PWMBoardSPI_bufferDutyChannel(uint16_t num, float fduty)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b088      	sub	sp, #32
 800b408:	af00      	add	r7, sp, #0
 800b40a:	4603      	mov	r3, r0
 800b40c:	ed87 0a00 	vstr	s0, [r7]
 800b410:	80fb      	strh	r3, [r7, #6]

	uint16_t on;
	on = round(4096 * fduty);
 800b412:	edd7 7a00 	vldr	s15, [r7]
 800b416:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800b540 <PWMBoardSPI_bufferDutyChannel+0x13c>
 800b41a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b41e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b422:	eeb0 0b47 	vmov.f64	d0, d7
 800b426:	f002 fd47 	bl	800deb8 <round>
 800b42a:	eeb0 7b40 	vmov.f64	d7, d0
 800b42e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800b432:	ee17 3a90 	vmov	r3, s15
 800b436:	83fb      	strh	r3, [r7, #30]
	on=CONSTRAIN(on,0,4095);
 800b438:	8bfb      	ldrh	r3, [r7, #30]
 800b43a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800b43e:	4293      	cmp	r3, r2
 800b440:	bf28      	it	cs
 800b442:	4613      	movcs	r3, r2
 800b444:	83fb      	strh	r3, [r7, #30]
	num=CONSTRAIN(num,0,PWMBOARDSPI_CHANNELNUM-1);
 800b446:	88fb      	ldrh	r3, [r7, #6]
 800b448:	2b8f      	cmp	r3, #143	; 0x8f
 800b44a:	bf28      	it	cs
 800b44c:	238f      	movcs	r3, #143	; 0x8f
 800b44e:	80fb      	strh	r3, [r7, #6]
	uint16_t boards=num/LT8500_CHANNELNUM;
 800b450:	88fb      	ldrh	r3, [r7, #6]
 800b452:	4a3c      	ldr	r2, [pc, #240]	; (800b544 <PWMBoardSPI_bufferDutyChannel+0x140>)
 800b454:	fba2 2303 	umull	r2, r3, r2, r3
 800b458:	095b      	lsrs	r3, r3, #5
 800b45a:	83bb      	strh	r3, [r7, #28]
	uint16_t boardNum=num%LT8500_CHANNELNUM;
 800b45c:	88fa      	ldrh	r2, [r7, #6]
 800b45e:	4b39      	ldr	r3, [pc, #228]	; (800b544 <PWMBoardSPI_bufferDutyChannel+0x140>)
 800b460:	fba3 1302 	umull	r1, r3, r3, r2
 800b464:	0959      	lsrs	r1, r3, #5
 800b466:	460b      	mov	r3, r1
 800b468:	005b      	lsls	r3, r3, #1
 800b46a:	440b      	add	r3, r1
 800b46c:	011b      	lsls	r3, r3, #4
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	837b      	strh	r3, [r7, #26]
	uint16_t quo=(boardNum/2);
 800b472:	8b7b      	ldrh	r3, [r7, #26]
 800b474:	085b      	lsrs	r3, r3, #1
 800b476:	833b      	strh	r3, [r7, #24]
	uint16_t rem=(boardNum%2);
 800b478:	8b7b      	ldrh	r3, [r7, #26]
 800b47a:	f003 0301 	and.w	r3, r3, #1
 800b47e:	82fb      	strh	r3, [r7, #22]
	uint16_t startingBytesNum=quo*3;
 800b480:	8b3b      	ldrh	r3, [r7, #24]
 800b482:	461a      	mov	r2, r3
 800b484:	0052      	lsls	r2, r2, #1
 800b486:	4413      	add	r3, r2
 800b488:	82bb      	strh	r3, [r7, #20]
	uint8_t *pt=&(ptPWMBoardSPI->CMDBuffer[boards][startingBytesNum]);
 800b48a:	4b2f      	ldr	r3, [pc, #188]	; (800b548 <PWMBoardSPI_bufferDutyChannel+0x144>)
 800b48c:	6819      	ldr	r1, [r3, #0]
 800b48e:	8bba      	ldrh	r2, [r7, #28]
 800b490:	8ab8      	ldrh	r0, [r7, #20]
 800b492:	4613      	mov	r3, r2
 800b494:	00db      	lsls	r3, r3, #3
 800b496:	4413      	add	r3, r2
 800b498:	00db      	lsls	r3, r3, #3
 800b49a:	4413      	add	r3, r2
 800b49c:	4403      	add	r3, r0
 800b49e:	440b      	add	r3, r1
 800b4a0:	613b      	str	r3, [r7, #16]

	if(rem==0){
 800b4a2:	8afb      	ldrh	r3, [r7, #22]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d11c      	bne.n	800b4e2 <PWMBoardSPI_bufferDutyChannel+0xde>
			*pt++=(uint8_t)(on>>4);
 800b4a8:	8bfb      	ldrh	r3, [r7, #30]
 800b4aa:	091b      	lsrs	r3, r3, #4
 800b4ac:	b299      	uxth	r1, r3
 800b4ae:	693b      	ldr	r3, [r7, #16]
 800b4b0:	1c5a      	adds	r2, r3, #1
 800b4b2:	613a      	str	r2, [r7, #16]
 800b4b4:	b2ca      	uxtb	r2, r1
 800b4b6:	701a      	strb	r2, [r3, #0]
			uint8_t ori=*pt;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	73bb      	strb	r3, [r7, #14]
			ori&=0x0F;
 800b4be:	7bbb      	ldrb	r3, [r7, #14]
 800b4c0:	f003 030f 	and.w	r3, r3, #15
 800b4c4:	73bb      	strb	r3, [r7, #14]
			ori|= ((uint8_t)(on<<4) & 0xF0);
 800b4c6:	8bfb      	ldrh	r3, [r7, #30]
 800b4c8:	b2db      	uxtb	r3, r3
 800b4ca:	011b      	lsls	r3, r3, #4
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	b25a      	sxtb	r2, r3
 800b4d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	b25b      	sxtb	r3, r3
 800b4d8:	73bb      	strb	r3, [r7, #14]
			*pt=ori;
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	7bba      	ldrb	r2, [r7, #14]
 800b4de:	701a      	strb	r2, [r3, #0]
 800b4e0:	e01e      	b.n	800b520 <PWMBoardSPI_bufferDutyChannel+0x11c>
	}
	else
	{
		pt++;
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	613b      	str	r3, [r7, #16]
		uint8_t ori=*pt;
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	73fb      	strb	r3, [r7, #15]
		ori&=0xF0;
 800b4ee:	7bfb      	ldrb	r3, [r7, #15]
 800b4f0:	f023 030f 	bic.w	r3, r3, #15
 800b4f4:	73fb      	strb	r3, [r7, #15]
		ori|= ((uint8_t)(on>>8) & 0x0F);
 800b4f6:	8bfb      	ldrh	r3, [r7, #30]
 800b4f8:	0a1b      	lsrs	r3, r3, #8
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	b25b      	sxtb	r3, r3
 800b4fe:	f003 030f 	and.w	r3, r3, #15
 800b502:	b25a      	sxtb	r2, r3
 800b504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b508:	4313      	orrs	r3, r2
 800b50a:	b25b      	sxtb	r3, r3
 800b50c:	73fb      	strb	r3, [r7, #15]
		*pt++=ori;
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	1c5a      	adds	r2, r3, #1
 800b512:	613a      	str	r2, [r7, #16]
 800b514:	7bfa      	ldrb	r2, [r7, #15]
 800b516:	701a      	strb	r2, [r3, #0]
		*pt=(uint8_t)(on);
 800b518:	8bfb      	ldrh	r3, [r7, #30]
 800b51a:	b2da      	uxtb	r2, r3
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	701a      	strb	r2, [r3, #0]
	}
	ptPWMBoardSPI->dirtyDuty=1;
 800b520:	4b09      	ldr	r3, [pc, #36]	; (800b548 <PWMBoardSPI_bufferDutyChannel+0x144>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2201      	movs	r2, #1
 800b526:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
	PWMBoardSPI_bufferCMD(ptPWMBoardSPI->syncMode);
 800b52a:	4b07      	ldr	r3, [pc, #28]	; (800b548 <PWMBoardSPI_bufferDutyChannel+0x144>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f893 31c2 	ldrb.w	r3, [r3, #450]	; 0x1c2
 800b532:	4618      	mov	r0, r3
 800b534:	f7ff ff44 	bl	800b3c0 <PWMBoardSPI_bufferCMD>
}
 800b538:	bf00      	nop
 800b53a:	3720      	adds	r7, #32
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}
 800b540:	45800000 	.word	0x45800000
 800b544:	aaaaaaab 	.word	0xaaaaaaab
 800b548:	200001ec 	.word	0x200001ec

0800b54c <PWMBoardSPI_bufferCorrection>:

static void PWMBoardSPI_bufferCorrection(uint16_t num,uint8_t value)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	4603      	mov	r3, r0
 800b554:	460a      	mov	r2, r1
 800b556:	80fb      	strh	r3, [r7, #6]
 800b558:	4613      	mov	r3, r2
 800b55a:	717b      	strb	r3, [r7, #5]

	num=CONSTRAIN(num,0,PWMBOARDSPI_CHANNELNUM-1);
 800b55c:	88fb      	ldrh	r3, [r7, #6]
 800b55e:	2b8f      	cmp	r3, #143	; 0x8f
 800b560:	bf28      	it	cs
 800b562:	238f      	movcs	r3, #143	; 0x8f
 800b564:	80fb      	strh	r3, [r7, #6]
	uint16_t boards=num/LT8500_CHANNELNUM;
 800b566:	88fb      	ldrh	r3, [r7, #6]
 800b568:	4a25      	ldr	r2, [pc, #148]	; (800b600 <PWMBoardSPI_bufferCorrection+0xb4>)
 800b56a:	fba2 2303 	umull	r2, r3, r2, r3
 800b56e:	095b      	lsrs	r3, r3, #5
 800b570:	82fb      	strh	r3, [r7, #22]
	uint16_t boardNum=num%LT8500_CHANNELNUM;
 800b572:	88fa      	ldrh	r2, [r7, #6]
 800b574:	4b22      	ldr	r3, [pc, #136]	; (800b600 <PWMBoardSPI_bufferCorrection+0xb4>)
 800b576:	fba3 1302 	umull	r1, r3, r3, r2
 800b57a:	0959      	lsrs	r1, r3, #5
 800b57c:	460b      	mov	r3, r1
 800b57e:	005b      	lsls	r3, r3, #1
 800b580:	440b      	add	r3, r1
 800b582:	011b      	lsls	r3, r3, #4
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	82bb      	strh	r3, [r7, #20]
	uint16_t quo=(boardNum/2);
 800b588:	8abb      	ldrh	r3, [r7, #20]
 800b58a:	085b      	lsrs	r3, r3, #1
 800b58c:	827b      	strh	r3, [r7, #18]
	uint16_t rem=(boardNum%2);
 800b58e:	8abb      	ldrh	r3, [r7, #20]
 800b590:	f003 0301 	and.w	r3, r3, #1
 800b594:	823b      	strh	r3, [r7, #16]
	uint16_t startingBytesNum=quo*3;
 800b596:	8a7b      	ldrh	r3, [r7, #18]
 800b598:	461a      	mov	r2, r3
 800b59a:	0052      	lsls	r2, r2, #1
 800b59c:	4413      	add	r3, r2
 800b59e:	81fb      	strh	r3, [r7, #14]
	uint8_t *pt=&(ptPWMBoardSPI->CMDBuffer[boards][startingBytesNum]);
 800b5a0:	4b18      	ldr	r3, [pc, #96]	; (800b604 <PWMBoardSPI_bufferCorrection+0xb8>)
 800b5a2:	6819      	ldr	r1, [r3, #0]
 800b5a4:	8afa      	ldrh	r2, [r7, #22]
 800b5a6:	89f8      	ldrh	r0, [r7, #14]
 800b5a8:	4613      	mov	r3, r2
 800b5aa:	00db      	lsls	r3, r3, #3
 800b5ac:	4413      	add	r3, r2
 800b5ae:	00db      	lsls	r3, r3, #3
 800b5b0:	4413      	add	r3, r2
 800b5b2:	4403      	add	r3, r0
 800b5b4:	440b      	add	r3, r1
 800b5b6:	60bb      	str	r3, [r7, #8]
	if(rem==0){
 800b5b8:	8a3b      	ldrh	r3, [r7, #16]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d105      	bne.n	800b5ca <PWMBoardSPI_bufferCorrection+0x7e>
		*pt=(uint8_t)(value<<2);
 800b5be:	797b      	ldrb	r3, [r7, #5]
 800b5c0:	009b      	lsls	r3, r3, #2
 800b5c2:	b2da      	uxtb	r2, r3
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	701a      	strb	r2, [r3, #0]
 800b5c8:	e00e      	b.n	800b5e8 <PWMBoardSPI_bufferCorrection+0x9c>
	}
	else
	{
		pt++;
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	3301      	adds	r3, #1
 800b5ce:	60bb      	str	r3, [r7, #8]
		*pt++=(uint8_t)(value>>2);
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	1c5a      	adds	r2, r3, #1
 800b5d4:	60ba      	str	r2, [r7, #8]
 800b5d6:	797a      	ldrb	r2, [r7, #5]
 800b5d8:	0892      	lsrs	r2, r2, #2
 800b5da:	b2d2      	uxtb	r2, r2
 800b5dc:	701a      	strb	r2, [r3, #0]
		*pt=(uint8_t)(value<<6);
 800b5de:	797b      	ldrb	r3, [r7, #5]
 800b5e0:	019b      	lsls	r3, r3, #6
 800b5e2:	b2da      	uxtb	r2, r3
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	701a      	strb	r2, [r3, #0]
	}
	ptPWMBoardSPI->dirtyCOR=1;
 800b5e8:	4b06      	ldr	r3, [pc, #24]	; (800b604 <PWMBoardSPI_bufferCorrection+0xb8>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
	PWMBoardSPI_bufferCMD(LT8500_CMD_Correction);
 800b5f2:	2020      	movs	r0, #32
 800b5f4:	f7ff fee4 	bl	800b3c0 <PWMBoardSPI_bufferCMD>
}
 800b5f8:	bf00      	nop
 800b5fa:	3718      	adds	r7, #24
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	aaaaaaab 	.word	0xaaaaaaab
 800b604:	200001ec 	.word	0x200001ec

0800b608 <PWMBoardSPI_setOutputEnable>:



static void PWMBoardSPI_setOutputEnable(uint8_t flag)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	4603      	mov	r3, r0
 800b610:	71fb      	strb	r3, [r7, #7]
	PWMBoardSPI_bufferCMD((flag?LT8500_CMD_OutputEnable:LT8500_CMD_OutputDisable));
 800b612:	79fb      	ldrb	r3, [r7, #7]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d001      	beq.n	800b61c <PWMBoardSPI_setOutputEnable+0x14>
 800b618:	2330      	movs	r3, #48	; 0x30
 800b61a:	e000      	b.n	800b61e <PWMBoardSPI_setOutputEnable+0x16>
 800b61c:	2340      	movs	r3, #64	; 0x40
 800b61e:	4618      	mov	r0, r3
 800b620:	f7ff fece 	bl	800b3c0 <PWMBoardSPI_bufferCMD>
	PWMBoardSPI_sendFrame();
 800b624:	f7ff feb2 	bl	800b38c <PWMBoardSPI_sendFrame>
	HAL_Delay(500);//THis delay is important, otherwise the enabling funciton may not take effective. I don't know why...
 800b628:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b62c:	f7f5 fcf0 	bl	8001010 <HAL_Delay>
}
 800b630:	bf00      	nop
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <PWMBoardSPI_setCorrectionEnable>:

static void PWMBoardSPI_setCorrectionEnable(uint8_t flag)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	4603      	mov	r3, r0
 800b640:	71fb      	strb	r3, [r7, #7]
	if((ptPWMBoardSPI->StatusBuffer[0][LT8500_FrameLength-1]&0x01)!=(1-flag))
 800b642:	4b0a      	ldr	r3, [pc, #40]	; (800b66c <PWMBoardSPI_setCorrectionEnable+0x34>)
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f893 3123 	ldrb.w	r3, [r3, #291]	; 0x123
 800b64a:	f003 0201 	and.w	r2, r3, #1
 800b64e:	79fb      	ldrb	r3, [r7, #7]
 800b650:	f1c3 0301 	rsb	r3, r3, #1
 800b654:	429a      	cmp	r2, r3
 800b656:	d004      	beq.n	800b662 <PWMBoardSPI_setCorrectionEnable+0x2a>
		{
		PWMBoardSPI_bufferCMD(LT8500_CMD_CorrentionToggle);
 800b658:	2070      	movs	r0, #112	; 0x70
 800b65a:	f7ff feb1 	bl	800b3c0 <PWMBoardSPI_bufferCMD>
		PWMBoardSPI_sendFrame();
 800b65e:	f7ff fe95 	bl	800b38c <PWMBoardSPI_sendFrame>
		}
}
 800b662:	bf00      	nop
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	200001ec 	.word	0x200001ec

0800b670 <PWMBoardSPI_startPWMCK>:

static void PWMBoardSPI_startPWMCK(float fre)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b082      	sub	sp, #8
 800b674:	af00      	add	r7, sp, #0
 800b676:	ed87 0a01 	vstr	s0, [r7, #4]
	PWMBuiltIn_writeDuty(ptPWMBoardSPI->Frequency_PWMPortNum,0.5);
 800b67a:	4b0c      	ldr	r3, [pc, #48]	; (800b6ac <PWMBoardSPI_startPWMCK+0x3c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f8b3 31c6 	ldrh.w	r3, [r3, #454]	; 0x1c6
 800b682:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b686:	4618      	mov	r0, r3
 800b688:	f000 fb84 	bl	800bd94 <PWMBuiltIn_writeDuty>
	PWMBoardSPI_writeFrequency(fre);
 800b68c:	ed97 0a01 	vldr	s0, [r7, #4]
 800b690:	f000 f80e 	bl	800b6b0 <PWMBoardSPI_writeFrequency>
	PWMBuiltInStartChannel(ptPWMBoardSPI->Frequency_PWMPortNum);
 800b694:	4b05      	ldr	r3, [pc, #20]	; (800b6ac <PWMBoardSPI_startPWMCK+0x3c>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f8b3 31c6 	ldrh.w	r3, [r3, #454]	; 0x1c6
 800b69c:	4618      	mov	r0, r3
 800b69e:	f000 fdf5 	bl	800c28c <PWMBuiltInStartChannel>
}
 800b6a2:	bf00      	nop
 800b6a4:	3708      	adds	r7, #8
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
 800b6aa:	bf00      	nop
 800b6ac:	200001ec 	.word	0x200001ec

0800b6b0 <PWMBoardSPI_writeFrequency>:


void PWMBoardSPI_writeFrequency(float fre)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	ed87 0a01 	vstr	s0, [r7, #4]
	fre = CONSTRAIN(fre,EXTERNAL_PWMBOARDSPI_FREMIN,EXTERNAL_PWMBOARDSPI_FREMAX);
 800b6ba:	edd7 7a01 	vldr	s15, [r7, #4]
 800b6be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b6c2:	ed9f 6b39 	vldr	d6, [pc, #228]	; 800b7a8 <PWMBoardSPI_writeFrequency+0xf8>
 800b6c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ce:	d501      	bpl.n	800b6d4 <PWMBoardSPI_writeFrequency+0x24>
 800b6d0:	4b3b      	ldr	r3, [pc, #236]	; (800b7c0 <PWMBoardSPI_writeFrequency+0x110>)
 800b6d2:	e00b      	b.n	800b6ec <PWMBoardSPI_writeFrequency+0x3c>
 800b6d4:	edd7 7a01 	vldr	s15, [r7, #4]
 800b6d8:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800b7c4 <PWMBoardSPI_writeFrequency+0x114>
 800b6dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b6e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6e4:	dd01      	ble.n	800b6ea <PWMBoardSPI_writeFrequency+0x3a>
 800b6e6:	4b38      	ldr	r3, [pc, #224]	; (800b7c8 <PWMBoardSPI_writeFrequency+0x118>)
 800b6e8:	e000      	b.n	800b6ec <PWMBoardSPI_writeFrequency+0x3c>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	607b      	str	r3, [r7, #4]
	float newClkFrequency=fre*4096;
 800b6ee:	edd7 7a01 	vldr	s15, [r7, #4]
 800b6f2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b7cc <PWMBoardSPI_writeFrequency+0x11c>
 800b6f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b6fa:	edc7 7a03 	vstr	s15, [r7, #12]
	if(fabs(newClkFrequency-ptPWMBoardSPI->clkFrequency)>1e-6)
 800b6fe:	4b34      	ldr	r3, [pc, #208]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	edd3 7a73 	vldr	s15, [r3, #460]	; 0x1cc
 800b706:	ed97 7a03 	vldr	s14, [r7, #12]
 800b70a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b70e:	eef0 7ae7 	vabs.f32	s15, s15
 800b712:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b716:	ed9f 6b26 	vldr	d6, [pc, #152]	; 800b7b0 <PWMBoardSPI_writeFrequency+0x100>
 800b71a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b722:	dc00      	bgt.n	800b726 <PWMBoardSPI_writeFrequency+0x76>
		ptPWMBoardSPI->frequency=fre;
		ptPWMBoardSPI->clkFrequency= newClkFrequency;
		ptPWMBoardSPI->clkFrequency = CONSTRAIN(ptPWMBoardSPI->clkFrequency, BUILTIN_PWM_FREMIN, BUILTIN_PWM_FREMAX);
		PWMBuiltIn_writeFrequency(ptPWMBoardSPI->Frequency_PWMPortNum,ptPWMBoardSPI->clkFrequency);
	}
}
 800b724:	e03a      	b.n	800b79c <PWMBoardSPI_writeFrequency+0xec>
		ptPWMBoardSPI->frequency=fre;
 800b726:	4b2a      	ldr	r3, [pc, #168]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
		ptPWMBoardSPI->clkFrequency= newClkFrequency;
 800b730:	4b27      	ldr	r3, [pc, #156]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68fa      	ldr	r2, [r7, #12]
 800b736:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
		ptPWMBoardSPI->clkFrequency = CONSTRAIN(ptPWMBoardSPI->clkFrequency, BUILTIN_PWM_FREMIN, BUILTIN_PWM_FREMAX);
 800b73a:	4b25      	ldr	r3, [pc, #148]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	edd3 7a73 	vldr	s15, [r3, #460]	; 0x1cc
 800b742:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b746:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 800b7b8 <PWMBoardSPI_writeFrequency+0x108>
 800b74a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b752:	d501      	bpl.n	800b758 <PWMBoardSPI_writeFrequency+0xa8>
 800b754:	4b1f      	ldr	r3, [pc, #124]	; (800b7d4 <PWMBoardSPI_writeFrequency+0x124>)
 800b756:	e010      	b.n	800b77a <PWMBoardSPI_writeFrequency+0xca>
 800b758:	4b1d      	ldr	r3, [pc, #116]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	edd3 7a73 	vldr	s15, [r3, #460]	; 0x1cc
 800b760:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800b7d8 <PWMBoardSPI_writeFrequency+0x128>
 800b764:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b76c:	dd01      	ble.n	800b772 <PWMBoardSPI_writeFrequency+0xc2>
 800b76e:	4b1b      	ldr	r3, [pc, #108]	; (800b7dc <PWMBoardSPI_writeFrequency+0x12c>)
 800b770:	e003      	b.n	800b77a <PWMBoardSPI_writeFrequency+0xca>
 800b772:	4b17      	ldr	r3, [pc, #92]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800b77a:	4a15      	ldr	r2, [pc, #84]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b77c:	6812      	ldr	r2, [r2, #0]
 800b77e:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc
		PWMBuiltIn_writeFrequency(ptPWMBoardSPI->Frequency_PWMPortNum,ptPWMBoardSPI->clkFrequency);
 800b782:	4b13      	ldr	r3, [pc, #76]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f8b3 21c6 	ldrh.w	r2, [r3, #454]	; 0x1c6
 800b78a:	4b11      	ldr	r3, [pc, #68]	; (800b7d0 <PWMBoardSPI_writeFrequency+0x120>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	edd3 7a73 	vldr	s15, [r3, #460]	; 0x1cc
 800b792:	eeb0 0a67 	vmov.f32	s0, s15
 800b796:	4610      	mov	r0, r2
 800b798:	f000 fb9a 	bl	800bed0 <PWMBuiltIn_writeFrequency>
}
 800b79c:	bf00      	nop
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	f3af 8000 	nop.w
 800b7a8:	88e368f1 	.word	0x88e368f1
 800b7ac:	3ee4f8b5 	.word	0x3ee4f8b5
 800b7b0:	a0b5ed8d 	.word	0xa0b5ed8d
 800b7b4:	3eb0c6f7 	.word	0x3eb0c6f7
 800b7b8:	eb851eb8 	.word	0xeb851eb8
 800b7bc:	3f9eb851 	.word	0x3f9eb851
 800b7c0:	3727c5ac 	.word	0x3727c5ac
 800b7c4:	459c4000 	.word	0x459c4000
 800b7c8:	459c4000 	.word	0x459c4000
 800b7cc:	45800000 	.word	0x45800000
 800b7d0:	200001ec 	.word	0x200001ec
 800b7d4:	3cf5c28f 	.word	0x3cf5c28f
 800b7d8:	4bcdfe60 	.word	0x4bcdfe60
 800b7dc:	4bcdfe60 	.word	0x4bcdfe60

0800b7e0 <PWMBoardSPI_writeDuty>:
void PWMBoardSPI_writeDuty(uint16_t num, float fduty)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	ed87 0a00 	vstr	s0, [r7]
 800b7ec:	80fb      	strh	r3, [r7, #6]
	PWMBoardSPI_bufferDutyChannel(num,fduty);
 800b7ee:	88fb      	ldrh	r3, [r7, #6]
 800b7f0:	ed97 0a00 	vldr	s0, [r7]
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f7ff fe05 	bl	800b404 <PWMBoardSPI_bufferDutyChannel>
}
 800b7fa:	bf00      	nop
 800b7fc:	3708      	adds	r7, #8
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}

0800b802 <PWMBoardSPI_writeCorrectionAll>:
void PWMBoardSPI_writeCorrectionAll(uint8_t value)
{
 800b802:	b580      	push	{r7, lr}
 800b804:	b084      	sub	sp, #16
 800b806:	af00      	add	r7, sp, #0
 800b808:	4603      	mov	r3, r0
 800b80a:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<PWMBOARDSPI_CHANNELNUM;i++)
 800b80c:	2300      	movs	r3, #0
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	e009      	b.n	800b826 <PWMBoardSPI_writeCorrectionAll+0x24>
		{
			PWMBoardSPI_bufferCorrection(i,value);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	b29b      	uxth	r3, r3
 800b816:	79fa      	ldrb	r2, [r7, #7]
 800b818:	4611      	mov	r1, r2
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7ff fe96 	bl	800b54c <PWMBoardSPI_bufferCorrection>
	for(int i=0;i<PWMBOARDSPI_CHANNELNUM;i++)
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	3301      	adds	r3, #1
 800b824:	60fb      	str	r3, [r7, #12]
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2b8f      	cmp	r3, #143	; 0x8f
 800b82a:	ddf2      	ble.n	800b812 <PWMBoardSPI_writeCorrectionAll+0x10>
		}
	PWMBoardSPI_sendFrame();
 800b82c:	f7ff fdae 	bl	800b38c <PWMBoardSPI_sendFrame>
}
 800b830:	bf00      	nop
 800b832:	3710      	adds	r7, #16
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <PWMBoardSPI_flushDutyAll>:

void PWMBoardSPI_flushDutyAll()
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b082      	sub	sp, #8
 800b83c:	af00      	add	r7, sp, #0
	uint32_t c1=micros();
 800b83e:	f000 f94d 	bl	800badc <micros>
 800b842:	6078      	str	r0, [r7, #4]
	if(ptPWMBoardSPI->dirtyDuty==1)
 800b844:	4b0c      	ldr	r3, [pc, #48]	; (800b878 <PWMBoardSPI_flushDutyAll+0x40>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f893 31c3 	ldrb.w	r3, [r3, #451]	; 0x1c3
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	d106      	bne.n	800b85e <PWMBoardSPI_flushDutyAll+0x26>
	{
		ptPWMBoardSPI->dirtyDuty=0;
 800b850:	4b09      	ldr	r3, [pc, #36]	; (800b878 <PWMBoardSPI_flushDutyAll+0x40>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2200      	movs	r2, #0
 800b856:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
		PWMBoardSPI_sendFrame();
 800b85a:	f7ff fd97 	bl	800b38c <PWMBoardSPI_sendFrame>
	}
	ptPWMBoardSPI->lastUpdateTime=micros()-c1;
 800b85e:	f000 f93d 	bl	800badc <micros>
 800b862:	4601      	mov	r1, r0
 800b864:	4b04      	ldr	r3, [pc, #16]	; (800b878 <PWMBoardSPI_flushDutyAll+0x40>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	1a8a      	subs	r2, r1, r2
 800b86c:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
}
 800b870:	bf00      	nop
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	200001ec 	.word	0x200001ec

0800b87c <PWMBoardSPI_init>:

void PWMBoardSPI_init()
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b082      	sub	sp, #8
 800b880:	af00      	add	r7, sp, #0
	memset(ptPWMBoardSPI,0,sizeof(PWM_BOARDSPI));
 800b882:	4b36      	ldr	r3, [pc, #216]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800b88a:	2100      	movs	r1, #0
 800b88c:	4618      	mov	r0, r3
 800b88e:	f002 fbfc 	bl	800e08a <memset>

	ptPWMBoardSPI->PWM_spi=&hspi_PWM;
 800b892:	4b32      	ldr	r3, [pc, #200]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4a32      	ldr	r2, [pc, #200]	; (800b960 <PWMBoardSPI_init+0xe4>)
 800b898:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ptPWMBoardSPI->CS_Port=DO_15_GPIO_Port;
 800b89c:	4b2f      	ldr	r3, [pc, #188]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4a30      	ldr	r2, [pc, #192]	; (800b964 <PWMBoardSPI_init+0xe8>)
 800b8a2:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	ptPWMBoardSPI->CS_Pin=DO_15_Pin;
 800b8a6:	4b2d      	ldr	r3, [pc, #180]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b8ae:	f8a3 21c0 	strh.w	r2, [r3, #448]	; 0x1c0

	ptPWMBoardSPI->Frequency_PWMPortNum=BUILTIN_PWM_NUM-1;
 800b8b2:	4b2a      	ldr	r3, [pc, #168]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	2213      	movs	r2, #19
 800b8b8:	f8a3 21c6 	strh.w	r2, [r3, #454]	; 0x1c6
	ptPWMBoardSPI->syncMode=LT8500_CMD_AsyUpdate;
 800b8bc:	4b27      	ldr	r3, [pc, #156]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	2210      	movs	r2, #16
 800b8c2:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
	ptPWMBoardSPI->dirtyCOR=0;
 800b8c6:	4b25      	ldr	r3, [pc, #148]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
	ptPWMBoardSPI->dirtyDuty=0;
 800b8d0:	4b22      	ldr	r3, [pc, #136]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
	ptPWMBoardSPI->lastUpdateTime=0;
 800b8da:	4b20      	ldr	r3, [pc, #128]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	ptPWMBoardSPI->PWMTime=0;
 800b8e4:	4b1d      	ldr	r3, [pc, #116]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	ptPWMBoardSPI->PWMTimeEnd=0;
 800b8ee:	4b1b      	ldr	r3, [pc, #108]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	ptPWMBoardSPI->PWMTimeStart=0;
 800b8f8:	4b18      	ldr	r3, [pc, #96]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

	PWMBuiltInStopChannel(ptPWMBoardSPI->Frequency_PWMPortNum);
 800b902:	4b16      	ldr	r3, [pc, #88]	; (800b95c <PWMBoardSPI_init+0xe0>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f8b3 31c6 	ldrh.w	r3, [r3, #454]	; 0x1c6
 800b90a:	4618      	mov	r0, r3
 800b90c:	f000 fcd6 	bl	800c2bc <PWMBuiltInStopChannel>

	//initialization
	//1. Apply power and drive LDIBLANK low. SDO will go low when the on-chip power-on-reset (POR) de-asserts.
	PWM_CS_LOW();
 800b910:	f7ff fd0a 	bl	800b328 <PWM_CS_LOW>

	//2.Send a correction register frame (CMD = 0x20) on the serial interface. This sets the correction factor on each channel.
	PWMBoardSPI_writeCorrectionAll(63);
 800b914:	203f      	movs	r0, #63	; 0x3f
 800b916:	f7ff ff74 	bl	800b802 <PWMBoardSPI_writeCorrectionAll>

	//3. Send an update frame (CMD = 0x00 or CMD = 0x10) on the serial interface. This sets the pulse width of each channel.
	for(int i=0;i<PWMBOARDSPI_CHANNELNUM;i++)
 800b91a:	2300      	movs	r3, #0
 800b91c:	607b      	str	r3, [r7, #4]
 800b91e:	e009      	b.n	800b934 <PWMBoardSPI_init+0xb8>
	{
		PWMBoardSPI_bufferDutyChannel(i,0);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	b29b      	uxth	r3, r3
 800b924:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b968 <PWMBoardSPI_init+0xec>
 800b928:	4618      	mov	r0, r3
 800b92a:	f7ff fd6b 	bl	800b404 <PWMBoardSPI_bufferDutyChannel>
	for(int i=0;i<PWMBOARDSPI_CHANNELNUM;i++)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	3301      	adds	r3, #1
 800b932:	607b      	str	r3, [r7, #4]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2b8f      	cmp	r3, #143	; 0x8f
 800b938:	ddf2      	ble.n	800b920 <PWMBoardSPI_init+0xa4>
	}
	PWMBoardSPI_sendFrame();
 800b93a:	f7ff fd27 	bl	800b38c <PWMBoardSPI_sendFrame>

	//4. start PWM clock (PWMCK)
	PWMBoardSPI_startPWMCK(40);
 800b93e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800b96c <PWMBoardSPI_init+0xf0>
 800b942:	f7ff fe95 	bl	800b670 <PWMBoardSPI_startPWMCK>

	PWMBoardSPI_setCorrectionEnable(0);
 800b946:	2000      	movs	r0, #0
 800b948:	f7ff fe76 	bl	800b638 <PWMBoardSPI_setCorrectionEnable>

	//5. Send an output enable frame (CMD = 0x30) on the serial interface. This enables the modulated pulses on the PWM[48:1] outputs
	PWMBoardSPI_setOutputEnable(1);
 800b94c:	2001      	movs	r0, #1
 800b94e:	f7ff fe5b 	bl	800b608 <PWMBoardSPI_setOutputEnable>

}
 800b952:	bf00      	nop
 800b954:	3708      	adds	r7, #8
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	200001ec 	.word	0x200001ec
 800b960:	20009b2c 	.word	0x20009b2c
 800b964:	40021000 	.word	0x40021000
 800b968:	00000000 	.word	0x00000000
 800b96c:	42200000 	.word	0x42200000

0800b970 <_ZN9PNEUDRIVEC1Ei>:
 */

#include <PneuDrive.h>
#include "stdlib.h"

PNEUDRIVE::PNEUDRIVE(int chambernum)
 800b970:	b590      	push	{r4, r7, lr}
 800b972:	b085      	sub	sp, #20
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
 800b978:	6039      	str	r1, [r7, #0]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	330c      	adds	r3, #12
 800b97e:	2200      	movs	r2, #0
 800b980:	2100      	movs	r1, #0
 800b982:	4618      	mov	r0, r3
 800b984:	f7ff fc52 	bl	800b22c <_ZN15PRESSURE_SOURCEC1Eii>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	3344      	adds	r3, #68	; 0x44
 800b98c:	2200      	movs	r2, #0
 800b98e:	2100      	movs	r1, #0
 800b990:	4618      	mov	r0, r3
 800b992:	f7ff fc4b 	bl	800b22c <_ZN15PRESSURE_SOURCEC1Eii>
{
	NumChambers=chambernum;
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	b29a      	uxth	r2, r3
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	809a      	strh	r2, [r3, #4]
	chambers =(CHAMBER **)calloc(chambernum,sizeof(CHAMBER *));
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	2104      	movs	r1, #4
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f002 fb2c 	bl	800e000 <calloc>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	609a      	str	r2, [r3, #8]
	pressureCommands = (float *)calloc(chambernum,sizeof(float));
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2104      	movs	r1, #4
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f002 fb23 	bl	800e000 <calloc>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	461a      	mov	r2, r3
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	601a      	str	r2, [r3, #0]
	for(int i=0;i<NumChambers;i++)
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	60fb      	str	r3, [r7, #12]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	889b      	ldrh	r3, [r3, #4]
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	da18      	bge.n	800ba04 <_ZN9PNEUDRIVEC1Ei+0x94>
	{
		chambers[i]=new CHAMBER(2*i,2*i+1,i);
 800b9d2:	f241 00d4 	movw	r0, #4308	; 0x10d4
 800b9d6:	f002 fa55 	bl	800de84 <_Znwj>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	461c      	mov	r4, r3
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	0059      	lsls	r1, r3, #1
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	005b      	lsls	r3, r3, #1
 800b9e6:	1c5a      	adds	r2, r3, #1
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	f7ff f824 	bl	800aa38 <_ZN7CHAMBERC1Eiii>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	689a      	ldr	r2, [r3, #8]
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	4413      	add	r3, r2
 800b9fa:	601c      	str	r4, [r3, #0]
	for(int i=0;i<NumChambers;i++)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	3301      	adds	r3, #1
 800ba00:	60fb      	str	r3, [r7, #12]
 800ba02:	e7e0      	b.n	800b9c6 <_ZN9PNEUDRIVEC1Ei+0x56>
	}
	pressureDeadZone = 2000;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4a05      	ldr	r2, [pc, #20]	; (800ba1c <_ZN9PNEUDRIVEC1Ei+0xac>)
 800ba08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    frequency = 10;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a04      	ldr	r2, [pc, #16]	; (800ba20 <_ZN9PNEUDRIVEC1Ei+0xb0>)
 800ba10:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4618      	mov	r0, r3
 800ba16:	3714      	adds	r7, #20
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd90      	pop	{r4, r7, pc}
 800ba1c:	44fa0000 	.word	0x44fa0000
 800ba20:	41200000 	.word	0x41200000

0800ba24 <PWMWriteDuty>:
{
	DigitalBuiltIn_Toggle(num);
}

void PWMWriteDuty(uint16_t num, float fduty)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	ed87 0a00 	vstr	s0, [r7]
 800ba30:	80fb      	strh	r3, [r7, #6]
	uint16_t numori=num;
 800ba32:	88fb      	ldrh	r3, [r7, #6]
 800ba34:	81fb      	strh	r3, [r7, #14]
	if(0<=num && num<BUILTIN_PWM_NUM){
 800ba36:	88fb      	ldrh	r3, [r7, #6]
 800ba38:	2b13      	cmp	r3, #19
 800ba3a:	d806      	bhi.n	800ba4a <PWMWriteDuty+0x26>
		PWMBuiltIn_writeDuty(num,fduty);
 800ba3c:	88fb      	ldrh	r3, [r7, #6]
 800ba3e:	ed97 0a00 	vldr	s0, [r7]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 f9a6 	bl	800bd94 <PWMBuiltIn_writeDuty>
		if(0<=num && num<PWMBOARDI2C_CHANNELNUM){
		 PWMBoardI2C_writeDuty(num,fduty);
		}
#endif
	}
}
 800ba48:	e00b      	b.n	800ba62 <PWMWriteDuty+0x3e>
		num= numori - BUILTIN_PWM_NUM;
 800ba4a:	89fb      	ldrh	r3, [r7, #14]
 800ba4c:	3b14      	subs	r3, #20
 800ba4e:	80fb      	strh	r3, [r7, #6]
		if(0<=num && num<PWMBOARDSPI_CHANNELNUM){
 800ba50:	88fb      	ldrh	r3, [r7, #6]
 800ba52:	2b8f      	cmp	r3, #143	; 0x8f
 800ba54:	d805      	bhi.n	800ba62 <PWMWriteDuty+0x3e>
			PWMBoardSPI_writeDuty(num,fduty);
 800ba56:	88fb      	ldrh	r3, [r7, #6]
 800ba58:	ed97 0a00 	vldr	s0, [r7]
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f7ff febf 	bl	800b7e0 <PWMBoardSPI_writeDuty>
}
 800ba62:	bf00      	nop
 800ba64:	3710      	adds	r7, #16
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
	...

0800ba6c <serialReceiveCallback>:
  * @note   This function is called  when serialPort3 receives strings ended with '\r\n' from PC serial communication.
  * Users could use scanf() to read the ASCII string, or use structure to decode the BIN information.
  * @param  pSerialReceiveBuffer : Pointer to the received string ended with '\r\n'.
  * @retval None
  */
__weak  void serialReceiveCallback(char *pSerialReceiveBuffer) {
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b082      	sub	sp, #8
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
	printf("Running default serialCommandCallback()\r\n");
 800ba74:	4803      	ldr	r0, [pc, #12]	; (800ba84 <serialReceiveCallback+0x18>)
 800ba76:	f003 fa4f 	bl	800ef18 <puts>
}
 800ba7a:	bf00      	nop
 800ba7c:	3708      	adds	r7, #8
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}
 800ba82:	bf00      	nop
 800ba84:	080125b0 	.word	0x080125b0

0800ba88 <interruptCallback>:
  * @note   This function is called  when uprising change occurs on the interrupt port
  * @param  interrupt_Pin : the number of port where interrupt took place
  * @retval None
  */
__weak  void interruptCallback(int Button_Interrupt_Pin)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
};
 800ba90:	bf00      	nop
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <serialPort1Callback>:

__weak void serialPort1Callback(char *pWirelessReceiveBuffer) {
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
	printf("Running default WirelessCommandCallbackFunction()\r\n");
 800baa4:	4803      	ldr	r0, [pc, #12]	; (800bab4 <serialPort1Callback+0x18>)
 800baa6:	f003 fa37 	bl	800ef18 <puts>
}
 800baaa:	bf00      	nop
 800baac:	3708      	adds	r7, #8
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	080125dc 	.word	0x080125dc

0800bab8 <serialPort2Callback>:
;

__weak  void serialPort2Callback(char *pSerialPort4Buffer)
{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]

};
 800bac0:	bf00      	nop
 800bac2:	370c      	adds	r7, #12
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr

0800bacc <millis>:
/*-------------------Delay Function needs modification--------------------------------*/



uint32_t millis()
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800bad0:	f7f5 fa92 	bl	8000ff8 <HAL_GetTick>
 800bad4:	4603      	mov	r3, r0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	bd80      	pop	{r7, pc}
	...

0800badc <micros>:

uint32_t micros()
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b082      	sub	sp, #8
 800bae0:	af00      	add	r7, sp, #0
	uint32_t t=(millis()*1000) + htim5.Instance->CNT;
 800bae2:	f7ff fff3 	bl	800bacc <millis>
 800bae6:	4602      	mov	r2, r0
 800bae8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800baec:	fb03 f202 	mul.w	r2, r3, r2
 800baf0:	4b04      	ldr	r3, [pc, #16]	; (800bb04 <micros+0x28>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baf6:	4413      	add	r3, r2
 800baf8:	607b      	str	r3, [r7, #4]
	return t;
 800bafa:	687b      	ldr	r3, [r7, #4]
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3708      	adds	r7, #8
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	20009e38 	.word	0x20009e38

0800bb08 <delay_us>:

void delay_us(int32_t t)  //1MHz 1us
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
	uint32_t ts=micros();
 800bb10:	f7ff ffe4 	bl	800badc <micros>
 800bb14:	60f8      	str	r0, [r7, #12]
	while((int32_t)(micros()-ts)<t);
 800bb16:	f7ff ffe1 	bl	800badc <micros>
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	1ad3      	subs	r3, r2, r3
 800bb20:	461a      	mov	r2, r3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	4293      	cmp	r3, r2
 800bb26:	bfcc      	ite	gt
 800bb28:	2301      	movgt	r3, #1
 800bb2a:	2300      	movle	r3, #0
 800bb2c:	b2db      	uxtb	r3, r3
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d000      	beq.n	800bb34 <delay_us+0x2c>
 800bb32:	e7f0      	b.n	800bb16 <delay_us+0xe>
}
 800bb34:	bf00      	nop
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <setPeriodControlLoop>:
   htim7.Instance->CNT=0;

}

void setPeriodControlLoop(int32_t clMS)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
	globalPeriodControlLoop=clMS;
 800bb44:	4a04      	ldr	r2, [pc, #16]	; (800bb58 <setPeriodControlLoop+0x1c>)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6013      	str	r3, [r2, #0]
}
 800bb4a:	bf00      	nop
 800bb4c:	370c      	adds	r7, #12
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr
 800bb56:	bf00      	nop
 800bb58:	200001f0 	.word	0x200001f0

0800bb5c <setPeriodSendLoop>:

void setPeriodSendLoop(int32_t slMS)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b083      	sub	sp, #12
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
	globalPeriodSendLoop=slMS;
 800bb64:	4a04      	ldr	r2, [pc, #16]	; (800bb78 <setPeriodSendLoop+0x1c>)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6013      	str	r3, [r2, #0]
}
 800bb6a:	bf00      	nop
 800bb6c:	370c      	adds	r7, #12
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr
 800bb76:	bf00      	nop
 800bb78:	200001f4 	.word	0x200001f4

0800bb7c <_ZN14SOLENOID_VALVEC1Ei>:

#include <PneuDriveLL.h>
#include <SOLENOIDVALVE.h>


SOLENOID_VALVE::SOLENOID_VALVE(int num){
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b082      	sub	sp, #8
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
 800bb84:	6039      	str	r1, [r7, #0]

	_duty=0;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f04f 0200 	mov.w	r2, #0
 800bb8c:	609a      	str	r2, [r3, #8]
	duty=(PWM_DIGITAL_OUTPUT_REVERSED == 0)?_duty:(1-_duty);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	edd3 7a02 	vldr	s15, [r3, #8]
 800bb94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bb98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	edc3 7a01 	vstr	s15, [r3, #4]
	frequency = 10;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	4a09      	ldr	r2, [pc, #36]	; (800bbcc <_ZN14SOLENOID_VALVEC1Ei+0x50>)
 800bba6:	60da      	str	r2, [r3, #12]
	dutyMin = 0;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f04f 0200 	mov.w	r2, #0
 800bbae:	611a      	str	r2, [r3, #16]
	dutyMax = 1;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800bbb6:	615a      	str	r2, [r3, #20]
	attach(num);
 800bbb8:	6839      	ldr	r1, [r7, #0]
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	f000 f808 	bl	800bbd0 <_ZN14SOLENOID_VALVE6attachEi>
}
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3708      	adds	r7, #8
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	41200000 	.word	0x41200000

0800bbd0 <_ZN14SOLENOID_VALVE6attachEi>:

void SOLENOID_VALVE::attach(int num)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b083      	sub	sp, #12
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	6039      	str	r1, [r7, #0]
	PWMPort = num;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	683a      	ldr	r2, [r7, #0]
 800bbde:	601a      	str	r2, [r3, #0]
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr
 800bbec:	0000      	movs	r0, r0
	...

0800bbf0 <_ZN14SOLENOID_VALVE9writeDutyEf>:
{
	return duty;
}

void SOLENOID_VALVE::writeDuty(float dut)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	ed87 0a00 	vstr	s0, [r7]
	dut = CONSTRAIN(dut,dutyMin,dutyMax);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	ed93 7a04 	vldr	s14, [r3, #16]
 800bc02:	edd7 7a00 	vldr	s15, [r7]
 800bc06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc0e:	dd02      	ble.n	800bc16 <_ZN14SOLENOID_VALVE9writeDutyEf+0x26>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	691b      	ldr	r3, [r3, #16]
 800bc14:	e00d      	b.n	800bc32 <_ZN14SOLENOID_VALVE9writeDutyEf+0x42>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	ed93 7a05 	vldr	s14, [r3, #20]
 800bc1c:	edd7 7a00 	vldr	s15, [r7]
 800bc20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bc24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc28:	d502      	bpl.n	800bc30 <_ZN14SOLENOID_VALVE9writeDutyEf+0x40>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	695b      	ldr	r3, [r3, #20]
 800bc2e:	e000      	b.n	800bc32 <_ZN14SOLENOID_VALVE9writeDutyEf+0x42>
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	603b      	str	r3, [r7, #0]
	if(fabsf(dut-duty)>1e-6)
 800bc34:	ed97 7a00 	vldr	s14, [r7]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc42:	eef0 7ae7 	vabs.f32	s15, s15
 800bc46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bc4a:	ed9f 6b13 	vldr	d6, [pc, #76]	; 800bc98 <_ZN14SOLENOID_VALVE9writeDutyEf+0xa8>
 800bc4e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc56:	dc00      	bgt.n	800bc5a <_ZN14SOLENOID_VALVE9writeDutyEf+0x6a>
		 duty = dut;
		_duty= (PWM_DIGITAL_OUTPUT_REVERSED == 0)?duty:(1-duty);
		PWMWriteDuty(PWMPort,_duty);
	}

}
 800bc58:	e017      	b.n	800bc8a <_ZN14SOLENOID_VALVE9writeDutyEf+0x9a>
		 duty = dut;
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	605a      	str	r2, [r3, #4]
		_duty= (PWM_DIGITAL_OUTPUT_REVERSED == 0)?duty:(1-duty);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bc6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	edc3 7a02 	vstr	s15, [r3, #8]
		PWMWriteDuty(PWMPort,_duty);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	b29a      	uxth	r2, r3
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc80:	eeb0 0a67 	vmov.f32	s0, s15
 800bc84:	4610      	mov	r0, r2
 800bc86:	f7ff fecd 	bl	800ba24 <PWMWriteDuty>
}
 800bc8a:	bf00      	nop
 800bc8c:	3708      	adds	r7, #8
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	f3af 8000 	nop.w
 800bc98:	a0b5ed8d 	.word	0xa0b5ed8d
 800bc9c:	3eb0c6f7 	.word	0x3eb0c6f7

0800bca0 <duty2CCR>:
static uint32_t PWM_CriticalPSC_power[PWM_CRITICAL_FRE_NUM]={16,8,8,6,6,4,4,2,2,0};
static uint32_t PWM_CriticalARR[PWM_CRITICAL_FRE_NUM];
static uint32_t PWM_CriticalPSC[PWM_CRITICAL_FRE_NUM];
static float 	PWM_CRITICAL_FRE[BUILTIN_PWM_NUM][PWM_CRITICAL_FRE_NUM];

static uint32_t duty2CCR(uint32_t arr,float fduty){
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	ed87 0a00 	vstr	s0, [r7]
	uint32_t ccr=(round)((uint32_t)(arr+1)*fduty);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	3301      	adds	r3, #1
 800bcb0:	ee07 3a90 	vmov	s15, r3
 800bcb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bcb8:	edd7 7a00 	vldr	s15, [r7]
 800bcbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bcc4:	eeb0 0b47 	vmov.f64	d0, d7
 800bcc8:	f002 f8f6 	bl	800deb8 <round>
 800bccc:	eeb0 7b40 	vmov.f64	d7, d0
 800bcd0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800bcd4:	ee17 3a90 	vmov	r3, s15
 800bcd8:	60fb      	str	r3, [r7, #12]
	return CONSTRAIN(ccr,0,65535);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bce0:	4293      	cmp	r3, r2
 800bce2:	bf28      	it	cs
 800bce4:	4613      	movcs	r3, r2
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}

0800bcee <CCR2duty>:

static float CCR2duty(uint32_t arr,uint32_t ccr){
 800bcee:	b480      	push	{r7}
 800bcf0:	b085      	sub	sp, #20
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	6078      	str	r0, [r7, #4]
 800bcf6:	6039      	str	r1, [r7, #0]
	float fccr=ccr;
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	ee07 3a90 	vmov	s15, r3
 800bcfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd02:	edc7 7a03 	vstr	s15, [r7, #12]
	return (fccr/(uint32_t)(arr+1));
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	3301      	adds	r3, #1
 800bd0a:	ee07 3a90 	vmov	s15, r3
 800bd0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd12:	ed97 7a03 	vldr	s14, [r7, #12]
 800bd16:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bd1a:	eef0 7a66 	vmov.f32	s15, s13
}
 800bd1e:	eeb0 0a67 	vmov.f32	s0, s15
 800bd22:	3714      	adds	r7, #20
 800bd24:	46bd      	mov	sp, r7
 800bd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2a:	4770      	bx	lr

0800bd2c <getTIM_SOURCECLK>:

static uint32_t getTIM_SOURCECLK(TIM_HandleTypeDef *htim)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
	if ((htim->Instance==TIM1) || (htim->Instance==TIM8) || (htim->Instance==TIM9) || (htim->Instance==TIM10) || (htim->Instance==TIM11))
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a0f      	ldr	r2, [pc, #60]	; (800bd78 <getTIM_SOURCECLK+0x4c>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d013      	beq.n	800bd66 <getTIM_SOURCECLK+0x3a>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4a0e      	ldr	r2, [pc, #56]	; (800bd7c <getTIM_SOURCECLK+0x50>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d00e      	beq.n	800bd66 <getTIM_SOURCECLK+0x3a>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a0c      	ldr	r2, [pc, #48]	; (800bd80 <getTIM_SOURCECLK+0x54>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d009      	beq.n	800bd66 <getTIM_SOURCECLK+0x3a>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a0b      	ldr	r2, [pc, #44]	; (800bd84 <getTIM_SOURCECLK+0x58>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d004      	beq.n	800bd66 <getTIM_SOURCECLK+0x3a>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a09      	ldr	r2, [pc, #36]	; (800bd88 <getTIM_SOURCECLK+0x5c>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d101      	bne.n	800bd6a <getTIM_SOURCECLK+0x3e>
		return MY_APB2_CLK;
 800bd66:	4b09      	ldr	r3, [pc, #36]	; (800bd8c <getTIM_SOURCECLK+0x60>)
 800bd68:	e000      	b.n	800bd6c <getTIM_SOURCECLK+0x40>
	else
		return MY_APB1_CLK;
 800bd6a:	4b09      	ldr	r3, [pc, #36]	; (800bd90 <getTIM_SOURCECLK+0x64>)
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	370c      	adds	r7, #12
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr
 800bd78:	40010000 	.word	0x40010000
 800bd7c:	40010400 	.word	0x40010400
 800bd80:	40014000 	.word	0x40014000
 800bd84:	40014400 	.word	0x40014400
 800bd88:	40014800 	.word	0x40014800
 800bd8c:	0cdfe600 	.word	0x0cdfe600
 800bd90:	066ff300 	.word	0x066ff300

0800bd94 <PWMBuiltIn_writeDuty>:


void PWMBuiltIn_writeDuty(uint16_t num, float fduty){
 800bd94:	b590      	push	{r4, r7, lr}
 800bd96:	b083      	sub	sp, #12
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	ed87 0a00 	vstr	s0, [r7]
 800bda0:	80fb      	strh	r3, [r7, #6]
	//uduty~[0,ARR+1],uduty=0 means constant low; uduty=ARR+1 means constant high;
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800bda2:	88fb      	ldrh	r3, [r7, #6]
 800bda4:	4a48      	ldr	r2, [pc, #288]	; (800bec8 <PWMBuiltIn_writeDuty+0x134>)
 800bda6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d112      	bne.n	800bdd4 <PWMBuiltIn_writeDuty+0x40>
 800bdae:	88fb      	ldrh	r3, [r7, #6]
 800bdb0:	4a46      	ldr	r2, [pc, #280]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800bdb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bdba:	88fb      	ldrh	r3, [r7, #6]
 800bdbc:	4a43      	ldr	r2, [pc, #268]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800bdbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdc2:	681c      	ldr	r4, [r3, #0]
 800bdc4:	ed97 0a00 	vldr	s0, [r7]
 800bdc8:	4608      	mov	r0, r1
 800bdca:	f7ff ff69 	bl	800bca0 <duty2CCR>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	6363      	str	r3, [r4, #52]	; 0x34

}
 800bdd2:	e075      	b.n	800bec0 <PWMBuiltIn_writeDuty+0x12c>
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800bdd4:	88fb      	ldrh	r3, [r7, #6]
 800bdd6:	4a3c      	ldr	r2, [pc, #240]	; (800bec8 <PWMBuiltIn_writeDuty+0x134>)
 800bdd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bddc:	2b04      	cmp	r3, #4
 800bdde:	d112      	bne.n	800be06 <PWMBuiltIn_writeDuty+0x72>
 800bde0:	88fb      	ldrh	r3, [r7, #6]
 800bde2:	4a3a      	ldr	r2, [pc, #232]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800bde4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bdec:	88fb      	ldrh	r3, [r7, #6]
 800bdee:	4a37      	ldr	r2, [pc, #220]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800bdf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdf4:	681c      	ldr	r4, [r3, #0]
 800bdf6:	ed97 0a00 	vldr	s0, [r7]
 800bdfa:	4608      	mov	r0, r1
 800bdfc:	f7ff ff50 	bl	800bca0 <duty2CCR>
 800be00:	4603      	mov	r3, r0
 800be02:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800be04:	e05c      	b.n	800bec0 <PWMBuiltIn_writeDuty+0x12c>
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800be06:	88fb      	ldrh	r3, [r7, #6]
 800be08:	4a2f      	ldr	r2, [pc, #188]	; (800bec8 <PWMBuiltIn_writeDuty+0x134>)
 800be0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be0e:	2b08      	cmp	r3, #8
 800be10:	d112      	bne.n	800be38 <PWMBuiltIn_writeDuty+0xa4>
 800be12:	88fb      	ldrh	r3, [r7, #6]
 800be14:	4a2d      	ldr	r2, [pc, #180]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800be1e:	88fb      	ldrh	r3, [r7, #6]
 800be20:	4a2a      	ldr	r2, [pc, #168]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be26:	681c      	ldr	r4, [r3, #0]
 800be28:	ed97 0a00 	vldr	s0, [r7]
 800be2c:	4608      	mov	r0, r1
 800be2e:	f7ff ff37 	bl	800bca0 <duty2CCR>
 800be32:	4603      	mov	r3, r0
 800be34:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 800be36:	e043      	b.n	800bec0 <PWMBuiltIn_writeDuty+0x12c>
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800be38:	88fb      	ldrh	r3, [r7, #6]
 800be3a:	4a23      	ldr	r2, [pc, #140]	; (800bec8 <PWMBuiltIn_writeDuty+0x134>)
 800be3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be40:	2b0c      	cmp	r3, #12
 800be42:	d112      	bne.n	800be6a <PWMBuiltIn_writeDuty+0xd6>
 800be44:	88fb      	ldrh	r3, [r7, #6]
 800be46:	4a21      	ldr	r2, [pc, #132]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800be50:	88fb      	ldrh	r3, [r7, #6]
 800be52:	4a1e      	ldr	r2, [pc, #120]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be58:	681c      	ldr	r4, [r3, #0]
 800be5a:	ed97 0a00 	vldr	s0, [r7]
 800be5e:	4608      	mov	r0, r1
 800be60:	f7ff ff1e 	bl	800bca0 <duty2CCR>
 800be64:	4603      	mov	r3, r0
 800be66:	6423      	str	r3, [r4, #64]	; 0x40
}
 800be68:	e02a      	b.n	800bec0 <PWMBuiltIn_writeDuty+0x12c>
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800be6a:	88fb      	ldrh	r3, [r7, #6]
 800be6c:	4a16      	ldr	r2, [pc, #88]	; (800bec8 <PWMBuiltIn_writeDuty+0x134>)
 800be6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be72:	2b10      	cmp	r3, #16
 800be74:	d112      	bne.n	800be9c <PWMBuiltIn_writeDuty+0x108>
 800be76:	88fb      	ldrh	r3, [r7, #6]
 800be78:	4a14      	ldr	r2, [pc, #80]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800be82:	88fb      	ldrh	r3, [r7, #6]
 800be84:	4a11      	ldr	r2, [pc, #68]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800be86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be8a:	681c      	ldr	r4, [r3, #0]
 800be8c:	ed97 0a00 	vldr	s0, [r7]
 800be90:	4608      	mov	r0, r1
 800be92:	f7ff ff05 	bl	800bca0 <duty2CCR>
 800be96:	4603      	mov	r3, r0
 800be98:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800be9a:	e011      	b.n	800bec0 <PWMBuiltIn_writeDuty+0x12c>
	__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num], duty2CCR((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,fduty));
 800be9c:	88fb      	ldrh	r3, [r7, #6]
 800be9e:	4a0b      	ldr	r2, [pc, #44]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800bea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bea8:	88fb      	ldrh	r3, [r7, #6]
 800beaa:	4a08      	ldr	r2, [pc, #32]	; (800becc <PWMBuiltIn_writeDuty+0x138>)
 800beac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800beb0:	681c      	ldr	r4, [r3, #0]
 800beb2:	ed97 0a00 	vldr	s0, [r7]
 800beb6:	4608      	mov	r0, r1
 800beb8:	f7ff fef2 	bl	800bca0 <duty2CCR>
 800bebc:	4603      	mov	r3, r0
 800bebe:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800bec0:	bf00      	nop
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd90      	pop	{r4, r7, pc}
 800bec8:	20000248 	.word	0x20000248
 800becc:	200001f8 	.word	0x200001f8

0800bed0 <PWMBuiltIn_writeFrequency>:
void PWMBuiltIn_writeFrequency(uint16_t num, float fre) {
 800bed0:	b590      	push	{r4, r7, lr}
 800bed2:	b087      	sub	sp, #28
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	4603      	mov	r3, r0
 800bed8:	ed87 0a00 	vstr	s0, [r7]
 800bedc:	80fb      	strh	r3, [r7, #6]
	fre = CONSTRAIN(fre, BUILTIN_PWM_FREMIN, BUILTIN_PWM_FREMAX);
 800bede:	edd7 7a00 	vldr	s15, [r7]
 800bee2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bee6:	ed9f 6bae 	vldr	d6, [pc, #696]	; 800c1a0 <PWMBuiltIn_writeFrequency+0x2d0>
 800beea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800beee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bef2:	d501      	bpl.n	800bef8 <PWMBuiltIn_writeFrequency+0x28>
 800bef4:	4bac      	ldr	r3, [pc, #688]	; (800c1a8 <PWMBuiltIn_writeFrequency+0x2d8>)
 800bef6:	e00b      	b.n	800bf10 <PWMBuiltIn_writeFrequency+0x40>
 800bef8:	edd7 7a00 	vldr	s15, [r7]
 800befc:	ed9f 7aab 	vldr	s14, [pc, #684]	; 800c1ac <PWMBuiltIn_writeFrequency+0x2dc>
 800bf00:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf08:	dd01      	ble.n	800bf0e <PWMBuiltIn_writeFrequency+0x3e>
 800bf0a:	4ba9      	ldr	r3, [pc, #676]	; (800c1b0 <PWMBuiltIn_writeFrequency+0x2e0>)
 800bf0c:	e000      	b.n	800bf10 <PWMBuiltIn_writeFrequency+0x40>
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	603b      	str	r3, [r7, #0]
	uint32_t ARRtem=0;
 800bf12:	2300      	movs	r3, #0
 800bf14:	617b      	str	r3, [r7, #20]

	//recalculate the ARR and PSC with the propriate resolution and accuracy
	for (int i = 1; i < PWM_CRITICAL_FRE_NUM; i++) {
 800bf16:	2301      	movs	r3, #1
 800bf18:	613b      	str	r3, [r7, #16]
 800bf1a:	e06f      	b.n	800bffc <PWMBuiltIn_writeFrequency+0x12c>
		if (fre <= PWM_CRITICAL_FRE[num][i]) {
 800bf1c:	88fa      	ldrh	r2, [r7, #6]
 800bf1e:	49a5      	ldr	r1, [pc, #660]	; (800c1b4 <PWMBuiltIn_writeFrequency+0x2e4>)
 800bf20:	4613      	mov	r3, r2
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	4413      	add	r3, r2
 800bf26:	005b      	lsls	r3, r3, #1
 800bf28:	693a      	ldr	r2, [r7, #16]
 800bf2a:	4413      	add	r3, r2
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	440b      	add	r3, r1
 800bf30:	edd3 7a00 	vldr	s15, [r3]
 800bf34:	ed97 7a00 	vldr	s14, [r7]
 800bf38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf40:	d859      	bhi.n	800bff6 <PWMBuiltIn_writeFrequency+0x126>
			if (PWM_CriticalARR[i] == PWM_CriticalARR[i - 1]) {
 800bf42:	4a9d      	ldr	r2, [pc, #628]	; (800c1b8 <PWMBuiltIn_writeFrequency+0x2e8>)
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	3b01      	subs	r3, #1
 800bf4e:	499a      	ldr	r1, [pc, #616]	; (800c1b8 <PWMBuiltIn_writeFrequency+0x2e8>)
 800bf50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d124      	bne.n	800bfa2 <PWMBuiltIn_writeFrequency+0xd2>
				ARRtem = PWM_CriticalARR[i];
 800bf58:	4a97      	ldr	r2, [pc, #604]	; (800c1b8 <PWMBuiltIn_writeFrequency+0x2e8>)
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf60:	617b      	str	r3, [r7, #20]
				__HAL_TIM_SET_PRESCALER(PWM_TIMs_Array[num],(uint32_t)((PWM_TIMs_CLOCKFREQUENCYs[num]/fre)/(ARRtem+1))-1);
 800bf62:	88fb      	ldrh	r3, [r7, #6]
 800bf64:	4a95      	ldr	r2, [pc, #596]	; (800c1bc <PWMBuiltIn_writeFrequency+0x2ec>)
 800bf66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf6a:	ee07 3a90 	vmov	s15, r3
 800bf6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf72:	edd7 7a00 	vldr	s15, [r7]
 800bf76:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	ee07 3a90 	vmov	s15, r3
 800bf82:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf8e:	ee17 1a90 	vmov	r1, s15
 800bf92:	88fb      	ldrh	r3, [r7, #6]
 800bf94:	4a8a      	ldr	r2, [pc, #552]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800bf96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	1e4a      	subs	r2, r1, #1
 800bf9e:	629a      	str	r2, [r3, #40]	; 0x28
			} else {
				__HAL_TIM_SET_PRESCALER(PWM_TIMs_Array[num],PWM_CriticalPSC[i]);
				ARRtem =(uint32_t)((PWM_TIMs_CLOCKFREQUENCYs[num]/fre)/(uint32_t)(PWM_TIMs_Array[num]->Instance->PSC+1))-1;
			}
			break;
 800bfa0:	e02f      	b.n	800c002 <PWMBuiltIn_writeFrequency+0x132>
				__HAL_TIM_SET_PRESCALER(PWM_TIMs_Array[num],PWM_CriticalPSC[i]);
 800bfa2:	88fb      	ldrh	r3, [r7, #6]
 800bfa4:	4a86      	ldr	r2, [pc, #536]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800bfa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	4985      	ldr	r1, [pc, #532]	; (800c1c4 <PWMBuiltIn_writeFrequency+0x2f4>)
 800bfae:	693a      	ldr	r2, [r7, #16]
 800bfb0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800bfb4:	629a      	str	r2, [r3, #40]	; 0x28
				ARRtem =(uint32_t)((PWM_TIMs_CLOCKFREQUENCYs[num]/fre)/(uint32_t)(PWM_TIMs_Array[num]->Instance->PSC+1))-1;
 800bfb6:	88fb      	ldrh	r3, [r7, #6]
 800bfb8:	4a80      	ldr	r2, [pc, #512]	; (800c1bc <PWMBuiltIn_writeFrequency+0x2ec>)
 800bfba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfbe:	ee07 3a90 	vmov	s15, r3
 800bfc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bfc6:	edd7 7a00 	vldr	s15, [r7]
 800bfca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bfce:	88fb      	ldrh	r3, [r7, #6]
 800bfd0:	4a7b      	ldr	r2, [pc, #492]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800bfd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfda:	3301      	adds	r3, #1
 800bfdc:	ee07 3a90 	vmov	s15, r3
 800bfe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bfe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfe8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfec:	ee17 3a90 	vmov	r3, s15
 800bff0:	3b01      	subs	r3, #1
 800bff2:	617b      	str	r3, [r7, #20]
			break;
 800bff4:	e005      	b.n	800c002 <PWMBuiltIn_writeFrequency+0x132>
	for (int i = 1; i < PWM_CRITICAL_FRE_NUM; i++) {
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	3301      	adds	r3, #1
 800bffa:	613b      	str	r3, [r7, #16]
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	2b09      	cmp	r3, #9
 800c000:	dd8c      	ble.n	800bf1c <PWMBuiltIn_writeFrequency+0x4c>
		}
	}

	//check if the ARR has changed
	if(ARRtem!=(uint32_t)(PWM_TIMs_Array[num]->Instance->ARR)){
 800c002:	88fb      	ldrh	r3, [r7, #6]
 800c004:	4a6e      	ldr	r2, [pc, #440]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00e:	697a      	ldr	r2, [r7, #20]
 800c010:	429a      	cmp	r2, r3
 800c012:	f000 80be 	beq.w	800c192 <PWMBuiltIn_writeFrequency+0x2c2>

		//alter all the channels' CCR under the same TIM because they share a common ARR.
		for(int j=0;j<BUILTIN_PWM_NUM;j++){
 800c016:	2300      	movs	r3, #0
 800c018:	60fb      	str	r3, [r7, #12]
 800c01a:	e0a9      	b.n	800c170 <PWMBuiltIn_writeFrequency+0x2a0>
			if(PWM_TIMs_Array[j]==PWM_TIMs_Array[num]){
 800c01c:	4a68      	ldr	r2, [pc, #416]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c024:	88fb      	ldrh	r3, [r7, #6]
 800c026:	4966      	ldr	r1, [pc, #408]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c028:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c02c:	429a      	cmp	r2, r3
 800c02e:	f040 809c 	bne.w	800c16a <PWMBuiltIn_writeFrequency+0x29a>
				__HAL_TIM_SET_COMPARE(PWM_TIMs_Array[j], PWM_CHANNELs_Array[j],duty2CCR(ARRtem,PWMBuiltIn_readDuty(j)));
 800c032:	4a65      	ldr	r2, [pc, #404]	; (800c1c8 <PWMBuiltIn_writeFrequency+0x2f8>)
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d113      	bne.n	800c066 <PWMBuiltIn_writeFrequency+0x196>
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	b29b      	uxth	r3, r3
 800c042:	4618      	mov	r0, r3
 800c044:	f000 f8c2 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c048:	eef0 7a40 	vmov.f32	s15, s0
 800c04c:	4a5c      	ldr	r2, [pc, #368]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c054:	681c      	ldr	r4, [r3, #0]
 800c056:	eeb0 0a67 	vmov.f32	s0, s15
 800c05a:	6978      	ldr	r0, [r7, #20]
 800c05c:	f7ff fe20 	bl	800bca0 <duty2CCR>
 800c060:	4603      	mov	r3, r0
 800c062:	6363      	str	r3, [r4, #52]	; 0x34
 800c064:	e07a      	b.n	800c15c <PWMBuiltIn_writeFrequency+0x28c>
 800c066:	4a58      	ldr	r2, [pc, #352]	; (800c1c8 <PWMBuiltIn_writeFrequency+0x2f8>)
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c06e:	2b04      	cmp	r3, #4
 800c070:	d113      	bne.n	800c09a <PWMBuiltIn_writeFrequency+0x1ca>
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	b29b      	uxth	r3, r3
 800c076:	4618      	mov	r0, r3
 800c078:	f000 f8a8 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c07c:	eef0 7a40 	vmov.f32	s15, s0
 800c080:	4a4f      	ldr	r2, [pc, #316]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c088:	681c      	ldr	r4, [r3, #0]
 800c08a:	eeb0 0a67 	vmov.f32	s0, s15
 800c08e:	6978      	ldr	r0, [r7, #20]
 800c090:	f7ff fe06 	bl	800bca0 <duty2CCR>
 800c094:	4603      	mov	r3, r0
 800c096:	63a3      	str	r3, [r4, #56]	; 0x38
 800c098:	e060      	b.n	800c15c <PWMBuiltIn_writeFrequency+0x28c>
 800c09a:	4a4b      	ldr	r2, [pc, #300]	; (800c1c8 <PWMBuiltIn_writeFrequency+0x2f8>)
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0a2:	2b08      	cmp	r3, #8
 800c0a4:	d113      	bne.n	800c0ce <PWMBuiltIn_writeFrequency+0x1fe>
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 f88e 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c0b0:	eef0 7a40 	vmov.f32	s15, s0
 800c0b4:	4a42      	ldr	r2, [pc, #264]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0bc:	681c      	ldr	r4, [r3, #0]
 800c0be:	eeb0 0a67 	vmov.f32	s0, s15
 800c0c2:	6978      	ldr	r0, [r7, #20]
 800c0c4:	f7ff fdec 	bl	800bca0 <duty2CCR>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c0cc:	e046      	b.n	800c15c <PWMBuiltIn_writeFrequency+0x28c>
 800c0ce:	4a3e      	ldr	r2, [pc, #248]	; (800c1c8 <PWMBuiltIn_writeFrequency+0x2f8>)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0d6:	2b0c      	cmp	r3, #12
 800c0d8:	d113      	bne.n	800c102 <PWMBuiltIn_writeFrequency+0x232>
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f000 f874 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c0e4:	eef0 7a40 	vmov.f32	s15, s0
 800c0e8:	4a35      	ldr	r2, [pc, #212]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0f0:	681c      	ldr	r4, [r3, #0]
 800c0f2:	eeb0 0a67 	vmov.f32	s0, s15
 800c0f6:	6978      	ldr	r0, [r7, #20]
 800c0f8:	f7ff fdd2 	bl	800bca0 <duty2CCR>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	6423      	str	r3, [r4, #64]	; 0x40
 800c100:	e02c      	b.n	800c15c <PWMBuiltIn_writeFrequency+0x28c>
 800c102:	4a31      	ldr	r2, [pc, #196]	; (800c1c8 <PWMBuiltIn_writeFrequency+0x2f8>)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c10a:	2b10      	cmp	r3, #16
 800c10c:	d113      	bne.n	800c136 <PWMBuiltIn_writeFrequency+0x266>
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	b29b      	uxth	r3, r3
 800c112:	4618      	mov	r0, r3
 800c114:	f000 f85a 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c118:	eef0 7a40 	vmov.f32	s15, s0
 800c11c:	4a28      	ldr	r2, [pc, #160]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c124:	681c      	ldr	r4, [r3, #0]
 800c126:	eeb0 0a67 	vmov.f32	s0, s15
 800c12a:	6978      	ldr	r0, [r7, #20]
 800c12c:	f7ff fdb8 	bl	800bca0 <duty2CCR>
 800c130:	4603      	mov	r3, r0
 800c132:	65a3      	str	r3, [r4, #88]	; 0x58
 800c134:	e012      	b.n	800c15c <PWMBuiltIn_writeFrequency+0x28c>
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	b29b      	uxth	r3, r3
 800c13a:	4618      	mov	r0, r3
 800c13c:	f000 f846 	bl	800c1cc <PWMBuiltIn_readDuty>
 800c140:	eef0 7a40 	vmov.f32	s15, s0
 800c144:	4a1e      	ldr	r2, [pc, #120]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c14c:	681c      	ldr	r4, [r3, #0]
 800c14e:	eeb0 0a67 	vmov.f32	s0, s15
 800c152:	6978      	ldr	r0, [r7, #20]
 800c154:	f7ff fda4 	bl	800bca0 <duty2CCR>
 800c158:	4603      	mov	r3, r0
 800c15a:	65e3      	str	r3, [r4, #92]	; 0x5c
				__HAL_TIM_SET_COUNTER(PWM_TIMs_Array[j],0);
 800c15c:	4a18      	ldr	r2, [pc, #96]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	2200      	movs	r2, #0
 800c168:	625a      	str	r2, [r3, #36]	; 0x24
		for(int j=0;j<BUILTIN_PWM_NUM;j++){
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	3301      	adds	r3, #1
 800c16e:	60fb      	str	r3, [r7, #12]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2b13      	cmp	r3, #19
 800c174:	f77f af52 	ble.w	800c01c <PWMBuiltIn_writeFrequency+0x14c>
			}
		}
		//alter ARR after CCR
		__HAL_TIM_SET_AUTORELOAD(PWM_TIMs_Array[num],ARRtem);
 800c178:	88fb      	ldrh	r3, [r7, #6]
 800c17a:	4a11      	ldr	r2, [pc, #68]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c17c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	697a      	ldr	r2, [r7, #20]
 800c184:	62da      	str	r2, [r3, #44]	; 0x2c
 800c186:	88fb      	ldrh	r3, [r7, #6]
 800c188:	4a0d      	ldr	r2, [pc, #52]	; (800c1c0 <PWMBuiltIn_writeFrequency+0x2f0>)
 800c18a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c18e:	697a      	ldr	r2, [r7, #20]
 800c190:	60da      	str	r2, [r3, #12]
	}
}
 800c192:	bf00      	nop
 800c194:	371c      	adds	r7, #28
 800c196:	46bd      	mov	sp, r7
 800c198:	bd90      	pop	{r4, r7, pc}
 800c19a:	bf00      	nop
 800c19c:	f3af 8000 	nop.w
 800c1a0:	eb851eb8 	.word	0xeb851eb8
 800c1a4:	3f9eb851 	.word	0x3f9eb851
 800c1a8:	3cf5c28f 	.word	0x3cf5c28f
 800c1ac:	4bcdfe60 	.word	0x4bcdfe60
 800c1b0:	4bcdfe60 	.word	0x4bcdfe60
 800c1b4:	20000910 	.word	0x20000910
 800c1b8:	200008c0 	.word	0x200008c0
 800c1bc:	20000870 	.word	0x20000870
 800c1c0:	200001f8 	.word	0x200001f8
 800c1c4:	200008e8 	.word	0x200008e8
 800c1c8:	20000248 	.word	0x20000248

0800c1cc <PWMBuiltIn_readDuty>:

float PWMBuiltIn_readDuty(uint16_t num){
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	80fb      	strh	r3, [r7, #6]
	return CCR2duty((uint32_t)PWM_TIMs_Array[num]->Instance->ARR,(uint32_t)(__HAL_TIM_GET_COMPARE(PWM_TIMs_Array[num], PWM_CHANNELs_Array[num])));
 800c1d6:	88fb      	ldrh	r3, [r7, #6]
 800c1d8:	4a2a      	ldr	r2, [pc, #168]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c1da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800c1e2:	88fb      	ldrh	r3, [r7, #6]
 800c1e4:	4a28      	ldr	r2, [pc, #160]	; (800c288 <PWMBuiltIn_readDuty+0xbc>)
 800c1e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d106      	bne.n	800c1fc <PWMBuiltIn_readDuty+0x30>
 800c1ee:	88fb      	ldrh	r3, [r7, #6]
 800c1f0:	4a24      	ldr	r2, [pc, #144]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c1f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1fa:	e039      	b.n	800c270 <PWMBuiltIn_readDuty+0xa4>
 800c1fc:	88fb      	ldrh	r3, [r7, #6]
 800c1fe:	4a22      	ldr	r2, [pc, #136]	; (800c288 <PWMBuiltIn_readDuty+0xbc>)
 800c200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c204:	2b04      	cmp	r3, #4
 800c206:	d106      	bne.n	800c216 <PWMBuiltIn_readDuty+0x4a>
 800c208:	88fb      	ldrh	r3, [r7, #6]
 800c20a:	4a1e      	ldr	r2, [pc, #120]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c20c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c214:	e02c      	b.n	800c270 <PWMBuiltIn_readDuty+0xa4>
 800c216:	88fb      	ldrh	r3, [r7, #6]
 800c218:	4a1b      	ldr	r2, [pc, #108]	; (800c288 <PWMBuiltIn_readDuty+0xbc>)
 800c21a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c21e:	2b08      	cmp	r3, #8
 800c220:	d106      	bne.n	800c230 <PWMBuiltIn_readDuty+0x64>
 800c222:	88fb      	ldrh	r3, [r7, #6]
 800c224:	4a17      	ldr	r2, [pc, #92]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c22e:	e01f      	b.n	800c270 <PWMBuiltIn_readDuty+0xa4>
 800c230:	88fb      	ldrh	r3, [r7, #6]
 800c232:	4a15      	ldr	r2, [pc, #84]	; (800c288 <PWMBuiltIn_readDuty+0xbc>)
 800c234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c238:	2b0c      	cmp	r3, #12
 800c23a:	d106      	bne.n	800c24a <PWMBuiltIn_readDuty+0x7e>
 800c23c:	88fb      	ldrh	r3, [r7, #6]
 800c23e:	4a11      	ldr	r2, [pc, #68]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c248:	e012      	b.n	800c270 <PWMBuiltIn_readDuty+0xa4>
 800c24a:	88fb      	ldrh	r3, [r7, #6]
 800c24c:	4a0e      	ldr	r2, [pc, #56]	; (800c288 <PWMBuiltIn_readDuty+0xbc>)
 800c24e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c252:	2b10      	cmp	r3, #16
 800c254:	d106      	bne.n	800c264 <PWMBuiltIn_readDuty+0x98>
 800c256:	88fb      	ldrh	r3, [r7, #6]
 800c258:	4a0a      	ldr	r2, [pc, #40]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c25a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c262:	e005      	b.n	800c270 <PWMBuiltIn_readDuty+0xa4>
 800c264:	88fb      	ldrh	r3, [r7, #6]
 800c266:	4a07      	ldr	r2, [pc, #28]	; (800c284 <PWMBuiltIn_readDuty+0xb8>)
 800c268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c270:	4619      	mov	r1, r3
 800c272:	f7ff fd3c 	bl	800bcee <CCR2duty>
 800c276:	eef0 7a40 	vmov.f32	s15, s0
}
 800c27a:	eeb0 0a67 	vmov.f32	s0, s15
 800c27e:	3708      	adds	r7, #8
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}
 800c284:	200001f8 	.word	0x200001f8
 800c288:	20000248 	.word	0x20000248

0800c28c <PWMBuiltInStartChannel>:
	float psc=(uint32_t)(PWM_TIMs_Array[num]->Instance->PSC) + 1;
	return (PWM_TIMs_CLOCKFREQUENCYs[num]/arr)/psc;
}

void PWMBuiltInStartChannel(int i)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(PWM_TIMs_Array[i],PWM_CHANNELs_Array[i]);
 800c294:	4a07      	ldr	r2, [pc, #28]	; (800c2b4 <PWMBuiltInStartChannel+0x28>)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c29c:	4a06      	ldr	r2, [pc, #24]	; (800c2b8 <PWMBuiltInStartChannel+0x2c>)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	f7f8 ffc5 	bl	8005234 <HAL_TIM_PWM_Start>
}
 800c2aa:	bf00      	nop
 800c2ac:	3708      	adds	r7, #8
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	200001f8 	.word	0x200001f8
 800c2b8:	20000248 	.word	0x20000248

0800c2bc <PWMBuiltInStopChannel>:

void PWMBuiltInStopChannel(int i)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b082      	sub	sp, #8
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(PWM_TIMs_Array[i],PWM_CHANNELs_Array[i]);
 800c2c4:	4a07      	ldr	r2, [pc, #28]	; (800c2e4 <PWMBuiltInStopChannel+0x28>)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c2cc:	4a06      	ldr	r2, [pc, #24]	; (800c2e8 <PWMBuiltInStopChannel+0x2c>)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	f7f8 fff1 	bl	80052bc <HAL_TIM_PWM_Stop>
}
 800c2da:	bf00      	nop
 800c2dc:	3708      	adds	r7, #8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	200001f8 	.word	0x200001f8
 800c2e8:	20000248 	.word	0x20000248

0800c2ec <PWMBuiltInStart>:

void PWMBuiltInStart()
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b082      	sub	sp, #8
 800c2f0:	af00      	add	r7, sp, #0
	for(int i=0;i<BUILTIN_PWM_NUM;i++)
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	607b      	str	r3, [r7, #4]
 800c2f6:	e005      	b.n	800c304 <PWMBuiltInStart+0x18>
		PWMBuiltInStartChannel(i);
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f7ff ffc7 	bl	800c28c <PWMBuiltInStartChannel>
	for(int i=0;i<BUILTIN_PWM_NUM;i++)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	3301      	adds	r3, #1
 800c302:	607b      	str	r3, [r7, #4]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2b13      	cmp	r3, #19
 800c308:	ddf6      	ble.n	800c2f8 <PWMBuiltInStart+0xc>
}
 800c30a:	bf00      	nop
 800c30c:	3708      	adds	r7, #8
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
	...

0800c314 <PWMBuiltIn_init>:
	for(int i=0;i<BUILTIN_PWM_NUM;i++)
		PWMBuiltInStopChannel(i);
}

void PWMBuiltIn_init()
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
	for(int i=0;i<BUILTIN_PWM_NUM;i++)
 800c31a:	2300      	movs	r3, #0
 800c31c:	60fb      	str	r3, [r7, #12]
 800c31e:	e06f      	b.n	800c400 <PWMBuiltIn_init+0xec>
	{
		PWM_TIMs_CLOCKFREQUENCYs[i]=getTIM_SOURCECLK(PWM_TIMs_Array[i]);
 800c320:	4a3c      	ldr	r2, [pc, #240]	; (800c414 <PWMBuiltIn_init+0x100>)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c328:	4618      	mov	r0, r3
 800c32a:	f7ff fcff 	bl	800bd2c <getTIM_SOURCECLK>
 800c32e:	4601      	mov	r1, r0
 800c330:	4a39      	ldr	r2, [pc, #228]	; (800c418 <PWMBuiltIn_init+0x104>)
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int j=0;j<PWM_CRITICAL_FRE_NUM;j++)
 800c338:	2300      	movs	r3, #0
 800c33a:	60bb      	str	r3, [r7, #8]
 800c33c:	e04c      	b.n	800c3d8 <PWMBuiltIn_init+0xc4>
		{
			PWM_CriticalARR[j]=(uint32_t)(0x01<<PWM_CriticalARR_power[j])-1;
 800c33e:	4a37      	ldr	r2, [pc, #220]	; (800c41c <PWMBuiltIn_init+0x108>)
 800c340:	68bb      	ldr	r3, [r7, #8]
 800c342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c346:	2201      	movs	r2, #1
 800c348:	fa02 f303 	lsl.w	r3, r2, r3
 800c34c:	1e5a      	subs	r2, r3, #1
 800c34e:	4934      	ldr	r1, [pc, #208]	; (800c420 <PWMBuiltIn_init+0x10c>)
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			PWM_CriticalPSC[j]=(uint32_t)(0x01<<PWM_CriticalPSC_power[j])-1;
 800c356:	4a33      	ldr	r2, [pc, #204]	; (800c424 <PWMBuiltIn_init+0x110>)
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c35e:	2201      	movs	r2, #1
 800c360:	fa02 f303 	lsl.w	r3, r2, r3
 800c364:	1e5a      	subs	r2, r3, #1
 800c366:	4930      	ldr	r1, [pc, #192]	; (800c428 <PWMBuiltIn_init+0x114>)
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			float arr=(uint32_t)(PWM_CriticalARR[j]+1);
 800c36e:	4a2c      	ldr	r2, [pc, #176]	; (800c420 <PWMBuiltIn_init+0x10c>)
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c376:	3301      	adds	r3, #1
 800c378:	ee07 3a90 	vmov	s15, r3
 800c37c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c380:	edc7 7a01 	vstr	s15, [r7, #4]
			float psc=(uint32_t)(PWM_CriticalPSC[j]+1);
 800c384:	4a28      	ldr	r2, [pc, #160]	; (800c428 <PWMBuiltIn_init+0x114>)
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c38c:	3301      	adds	r3, #1
 800c38e:	ee07 3a90 	vmov	s15, r3
 800c392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c396:	edc7 7a00 	vstr	s15, [r7]
			PWM_CRITICAL_FRE[i][j]=((PWM_TIMs_CLOCKFREQUENCYs[i]/arr)/psc);  //be careful of overflow
 800c39a:	4a1f      	ldr	r2, [pc, #124]	; (800c418 <PWMBuiltIn_init+0x104>)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3a2:	ee07 3a90 	vmov	s15, r3
 800c3a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c3aa:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c3b2:	ed97 7a00 	vldr	s14, [r7]
 800c3b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3ba:	491c      	ldr	r1, [pc, #112]	; (800c42c <PWMBuiltIn_init+0x118>)
 800c3bc:	68fa      	ldr	r2, [r7, #12]
 800c3be:	4613      	mov	r3, r2
 800c3c0:	009b      	lsls	r3, r3, #2
 800c3c2:	4413      	add	r3, r2
 800c3c4:	005b      	lsls	r3, r3, #1
 800c3c6:	68ba      	ldr	r2, [r7, #8]
 800c3c8:	4413      	add	r3, r2
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	440b      	add	r3, r1
 800c3ce:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0;j<PWM_CRITICAL_FRE_NUM;j++)
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	60bb      	str	r3, [r7, #8]
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	2b09      	cmp	r3, #9
 800c3dc:	ddaf      	ble.n	800c33e <PWMBuiltIn_init+0x2a>
		}
		PWMBuiltIn_writeDuty(i,0);
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800c430 <PWMBuiltIn_init+0x11c>
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f7ff fcd4 	bl	800bd94 <PWMBuiltIn_writeDuty>
		PWMBuiltIn_writeFrequency(i,40);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800c434 <PWMBuiltIn_init+0x120>
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f7ff fd6b 	bl	800bed0 <PWMBuiltIn_writeFrequency>
	for(int i=0;i<BUILTIN_PWM_NUM;i++)
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	60fb      	str	r3, [r7, #12]
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	2b13      	cmp	r3, #19
 800c404:	dd8c      	ble.n	800c320 <PWMBuiltIn_init+0xc>

	}
	PWMBuiltInStart();
 800c406:	f7ff ff71 	bl	800c2ec <PWMBuiltInStart>
}
 800c40a:	bf00      	nop
 800c40c:	3710      	adds	r7, #16
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}
 800c412:	bf00      	nop
 800c414:	200001f8 	.word	0x200001f8
 800c418:	20000870 	.word	0x20000870
 800c41c:	20000298 	.word	0x20000298
 800c420:	200008c0 	.word	0x200008c0
 800c424:	200002c0 	.word	0x200002c0
 800c428:	200008e8 	.word	0x200008e8
 800c42c:	20000910 	.word	0x20000910
 800c430:	00000000 	.word	0x00000000
 800c434:	42200000 	.word	0x42200000

0800c438 <kalman_StoreMeasure>:

static void kalmanInitSizeMem(KALMAN_FILTER *s);
static void kalman_step(KALMAN_FILTER *s);

static void kalman_StoreMeasure(KALMAN_FILTER *ptKalmanFilter, uint8_t num,float z)
{
 800c438:	b480      	push	{r7}
 800c43a:	b085      	sub	sp, #20
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	460b      	mov	r3, r1
 800c442:	ed87 0a01 	vstr	s0, [r7, #4]
 800c446:	72fb      	strb	r3, [r7, #11]
	ptKalmanFilter->Z.pData[num] = z;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c44c:	7afb      	ldrb	r3, [r7, #11]
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	4413      	add	r3, r2
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	601a      	str	r2, [r3, #0]
}
 800c456:	bf00      	nop
 800c458:	3714      	adds	r7, #20
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
	...

0800c464 <kalman_setQ>:


void kalman_setQ(KALMAN_FILTER *ptKalmanFilter, float *pQ)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	6039      	str	r1, [r7, #0]
	float dt=ptKalmanFilter->dt;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c474:	60fb      	str	r3, [r7, #12]
	if(ptKalmanFilter->kalmanType == KALMAN_CONST_VELOCITY)
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d15b      	bne.n	800c538 <kalman_setQ+0xd4>
		{
		ptKalmanFilter->Q.pData[0]=(*pQ)*dt*dt*dt*dt/4.0f;
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	ed93 7a00 	vldr	s14, [r3]
 800c486:	edd7 7a03 	vldr	s15, [r7, #12]
 800c48a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c48e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c492:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c496:	edd7 7a03 	vldr	s15, [r7, #12]
 800c49a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c49e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4aa:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800c4ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c4b2:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[1]=(*pQ)*dt*dt*dt/2.0f;
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	ed93 7a00 	vldr	s14, [r3]
 800c4bc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4c4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4cc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4d8:	3304      	adds	r3, #4
 800c4da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c4de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c4e2:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[2]=(*pQ)*dt*dt*dt/2.0f;
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	ed93 7a00 	vldr	s14, [r3]
 800c4ec:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4f4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4fc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c500:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c508:	3308      	adds	r3, #8
 800c50a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c50e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c512:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[3]=(*pQ)*dt*dt;
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	ed93 7a00 	vldr	s14, [r3]
 800c51c:	edd7 7a03 	vldr	s15, [r7, #12]
 800c520:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c528:	330c      	adds	r3, #12
 800c52a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c52e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c532:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[5]=(*pQ)*dt*dt*dt/2.0f;
		ptKalmanFilter->Q.pData[6]=(*pQ)*dt*dt*dt*dt/6.0f;
		ptKalmanFilter->Q.pData[7]=(*pQ)*dt*dt*dt/2.0f;
		ptKalmanFilter->Q.pData[8]=(*pQ)*dt*dt;
	}
}
 800c536:	e0fc      	b.n	800c732 <kalman_setQ+0x2ce>
	else if(ptKalmanFilter->kalmanType == KALMAN_CONST_ACCELERATION)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800c53e:	2b01      	cmp	r3, #1
 800c540:	f040 80f7 	bne.w	800c732 <kalman_setQ+0x2ce>
		ptKalmanFilter->Q.pData[0]=(*pQ)*dt*dt*dt*dt*dt*dt/36.0f;
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	ed93 7a00 	vldr	s14, [r3]
 800c54a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c54e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c552:	edd7 7a03 	vldr	s15, [r7, #12]
 800c556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c55a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c55e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c562:	edd7 7a03 	vldr	s15, [r7, #12]
 800c566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c56a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c56e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c572:	edd7 7a03 	vldr	s15, [r7, #12]
 800c576:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c57e:	eddf 6a70 	vldr	s13, [pc, #448]	; 800c740 <kalman_setQ+0x2dc>
 800c582:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c586:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[1]=(*pQ)*dt*dt*dt*dt*dt/12.0f;
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	ed93 7a00 	vldr	s14, [r3]
 800c590:	edd7 7a03 	vldr	s15, [r7, #12]
 800c594:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c598:	edd7 7a03 	vldr	s15, [r7, #12]
 800c59c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5a0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5a8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5bc:	3304      	adds	r3, #4
 800c5be:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 800c5c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c5c6:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[2]=(*pQ)*dt*dt*dt*dt/6.0f;
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	ed93 7a00 	vldr	s14, [r3]
 800c5d0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5d8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5e0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5e8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5f4:	3308      	adds	r3, #8
 800c5f6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800c5fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c5fe:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[3]=(*pQ)*dt*dt*dt*dt*dt/12.0f;
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	ed93 7a00 	vldr	s14, [r3]
 800c608:	edd7 7a03 	vldr	s15, [r7, #12]
 800c60c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c610:	edd7 7a03 	vldr	s15, [r7, #12]
 800c614:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c618:	edd7 7a03 	vldr	s15, [r7, #12]
 800c61c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c620:	edd7 7a03 	vldr	s15, [r7, #12]
 800c624:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c628:	edd7 7a03 	vldr	s15, [r7, #12]
 800c62c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c634:	330c      	adds	r3, #12
 800c636:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 800c63a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c63e:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[4]=(*pQ)*dt*dt*dt*dt/4.0f;
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	ed93 7a00 	vldr	s14, [r3]
 800c648:	edd7 7a03 	vldr	s15, [r7, #12]
 800c64c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c650:	edd7 7a03 	vldr	s15, [r7, #12]
 800c654:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c658:	edd7 7a03 	vldr	s15, [r7, #12]
 800c65c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c660:	edd7 7a03 	vldr	s15, [r7, #12]
 800c664:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c66c:	3310      	adds	r3, #16
 800c66e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800c672:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c676:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[5]=(*pQ)*dt*dt*dt/2.0f;
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	ed93 7a00 	vldr	s14, [r3]
 800c680:	edd7 7a03 	vldr	s15, [r7, #12]
 800c684:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c688:	edd7 7a03 	vldr	s15, [r7, #12]
 800c68c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c690:	edd7 7a03 	vldr	s15, [r7, #12]
 800c694:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c69c:	3314      	adds	r3, #20
 800c69e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c6a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c6a6:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[6]=(*pQ)*dt*dt*dt*dt/6.0f;
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	ed93 7a00 	vldr	s14, [r3]
 800c6b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6b8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6c0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6c8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6d4:	3318      	adds	r3, #24
 800c6d6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800c6da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c6de:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[7]=(*pQ)*dt*dt*dt/2.0f;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	ed93 7a00 	vldr	s14, [r3]
 800c6e8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6f0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6f8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c704:	331c      	adds	r3, #28
 800c706:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c70a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c70e:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->Q.pData[8]=(*pQ)*dt*dt;
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	ed93 7a00 	vldr	s14, [r3]
 800c718:	edd7 7a03 	vldr	s15, [r7, #12]
 800c71c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c724:	3320      	adds	r3, #32
 800c726:	edd7 7a03 	vldr	s15, [r7, #12]
 800c72a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c72e:	edc3 7a00 	vstr	s15, [r3]
}
 800c732:	bf00      	nop
 800c734:	3714      	adds	r7, #20
 800c736:	46bd      	mov	sp, r7
 800c738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73c:	4770      	bx	lr
 800c73e:	bf00      	nop
 800c740:	42100000 	.word	0x42100000

0800c744 <kalman_setR>:

void kalman_setR(KALMAN_FILTER *ptKalmanFilter, float *pR)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	6039      	str	r1, [r7, #0]
	if(ptKalmanFilter->kalmanType == KALMAN_CONST_VELOCITY){
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800c754:	2b00      	cmp	r3, #0
 800c756:	d105      	bne.n	800c764 <kalman_setR+0x20>
		ptKalmanFilter->R.pData[0]=*pR;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c75c:	683a      	ldr	r2, [r7, #0]
 800c75e:	6812      	ldr	r2, [r2, #0]
 800c760:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[5]=0;
		ptKalmanFilter->R.pData[6]=0;
		ptKalmanFilter->R.pData[7]=0;
		ptKalmanFilter->R.pData[8]=*(pR+2);
	}
}
 800c762:	e039      	b.n	800c7d8 <kalman_setR+0x94>
	else if(ptKalmanFilter->kalmanType == KALMAN_CONST_ACCELERATION)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d134      	bne.n	800c7d8 <kalman_setR+0x94>
		ptKalmanFilter->R.pData[0]=*pR;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c772:	683a      	ldr	r2, [r7, #0]
 800c774:	6812      	ldr	r2, [r2, #0]
 800c776:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[1]=0;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c77c:	3304      	adds	r3, #4
 800c77e:	f04f 0200 	mov.w	r2, #0
 800c782:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[2]=0;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c788:	3308      	adds	r3, #8
 800c78a:	f04f 0200 	mov.w	r2, #0
 800c78e:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[3]=0;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c794:	330c      	adds	r3, #12
 800c796:	f04f 0200 	mov.w	r2, #0
 800c79a:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[4]=*(pR+1);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7a0:	3310      	adds	r3, #16
 800c7a2:	683a      	ldr	r2, [r7, #0]
 800c7a4:	6852      	ldr	r2, [r2, #4]
 800c7a6:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[5]=0;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7ac:	3314      	adds	r3, #20
 800c7ae:	f04f 0200 	mov.w	r2, #0
 800c7b2:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[6]=0;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7b8:	3318      	adds	r3, #24
 800c7ba:	f04f 0200 	mov.w	r2, #0
 800c7be:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[7]=0;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7c4:	331c      	adds	r3, #28
 800c7c6:	f04f 0200 	mov.w	r2, #0
 800c7ca:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->R.pData[8]=*(pR+2);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7d0:	3320      	adds	r3, #32
 800c7d2:	683a      	ldr	r2, [r7, #0]
 800c7d4:	6892      	ldr	r2, [r2, #8]
 800c7d6:	601a      	str	r2, [r3, #0]
}
 800c7d8:	bf00      	nop
 800c7da:	370c      	adds	r7, #12
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <newSimpleKalmanFilter>:

KALMAN_FILTER  *newSimpleKalmanFilter(float q,float r,float dt)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	ed87 0a03 	vstr	s0, [r7, #12]
 800c7ee:	edc7 0a02 	vstr	s1, [r7, #8]
 800c7f2:	ed87 1a01 	vstr	s2, [r7, #4]
	KALMAN_FILTER *pk=KALMANFILTER(&q,&r,dt,KALMAN_CONST_VELOCITY);
 800c7f6:	f107 0108 	add.w	r1, r7, #8
 800c7fa:	f107 030c 	add.w	r3, r7, #12
 800c7fe:	2200      	movs	r2, #0
 800c800:	ed97 0a01 	vldr	s0, [r7, #4]
 800c804:	4618      	mov	r0, r3
 800c806:	f000 f807 	bl	800c818 <KALMANFILTER>
 800c80a:	6178      	str	r0, [r7, #20]
	return pk;
 800c80c:	697b      	ldr	r3, [r7, #20]
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3718      	adds	r7, #24
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}
	...

0800c818 <KALMANFILTER>:

KALMAN_FILTER * KALMANFILTER(float *pQ, float *pR,float dt,uint16_t kalmanType)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b086      	sub	sp, #24
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	ed87 0a01 	vstr	s0, [r7, #4]
 800c826:	4613      	mov	r3, r2
 800c828:	807b      	strh	r3, [r7, #2]
	KALMAN_FILTER * ptKalmanFilter = (KALMAN_FILTER *)malloc(sizeof(KALMAN_FILTER));
 800c82a:	20c4      	movs	r0, #196	; 0xc4
 800c82c:	f001 fc1a 	bl	800e064 <malloc>
 800c830:	4603      	mov	r3, r0
 800c832:	617b      	str	r3, [r7, #20]
	if(ptKalmanFilter==NULL)
 800c834:	697b      	ldr	r3, [r7, #20]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d101      	bne.n	800c83e <KALMANFILTER+0x26>
		return NULL;
 800c83a:	2300      	movs	r3, #0
 800c83c:	e10e      	b.n	800ca5c <KALMANFILTER+0x244>
	memset(ptKalmanFilter,0,sizeof(KALMAN_FILTER));
 800c83e:	22c4      	movs	r2, #196	; 0xc4
 800c840:	2100      	movs	r1, #0
 800c842:	6978      	ldr	r0, [r7, #20]
 800c844:	f001 fc21 	bl	800e08a <memset>

	//allocate memory on heap basd on kalman filter kalmanType
	ptKalmanFilter->kalmanType = kalmanType;
 800c848:	697b      	ldr	r3, [r7, #20]
 800c84a:	887a      	ldrh	r2, [r7, #2]
 800c84c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
	kalmanInitSizeMem(ptKalmanFilter);
 800c850:	6978      	ldr	r0, [r7, #20]
 800c852:	f000 f90f 	bl	800ca74 <kalmanInitSizeMem>

	//attach methods
	ptKalmanFilter->step = kalman_step;
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	4a82      	ldr	r2, [pc, #520]	; (800ca64 <KALMANFILTER+0x24c>)
 800c85a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ptKalmanFilter->setQ = kalman_setQ;
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	4a81      	ldr	r2, [pc, #516]	; (800ca68 <KALMANFILTER+0x250>)
 800c862:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ptKalmanFilter->setR = kalman_setR;
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	4a80      	ldr	r2, [pc, #512]	; (800ca6c <KALMANFILTER+0x254>)
 800c86a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ptKalmanFilter->store = kalman_StoreMeasure;
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	4a7f      	ldr	r2, [pc, #508]	; (800ca70 <KALMANFILTER+0x258>)
 800c872:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	//update rate 0.001s
	ptKalmanFilter->dt = dt;
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	687a      	ldr	r2, [r7, #4]
 800c87a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

	//init values
	if(kalmanType == KALMAN_CONST_ACCELERATION){
 800c87e:	887b      	ldrh	r3, [r7, #2]
 800c880:	2b01      	cmp	r3, #1
 800c882:	f040 8095 	bne.w	800c9b0 <KALMANFILTER+0x198>
		ptKalmanFilter->A.pData[0]=1;
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	695b      	ldr	r3, [r3, #20]
 800c88a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c88e:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[1]=dt;
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	695b      	ldr	r3, [r3, #20]
 800c894:	3304      	adds	r3, #4
 800c896:	687a      	ldr	r2, [r7, #4]
 800c898:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[2]=dt*dt/2;
 800c89a:	ed97 7a01 	vldr	s14, [r7, #4]
 800c89e:	edd7 7a01 	vldr	s15, [r7, #4]
 800c8a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	695b      	ldr	r3, [r3, #20]
 800c8aa:	3308      	adds	r3, #8
 800c8ac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c8b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c8b4:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->A.pData[3]=0;
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	695b      	ldr	r3, [r3, #20]
 800c8bc:	330c      	adds	r3, #12
 800c8be:	f04f 0200 	mov.w	r2, #0
 800c8c2:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[4]=1;
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	695b      	ldr	r3, [r3, #20]
 800c8c8:	3310      	adds	r3, #16
 800c8ca:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c8ce:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[5]=dt;
 800c8d0:	697b      	ldr	r3, [r7, #20]
 800c8d2:	695b      	ldr	r3, [r3, #20]
 800c8d4:	3314      	adds	r3, #20
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[6]=0;
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	695b      	ldr	r3, [r3, #20]
 800c8de:	3318      	adds	r3, #24
 800c8e0:	f04f 0200 	mov.w	r2, #0
 800c8e4:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[7]=0;
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	695b      	ldr	r3, [r3, #20]
 800c8ea:	331c      	adds	r3, #28
 800c8ec:	f04f 0200 	mov.w	r2, #0
 800c8f0:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[8]=1;
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	695b      	ldr	r3, [r3, #20]
 800c8f6:	3320      	adds	r3, #32
 800c8f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c8fc:	601a      	str	r2, [r3, #0]

		ptKalmanFilter->B.pData[0]=0;
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	69db      	ldr	r3, [r3, #28]
 800c902:	f04f 0200 	mov.w	r2, #0
 800c906:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->B.pData[1]=0;
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	69db      	ldr	r3, [r3, #28]
 800c90c:	3304      	adds	r3, #4
 800c90e:	f04f 0200 	mov.w	r2, #0
 800c912:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->B.pData[2]=1;
 800c914:	697b      	ldr	r3, [r7, #20]
 800c916:	69db      	ldr	r3, [r3, #28]
 800c918:	3308      	adds	r3, #8
 800c91a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c91e:	601a      	str	r2, [r3, #0]

		ptKalmanFilter->H.pData[0]=1;
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c924:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c928:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[1]=0;
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c92e:	3304      	adds	r3, #4
 800c930:	f04f 0200 	mov.w	r2, #0
 800c934:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[2]=0;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c93a:	3308      	adds	r3, #8
 800c93c:	f04f 0200 	mov.w	r2, #0
 800c940:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[3]=0;
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c946:	330c      	adds	r3, #12
 800c948:	f04f 0200 	mov.w	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[4]=1;
 800c94e:	697b      	ldr	r3, [r7, #20]
 800c950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c952:	3310      	adds	r3, #16
 800c954:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c958:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[5]=0;
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c95e:	3314      	adds	r3, #20
 800c960:	f04f 0200 	mov.w	r2, #0
 800c964:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[6]=0;
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c96a:	3318      	adds	r3, #24
 800c96c:	f04f 0200 	mov.w	r2, #0
 800c970:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[7]=0;
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c976:	331c      	adds	r3, #28
 800c978:	f04f 0200 	mov.w	r2, #0
 800c97c:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[8]=1;
 800c97e:	697b      	ldr	r3, [r7, #20]
 800c980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c982:	3320      	adds	r3, #32
 800c984:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c988:	601a      	str	r2, [r3, #0]

		arm_mat_trans_f32(&ptKalmanFilter->A,&ptKalmanFilter->At);
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	f103 0210 	add.w	r2, r3, #16
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	3350      	adds	r3, #80	; 0x50
 800c994:	4619      	mov	r1, r3
 800c996:	4610      	mov	r0, r2
 800c998:	f7f4 fa93 	bl	8000ec2 <arm_mat_trans_f32>
		arm_mat_trans_f32(&ptKalmanFilter->H,&ptKalmanFilter->Ht);
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	f103 0220 	add.w	r2, r3, #32
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	3358      	adds	r3, #88	; 0x58
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	4610      	mov	r0, r2
 800c9aa:	f7f4 fa8a 	bl	8000ec2 <arm_mat_trans_f32>
 800c9ae:	e048      	b.n	800ca42 <KALMANFILTER+0x22a>
	}
	else if(kalmanType == KALMAN_CONST_VELOCITY){
 800c9b0:	887b      	ldrh	r3, [r7, #2]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d145      	bne.n	800ca42 <KALMANFILTER+0x22a>
		ptKalmanFilter->A.pData[0]=1;
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	695b      	ldr	r3, [r3, #20]
 800c9ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c9be:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[1]=dt;
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	695b      	ldr	r3, [r3, #20]
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[2]=0;
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	695b      	ldr	r3, [r3, #20]
 800c9ce:	3308      	adds	r3, #8
 800c9d0:	f04f 0200 	mov.w	r2, #0
 800c9d4:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->A.pData[3]=1;
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	695b      	ldr	r3, [r3, #20]
 800c9da:	330c      	adds	r3, #12
 800c9dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c9e0:	601a      	str	r2, [r3, #0]

		ptKalmanFilter->B.pData[0]=dt*dt/2.0f;
 800c9e2:	ed97 7a01 	vldr	s14, [r7, #4]
 800c9e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c9ee:	697b      	ldr	r3, [r7, #20]
 800c9f0:	69db      	ldr	r3, [r3, #28]
 800c9f2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c9f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c9fa:	edc3 7a00 	vstr	s15, [r3]
		ptKalmanFilter->B.pData[1]=dt;
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	69db      	ldr	r3, [r3, #28]
 800ca02:	3304      	adds	r3, #4
 800ca04:	687a      	ldr	r2, [r7, #4]
 800ca06:	601a      	str	r2, [r3, #0]

		ptKalmanFilter->H.pData[0]=1;
 800ca08:	697b      	ldr	r3, [r7, #20]
 800ca0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca0c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ca10:	601a      	str	r2, [r3, #0]
		ptKalmanFilter->H.pData[1]=0;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca16:	3304      	adds	r3, #4
 800ca18:	f04f 0200 	mov.w	r2, #0
 800ca1c:	601a      	str	r2, [r3, #0]
		
		arm_mat_trans_f32(&ptKalmanFilter->A,&ptKalmanFilter->At);
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	f103 0210 	add.w	r2, r3, #16
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	3350      	adds	r3, #80	; 0x50
 800ca28:	4619      	mov	r1, r3
 800ca2a:	4610      	mov	r0, r2
 800ca2c:	f7f4 fa49 	bl	8000ec2 <arm_mat_trans_f32>
		arm_mat_trans_f32(&ptKalmanFilter->H,&ptKalmanFilter->Ht);
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	f103 0220 	add.w	r2, r3, #32
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	3358      	adds	r3, #88	; 0x58
 800ca3a:	4619      	mov	r1, r3
 800ca3c:	4610      	mov	r0, r2
 800ca3e:	f7f4 fa40 	bl	8000ec2 <arm_mat_trans_f32>
	}

	ptKalmanFilter->setQ(ptKalmanFilter,pQ);
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ca48:	68f9      	ldr	r1, [r7, #12]
 800ca4a:	6978      	ldr	r0, [r7, #20]
 800ca4c:	4798      	blx	r3
	ptKalmanFilter->setR(ptKalmanFilter,pR);
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	6978      	ldr	r0, [r7, #20]
 800ca58:	4798      	blx	r3

	return ptKalmanFilter;
 800ca5a:	697b      	ldr	r3, [r7, #20]
	
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	3718      	adds	r7, #24
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}
 800ca64:	0800cde5 	.word	0x0800cde5
 800ca68:	0800c465 	.word	0x0800c465
 800ca6c:	0800c745 	.word	0x0800c745
 800ca70:	0800c439 	.word	0x0800c439

0800ca74 <kalmanInitSizeMem>:




void kalmanInitSizeMem(KALMAN_FILTER *ptKalmanFilter)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
	if(ptKalmanFilter->kalmanType == KALMAN_CONST_ACCELERATION){
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800ca82:	2b01      	cmp	r3, #1
 800ca84:	f040 80d9 	bne.w	800cc3a <kalmanInitSizeMem+0x1c6>

		//allocate memory
		ptKalmanFilter->pMem = (void *)malloc(sizeof(KALMAN_STATE_MEM_FUL));
 800ca88:	f44f 700b 	mov.w	r0, #556	; 0x22c
 800ca8c:	f001 faea 	bl	800e064 <malloc>
 800ca90:	4603      	mov	r3, r0
 800ca92:	461a      	mov	r2, r3
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		KALMAN_STATE_MEM_FUL *pMemFul = (KALMAN_STATE_MEM_FUL *)(ptKalmanFilter->pMem);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800caa0:	60bb      	str	r3, [r7, #8]
		memset(pMemFul,0,sizeof(KALMAN_STATE_MEM_FUL));
 800caa2:	f44f 720b 	mov.w	r2, #556	; 0x22c
 800caa6:	2100      	movs	r1, #0
 800caa8:	68b8      	ldr	r0, [r7, #8]
 800caaa:	f001 faee 	bl	800e08a <memset>

		//link memory
		arm_mat_init_f32(&ptKalmanFilter->X,		N_State_Ful,			  1,	&(pMemFul->arrayX[0]));
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	2201      	movs	r2, #1
 800cab4:	2103      	movs	r1, #3
 800cab6:	f7f3 fe33 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->A,		N_State_Ful,	N_State_Ful,	&(pMemFul->arrayA[0]));
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f103 0010 	add.w	r0, r3, #16
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	330c      	adds	r3, #12
 800cac4:	2203      	movs	r2, #3
 800cac6:	2103      	movs	r1, #3
 800cac8:	f7f3 fe2a 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->B,		N_State_Ful,	M_Input_Ful,	&(pMemFul->arrayB[0]));
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f103 0018 	add.w	r0, r3, #24
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	3330      	adds	r3, #48	; 0x30
 800cad6:	2201      	movs	r2, #1
 800cad8:	2103      	movs	r1, #3
 800cada:	f7f3 fe21 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->U,		M_Input_Ful,			  1,	&(pMemFul->arrayU[0]));
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f103 0008 	add.w	r0, r3, #8
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	333c      	adds	r3, #60	; 0x3c
 800cae8:	2201      	movs	r2, #1
 800caea:	2101      	movs	r1, #1
 800caec:	f7f3 fe18 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->H,		L_Measure_Ful,	N_State_Ful,	&(pMemFul->arrayH[0]));
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f103 0020 	add.w	r0, r3, #32
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	3340      	adds	r3, #64	; 0x40
 800cafa:	2203      	movs	r2, #3
 800cafc:	2103      	movs	r1, #3
 800cafe:	f7f3 fe0f 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Z,		L_Measure_Ful,			  1,	&(pMemFul->arrayZ[0]));
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	33f4      	adds	r3, #244	; 0xf4
 800cb0c:	2201      	movs	r2, #1
 800cb0e:	2103      	movs	r1, #3
 800cb10:	f7f3 fe06 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->P,		N_State_Ful,	N_State_Ful,	&(pMemFul->arrayP[0]));
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	3364      	adds	r3, #100	; 0x64
 800cb1e:	2203      	movs	r2, #3
 800cb20:	2103      	movs	r1, #3
 800cb22:	f7f3 fdfd 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Q,		N_State_Ful,	N_State_Ful,	&(pMemFul->arrayQ[0]));
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	3388      	adds	r3, #136	; 0x88
 800cb30:	2203      	movs	r2, #3
 800cb32:	2103      	movs	r1, #3
 800cb34:	f7f3 fdf4 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->R,		L_Measure_Ful,	L_Measure_Ful,	&(pMemFul->arrayR[0]));
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	33ac      	adds	r3, #172	; 0xac
 800cb42:	2203      	movs	r2, #3
 800cb44:	2103      	movs	r1, #3
 800cb46:	f7f3 fdeb 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->K,		N_State_Ful,	L_Measure_Ful,	&(pMemFul->arrayK[0]));
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	33d0      	adds	r3, #208	; 0xd0
 800cb54:	2203      	movs	r2, #3
 800cb56:	2103      	movs	r1, #3
 800cb58:	f7f3 fde2 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->At,	N_State_Ful,	N_State_Ful,	&(pMemFul->arrayAt[0]));
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800cb68:	2203      	movs	r2, #3
 800cb6a:	2103      	movs	r1, #3
 800cb6c:	f7f3 fdd8 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Ht,	N_State_Ful,	L_Measure_Ful,	&(pMemFul->arrayHt[0]));
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800cb7c:	2203      	movs	r2, #3
 800cb7e:	2103      	movs	r1, #3
 800cb80:	f7f3 fdce 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NL,	N_State_Ful,	L_Measure_Ful,	&(pMemFul->arrayNL[0]));
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 800cb90:	2203      	movs	r2, #3
 800cb92:	2103      	movs	r1, #3
 800cb94:	f7f3 fdc4 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NN[0],	N_State_Ful,	N_State_Ful,	&(pMemFul->arrayNN[0][0]));
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800cba4:	2203      	movs	r2, #3
 800cba6:	2103      	movs	r1, #3
 800cba8:	f7f3 fdba 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NN[1],	N_State_Ful,	N_State_Ful,	&(pMemFul->arrayNN[1][0]));
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800cbb8:	2203      	movs	r2, #3
 800cbba:	2103      	movs	r1, #3
 800cbbc:	f7f3 fdb0 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->LL[0],	L_Measure_Ful,	L_Measure_Ful,	&(pMemFul->arrayLL[0][0]));
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800cbcc:	2203      	movs	r2, #3
 800cbce:	2103      	movs	r1, #3
 800cbd0:	f7f3 fda6 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->LL[1],	L_Measure_Ful,	L_Measure_Ful,	&(pMemFul->arrayLL[1][0]));
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f103 0080 	add.w	r0, r3, #128	; 0x80
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800cbe0:	2203      	movs	r2, #3
 800cbe2:	2103      	movs	r1, #3
 800cbe4:	f7f3 fd9c 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->L[0] ,	L_Measure_Ful,			    1,	&(pMemFul->arrayL[0][0]));
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f103 0088 	add.w	r0, r3, #136	; 0x88
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800cbf4:	2201      	movs	r2, #1
 800cbf6:	2103      	movs	r1, #3
 800cbf8:	f7f3 fd92 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->L[1] ,	L_Measure_Ful,				1,	&(pMemFul->arrayL[1][0]));
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f103 0090 	add.w	r0, r3, #144	; 0x90
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cc08:	2201      	movs	r2, #1
 800cc0a:	2103      	movs	r1, #3
 800cc0c:	f7f3 fd88 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->N[0] ,	N_State_Ful,				1,	&(pMemFul->arrayN[0][0]));
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f103 0098 	add.w	r0, r3, #152	; 0x98
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	2103      	movs	r1, #3
 800cc20:	f7f3 fd7e 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->N[1] ,	N_State_Ful,				1,	&(pMemFul->arrayN[1][0]));
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	f503 7308 	add.w	r3, r3, #544	; 0x220
 800cc30:	2201      	movs	r2, #1
 800cc32:	2103      	movs	r1, #3
 800cc34:	f7f3 fd74 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->L[0] ,	L_Measure_Sim,			    1,	&(pMemSim->arrayL[0][0]));
		arm_mat_init_f32(&ptKalmanFilter->L[1] ,	L_Measure_Sim,				1,	&(pMemSim->arrayL[1][0]));
		arm_mat_init_f32(&ptKalmanFilter->N[0] ,	N_State_Sim,				1,	&(pMemSim->arrayN[0][0]));
		arm_mat_init_f32(&ptKalmanFilter->N[1] ,	N_State_Sim,				1,	&(pMemSim->arrayN[1][0]));
	}
}
 800cc38:	e0d0      	b.n	800cddc <kalmanInitSizeMem+0x368>
	else if(ptKalmanFilter->kalmanType == KALMAN_CONST_VELOCITY ){
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	f040 80cb 	bne.w	800cddc <kalmanInitSizeMem+0x368>
		ptKalmanFilter->pMem = (void *)malloc(sizeof(KALMAN_STATE_MEM_SIM));
 800cc46:	20bc      	movs	r0, #188	; 0xbc
 800cc48:	f001 fa0c 	bl	800e064 <malloc>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	461a      	mov	r2, r3
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		KALMAN_STATE_MEM_SIM *pMemSim = (KALMAN_STATE_MEM_SIM *)(ptKalmanFilter->pMem);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cc5c:	60fb      	str	r3, [r7, #12]
		memset(pMemSim,0,sizeof(KALMAN_STATE_MEM_SIM));
 800cc5e:	22bc      	movs	r2, #188	; 0xbc
 800cc60:	2100      	movs	r1, #0
 800cc62:	68f8      	ldr	r0, [r7, #12]
 800cc64:	f001 fa11 	bl	800e08a <memset>
		arm_mat_init_f32(&ptKalmanFilter->X,		N_State_Sim,			  1,	&(pMemSim->arrayX[0]));
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	2102      	movs	r1, #2
 800cc70:	f7f3 fd56 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->A,		N_State_Sim,	N_State_Sim,	&(pMemSim->arrayA[0]));
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f103 0010 	add.w	r0, r3, #16
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	3308      	adds	r3, #8
 800cc7e:	2202      	movs	r2, #2
 800cc80:	2102      	movs	r1, #2
 800cc82:	f7f3 fd4d 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->B,		N_State_Sim,	M_Input_Sim,	&(pMemSim->arrayB[0]));
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f103 0018 	add.w	r0, r3, #24
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	3318      	adds	r3, #24
 800cc90:	2201      	movs	r2, #1
 800cc92:	2102      	movs	r1, #2
 800cc94:	f7f3 fd44 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->U,		M_Input_Sim,			  1,	&(pMemSim->arrayU[0]));
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f103 0008 	add.w	r0, r3, #8
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	3320      	adds	r3, #32
 800cca2:	2201      	movs	r2, #1
 800cca4:	2101      	movs	r1, #1
 800cca6:	f7f3 fd3b 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->H,		L_Measure_Sim,	N_State_Sim,	&(pMemSim->arrayH[0]));
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f103 0020 	add.w	r0, r3, #32
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	3324      	adds	r3, #36	; 0x24
 800ccb4:	2202      	movs	r2, #2
 800ccb6:	2101      	movs	r1, #1
 800ccb8:	f7f3 fd32 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Z,		L_Measure_Sim,			  1,	&(pMemSim->arrayZ[0]));
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	3358      	adds	r3, #88	; 0x58
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	2101      	movs	r1, #1
 800ccca:	f7f3 fd29 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->P,		N_State_Sim,	N_State_Sim,	&(pMemSim->arrayP[0]));
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	332c      	adds	r3, #44	; 0x2c
 800ccd8:	2202      	movs	r2, #2
 800ccda:	2102      	movs	r1, #2
 800ccdc:	f7f3 fd20 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Q,		N_State_Sim,	N_State_Sim,	&(pMemSim->arrayQ[0]));
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	333c      	adds	r3, #60	; 0x3c
 800ccea:	2202      	movs	r2, #2
 800ccec:	2102      	movs	r1, #2
 800ccee:	f7f3 fd17 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->R,		L_Measure_Sim,	L_Measure_Sim,	&(pMemSim->arrayR[0]));
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	334c      	adds	r3, #76	; 0x4c
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	2101      	movs	r1, #1
 800cd00:	f7f3 fd0e 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->K,		N_State_Sim,	L_Measure_Sim,	&(pMemSim->arrayK[0]));
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	3350      	adds	r3, #80	; 0x50
 800cd0e:	2201      	movs	r2, #1
 800cd10:	2102      	movs	r1, #2
 800cd12:	f7f3 fd05 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->At,	N_State_Sim,	N_State_Sim,	&(pMemSim->arrayAt[0]));
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	335c      	adds	r3, #92	; 0x5c
 800cd20:	2202      	movs	r2, #2
 800cd22:	2102      	movs	r1, #2
 800cd24:	f7f3 fcfc 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->Ht,	N_State_Sim,	L_Measure_Sim,	&(pMemSim->arrayHt[0]));
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	336c      	adds	r3, #108	; 0x6c
 800cd32:	2201      	movs	r2, #1
 800cd34:	2102      	movs	r1, #2
 800cd36:	f7f3 fcf3 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NL,	N_State_Sim,	L_Measure_Sim,	&(pMemSim->arrayNL[0]));
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	3374      	adds	r3, #116	; 0x74
 800cd44:	2201      	movs	r2, #1
 800cd46:	2102      	movs	r1, #2
 800cd48:	f7f3 fcea 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NN[0],	N_State_Sim,	N_State_Sim,	&(pMemSim->arrayNN[0][0]));
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	337c      	adds	r3, #124	; 0x7c
 800cd56:	2202      	movs	r2, #2
 800cd58:	2102      	movs	r1, #2
 800cd5a:	f7f3 fce1 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->NN[1],	N_State_Sim,	N_State_Sim,	&(pMemSim->arrayNN[1][0]));
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	338c      	adds	r3, #140	; 0x8c
 800cd68:	2202      	movs	r2, #2
 800cd6a:	2102      	movs	r1, #2
 800cd6c:	f7f3 fcd8 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->LL[0],	L_Measure_Sim,	L_Measure_Sim,	&(pMemSim->arrayLL[0][0]));
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	339c      	adds	r3, #156	; 0x9c
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	2101      	movs	r1, #1
 800cd7e:	f7f3 fccf 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->LL[1],	L_Measure_Sim,	L_Measure_Sim,	&(pMemSim->arrayLL[1][0]));
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f103 0080 	add.w	r0, r3, #128	; 0x80
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	33a0      	adds	r3, #160	; 0xa0
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	2101      	movs	r1, #1
 800cd90:	f7f3 fcc6 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->L[0] ,	L_Measure_Sim,			    1,	&(pMemSim->arrayL[0][0]));
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f103 0088 	add.w	r0, r3, #136	; 0x88
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	33a4      	adds	r3, #164	; 0xa4
 800cd9e:	2201      	movs	r2, #1
 800cda0:	2101      	movs	r1, #1
 800cda2:	f7f3 fcbd 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->L[1] ,	L_Measure_Sim,				1,	&(pMemSim->arrayL[1][0]));
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f103 0090 	add.w	r0, r3, #144	; 0x90
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	33a8      	adds	r3, #168	; 0xa8
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	2101      	movs	r1, #1
 800cdb4:	f7f3 fcb4 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->N[0] ,	N_State_Sim,				1,	&(pMemSim->arrayN[0][0]));
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f103 0098 	add.w	r0, r3, #152	; 0x98
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	33ac      	adds	r3, #172	; 0xac
 800cdc2:	2201      	movs	r2, #1
 800cdc4:	2102      	movs	r1, #2
 800cdc6:	f7f3 fcab 	bl	8000720 <arm_mat_init_f32>
		arm_mat_init_f32(&ptKalmanFilter->N[1] ,	N_State_Sim,				1,	&(pMemSim->arrayN[1][0]));
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	33b4      	adds	r3, #180	; 0xb4
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	2102      	movs	r1, #2
 800cdd8:	f7f3 fca2 	bl	8000720 <arm_mat_init_f32>
}
 800cddc:	bf00      	nop
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}

0800cde4 <kalman_step>:


static void kalman_step(KALMAN_FILTER *s)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b082      	sub	sp, #8
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
	//predict X=A*X
	arm_mat_mult_f32(&s->A,&s->X,&(s->N[0]));          //A*X -> N0  			 now N0 is a priori
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f103 0010 	add.w	r0, r3, #16
 800cdf2:	6879      	ldr	r1, [r7, #4]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	3398      	adds	r3, #152	; 0x98
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	f7f3 fee1 	bl	8000bc0 <arm_mat_mult_f32>

	//predict P=A*P*At+Q
	arm_mat_mult_f32(&s->A,&s->P,&(s->NN[0]));         //A*P -> NN0
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f103 0010 	add.w	r0, r3, #16
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	3368      	adds	r3, #104	; 0x68
 800ce0e:	461a      	mov	r2, r3
 800ce10:	f7f3 fed6 	bl	8000bc0 <arm_mat_mult_f32>
	arm_mat_mult_f32(&(s->NN[0]),&s->At,&(s->NN[1]));       //NN0*At -> NN1
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f103 0150 	add.w	r1, r3, #80	; 0x50
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	3370      	adds	r3, #112	; 0x70
 800ce24:	461a      	mov	r2, r3
 800ce26:	f7f3 fecb 	bl	8000bc0 <arm_mat_mult_f32>
	arm_mat_add_f32(&(s->NN[1]),&s->Q,&(s->NN[0]));         //NN1+Q -> NN0    		 now NN0 is a priori
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	3368      	adds	r3, #104	; 0x68
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	f7f3 fbd8 	bl	80005f0 <arm_mat_add_f32>

	//kalman_gain K=P*Ht*Inv(H*P*Ht+R)
	 arm_mat_mult_f32(&(s->NN[0]),&s->Ht,&s->NL);     		//P*Ht -> NL
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f103 0158 	add.w	r1, r3, #88	; 0x58
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	3360      	adds	r3, #96	; 0x60
 800ce50:	461a      	mov	r2, r3
 800ce52:	f7f3 feb5 	bl	8000bc0 <arm_mat_mult_f32>
	 arm_mat_mult_f32(&s->H,&s->NL,&(s->LL[0]));     	 	//H*NL -> LL0
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f103 0020 	add.w	r0, r3, #32
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f103 0160 	add.w	r1, r3, #96	; 0x60
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	3378      	adds	r3, #120	; 0x78
 800ce66:	461a      	mov	r2, r3
 800ce68:	f7f3 feaa 	bl	8000bc0 <arm_mat_mult_f32>
	 arm_mat_add_f32(&(s->LL[0]),&s->R,&(s->LL[1]));		//LL0+R -> LL1
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	3380      	adds	r3, #128	; 0x80
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	f7f3 fbb7 	bl	80005f0 <arm_mat_add_f32>
	 arm_mat_inverse_f32(&(s->LL[1]),&(s->LL[0]));  		// Inv(LL1) -> LL0     side effect: LL1 turn to identity due to Gauss-Jordan method.
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	3378      	adds	r3, #120	; 0x78
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	4610      	mov	r0, r2
 800ce90:	f7f3 fc5e 	bl	8000750 <arm_mat_inverse_f32>
	 arm_mat_mult_f32(&s->NL,&(s->LL[0]),&s->K);       	//NL*LL0 -> K       	 now K is K
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	3348      	adds	r3, #72	; 0x48
 800cea4:	461a      	mov	r2, r3
 800cea6:	f7f3 fe8b 	bl	8000bc0 <arm_mat_mult_f32>

	//update X=X+K*(Z-H*X)
     arm_mat_mult_f32(&s->H,&(s->N[0]),&(s->L[0]));     	//H*N0 -> LN0
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f103 0020 	add.w	r0, r3, #32
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f103 0198 	add.w	r1, r3, #152	; 0x98
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	3388      	adds	r3, #136	; 0x88
 800ceba:	461a      	mov	r2, r3
 800cebc:	f7f3 fe80 	bl	8000bc0 <arm_mat_mult_f32>
     arm_mat_sub_f32(&s->Z,&(s->L[0]),&(s->L[1]));          // (Z - LN0) -> LN1
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f103 0188 	add.w	r1, r3, #136	; 0x88
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	3390      	adds	r3, #144	; 0x90
 800ced0:	461a      	mov	r2, r3
 800ced2:	f7f3 ff5e 	bl	8000d92 <arm_mat_sub_f32>
     arm_mat_mult_f32(&s->K,&(s->L[1]),&(s->N[1])); 		//K*LN1 -> N1
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f103 0190 	add.w	r1, r3, #144	; 0x90
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	33a0      	adds	r3, #160	; 0xa0
 800cee6:	461a      	mov	r2, r3
 800cee8:	f7f3 fe6a 	bl	8000bc0 <arm_mat_mult_f32>
	 arm_mat_add_f32(&(s->N[0]),&(s->N[1]),&s->X);     		//X+Ht_temp -> X         now X is a posteriori
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f103 0098 	add.w	r0, r3, #152	; 0x98
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	33a0      	adds	r3, #160	; 0xa0
 800cef6:	687a      	ldr	r2, [r7, #4]
 800cef8:	4619      	mov	r1, r3
 800cefa:	f7f3 fb79 	bl	80005f0 <arm_mat_add_f32>

  //update P=P-K*H*P
     arm_mat_mult_f32(&s->K,&s->H,&s->P);              	//K*H -> P
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f103 0120 	add.w	r1, r3, #32
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	3330      	adds	r3, #48	; 0x30
 800cf0e:	461a      	mov	r2, r3
 800cf10:	f7f3 fe56 	bl	8000bc0 <arm_mat_mult_f32>
	 arm_mat_mult_f32(&s->P,&(s->NN[0]),&(s->NN[1]));       //P*NN0 -> NN1
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f103 0168 	add.w	r1, r3, #104	; 0x68
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	3370      	adds	r3, #112	; 0x70
 800cf24:	461a      	mov	r2, r3
 800cf26:	f7f3 fe4b 	bl	8000bc0 <arm_mat_mult_f32>
	 arm_mat_sub_f32(&(s->NN[0]),&(s->NN[1]),&s->P);		//NN0-NN1 -> P      	 now P is a posteriori
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	f103 0068 	add.w	r0, r3, #104	; 0x68
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f103 0170 	add.w	r1, r3, #112	; 0x70
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	3330      	adds	r3, #48	; 0x30
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	f7f3 ff29 	bl	8000d92 <arm_mat_sub_f32>

}
 800cf40:	bf00      	nop
 800cf42:	3708      	adds	r7, #8
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <initPID>:
	return pid->U;

}

void initPID(PID_Type *pid,float kp,float ki,float kd,float dt,float ilim,float ulim)
{
 800cf48:	b480      	push	{r7}
 800cf4a:	b089      	sub	sp, #36	; 0x24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	61f8      	str	r0, [r7, #28]
 800cf50:	ed87 0a06 	vstr	s0, [r7, #24]
 800cf54:	edc7 0a05 	vstr	s1, [r7, #20]
 800cf58:	ed87 1a04 	vstr	s2, [r7, #16]
 800cf5c:	edc7 1a03 	vstr	s3, [r7, #12]
 800cf60:	ed87 2a02 	vstr	s4, [r7, #8]
 800cf64:	edc7 2a01 	vstr	s5, [r7, #4]
	 pid->Kp=kp;
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	69ba      	ldr	r2, [r7, #24]
 800cf6c:	601a      	str	r2, [r3, #0]
	 pid->Ki=ki;
 800cf6e:	69fb      	ldr	r3, [r7, #28]
 800cf70:	697a      	ldr	r2, [r7, #20]
 800cf72:	605a      	str	r2, [r3, #4]
	 pid->Kd=kd;
 800cf74:	69fb      	ldr	r3, [r7, #28]
 800cf76:	693a      	ldr	r2, [r7, #16]
 800cf78:	609a      	str	r2, [r3, #8]

	 pid->Kpr=1;
 800cf7a:	69fb      	ldr	r3, [r7, #28]
 800cf7c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cf80:	60da      	str	r2, [r3, #12]
	 pid->Kdr=0.0f;
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	f04f 0200 	mov.w	r2, #0
 800cf88:	611a      	str	r2, [r3, #16]

	 pid->Dt=dt;
 800cf8a:	69fb      	ldr	r3, [r7, #28]
 800cf8c:	68fa      	ldr	r2, [r7, #12]
 800cf8e:	615a      	str	r2, [r3, #20]

	 pid->Direction=1;
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cf96:	649a      	str	r2, [r3, #72]	; 0x48


	 pid->Ypre = 0;
 800cf98:	69fb      	ldr	r3, [r7, #28]
 800cf9a:	f04f 0200 	mov.w	r2, #0
 800cf9e:	619a      	str	r2, [r3, #24]
	 pid->N = 15;
 800cfa0:	69fb      	ldr	r3, [r7, #28]
 800cfa2:	4a2f      	ldr	r2, [pc, #188]	; (800d060 <initPID+0x118>)
 800cfa4:	61da      	str	r2, [r3, #28]
	 pid->Td = pid->Kd/pid->Kp;
 800cfa6:	69fb      	ldr	r3, [r7, #28]
 800cfa8:	edd3 6a02 	vldr	s13, [r3, #8]
 800cfac:	69fb      	ldr	r3, [r7, #28]
 800cfae:	ed93 7a00 	vldr	s14, [r3]
 800cfb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfb6:	69fb      	ldr	r3, [r7, #28]
 800cfb8:	edc3 7a08 	vstr	s15, [r3, #32]
	 pid->Dcoeff[0]=pid->Td/(pid->Td+pid->N*pid->Dt);
 800cfbc:	69fb      	ldr	r3, [r7, #28]
 800cfbe:	edd3 6a08 	vldr	s13, [r3, #32]
 800cfc2:	69fb      	ldr	r3, [r7, #28]
 800cfc4:	ed93 7a08 	vldr	s14, [r3, #32]
 800cfc8:	69fb      	ldr	r3, [r7, #28]
 800cfca:	ed93 6a07 	vldr	s12, [r3, #28]
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	edd3 7a05 	vldr	s15, [r3, #20]
 800cfd4:	ee66 7a27 	vmul.f32	s15, s12, s15
 800cfd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cfdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfe0:	69fb      	ldr	r3, [r7, #28]
 800cfe2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	 pid->Dcoeff[1]=-pid->Kp*pid->N*pid->Dcoeff[0];
 800cfe6:	69fb      	ldr	r3, [r7, #28]
 800cfe8:	edd3 7a00 	vldr	s15, [r3]
 800cfec:	eeb1 7a67 	vneg.f32	s14, s15
 800cff0:	69fb      	ldr	r3, [r7, #28]
 800cff2:	edd3 7a07 	vldr	s15, [r3, #28]
 800cff6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800d000:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d004:	69fb      	ldr	r3, [r7, #28]
 800d006:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28


	 pid->P=0;
 800d00a:	69fb      	ldr	r3, [r7, #28]
 800d00c:	f04f 0200 	mov.w	r2, #0
 800d010:	63da      	str	r2, [r3, #60]	; 0x3c
	 pid->I=0;
 800d012:	69fb      	ldr	r3, [r7, #28]
 800d014:	f04f 0200 	mov.w	r2, #0
 800d018:	641a      	str	r2, [r3, #64]	; 0x40
	 pid->D=0;
 800d01a:	69fb      	ldr	r3, [r7, #28]
 800d01c:	f04f 0200 	mov.w	r2, #0
 800d020:	645a      	str	r2, [r3, #68]	; 0x44

	 pid->U=0;
 800d022:	69fb      	ldr	r3, [r7, #28]
 800d024:	f04f 0200 	mov.w	r2, #0
 800d028:	651a      	str	r2, [r3, #80]	; 0x50

	 pid->Imax = ilim;
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	68ba      	ldr	r2, [r7, #8]
 800d02e:	62da      	str	r2, [r3, #44]	; 0x2c
	 pid->Imin = -ilim;
 800d030:	edd7 7a02 	vldr	s15, [r7, #8]
 800d034:	eef1 7a67 	vneg.f32	s15, s15
 800d038:	69fb      	ldr	r3, [r7, #28]
 800d03a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	 pid->Umax=ulim;//5e-4;
 800d03e:	69fb      	ldr	r3, [r7, #28]
 800d040:	687a      	ldr	r2, [r7, #4]
 800d042:	635a      	str	r2, [r3, #52]	; 0x34
	 pid->Umin=-ulim;//-5e-4;
 800d044:	edd7 7a01 	vldr	s15, [r7, #4]
 800d048:	eef1 7a67 	vneg.f32	s15, s15
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
}
 800d052:	bf00      	nop
 800d054:	3724      	adds	r7, #36	; 0x24
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr
 800d05e:	bf00      	nop
 800d060:	41700000 	.word	0x41700000

0800d064 <newPID>:
	pid->Umin = -ulim;
}


PID_Type *newPID(float kp,float ki,float kd,float dt,float ilim,float ulim)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b088      	sub	sp, #32
 800d068:	af00      	add	r7, sp, #0
 800d06a:	ed87 0a05 	vstr	s0, [r7, #20]
 800d06e:	edc7 0a04 	vstr	s1, [r7, #16]
 800d072:	ed87 1a03 	vstr	s2, [r7, #12]
 800d076:	edc7 1a02 	vstr	s3, [r7, #8]
 800d07a:	ed87 2a01 	vstr	s4, [r7, #4]
 800d07e:	edc7 2a00 	vstr	s5, [r7]

	PID_Type *pp=(PID_Type *)malloc(sizeof(PID_Type));
 800d082:	2054      	movs	r0, #84	; 0x54
 800d084:	f000 ffee 	bl	800e064 <malloc>
 800d088:	4603      	mov	r3, r0
 800d08a:	61fb      	str	r3, [r7, #28]
	if(pp==NULL)
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d101      	bne.n	800d096 <newPID+0x32>
		return NULL;
 800d092:	2300      	movs	r3, #0
 800d094:	e014      	b.n	800d0c0 <newPID+0x5c>
	memset(pp,0,sizeof(PID_Type));
 800d096:	2254      	movs	r2, #84	; 0x54
 800d098:	2100      	movs	r1, #0
 800d09a:	69f8      	ldr	r0, [r7, #28]
 800d09c:	f000 fff5 	bl	800e08a <memset>
	initPID(pp,kp,ki,kd,dt,ilim,ulim);
 800d0a0:	edd7 2a00 	vldr	s5, [r7]
 800d0a4:	ed97 2a01 	vldr	s4, [r7, #4]
 800d0a8:	edd7 1a02 	vldr	s3, [r7, #8]
 800d0ac:	ed97 1a03 	vldr	s2, [r7, #12]
 800d0b0:	edd7 0a04 	vldr	s1, [r7, #16]
 800d0b4:	ed97 0a05 	vldr	s0, [r7, #20]
 800d0b8:	69f8      	ldr	r0, [r7, #28]
 800d0ba:	f7ff ff45 	bl	800cf48 <initPID>
	return pp;
 800d0be:	69fb      	ldr	r3, [r7, #28]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3720      	adds	r7, #32
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}

0800d0c8 <usart1CommandHandler>:




void usart1CommandHandler()
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	af00      	add	r7, sp, #0
	serialPort1Callback((char *)Usart1Device.RxBuf);
 800d0cc:	4802      	ldr	r0, [pc, #8]	; (800d0d8 <usart1CommandHandler+0x10>)
 800d0ce:	f7fe fce5 	bl	800ba9c <serialPort1Callback>

}
 800d0d2:	bf00      	nop
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop
 800d0d8:	2000cf5a 	.word	0x2000cf5a

0800d0dc <usart3CommandHandler>:
void usart3CommandHandler()
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b082      	sub	sp, #8
 800d0e0:	af00      	add	r7, sp, #0
	//since this termination is triggered by IDLE LINE, we keep looking for end of line '\r\n'
	int len=Usart3Device.countRxLineBuf+Usart3Device.countRxBuf;
 800d0e2:	4a3b      	ldr	r2, [pc, #236]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d0e4:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d0e8:	4413      	add	r3, r2
 800d0ea:	881b      	ldrh	r3, [r3, #0]
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	4a38      	ldr	r2, [pc, #224]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d0f0:	f241 7350 	movw	r3, #5968	; 0x1750
 800d0f4:	4413      	add	r3, r2
 800d0f6:	881b      	ldrh	r3, [r3, #0]
 800d0f8:	440b      	add	r3, r1
 800d0fa:	607b      	str	r3, [r7, #4]

	//If overflow Clear
	if(len>UART_RX_BUF_SIZE)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800d102:	dd12      	ble.n	800d12a <usart3CommandHandler+0x4e>
	{
		memset(Usart3Device.RxLineBuf,0,UART_RX_BUF_SIZE);
 800d104:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d108:	2100      	movs	r1, #0
 800d10a:	4832      	ldr	r0, [pc, #200]	; (800d1d4 <usart3CommandHandler+0xf8>)
 800d10c:	f000 ffbd 	bl	800e08a <memset>
		Usart3Device.pRxLineBuf=Usart3Device.RxLineBuf;
 800d110:	4a2f      	ldr	r2, [pc, #188]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d112:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d116:	4413      	add	r3, r2
 800d118:	4a2e      	ldr	r2, [pc, #184]	; (800d1d4 <usart3CommandHandler+0xf8>)
 800d11a:	601a      	str	r2, [r3, #0]
		Usart3Device.countRxLineBuf=0;
 800d11c:	4a2c      	ldr	r2, [pc, #176]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d11e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d122:	4413      	add	r3, r2
 800d124:	2200      	movs	r2, #0
 800d126:	801a      	strh	r2, [r3, #0]
			Usart3Device.pRxLineBuf=Usart3Device.RxLineBuf;
			Usart3Device.countRxLineBuf=0;
		}
	}

}
 800d128:	e04e      	b.n	800d1c8 <usart3CommandHandler+0xec>
		memcpy(&(Usart3Device.RxLineBuf[Usart3Device.countRxLineBuf]),Usart3Device.RxBuf,Usart3Device.countRxBuf);
 800d12a:	4a29      	ldr	r2, [pc, #164]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d12c:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d130:	4413      	add	r3, r2
 800d132:	881b      	ldrh	r3, [r3, #0]
 800d134:	461a      	mov	r2, r3
 800d136:	f241 43d0 	movw	r3, #5328	; 0x14d0
 800d13a:	4413      	add	r3, r2
 800d13c:	4a24      	ldr	r2, [pc, #144]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d13e:	1898      	adds	r0, r3, r2
 800d140:	4a23      	ldr	r2, [pc, #140]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d142:	f241 7350 	movw	r3, #5968	; 0x1750
 800d146:	4413      	add	r3, r2
 800d148:	881b      	ldrh	r3, [r3, #0]
 800d14a:	461a      	mov	r2, r3
 800d14c:	4922      	ldr	r1, [pc, #136]	; (800d1d8 <usart3CommandHandler+0xfc>)
 800d14e:	f000 ff91 	bl	800e074 <memcpy>
		Usart3Device.pRxLineBuf+=Usart3Device.countRxBuf;
 800d152:	4a1f      	ldr	r2, [pc, #124]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d154:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d158:	4413      	add	r3, r2
 800d15a:	681a      	ldr	r2, [r3, #0]
 800d15c:	491c      	ldr	r1, [pc, #112]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d15e:	f241 7350 	movw	r3, #5968	; 0x1750
 800d162:	440b      	add	r3, r1
 800d164:	881b      	ldrh	r3, [r3, #0]
 800d166:	441a      	add	r2, r3
 800d168:	4919      	ldr	r1, [pc, #100]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d16a:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d16e:	440b      	add	r3, r1
 800d170:	601a      	str	r2, [r3, #0]
		Usart3Device.countRxLineBuf=len;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	b299      	uxth	r1, r3
 800d176:	4a16      	ldr	r2, [pc, #88]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d178:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d17c:	4413      	add	r3, r2
 800d17e:	460a      	mov	r2, r1
 800d180:	801a      	strh	r2, [r3, #0]
		if (Usart3Device.RxLineBuf[Usart3Device.countRxLineBuf-1]=='\n')
 800d182:	4a13      	ldr	r2, [pc, #76]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d184:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d188:	4413      	add	r3, r2
 800d18a:	881b      	ldrh	r3, [r3, #0]
 800d18c:	3b01      	subs	r3, #1
 800d18e:	4a10      	ldr	r2, [pc, #64]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d190:	441a      	add	r2, r3
 800d192:	f241 43d0 	movw	r3, #5328	; 0x14d0
 800d196:	4413      	add	r3, r2
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	2b0a      	cmp	r3, #10
 800d19c:	d114      	bne.n	800d1c8 <usart3CommandHandler+0xec>
			serialReceiveCallback((char *)Usart3Device.RxLineBuf);
 800d19e:	480d      	ldr	r0, [pc, #52]	; (800d1d4 <usart3CommandHandler+0xf8>)
 800d1a0:	f7fe fc64 	bl	800ba6c <serialReceiveCallback>
			memset(Usart3Device.RxLineBuf,0,len);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	480a      	ldr	r0, [pc, #40]	; (800d1d4 <usart3CommandHandler+0xf8>)
 800d1ac:	f000 ff6d 	bl	800e08a <memset>
			Usart3Device.pRxLineBuf=Usart3Device.RxLineBuf;
 800d1b0:	4a07      	ldr	r2, [pc, #28]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d1b2:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d1b6:	4413      	add	r3, r2
 800d1b8:	4a06      	ldr	r2, [pc, #24]	; (800d1d4 <usart3CommandHandler+0xf8>)
 800d1ba:	601a      	str	r2, [r3, #0]
			Usart3Device.countRxLineBuf=0;
 800d1bc:	4a04      	ldr	r2, [pc, #16]	; (800d1d0 <usart3CommandHandler+0xf4>)
 800d1be:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800d1c2:	4413      	add	r3, r2
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	801a      	strh	r2, [r3, #0]
}
 800d1c8:	bf00      	nop
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	2000d3f0 	.word	0x2000d3f0
 800d1d4:	2000e8c0 	.word	0x2000e8c0
 800d1d8:	2000e6c6 	.word	0x2000e6c6

0800d1dc <usart2CommandHandler>:

void usart2CommandHandler()
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	af00      	add	r7, sp, #0
	//since this termination is triggered by IDLE LINE, we want to make sure it has the right number of bytes
		serialPort2Callback((char *)Usart2Device.RxBuf);
 800d1e0:	4802      	ldr	r0, [pc, #8]	; (800d1ec <usart2CommandHandler+0x10>)
 800d1e2:	f7fe fc69 	bl	800bab8 <serialPort2Callback>
}
 800d1e6:	bf00      	nop
 800d1e8:	bd80      	pop	{r7, pc}
 800d1ea:	bf00      	nop
 800d1ec:	2000b7ee 	.word	0x2000b7ee

0800d1f0 <UartCommandHandler>:
void UartCommandHandler(UART_DEVICE *UsartDevice)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b082      	sub	sp, #8
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
	if(UsartDevice == &Usart3Device)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a08      	ldr	r2, [pc, #32]	; (800d21c <UartCommandHandler+0x2c>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d102      	bne.n	800d206 <UartCommandHandler+0x16>
		usart3CommandHandler();
 800d200:	f7ff ff6c 	bl	800d0dc <usart3CommandHandler>
	else if(UsartDevice == &Usart2Device)
		usart2CommandHandler();
}
 800d204:	e005      	b.n	800d212 <UartCommandHandler+0x22>
	else if(UsartDevice == &Usart2Device)
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	4a05      	ldr	r2, [pc, #20]	; (800d220 <UartCommandHandler+0x30>)
 800d20a:	4293      	cmp	r3, r2
 800d20c:	d101      	bne.n	800d212 <UartCommandHandler+0x22>
		usart2CommandHandler();
 800d20e:	f7ff ffe5 	bl	800d1dc <usart2CommandHandler>
}
 800d212:	bf00      	nop
 800d214:	3708      	adds	r7, #8
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}
 800d21a:	bf00      	nop
 800d21c:	2000d3f0 	.word	0x2000d3f0
 800d220:	2000a518 	.word	0x2000a518

0800d224 <my_UsartInit>:


/*put this function in the main.c for initilization*/
void my_UsartInit()
{
 800d224:	b580      	push	{r7, lr}
 800d226:	af00      	add	r7, sp, #0

	memset(&printfBinStruct,0,sizeof(PRINTFBINSTRUCT));
 800d228:	f44f 7218 	mov.w	r2, #608	; 0x260
 800d22c:	2100      	movs	r1, #0
 800d22e:	4849      	ldr	r0, [pc, #292]	; (800d354 <my_UsartInit+0x130>)
 800d230:	f000 ff2b 	bl	800e08a <memset>
	printfBinStruct.header[0]=0x5a;
 800d234:	4b47      	ldr	r3, [pc, #284]	; (800d354 <my_UsartInit+0x130>)
 800d236:	225a      	movs	r2, #90	; 0x5a
 800d238:	701a      	strb	r2, [r3, #0]
	printfBinStruct.header[1]=0x5a;
 800d23a:	4b46      	ldr	r3, [pc, #280]	; (800d354 <my_UsartInit+0x130>)
 800d23c:	225a      	movs	r2, #90	; 0x5a
 800d23e:	705a      	strb	r2, [r3, #1]
	printfBinStruct.header[2]=0xa5;
 800d240:	4b44      	ldr	r3, [pc, #272]	; (800d354 <my_UsartInit+0x130>)
 800d242:	22a5      	movs	r2, #165	; 0xa5
 800d244:	709a      	strb	r2, [r3, #2]
	printfBinStruct.header[3]=0xa5;
 800d246:	4b43      	ldr	r3, [pc, #268]	; (800d354 <my_UsartInit+0x130>)
 800d248:	22a5      	movs	r2, #165	; 0xa5
 800d24a:	70da      	strb	r2, [r3, #3]

	printfBinStruct.pData=printfBinStruct.data;
 800d24c:	4b41      	ldr	r3, [pc, #260]	; (800d354 <my_UsartInit+0x130>)
 800d24e:	4a42      	ldr	r2, [pc, #264]	; (800d358 <my_UsartInit+0x134>)
 800d250:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c

	 memset(&Usart3Device,0,sizeof(Usart3Device));
 800d254:	f241 726c 	movw	r2, #5996	; 0x176c
 800d258:	2100      	movs	r1, #0
 800d25a:	4840      	ldr	r0, [pc, #256]	; (800d35c <my_UsartInit+0x138>)
 800d25c:	f000 ff15 	bl	800e08a <memset>
	 Usart3Device.huart = &huart3;
 800d260:	4b3e      	ldr	r3, [pc, #248]	; (800d35c <my_UsartInit+0x138>)
 800d262:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d266:	4a3e      	ldr	r2, [pc, #248]	; (800d360 <my_UsartInit+0x13c>)
 800d268:	601a      	str	r2, [r3, #0]
	 Usart3Device.pRxBuf = Usart3Device.RxBuf;
 800d26a:	4a3c      	ldr	r2, [pc, #240]	; (800d35c <my_UsartInit+0x138>)
 800d26c:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d270:	4413      	add	r3, r2
 800d272:	4a3c      	ldr	r2, [pc, #240]	; (800d364 <my_UsartInit+0x140>)
 800d274:	601a      	str	r2, [r3, #0]
	 Usart3Device.pRxLineBuf=Usart3Device.RxLineBuf;
 800d276:	4a39      	ldr	r2, [pc, #228]	; (800d35c <my_UsartInit+0x138>)
 800d278:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d27c:	4413      	add	r3, r2
 800d27e:	4a3a      	ldr	r2, [pc, #232]	; (800d368 <my_UsartInit+0x144>)
 800d280:	601a      	str	r2, [r3, #0]
	 Usart3Device.receveBinPtr = (RECEIVEBINSTRUCT *)Usart3Device.RxBuf;
 800d282:	4a36      	ldr	r2, [pc, #216]	; (800d35c <my_UsartInit+0x138>)
 800d284:	f241 7354 	movw	r3, #5972	; 0x1754
 800d288:	4413      	add	r3, r2
 800d28a:	4a36      	ldr	r2, [pc, #216]	; (800d364 <my_UsartInit+0x140>)
 800d28c:	601a      	str	r2, [r3, #0]
	 /*get ready for receive*/
	 HAL_UART_Receive_DMA(Usart3Device.huart, Usart3Device.RxBuf, UART_RX_BUF_SIZE-1);
 800d28e:	4b33      	ldr	r3, [pc, #204]	; (800d35c <my_UsartInit+0x138>)
 800d290:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d29a:	4932      	ldr	r1, [pc, #200]	; (800d364 <my_UsartInit+0x140>)
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7f9 f8ff 	bl	80064a0 <HAL_UART_Receive_DMA>

	 /*Enable USART_Rx IDLE Detection to stop USART1_Rx_DMA*/
	 __HAL_UART_ENABLE_IT(Usart3Device.huart, UART_IT_IDLE);
 800d2a2:	4b2e      	ldr	r3, [pc, #184]	; (800d35c <my_UsartInit+0x138>)
 800d2a4:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	4b2b      	ldr	r3, [pc, #172]	; (800d35c <my_UsartInit+0x138>)
 800d2b0:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f042 0210 	orr.w	r2, r2, #16
 800d2bc:	601a      	str	r2, [r3, #0]

	// memset(&Usart2Device,0,sizeof(Usart2Device));
	 Usart2Device.huart = &huart2;
 800d2be:	4b2b      	ldr	r3, [pc, #172]	; (800d36c <my_UsartInit+0x148>)
 800d2c0:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d2c4:	4a2a      	ldr	r2, [pc, #168]	; (800d370 <my_UsartInit+0x14c>)
 800d2c6:	601a      	str	r2, [r3, #0]
	 Usart2Device.pRxBuf = Usart2Device.RxBuf;
 800d2c8:	4a28      	ldr	r2, [pc, #160]	; (800d36c <my_UsartInit+0x148>)
 800d2ca:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d2ce:	4413      	add	r3, r2
 800d2d0:	4a28      	ldr	r2, [pc, #160]	; (800d374 <my_UsartInit+0x150>)
 800d2d2:	601a      	str	r2, [r3, #0]
	 Usart2Device.pRxLineBuf=Usart2Device.RxLineBuf;
 800d2d4:	4a25      	ldr	r2, [pc, #148]	; (800d36c <my_UsartInit+0x148>)
 800d2d6:	f241 63c4 	movw	r3, #5828	; 0x16c4
 800d2da:	4413      	add	r3, r2
 800d2dc:	4a26      	ldr	r2, [pc, #152]	; (800d378 <my_UsartInit+0x154>)
 800d2de:	601a      	str	r2, [r3, #0]
	 Usart2Device.receveBinPtr = (RECEIVEBINSTRUCT *)Usart2Device.RxBuf;
 800d2e0:	4a22      	ldr	r2, [pc, #136]	; (800d36c <my_UsartInit+0x148>)
 800d2e2:	f241 7354 	movw	r3, #5972	; 0x1754
 800d2e6:	4413      	add	r3, r2
 800d2e8:	4a22      	ldr	r2, [pc, #136]	; (800d374 <my_UsartInit+0x150>)
 800d2ea:	601a      	str	r2, [r3, #0]
	 /*get ready for receive*/
	 HAL_UART_Receive_DMA(Usart2Device.huart, Usart2Device.RxBuf, UART_RX_BUF_SIZE-1);
 800d2ec:	4b1f      	ldr	r3, [pc, #124]	; (800d36c <my_UsartInit+0x148>)
 800d2ee:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d2f8:	491e      	ldr	r1, [pc, #120]	; (800d374 <my_UsartInit+0x150>)
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7f9 f8d0 	bl	80064a0 <HAL_UART_Receive_DMA>

	 /*Enable USART_Rx IDLE Detection to stop USART1_Rx_DMA*/
	 __HAL_UART_ENABLE_IT(Usart2Device.huart, UART_IT_IDLE);
 800d300:	4b1a      	ldr	r3, [pc, #104]	; (800d36c <my_UsartInit+0x148>)
 800d302:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	681a      	ldr	r2, [r3, #0]
 800d30c:	4b17      	ldr	r3, [pc, #92]	; (800d36c <my_UsartInit+0x148>)
 800d30e:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f042 0210 	orr.w	r2, r2, #16
 800d31a:	601a      	str	r2, [r3, #0]

	 memset(&Usart1Device,0,sizeof(Usart1Device));
 800d31c:	f241 726c 	movw	r2, #5996	; 0x176c
 800d320:	2100      	movs	r1, #0
 800d322:	4816      	ldr	r0, [pc, #88]	; (800d37c <my_UsartInit+0x158>)
 800d324:	f000 feb1 	bl	800e08a <memset>
	 Usart1Device.huart = &huart1;
 800d328:	4b14      	ldr	r3, [pc, #80]	; (800d37c <my_UsartInit+0x158>)
 800d32a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d32e:	4a14      	ldr	r2, [pc, #80]	; (800d380 <my_UsartInit+0x15c>)
 800d330:	601a      	str	r2, [r3, #0]
	 Usart1Device.pRxBuf = Usart1Device.RxBuf;
 800d332:	4a12      	ldr	r2, [pc, #72]	; (800d37c <my_UsartInit+0x158>)
 800d334:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d338:	4413      	add	r3, r2
 800d33a:	4a12      	ldr	r2, [pc, #72]	; (800d384 <my_UsartInit+0x160>)
 800d33c:	601a      	str	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 800d33e:	4b10      	ldr	r3, [pc, #64]	; (800d380 <my_UsartInit+0x15c>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	4b0e      	ldr	r3, [pc, #56]	; (800d380 <my_UsartInit+0x15c>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f042 0220 	orr.w	r2, r2, #32
 800d34c:	601a      	str	r2, [r3, #0]

}
 800d34e:	bf00      	nop
 800d350:	bd80      	pop	{r7, pc}
 800d352:	bf00      	nop
 800d354:	20000c30 	.word	0x20000c30
 800d358:	20000c34 	.word	0x20000c34
 800d35c:	2000d3f0 	.word	0x2000d3f0
 800d360:	2000a158 	.word	0x2000a158
 800d364:	2000e6c6 	.word	0x2000e6c6
 800d368:	2000e8c0 	.word	0x2000e8c0
 800d36c:	2000a518 	.word	0x2000a518
 800d370:	2000a2b8 	.word	0x2000a2b8
 800d374:	2000b7ee 	.word	0x2000b7ee
 800d378:	2000b9e8 	.word	0x2000b9e8
 800d37c:	2000bc84 	.word	0x2000bc84
 800d380:	2000a238 	.word	0x2000a238
 800d384:	2000cf5a 	.word	0x2000cf5a

0800d388 <HAL_UART_RxIdleCallback>:
  HAL_UART_IRQHandler(&huart3);
}
*/

void HAL_UART_RxIdleCallback(UART_HandleTypeDef *huart)
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
	 uint32_t tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	69db      	ldr	r3, [r3, #28]
 800d396:	f003 0310 	and.w	r3, r3, #16
 800d39a:	2b10      	cmp	r3, #16
 800d39c:	bf0c      	ite	eq
 800d39e:	2301      	moveq	r3, #1
 800d3a0:	2300      	movne	r3, #0
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	60fb      	str	r3, [r7, #12]
	 uint32_t tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f003 0310 	and.w	r3, r3, #16
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	bf14      	ite	ne
 800d3b4:	2301      	movne	r3, #1
 800d3b6:	2300      	moveq	r3, #0
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	60bb      	str	r3, [r7, #8]

	 /* UART RX Idle interrupt*/
	 if((tmp_flag != RESET) && (tmp_it_source != RESET)){
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d01b      	beq.n	800d3fa <HAL_UART_RxIdleCallback+0x72>
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d018      	beq.n	800d3fa <HAL_UART_RxIdleCallback+0x72>

		 /*Clear Idle Flag*/
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	2210      	movs	r2, #16
 800d3ce:	621a      	str	r2, [r3, #32]

		/*receive flag*/
		if(huart == &huart3)
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	4a0d      	ldr	r2, [pc, #52]	; (800d408 <HAL_UART_RxIdleCallback+0x80>)
 800d3d4:	4293      	cmp	r3, r2
 800d3d6:	d106      	bne.n	800d3e6 <HAL_UART_RxIdleCallback+0x5e>
			Usart3Device.Received = 1;
 800d3d8:	4a0c      	ldr	r2, [pc, #48]	; (800d40c <HAL_UART_RxIdleCallback+0x84>)
 800d3da:	f241 7352 	movw	r3, #5970	; 0x1752
 800d3de:	4413      	add	r3, r2
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	801a      	strh	r2, [r3, #0]

		/*We stop the DMA in the polling task, not here, since some data are still on the fly now*/

	}

}
 800d3e4:	e009      	b.n	800d3fa <HAL_UART_RxIdleCallback+0x72>
		else if(huart == &huart2)
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	4a09      	ldr	r2, [pc, #36]	; (800d410 <HAL_UART_RxIdleCallback+0x88>)
 800d3ea:	4293      	cmp	r3, r2
 800d3ec:	d105      	bne.n	800d3fa <HAL_UART_RxIdleCallback+0x72>
			Usart2Device.Received = 1;
 800d3ee:	4a09      	ldr	r2, [pc, #36]	; (800d414 <HAL_UART_RxIdleCallback+0x8c>)
 800d3f0:	f241 7352 	movw	r3, #5970	; 0x1752
 800d3f4:	4413      	add	r3, r2
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	801a      	strh	r2, [r3, #0]
}
 800d3fa:	bf00      	nop
 800d3fc:	3714      	adds	r7, #20
 800d3fe:	46bd      	mov	sp, r7
 800d400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d404:	4770      	bx	lr
 800d406:	bf00      	nop
 800d408:	2000a158 	.word	0x2000a158
 800d40c:	2000d3f0 	.word	0x2000d3f0
 800d410:	2000a2b8 	.word	0x2000a2b8
 800d414:	2000a518 	.word	0x2000a518

0800d418 <_write>:

/*Redirect printf() by implementing (weak) _write function.
 *Every printf() call would store the output string in TxBuf[], ready for Usart DMA output instead of directly output*/
int _write(int file, char *pSrc, int len)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b086      	sub	sp, #24
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	60f8      	str	r0, [r7, #12]
 800d420:	60b9      	str	r1, [r7, #8]
 800d422:	607a      	str	r2, [r7, #4]
	uint8_t *pDes=Usart3Device.TxBuf[Usart3Device.producerTxBufNum];
 800d424:	4a40      	ldr	r2, [pc, #256]	; (800d528 <_write+0x110>)
 800d426:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d42a:	4413      	add	r3, r2
 800d42c:	881b      	ldrh	r3, [r3, #0]
 800d42e:	461a      	mov	r2, r3
 800d430:	f44f 7316 	mov.w	r3, #600	; 0x258
 800d434:	fb03 f302 	mul.w	r3, r3, r2
 800d438:	4a3b      	ldr	r2, [pc, #236]	; (800d528 <_write+0x110>)
 800d43a:	4413      	add	r3, r2
 800d43c:	617b      	str	r3, [r7, #20]

	//store the string to next buffer
	memcpy(pDes,pSrc,len);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	461a      	mov	r2, r3
 800d442:	68b9      	ldr	r1, [r7, #8]
 800d444:	6978      	ldr	r0, [r7, #20]
 800d446:	f000 fe15 	bl	800e074 <memcpy>
	*(pDes+len)='\0';
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	697a      	ldr	r2, [r7, #20]
 800d44e:	4413      	add	r3, r2
 800d450:	2200      	movs	r2, #0
 800d452:	701a      	strb	r2, [r3, #0]
	Usart3Device.countTxBuf[Usart3Device.producerTxBufNum] = len;
 800d454:	4a34      	ldr	r2, [pc, #208]	; (800d528 <_write+0x110>)
 800d456:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d45a:	4413      	add	r3, r2
 800d45c:	881b      	ldrh	r3, [r3, #0]
 800d45e:	687a      	ldr	r2, [r7, #4]
 800d460:	b291      	uxth	r1, r2
 800d462:	4a31      	ldr	r2, [pc, #196]	; (800d528 <_write+0x110>)
 800d464:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 800d468:	005b      	lsls	r3, r3, #1
 800d46a:	4413      	add	r3, r2
 800d46c:	460a      	mov	r2, r1
 800d46e:	80da      	strh	r2, [r3, #6]

	//add one bufferedTxNum, recording how many buffered strings that haven't been sent
	Usart3Device.bufferedTxNum++;
 800d470:	4a2d      	ldr	r2, [pc, #180]	; (800d528 <_write+0x110>)
 800d472:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d476:	4413      	add	r3, r2
 800d478:	881b      	ldrh	r3, [r3, #0]
 800d47a:	3301      	adds	r3, #1
 800d47c:	b299      	uxth	r1, r3
 800d47e:	4a2a      	ldr	r2, [pc, #168]	; (800d528 <_write+0x110>)
 800d480:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d484:	4413      	add	r3, r2
 800d486:	460a      	mov	r2, r1
 800d488:	801a      	strh	r2, [r3, #0]

	//Try to send just buffered string if this is the only one
	if(Usart3Device.bufferedTxNum == 1){
 800d48a:	4a27      	ldr	r2, [pc, #156]	; (800d528 <_write+0x110>)
 800d48c:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d490:	4413      	add	r3, r2
 800d492:	881b      	ldrh	r3, [r3, #0]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d11b      	bne.n	800d4d0 <_write+0xb8>
		HAL_UART_Transmit_DMA(Usart3Device.huart,pDes,Usart3Device.countTxBuf[Usart3Device.producerTxBufNum]);
 800d498:	4b23      	ldr	r3, [pc, #140]	; (800d528 <_write+0x110>)
 800d49a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d49e:	6818      	ldr	r0, [r3, #0]
 800d4a0:	4a21      	ldr	r2, [pc, #132]	; (800d528 <_write+0x110>)
 800d4a2:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d4a6:	4413      	add	r3, r2
 800d4a8:	881b      	ldrh	r3, [r3, #0]
 800d4aa:	4a1f      	ldr	r2, [pc, #124]	; (800d528 <_write+0x110>)
 800d4ac:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 800d4b0:	005b      	lsls	r3, r3, #1
 800d4b2:	4413      	add	r3, r2
 800d4b4:	88db      	ldrh	r3, [r3, #6]
 800d4b6:	461a      	mov	r2, r3
 800d4b8:	6979      	ldr	r1, [r7, #20]
 800d4ba:	f7f8 ff75 	bl	80063a8 <HAL_UART_Transmit_DMA>
		Usart3Device.TxStart = micros();
 800d4be:	f7fe fb0d 	bl	800badc <micros>
 800d4c2:	4601      	mov	r1, r0
 800d4c4:	4a18      	ldr	r2, [pc, #96]	; (800d528 <_write+0x110>)
 800d4c6:	f241 7358 	movw	r3, #5976	; 0x1758
 800d4ca:	4413      	add	r3, r2
 800d4cc:	6019      	str	r1, [r3, #0]
 800d4ce:	e00a      	b.n	800d4e6 <_write+0xce>
	}
	else{
	//TO DO, There is a bug here, when the builtInPWMFrequency is changed, the Usart3Devices would somehow suddenly lost the configurations
		Usart3Device.bufferedTxNum=Usart3Device.bufferedTxNum;
 800d4d0:	4a15      	ldr	r2, [pc, #84]	; (800d528 <_write+0x110>)
 800d4d2:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d4d6:	4413      	add	r3, r2
 800d4d8:	8819      	ldrh	r1, [r3, #0]
 800d4da:	4a13      	ldr	r2, [pc, #76]	; (800d528 <_write+0x110>)
 800d4dc:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d4e0:	4413      	add	r3, r2
 800d4e2:	460a      	mov	r2, r1
 800d4e4:	801a      	strh	r2, [r3, #0]
	}
	//move producerTxBufNum forward
	Usart3Device.producerTxBufNum++;
 800d4e6:	4a10      	ldr	r2, [pc, #64]	; (800d528 <_write+0x110>)
 800d4e8:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d4ec:	4413      	add	r3, r2
 800d4ee:	881b      	ldrh	r3, [r3, #0]
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	b299      	uxth	r1, r3
 800d4f4:	4a0c      	ldr	r2, [pc, #48]	; (800d528 <_write+0x110>)
 800d4f6:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d4fa:	4413      	add	r3, r2
 800d4fc:	460a      	mov	r2, r1
 800d4fe:	801a      	strh	r2, [r3, #0]
	Usart3Device.producerTxBufNum%=UART_TX_BUF_NUM;
 800d500:	4a09      	ldr	r2, [pc, #36]	; (800d528 <_write+0x110>)
 800d502:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d506:	4413      	add	r3, r2
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	f003 0307 	and.w	r3, r3, #7
 800d50e:	b299      	uxth	r1, r3
 800d510:	4a05      	ldr	r2, [pc, #20]	; (800d528 <_write+0x110>)
 800d512:	f241 23c2 	movw	r3, #4802	; 0x12c2
 800d516:	4413      	add	r3, r2
 800d518:	460a      	mov	r2, r1
 800d51a:	801a      	strh	r2, [r3, #0]
//	while(Usart3Device.bufferedTxNum > (UART_TX_BUF_NUM-2)){
//		//Danger! May block the main program continuously !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
//		//This waiting mechanism is to take care of the high frequency output within a short period during the Ethercat Initialization
//		//If the producer is always quicker than consumer, for example a high frequency output ,this function would block the program permanently
//	};
	return len;
 800d51c:	687b      	ldr	r3, [r7, #4]
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3718      	adds	r7, #24
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}
 800d526:	bf00      	nop
 800d528:	2000d3f0 	.word	0x2000d3f0

0800d52c <HAL_UART_RxCpltCallback>:
void printfBinPush(int16_t dat)
{
*(printfBinStruct.pData)++=dat;
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d52c:	b480      	push	{r7}
 800d52e:	b083      	sub	sp, #12
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
	//printf("RxCplCall_Test\r\n");
}
 800d534:	bf00      	nop
 800d536:	370c      	adds	r7, #12
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <HAL_UART_TxCpltCallback>:

/*this function would overwrite HAL's weak HAL_UART_TxCpltCallback*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b084      	sub	sp, #16
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
	 /*update information*/
	 Usart3Device.TxEnd = micros();
 800d548:	f7fe fac8 	bl	800badc <micros>
 800d54c:	4601      	mov	r1, r0
 800d54e:	4a3c      	ldr	r2, [pc, #240]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d550:	f241 735c 	movw	r3, #5980	; 0x175c
 800d554:	4413      	add	r3, r2
 800d556:	6019      	str	r1, [r3, #0]
	 Usart3Device.lastTxTime = Usart3Device.TxEnd - Usart3Device.TxStart;
 800d558:	4a39      	ldr	r2, [pc, #228]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d55a:	f241 735c 	movw	r3, #5980	; 0x175c
 800d55e:	4413      	add	r3, r2
 800d560:	681a      	ldr	r2, [r3, #0]
 800d562:	4937      	ldr	r1, [pc, #220]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d564:	f241 7358 	movw	r3, #5976	; 0x1758
 800d568:	440b      	add	r3, r1
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	1ad2      	subs	r2, r2, r3
 800d56e:	4934      	ldr	r1, [pc, #208]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d570:	f241 7364 	movw	r3, #5988	; 0x1764
 800d574:	440b      	add	r3, r1
 800d576:	601a      	str	r2, [r3, #0]
	 Usart3Device.lastTxCount = Usart3Device.countTxBuf[Usart3Device.consumerTxBufNum];
 800d578:	4b31      	ldr	r3, [pc, #196]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d57a:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d57e:	881b      	ldrh	r3, [r3, #0]
 800d580:	4a2f      	ldr	r2, [pc, #188]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d582:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 800d586:	005b      	lsls	r3, r3, #1
 800d588:	4413      	add	r3, r2
 800d58a:	88db      	ldrh	r3, [r3, #6]
 800d58c:	4619      	mov	r1, r3
 800d58e:	4a2c      	ldr	r2, [pc, #176]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d590:	f241 7368 	movw	r3, #5992	; 0x1768
 800d594:	4413      	add	r3, r2
 800d596:	6019      	str	r1, [r3, #0]

	/*One consumption done. move consumer forward*/
	Usart3Device.consumerTxBufNum++;
 800d598:	4b29      	ldr	r3, [pc, #164]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d59a:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d59e:	881b      	ldrh	r3, [r3, #0]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	b29a      	uxth	r2, r3
 800d5a4:	4b26      	ldr	r3, [pc, #152]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5a6:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d5aa:	801a      	strh	r2, [r3, #0]
	Usart3Device.consumerTxBufNum%=UART_TX_BUF_NUM;
 800d5ac:	4b24      	ldr	r3, [pc, #144]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5ae:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d5b2:	881b      	ldrh	r3, [r3, #0]
 800d5b4:	f003 0307 	and.w	r3, r3, #7
 800d5b8:	b29a      	uxth	r2, r3
 800d5ba:	4b21      	ldr	r3, [pc, #132]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5bc:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d5c0:	801a      	strh	r2, [r3, #0]

	/*reduce one bufferedTxNum*/
	 Usart3Device.bufferedTxNum--;
 800d5c2:	4a1f      	ldr	r2, [pc, #124]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5c4:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d5c8:	4413      	add	r3, r2
 800d5ca:	881b      	ldrh	r3, [r3, #0]
 800d5cc:	3b01      	subs	r3, #1
 800d5ce:	b299      	uxth	r1, r3
 800d5d0:	4a1b      	ldr	r2, [pc, #108]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5d2:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d5d6:	4413      	add	r3, r2
 800d5d8:	460a      	mov	r2, r1
 800d5da:	801a      	strh	r2, [r3, #0]

	/*If it is still positive, go on consume next*/
	if(Usart3Device.bufferedTxNum>0){
 800d5dc:	4a18      	ldr	r2, [pc, #96]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5de:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800d5e2:	4413      	add	r3, r2
 800d5e4:	881b      	ldrh	r3, [r3, #0]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d025      	beq.n	800d636 <HAL_UART_TxCpltCallback+0xf6>
		Usart3Device.TxStart = micros();
 800d5ea:	f7fe fa77 	bl	800badc <micros>
 800d5ee:	4601      	mov	r1, r0
 800d5f0:	4a13      	ldr	r2, [pc, #76]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5f2:	f241 7358 	movw	r3, #5976	; 0x1758
 800d5f6:	4413      	add	r3, r2
 800d5f8:	6019      	str	r1, [r3, #0]
		uint8_t *px = &Usart3Device.TxBuf[Usart3Device.consumerTxBufNum][0];
 800d5fa:	4b11      	ldr	r3, [pc, #68]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d5fc:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d600:	881b      	ldrh	r3, [r3, #0]
 800d602:	461a      	mov	r2, r3
 800d604:	f44f 7316 	mov.w	r3, #600	; 0x258
 800d608:	fb03 f302 	mul.w	r3, r3, r2
 800d60c:	4a0c      	ldr	r2, [pc, #48]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d60e:	4413      	add	r3, r2
 800d610:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit_DMA(Usart3Device.huart,px,Usart3Device.countTxBuf[Usart3Device.consumerTxBufNum]);
 800d612:	4b0b      	ldr	r3, [pc, #44]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d614:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d618:	6818      	ldr	r0, [r3, #0]
 800d61a:	4b09      	ldr	r3, [pc, #36]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d61c:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 800d620:	881b      	ldrh	r3, [r3, #0]
 800d622:	4a07      	ldr	r2, [pc, #28]	; (800d640 <HAL_UART_TxCpltCallback+0x100>)
 800d624:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 800d628:	005b      	lsls	r3, r3, #1
 800d62a:	4413      	add	r3, r2
 800d62c:	88db      	ldrh	r3, [r3, #6]
 800d62e:	461a      	mov	r2, r3
 800d630:	68f9      	ldr	r1, [r7, #12]
 800d632:	f7f8 feb9 	bl	80063a8 <HAL_UART_Transmit_DMA>
	}
}
 800d636:	bf00      	nop
 800d638:	3710      	adds	r7, #16
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	2000d3f0 	.word	0x2000d3f0

0800d644 <myUsart1IRQ>:


void myUsart1IRQ()
{
 800d644:	b580      	push	{r7, lr}
 800d646:	af00      	add	r7, sp, #0

 	if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)!=RESET)   //receive interrupt
 800d648:	4b25      	ldr	r3, [pc, #148]	; (800d6e0 <myUsart1IRQ+0x9c>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	69db      	ldr	r3, [r3, #28]
 800d64e:	f003 0320 	and.w	r3, r3, #32
 800d652:	2b20      	cmp	r3, #32
 800d654:	d141      	bne.n	800d6da <myUsart1IRQ+0x96>
	{
		*(Usart1Device.pRxBuf)=(uint8_t)(huart1.Instance->RDR & (uint8_t)0x00FF);  //read and clear flag
 800d656:	4b22      	ldr	r3, [pc, #136]	; (800d6e0 <myUsart1IRQ+0x9c>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d65c:	4a21      	ldr	r2, [pc, #132]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d65e:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d662:	4413      	add	r3, r2
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	b2ca      	uxtb	r2, r1
 800d668:	701a      	strb	r2, [r3, #0]
		if(*(Usart1Device.pRxBuf)==0x0a) // if current char is 0x0a, take care. If not, go on receiving.
 800d66a:	4a1e      	ldr	r2, [pc, #120]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d66c:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d670:	4413      	add	r3, r2
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	781b      	ldrb	r3, [r3, #0]
 800d676:	2b0a      	cmp	r3, #10
 800d678:	d124      	bne.n	800d6c4 <myUsart1IRQ+0x80>
		{
			if((Usart1Device.pRxBuf)!=(Usart1Device.RxBuf)) // if '0x0a' is not in the beginning
 800d67a:	4a1a      	ldr	r2, [pc, #104]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d67c:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d680:	4413      	add	r3, r2
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	4a18      	ldr	r2, [pc, #96]	; (800d6e8 <myUsart1IRQ+0xa4>)
 800d686:	4293      	cmp	r3, r2
 800d688:	d027      	beq.n	800d6da <myUsart1IRQ+0x96>
			{
				if(*(Usart1Device.pRxBuf-1)==0x0d)// if previous char is 0x0d, legal end.
 800d68a:	4a16      	ldr	r2, [pc, #88]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d68c:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d690:	4413      	add	r3, r2
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	3b01      	subs	r3, #1
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b0d      	cmp	r3, #13
 800d69a:	d106      	bne.n	800d6aa <myUsart1IRQ+0x66>
			    {
					Usart1Device.Received = 1;
 800d69c:	4a11      	ldr	r2, [pc, #68]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d69e:	f241 7352 	movw	r3, #5970	; 0x1752
 800d6a2:	4413      	add	r3, r2
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	801a      	strh	r2, [r3, #0]
			}//if '0x0a' is received in the beginning. do nothing.
		}
		else Usart1Device.pRxBuf++;
	}

}
 800d6a8:	e017      	b.n	800d6da <myUsart1IRQ+0x96>
					memset(Usart1Device.RxBuf,0,UART_RX_BUF_SIZE);
 800d6aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d6ae:	2100      	movs	r1, #0
 800d6b0:	480d      	ldr	r0, [pc, #52]	; (800d6e8 <myUsart1IRQ+0xa4>)
 800d6b2:	f000 fcea 	bl	800e08a <memset>
					Usart1Device.pRxBuf=Usart1Device.RxBuf;
 800d6b6:	4a0b      	ldr	r2, [pc, #44]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d6b8:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d6bc:	4413      	add	r3, r2
 800d6be:	4a0a      	ldr	r2, [pc, #40]	; (800d6e8 <myUsart1IRQ+0xa4>)
 800d6c0:	601a      	str	r2, [r3, #0]
}
 800d6c2:	e00a      	b.n	800d6da <myUsart1IRQ+0x96>
		else Usart1Device.pRxBuf++;
 800d6c4:	4a07      	ldr	r2, [pc, #28]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d6c6:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d6ca:	4413      	add	r3, r2
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	1c5a      	adds	r2, r3, #1
 800d6d0:	4904      	ldr	r1, [pc, #16]	; (800d6e4 <myUsart1IRQ+0xa0>)
 800d6d2:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d6d6:	440b      	add	r3, r1
 800d6d8:	601a      	str	r2, [r3, #0]
}
 800d6da:	bf00      	nop
 800d6dc:	bd80      	pop	{r7, pc}
 800d6de:	bf00      	nop
 800d6e0:	2000a238 	.word	0x2000a238
 800d6e4:	2000bc84 	.word	0x2000bc84
 800d6e8:	2000cf5a 	.word	0x2000cf5a

0800d6ec <UsartDMAIdleHandler>:


void UsartDMAIdleHandler(UART_DEVICE *UsartDevice)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
	/********************************Usart DMA reception****************************/
		/*Only process with idle receiving detection*/
		if (UsartDevice->Received == 1) {
 800d6f4:	687a      	ldr	r2, [r7, #4]
 800d6f6:	f241 7352 	movw	r3, #5970	; 0x1752
 800d6fa:	4413      	add	r3, r2
 800d6fc:	881b      	ldrh	r3, [r3, #0]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	f040 808f 	bne.w	800d822 <UsartDMAIdleHandler+0x136>

			/* Stop UART DMA Rx request if ongoing */
			if ((UsartDevice->huart->RxState == HAL_UART_STATE_BUSY_RX) && (HAL_IS_BIT_SET(UsartDevice->huart->Instance->CR3, USART_CR3_DMAR))) {
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d70e:	2b22      	cmp	r3, #34	; 0x22
 800d710:	d165      	bne.n	800d7de <UsartDMAIdleHandler+0xf2>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	689b      	ldr	r3, [r3, #8]
 800d71e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d722:	2b40      	cmp	r3, #64	; 0x40
 800d724:	d15b      	bne.n	800d7de <UsartDMAIdleHandler+0xf2>
				CLEAR_BIT(UsartDevice->huart->Instance->CR3, USART_CR3_DMAR);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	689a      	ldr	r2, [r3, #8]
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d740:	609a      	str	r2, [r3, #8]

				/* Abort the UART DMA Rx channel */
				if (UsartDevice->huart->hdmarx != NULL) {
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d024      	beq.n	800d79a <UsartDMAIdleHandler+0xae>
					/* Determine how many items of data have been received */
					UsartDevice->countRxBuf = UsartDevice->huart->RxXferSize - __HAL_DMA_GET_COUNTER(UsartDevice->huart->hdmarx);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	1ad3      	subs	r3, r2, r3
 800d76e:	b299      	uxth	r1, r3
 800d770:	687a      	ldr	r2, [r7, #4]
 800d772:	f241 7350 	movw	r3, #5968	; 0x1750
 800d776:	4413      	add	r3, r2
 800d778:	460a      	mov	r2, r1
 800d77a:	801a      	strh	r2, [r3, #0]
					UsartDevice->huart->RxXferCount = 0;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	2200      	movs	r2, #0
 800d786:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

					/*Abort DMA*/
					HAL_DMA_Abort(UsartDevice->huart->hdmarx);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d794:	4618      	mov	r0, r3
 800d796:	f7f4 fe43 	bl	8002420 <HAL_DMA_Abort>
				}

				/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
				CLEAR_BIT(UsartDevice->huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	681a      	ldr	r2, [r3, #0]
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d7b4:	601a      	str	r2, [r3, #0]
				CLEAR_BIT(UsartDevice->huart->Instance->CR3, USART_CR3_EIE);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	689a      	ldr	r2, [r3, #8]
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f022 0201 	bic.w	r2, r2, #1
 800d7d0:	609a      	str	r2, [r3, #8]

				/* At end of Rx process, restore huart->RxState to Ready */
				UsartDevice->huart->RxState = HAL_UART_STATE_READY;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	2220      	movs	r2, #32
 800d7dc:	679a      	str	r2, [r3, #120]	; 0x78
			}

			/*Process commands*/
			UartCommandHandler(UsartDevice);
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f7ff fd06 	bl	800d1f0 <UartCommandHandler>

			/*clear Recived flag*/
			UsartDevice->Received = 0;
 800d7e4:	687a      	ldr	r2, [r7, #4]
 800d7e6:	f241 7352 	movw	r3, #5970	; 0x1752
 800d7ea:	4413      	add	r3, r2
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	801a      	strh	r2, [r3, #0]

			/*clear buffer*/
			memset(UsartDevice->szCmd, 0, sizeof(UsartDevice->szCmd));
 800d7f0:	687a      	ldr	r2, [r7, #4]
 800d7f2:	f241 63cc 	movw	r3, #5836	; 0x16cc
 800d7f6:	4413      	add	r3, r2
 800d7f8:	2264      	movs	r2, #100	; 0x64
 800d7fa:	2100      	movs	r1, #0
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f000 fc44 	bl	800e08a <memset>
			memset(UsartDevice->RxBuf, 0, UART_RX_BUF_SIZE);
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	f241 23d6 	movw	r3, #4822	; 0x12d6
 800d808:	4413      	add	r3, r2
 800d80a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d80e:	2100      	movs	r1, #0
 800d810:	4618      	mov	r0, r3
 800d812:	f000 fc3a 	bl	800e08a <memset>
			UsartDevice->countRxBuf = 0;
 800d816:	687a      	ldr	r2, [r7, #4]
 800d818:	f241 7350 	movw	r3, #5968	; 0x1750
 800d81c:	4413      	add	r3, r2
 800d81e:	2200      	movs	r2, #0
 800d820:	801a      	strh	r2, [r3, #0]
		}
		//Always try to start a new reception
		HAL_UART_Receive_DMA(UsartDevice->huart, UsartDevice->RxBuf, UART_RX_BUF_SIZE - 1);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800d828:	6818      	ldr	r0, [r3, #0]
 800d82a:	687a      	ldr	r2, [r7, #4]
 800d82c:	f241 23d6 	movw	r3, #4822	; 0x12d6
 800d830:	4413      	add	r3, r2
 800d832:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d836:	4619      	mov	r1, r3
 800d838:	f7f8 fe32 	bl	80064a0 <HAL_UART_Receive_DMA>
}
 800d83c:	bf00      	nop
 800d83e:	3708      	adds	r7, #8
 800d840:	46bd      	mov	sp, r7
 800d842:	bd80      	pop	{r7, pc}

0800d844 <Usart_TerminalHandler>:

/*Put this function in a loop for polling*/
void Usart_TerminalHandler()
{
 800d844:	b580      	push	{r7, lr}
 800d846:	af00      	add	r7, sp, #0
	UsartDMAIdleHandler(&Usart3Device);
 800d848:	4811      	ldr	r0, [pc, #68]	; (800d890 <Usart_TerminalHandler+0x4c>)
 800d84a:	f7ff ff4f 	bl	800d6ec <UsartDMAIdleHandler>
	UsartDMAIdleHandler(&Usart2Device);
 800d84e:	4811      	ldr	r0, [pc, #68]	; (800d894 <Usart_TerminalHandler+0x50>)
 800d850:	f7ff ff4c 	bl	800d6ec <UsartDMAIdleHandler>

	/********************************Usart 1 Int reception****************************/
	if(Usart1Device.Received == 1)
 800d854:	4a10      	ldr	r2, [pc, #64]	; (800d898 <Usart_TerminalHandler+0x54>)
 800d856:	f241 7352 	movw	r3, #5970	; 0x1752
 800d85a:	4413      	add	r3, r2
 800d85c:	881b      	ldrh	r3, [r3, #0]
 800d85e:	2b01      	cmp	r3, #1
 800d860:	d113      	bne.n	800d88a <Usart_TerminalHandler+0x46>
	{
		usart1CommandHandler();
 800d862:	f7ff fc31 	bl	800d0c8 <usart1CommandHandler>
		memset(Usart1Device.RxBuf,0,UART_RX_BUF_SIZE);
 800d866:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d86a:	2100      	movs	r1, #0
 800d86c:	480b      	ldr	r0, [pc, #44]	; (800d89c <Usart_TerminalHandler+0x58>)
 800d86e:	f000 fc0c 	bl	800e08a <memset>
		Usart1Device.pRxBuf=Usart1Device.RxBuf;
 800d872:	4a09      	ldr	r2, [pc, #36]	; (800d898 <Usart_TerminalHandler+0x54>)
 800d874:	f241 43cc 	movw	r3, #5324	; 0x14cc
 800d878:	4413      	add	r3, r2
 800d87a:	4a08      	ldr	r2, [pc, #32]	; (800d89c <Usart_TerminalHandler+0x58>)
 800d87c:	601a      	str	r2, [r3, #0]
		Usart1Device.Received = 0;
 800d87e:	4a06      	ldr	r2, [pc, #24]	; (800d898 <Usart_TerminalHandler+0x54>)
 800d880:	f241 7352 	movw	r3, #5970	; 0x1752
 800d884:	4413      	add	r3, r2
 800d886:	2200      	movs	r2, #0
 800d888:	801a      	strh	r2, [r3, #0]

	}

}
 800d88a:	bf00      	nop
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	2000d3f0 	.word	0x2000d3f0
 800d894:	2000a518 	.word	0x2000a518
 800d898:	2000bc84 	.word	0x2000bc84
 800d89c:	2000cf5a 	.word	0x2000cf5a

0800d8a0 <_ZN18PRESSURE_SENSORSPIC1Ev>:

static uint32_t DummyByte[] = { 0xFFFFFFFF};



PRESSURE_SENSORSPI::PRESSURE_SENSORSPI()
 800d8a0:	b480      	push	{r7}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
{
	rawData= 0;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	801a      	strh	r2, [r3, #0]
	rawSPIPressure = 0;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	805a      	strh	r2, [r3, #2]
	rawSPITemperature = 0;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	809a      	strh	r2, [r3, #4]
	Pressure = 0;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f04f 0200 	mov.w	r2, #0
 800d8c0:	609a      	str	r2, [r3, #8]
	Temperature = 0;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f04f 0200 	mov.w	r2, #0
 800d8c8:	60da      	str	r2, [r3, #12]
	PMax = 60 * 6895; //60*6895 Pa
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	4a0e      	ldr	r2, [pc, #56]	; (800d908 <_ZN18PRESSURE_SENSORSPIC1Ev+0x68>)
 800d8ce:	619a      	str	r2, [r3, #24]
	PMin = 0;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f04f 0200 	mov.w	r2, #0
 800d8d6:	615a      	str	r2, [r3, #20]
	uOutMin = 0x0666;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f240 6266 	movw	r2, #1638	; 0x666
 800d8de:	821a      	strh	r2, [r3, #16]
	uOutMax = 0x3999;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f643 1299 	movw	r2, #14745	; 0x3999
 800d8e6:	825a      	strh	r2, [r3, #18]
	pressure_spi = &hspi6;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	4a08      	ldr	r2, [pc, #32]	; (800d90c <_ZN18PRESSURE_SENSORSPIC1Ev+0x6c>)
 800d8ec:	61da      	str	r2, [r3, #28]
	CS_Port =DO_13_GPIO_Port;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	4a07      	ldr	r2, [pc, #28]	; (800d910 <_ZN18PRESSURE_SENSORSPIC1Ev+0x70>)
 800d8f2:	621a      	str	r2, [r3, #32]
	CS_Pin = DO_13_Pin;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2210      	movs	r2, #16
 800d8f8:	849a      	strh	r2, [r3, #36]	; 0x24
}
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	370c      	adds	r7, #12
 800d900:	46bd      	mov	sp, r7
 800d902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d906:	4770      	bx	lr
 800d908:	48ca0080 	.word	0x48ca0080
 800d90c:	20009ac8 	.word	0x20009ac8
 800d910:	40021000 	.word	0x40021000

0800d914 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d914:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d94c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d918:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d91a:	e003      	b.n	800d924 <LoopCopyDataInit>

0800d91c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d91c:	4b0c      	ldr	r3, [pc, #48]	; (800d950 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d91e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d920:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d922:	3104      	adds	r1, #4

0800d924 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d924:	480b      	ldr	r0, [pc, #44]	; (800d954 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d926:	4b0c      	ldr	r3, [pc, #48]	; (800d958 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d928:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d92a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d92c:	d3f6      	bcc.n	800d91c <CopyDataInit>
  ldr  r2, =_sbss
 800d92e:	4a0b      	ldr	r2, [pc, #44]	; (800d95c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d930:	e002      	b.n	800d938 <LoopFillZerobss>

0800d932 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d932:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d934:	f842 3b04 	str.w	r3, [r2], #4

0800d938 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d938:	4b09      	ldr	r3, [pc, #36]	; (800d960 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d93a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d93c:	d3f9      	bcc.n	800d932 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800d93e:	f7fb ff71 	bl	8009824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d942:	f000 fb6b 	bl	800e01c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d946:	f7fb f931 	bl	8008bac <main>
  bx  lr    
 800d94a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d94c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800d950:	080129b4 	.word	0x080129b4
  ldr  r0, =_sdata
 800d954:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d958:	200004c0 	.word	0x200004c0
  ldr  r2, =_sbss
 800d95c:	200004c0 	.word	0x200004c0
  ldr  r3, = _ebss
 800d960:	2000eb60 	.word	0x2000eb60

0800d964 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d964:	e7fe      	b.n	800d964 <ADC_IRQHandler>
	...

0800d968 <canConfig>:
/**************************************************************************/
/**************************************************************************/
/**************************************************************************/
/**************************************************************************/
/**************************************************************************/
void canConfig(){
 800d968:	b5b0      	push	{r4, r5, r7, lr}
 800d96a:	b08a      	sub	sp, #40	; 0x28
 800d96c:	af00      	add	r7, sp, #0
	canbus.CanHandle=hcan1;
 800d96e:	4a27      	ldr	r2, [pc, #156]	; (800da0c <canConfig+0xa4>)
 800d970:	4b27      	ldr	r3, [pc, #156]	; (800da10 <canConfig+0xa8>)
 800d972:	4614      	mov	r4, r2
 800d974:	461d      	mov	r5, r3
 800d976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d97a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d97c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d97e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d982:	e884 0003 	stmia.w	r4, {r0, r1}
//		sFilterConfig.FilterMaskIdLow = 4*i+3;
//		sFilterConfig.FilterFIFOAssignment = i/2;//CAN_RX_FIFO0=0; CAN_RX_FIFO1=1
//		sFilterConfig.FilterActivation = ENABLE;
//		sFilterConfig.SlaveStartFilterBank = 14;

		sFilterConfig.FilterBank = 0;
 800d986:	2300      	movs	r3, #0
 800d988:	617b      	str	r3, [r7, #20]
		sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800d98a:	2300      	movs	r3, #0
 800d98c:	61bb      	str	r3, [r7, #24]
		sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800d98e:	2301      	movs	r3, #1
 800d990:	61fb      	str	r3, [r7, #28]
		sFilterConfig.FilterIdHigh = 0x0000;
 800d992:	2300      	movs	r3, #0
 800d994:	603b      	str	r3, [r7, #0]
		sFilterConfig.FilterIdLow = 0x0000;
 800d996:	2300      	movs	r3, #0
 800d998:	607b      	str	r3, [r7, #4]
		sFilterConfig.FilterMaskIdHigh = 0x0000;
 800d99a:	2300      	movs	r3, #0
 800d99c:	60bb      	str	r3, [r7, #8]
		sFilterConfig.FilterMaskIdLow = 0x0000;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	60fb      	str	r3, [r7, #12]
		sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	613b      	str	r3, [r7, #16]
		sFilterConfig.FilterActivation = ENABLE;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	623b      	str	r3, [r7, #32]
		sFilterConfig.SlaveStartFilterBank = 14;
 800d9aa:	230e      	movs	r3, #14
 800d9ac:	627b      	str	r3, [r7, #36]	; 0x24
		if (HAL_CAN_ConfigFilter(&canbus.CanHandle, &sFilterConfig) != HAL_OK)
 800d9ae:	463b      	mov	r3, r7
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	4816      	ldr	r0, [pc, #88]	; (800da0c <canConfig+0xa4>)
 800d9b4:	f7f3 febc 	bl	8001730 <HAL_CAN_ConfigFilter>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	bf14      	ite	ne
 800d9be:	2301      	movne	r3, #1
 800d9c0:	2300      	moveq	r3, #0
 800d9c2:	b2db      	uxtb	r3, r3
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d001      	beq.n	800d9cc <canConfig+0x64>
		{
		/* Filter configuration Error */
		Error_Handler();
 800d9c8:	f7fb fa30 	bl	8008e2c <Error_Handler>
		}
//	}


	/*##-3- Start the CAN peripheral ###########################################*/
	if (HAL_CAN_Start(&canbus.CanHandle) != HAL_OK)
 800d9cc:	480f      	ldr	r0, [pc, #60]	; (800da0c <canConfig+0xa4>)
 800d9ce:	f7f3 ff9b 	bl	8001908 <HAL_CAN_Start>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	bf14      	ite	ne
 800d9d8:	2301      	movne	r3, #1
 800d9da:	2300      	moveq	r3, #0
 800d9dc:	b2db      	uxtb	r3, r3
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d001      	beq.n	800d9e6 <canConfig+0x7e>
	{
	/* Start Error */
	Error_Handler();
 800d9e2:	f7fb fa23 	bl	8008e2c <Error_Handler>
	}

	/*##-4- Activate CAN RX notification #######################################*/
	if (HAL_CAN_ActivateNotification(&canbus.CanHandle, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 800d9e6:	2112      	movs	r1, #18
 800d9e8:	4808      	ldr	r0, [pc, #32]	; (800da0c <canConfig+0xa4>)
 800d9ea:	f7f4 f8e4 	bl	8001bb6 <HAL_CAN_ActivateNotification>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	bf14      	ite	ne
 800d9f4:	2301      	movne	r3, #1
 800d9f6:	2300      	moveq	r3, #0
 800d9f8:	b2db      	uxtb	r3, r3
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d001      	beq.n	800da02 <canConfig+0x9a>
	{
	/* Notification Error */
	Error_Handler();
 800d9fe:	f7fb fa15 	bl	8008e2c <Error_Handler>
	}


}
 800da02:	bf00      	nop
 800da04:	3728      	adds	r7, #40	; 0x28
 800da06:	46bd      	mov	sp, r7
 800da08:	bdb0      	pop	{r4, r5, r7, pc}
 800da0a:	bf00      	nop
 800da0c:	20000e90 	.word	0x20000e90
 800da10:	200018e4 	.word	0x200018e4

0800da14 <HAL_CAN_RxFifo0MsgPendingCallback>:



/*Automaticall called when can bus RxFiFo get message. Move the received message to corresponding buffer accoding to the RxHeader ID*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  /* Get RX message */
  canbus.RxData=(uint8_t *)(&softArm.sensorData[canbus.RxHeader.StdId]);
 800da1c:	4b13      	ldr	r3, [pc, #76]	; (800da6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800da1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800da20:	4613      	mov	r3, r2
 800da22:	005b      	lsls	r3, r3, #1
 800da24:	4413      	add	r3, r2
 800da26:	011b      	lsls	r3, r3, #4
 800da28:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
 800da2c:	4a10      	ldr	r2, [pc, #64]	; (800da70 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800da2e:	4413      	add	r3, r2
 800da30:	3304      	adds	r3, #4
 800da32:	4a0e      	ldr	r2, [pc, #56]	; (800da6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800da34:	6613      	str	r3, [r2, #96]	; 0x60
  if (HAL_CAN_GetRxMessage(&canbus.CanHandle, CAN_RX_FIFO0, &canbus.RxHeader, canbus.RxData) != HAL_OK)
 800da36:	4b0d      	ldr	r3, [pc, #52]	; (800da6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800da38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da3a:	4a0e      	ldr	r2, [pc, #56]	; (800da74 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800da3c:	2100      	movs	r1, #0
 800da3e:	480b      	ldr	r0, [pc, #44]	; (800da6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800da40:	f7f3 ffa6 	bl	8001990 <HAL_CAN_GetRxMessage>
 800da44:	4603      	mov	r3, r0
 800da46:	2b00      	cmp	r3, #0
 800da48:	bf14      	ite	ne
 800da4a:	2301      	movne	r3, #1
 800da4c:	2300      	moveq	r3, #0
 800da4e:	b2db      	uxtb	r3, r3
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
  {
    /* Reception Error */
    Error_Handler();
 800da54:	f7fb f9ea 	bl	8008e2c <Error_Handler>
  }
  printf("Get Can Rx %d\r\n",canbus.RxHeader.StdId);
 800da58:	4b04      	ldr	r3, [pc, #16]	; (800da6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800da5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da5c:	4619      	mov	r1, r3
 800da5e:	4806      	ldr	r0, [pc, #24]	; (800da78 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800da60:	f001 f9e6 	bl	800ee30 <iprintf>

}
 800da64:	bf00      	nop
 800da66:	3708      	adds	r7, #8
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}
 800da6c:	20000e90 	.word	0x20000e90
 800da70:	20000ef8 	.word	0x20000ef8
 800da74:	20000ed0 	.word	0x20000ed0
 800da78:	08012610 	.word	0x08012610

0800da7c <HAL_CAN_RxFifo1MsgPendingCallback>:

/*Automaticall called when can bus RxFiFo get message. Move the received message to corresponding buffer accoding to the RxHeader ID*/
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b082      	sub	sp, #8
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	canbus.RxData=(uint8_t *)(&softArm.sensorData[canbus.RxHeader.StdId]);
 800da84:	4b13      	ldr	r3, [pc, #76]	; (800dad4 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 800da86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800da88:	4613      	mov	r3, r2
 800da8a:	005b      	lsls	r3, r3, #1
 800da8c:	4413      	add	r3, r2
 800da8e:	011b      	lsls	r3, r3, #4
 800da90:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
 800da94:	4a10      	ldr	r2, [pc, #64]	; (800dad8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5c>)
 800da96:	4413      	add	r3, r2
 800da98:	3304      	adds	r3, #4
 800da9a:	4a0e      	ldr	r2, [pc, #56]	; (800dad4 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 800da9c:	6613      	str	r3, [r2, #96]	; 0x60
  if (HAL_CAN_GetRxMessage(&canbus.CanHandle, CAN_RX_FIFO1, &canbus.RxHeader, canbus.RxData) != HAL_OK)
 800da9e:	4b0d      	ldr	r3, [pc, #52]	; (800dad4 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 800daa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800daa2:	4a0e      	ldr	r2, [pc, #56]	; (800dadc <HAL_CAN_RxFifo1MsgPendingCallback+0x60>)
 800daa4:	2101      	movs	r1, #1
 800daa6:	480b      	ldr	r0, [pc, #44]	; (800dad4 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 800daa8:	f7f3 ff72 	bl	8001990 <HAL_CAN_GetRxMessage>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	bf14      	ite	ne
 800dab2:	2301      	movne	r3, #1
 800dab4:	2300      	moveq	r3, #0
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d001      	beq.n	800dac0 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>
  {
    /* Reception Error */
    Error_Handler();
 800dabc:	f7fb f9b6 	bl	8008e2c <Error_Handler>
  }
  printf("Get Can Rx %d\r\n",canbus.RxHeader.StdId);
 800dac0:	4b04      	ldr	r3, [pc, #16]	; (800dad4 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 800dac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dac4:	4619      	mov	r1, r3
 800dac6:	4806      	ldr	r0, [pc, #24]	; (800dae0 <HAL_CAN_RxFifo1MsgPendingCallback+0x64>)
 800dac8:	f001 f9b2 	bl	800ee30 <iprintf>


}
 800dacc:	bf00      	nop
 800dace:	3708      	adds	r7, #8
 800dad0:	46bd      	mov	sp, r7
 800dad2:	bd80      	pop	{r7, pc}
 800dad4:	20000e90 	.word	0x20000e90
 800dad8:	20000ef8 	.word	0x20000ef8
 800dadc:	20000ed0 	.word	0x20000ed0
 800dae0:	08012610 	.word	0x08012610

0800dae4 <_ZN8SOFT_ARMC1Ev>:


/*************************SOFT ARM**************************
 *
 ***********************************************************/
SOFT_ARM::SOFT_ARM()
 800dae4:	b5b0      	push	{r4, r5, r7, lr}
 800dae6:	b082      	sub	sp, #8
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2408      	movs	r4, #8
 800daf0:	461d      	mov	r5, r3
 800daf2:	2c00      	cmp	r4, #0
 800daf4:	db06      	blt.n	800db04 <_ZN8SOFT_ARMC1Ev+0x20>
 800daf6:	2106      	movs	r1, #6
 800daf8:	4628      	mov	r0, r5
 800dafa:	f000 f8f3 	bl	800dce4 <_ZN16SOFT_ARM_SEGMENTC1Ei>
 800dafe:	35a4      	adds	r5, #164	; 0xa4
 800db00:	3c01      	subs	r4, #1
 800db02:	e7f6      	b.n	800daf2 <_ZN8SOFT_ARMC1Ev+0xe>
{

}
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	4618      	mov	r0, r3
 800db08:	3708      	adds	r7, #8
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800db10 <_ZN8SOFT_ARM19setupChamberPWMPortEv>:


void SOFT_ARM::setupChamberPWMPort()
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b088      	sub	sp, #32
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
	/*Every actuator is refered to with two numbers, segNum(0-8) and bellowNum(0-5)*/

	for(int j=0;j<SEGMENTNUM;j++){
 800db18:	2300      	movs	r3, #0
 800db1a:	61fb      	str	r3, [r7, #28]
 800db1c:	69fb      	ldr	r3, [r7, #28]
 800db1e:	2b08      	cmp	r3, #8
 800db20:	dc37      	bgt.n	800db92 <_ZN8SOFT_ARM19setupChamberPWMPortEv+0x82>
		SOFT_ARM_SEGMENT* armSegCur=&armSegments[j];
 800db22:	69fb      	ldr	r3, [r7, #28]
 800db24:	22a4      	movs	r2, #164	; 0xa4
 800db26:	fb02 f303 	mul.w	r3, r2, r3
 800db2a:	687a      	ldr	r2, [r7, #4]
 800db2c:	4413      	add	r3, r2
 800db2e:	617b      	str	r3, [r7, #20]
		for(int i=0;i<BELLOWNUM;i++)
 800db30:	2300      	movs	r3, #0
 800db32:	61bb      	str	r3, [r7, #24]
 800db34:	69bb      	ldr	r3, [r7, #24]
 800db36:	2b05      	cmp	r3, #5
 800db38:	dc27      	bgt.n	800db8a <_ZN8SOFT_ARM19setupChamberPWMPortEv+0x7a>
		{
			CHAMBER *bellowCur=armSegCur->bellows[i];
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	69ba      	ldr	r2, [r7, #24]
 800db3e:	3216      	adds	r2, #22
 800db40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db44:	613b      	str	r3, [r7, #16]
			int pwmPortOffset=BUILTIN_PWM_NUM+j*16;
 800db46:	69fb      	ldr	r3, [r7, #28]
 800db48:	011b      	lsls	r3, r3, #4
 800db4a:	3314      	adds	r3, #20
 800db4c:	60fb      	str	r3, [r7, #12]
			/*analog port is treated as the overall No. in our arm.*/
			bellowCur->attach(pwmPortOffset+i*2, pwmPortOffset+i*2+1, j*BELLOWNUM+i);
 800db4e:	69bb      	ldr	r3, [r7, #24]
 800db50:	005a      	lsls	r2, r3, #1
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	18d1      	adds	r1, r2, r3
 800db56:	69bb      	ldr	r3, [r7, #24]
 800db58:	005a      	lsls	r2, r3, #1
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	4413      	add	r3, r2
 800db5e:	1c58      	adds	r0, r3, #1
 800db60:	69fa      	ldr	r2, [r7, #28]
 800db62:	4613      	mov	r3, r2
 800db64:	005b      	lsls	r3, r3, #1
 800db66:	4413      	add	r3, r2
 800db68:	005b      	lsls	r3, r3, #1
 800db6a:	461a      	mov	r2, r3
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	4413      	add	r3, r2
 800db70:	4602      	mov	r2, r0
 800db72:	6938      	ldr	r0, [r7, #16]
 800db74:	f7fd f86e 	bl	800ac54 <_ZN7CHAMBER6attachEiii>
			bellowCur->writeOpening(0);
 800db78:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800db9c <_ZN8SOFT_ARM19setupChamberPWMPortEv+0x8c>
 800db7c:	6938      	ldr	r0, [r7, #16]
 800db7e:	f7fd f989 	bl	800ae94 <_ZN7CHAMBER12writeOpeningEf>
		for(int i=0;i<BELLOWNUM;i++)
 800db82:	69bb      	ldr	r3, [r7, #24]
 800db84:	3301      	adds	r3, #1
 800db86:	61bb      	str	r3, [r7, #24]
 800db88:	e7d4      	b.n	800db34 <_ZN8SOFT_ARM19setupChamberPWMPortEv+0x24>
	for(int j=0;j<SEGMENTNUM;j++){
 800db8a:	69fb      	ldr	r3, [r7, #28]
 800db8c:	3301      	adds	r3, #1
 800db8e:	61fb      	str	r3, [r7, #28]
 800db90:	e7c4      	b.n	800db1c <_ZN8SOFT_ARM19setupChamberPWMPortEv+0xc>
		}
	}



}
 800db92:	bf00      	nop
 800db94:	3720      	adds	r7, #32
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	00000000 	.word	0x00000000

0800dba0 <_ZN8SOFT_ARM15writeCommandAllEv>:



void SOFT_ARM::writeCommandAll()
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b088      	sub	sp, #32
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
	for(int j=0;j<SEGMENTNUM;j++){
 800dba8:	2300      	movs	r3, #0
 800dbaa:	61fb      	str	r3, [r7, #28]
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	2b08      	cmp	r3, #8
 800dbb0:	f300 808c 	bgt.w	800dccc <_ZN8SOFT_ARM15writeCommandAllEv+0x12c>
		SOFT_ARM_SEGMENT* armSegCur=&armSegments[j];
 800dbb4:	69fb      	ldr	r3, [r7, #28]
 800dbb6:	22a4      	movs	r2, #164	; 0xa4
 800dbb8:	fb02 f303 	mul.w	r3, r2, r3
 800dbbc:	687a      	ldr	r2, [r7, #4]
 800dbbe:	4413      	add	r3, r2
 800dbc0:	617b      	str	r3, [r7, #20]
		for(int i=0;i<BELLOWNUM;i++)
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	61bb      	str	r3, [r7, #24]
 800dbc6:	69bb      	ldr	r3, [r7, #24]
 800dbc8:	2b05      	cmp	r3, #5
 800dbca:	dc7b      	bgt.n	800dcc4 <_ZN8SOFT_ARM15writeCommandAllEv+0x124>
		{
			CHAMBER *bellowCur=armSegCur->bellows[i];
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	69ba      	ldr	r2, [r7, #24]
 800dbd0:	3216      	adds	r2, #22
 800dbd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbd6:	613b      	str	r3, [r7, #16]
			armSegCur->bellows[i]->pressure=sensorData[j][i].pressure*100-101500;
 800dbd8:	6879      	ldr	r1, [r7, #4]
 800dbda:	69fa      	ldr	r2, [r7, #28]
 800dbdc:	4613      	mov	r3, r2
 800dbde:	005b      	lsls	r3, r3, #1
 800dbe0:	4413      	add	r3, r2
 800dbe2:	005b      	lsls	r3, r3, #1
 800dbe4:	69ba      	ldr	r2, [r7, #24]
 800dbe6:	4413      	add	r3, r2
 800dbe8:	33b8      	adds	r3, #184	; 0xb8
 800dbea:	00db      	lsls	r3, r3, #3
 800dbec:	440b      	add	r3, r1
 800dbee:	889b      	ldrh	r3, [r3, #4]
 800dbf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbf4:	b29b      	uxth	r3, r3
 800dbf6:	461a      	mov	r2, r3
 800dbf8:	2364      	movs	r3, #100	; 0x64
 800dbfa:	fb03 f202 	mul.w	r2, r3, r2
 800dbfe:	4b38      	ldr	r3, [pc, #224]	; (800dce0 <_ZN8SOFT_ARM15writeCommandAllEv+0x140>)
 800dc00:	4413      	add	r3, r2
 800dc02:	697a      	ldr	r2, [r7, #20]
 800dc04:	69b9      	ldr	r1, [r7, #24]
 800dc06:	3116      	adds	r1, #22
 800dc08:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800dc0c:	ee07 3a90 	vmov	s15, r3
 800dc10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc14:	edc2 7a27 	vstr	s15, [r2, #156]	; 0x9c

			if(commandData[j][i].commandType==pressureCommandType){
 800dc18:	6879      	ldr	r1, [r7, #4]
 800dc1a:	69fa      	ldr	r2, [r7, #28]
 800dc1c:	4613      	mov	r3, r2
 800dc1e:	005b      	lsls	r3, r3, #1
 800dc20:	4413      	add	r3, r2
 800dc22:	005b      	lsls	r3, r3, #1
 800dc24:	69ba      	ldr	r2, [r7, #24]
 800dc26:	4413      	add	r3, r2
 800dc28:	33ee      	adds	r3, #238	; 0xee
 800dc2a:	00db      	lsls	r3, r3, #3
 800dc2c:	440b      	add	r3, r1
 800dc2e:	895b      	ldrh	r3, [r3, #10]
 800dc30:	2b01      	cmp	r3, #1
 800dc32:	d117      	bne.n	800dc64 <_ZN8SOFT_ARM15writeCommandAllEv+0xc4>
				float pressureCommandTemp=commandData[j][i].values[0];
 800dc34:	6879      	ldr	r1, [r7, #4]
 800dc36:	69fa      	ldr	r2, [r7, #28]
 800dc38:	4613      	mov	r3, r2
 800dc3a:	005b      	lsls	r3, r3, #1
 800dc3c:	4413      	add	r3, r2
 800dc3e:	005b      	lsls	r3, r3, #1
 800dc40:	69ba      	ldr	r2, [r7, #24]
 800dc42:	4413      	add	r3, r2
 800dc44:	33ee      	adds	r3, #238	; 0xee
 800dc46:	00db      	lsls	r3, r3, #3
 800dc48:	440b      	add	r3, r1
 800dc4a:	889b      	ldrh	r3, [r3, #4]
 800dc4c:	ee07 3a90 	vmov	s15, r3
 800dc50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc54:	edc7 7a02 	vstr	s15, [r7, #8]
				bellowCur->writePressure(pressureCommandTemp);
 800dc58:	ed97 0a02 	vldr	s0, [r7, #8]
 800dc5c:	6938      	ldr	r0, [r7, #16]
 800dc5e:	f7fd f817 	bl	800ac90 <_ZN7CHAMBER13writePressureEf>
 800dc62:	e02b      	b.n	800dcbc <_ZN8SOFT_ARM15writeCommandAllEv+0x11c>
			}
			else if(commandData[j][i].commandType==pressureCommandType){
 800dc64:	6879      	ldr	r1, [r7, #4]
 800dc66:	69fa      	ldr	r2, [r7, #28]
 800dc68:	4613      	mov	r3, r2
 800dc6a:	005b      	lsls	r3, r3, #1
 800dc6c:	4413      	add	r3, r2
 800dc6e:	005b      	lsls	r3, r3, #1
 800dc70:	69ba      	ldr	r2, [r7, #24]
 800dc72:	4413      	add	r3, r2
 800dc74:	33ee      	adds	r3, #238	; 0xee
 800dc76:	00db      	lsls	r3, r3, #3
 800dc78:	440b      	add	r3, r1
 800dc7a:	895b      	ldrh	r3, [r3, #10]
 800dc7c:	2b01      	cmp	r3, #1
 800dc7e:	d11d      	bne.n	800dcbc <_ZN8SOFT_ARM15writeCommandAllEv+0x11c>
				float openingCommandTemp=((int16_t)commandData[j][i].values[0])*3.0517578125e-5;//values[0]/32767
 800dc80:	6879      	ldr	r1, [r7, #4]
 800dc82:	69fa      	ldr	r2, [r7, #28]
 800dc84:	4613      	mov	r3, r2
 800dc86:	005b      	lsls	r3, r3, #1
 800dc88:	4413      	add	r3, r2
 800dc8a:	005b      	lsls	r3, r3, #1
 800dc8c:	69ba      	ldr	r2, [r7, #24]
 800dc8e:	4413      	add	r3, r2
 800dc90:	33ee      	adds	r3, #238	; 0xee
 800dc92:	00db      	lsls	r3, r3, #3
 800dc94:	440b      	add	r3, r1
 800dc96:	889b      	ldrh	r3, [r3, #4]
 800dc98:	b21b      	sxth	r3, r3
 800dc9a:	ee07 3a90 	vmov	s15, r3
 800dc9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dca2:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 800dcd8 <_ZN8SOFT_ARM15writeCommandAllEv+0x138>
 800dca6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dcaa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800dcae:	edc7 7a03 	vstr	s15, [r7, #12]
				bellowCur->writeOpening(openingCommandTemp);
 800dcb2:	ed97 0a03 	vldr	s0, [r7, #12]
 800dcb6:	6938      	ldr	r0, [r7, #16]
 800dcb8:	f7fd f8ec 	bl	800ae94 <_ZN7CHAMBER12writeOpeningEf>
		for(int i=0;i<BELLOWNUM;i++)
 800dcbc:	69bb      	ldr	r3, [r7, #24]
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	61bb      	str	r3, [r7, #24]
 800dcc2:	e780      	b.n	800dbc6 <_ZN8SOFT_ARM15writeCommandAllEv+0x26>
	for(int j=0;j<SEGMENTNUM;j++){
 800dcc4:	69fb      	ldr	r3, [r7, #28]
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	61fb      	str	r3, [r7, #28]
 800dcca:	e76f      	b.n	800dbac <_ZN8SOFT_ARM15writeCommandAllEv+0xc>
			}
		}
	}
}
 800dccc:	bf00      	nop
 800dcce:	3720      	adds	r7, #32
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}
 800dcd4:	f3af 8000 	nop.w
 800dcd8:	00000000 	.word	0x00000000
 800dcdc:	3f000000 	.word	0x3f000000
 800dce0:	fffe7384 	.word	0xfffe7384

0800dce4 <_ZN16SOFT_ARM_SEGMENTC1Ei>:


/*************************SOFT ARM**************************
 *
 ***********************************************************/
SOFT_ARM_SEGMENT::SOFT_ARM_SEGMENT(int num)
 800dce4:	b590      	push	{r4, r7, lr}
 800dce6:	b085      	sub	sp, #20
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
{
	basePlatform = new PNEUDRIVE(num);
 800dcee:	2084      	movs	r0, #132	; 0x84
 800dcf0:	f000 f8c8 	bl	800de84 <_Znwj>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	461c      	mov	r4, r3
 800dcf8:	6839      	ldr	r1, [r7, #0]
 800dcfa:	4620      	mov	r0, r4
 800dcfc:	f7fd fe38 	bl	800b970 <_ZN9PNEUDRIVEC1Ei>
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	655c      	str	r4, [r3, #84]	; 0x54
	for(int i=0;i<BELLOWNUM;i++)
 800dd04:	2300      	movs	r3, #0
 800dd06:	60fb      	str	r3, [r7, #12]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	2b05      	cmp	r3, #5
 800dd0c:	dc0f      	bgt.n	800dd2e <_ZN16SOFT_ARM_SEGMENTC1Ei+0x4a>
	{
		bellows[i]=basePlatform->chambers[i];
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd12:	689a      	ldr	r2, [r3, #8]
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	009b      	lsls	r3, r3, #2
 800dd18:	4413      	add	r3, r2
 800dd1a:	6819      	ldr	r1, [r3, #0]
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	68fa      	ldr	r2, [r7, #12]
 800dd20:	3216      	adds	r2, #22
 800dd22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i=0;i<BELLOWNUM;i++)
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	3301      	adds	r3, #1
 800dd2a:	60fb      	str	r3, [r7, #12]
 800dd2c:	e7ec      	b.n	800dd08 <_ZN16SOFT_ARM_SEGMENTC1Ei+0x24>
	}

}
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	4618      	mov	r0, r3
 800dd32:	3714      	adds	r7, #20
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd90      	pop	{r4, r7, pc}

0800dd38 <setup>:


SOFT_ARM softArm;

void setup()
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	af00      	add	r7, sp, #0
	/*setup 1000Hz control loop*/
	setPeriodControlLoop(50);
 800dd3c:	2032      	movs	r0, #50	; 0x32
 800dd3e:	f7fd fefd 	bl	800bb3c <setPeriodControlLoop>

	/*setup 50Hz serial display loop*/
	setPeriodSendLoop(50);
 800dd42:	2032      	movs	r0, #50	; 0x32
 800dd44:	f7fd ff0a 	bl	800bb5c <setPeriodSendLoop>

	/*soft arm chambers' PWM port mapping*/
	softArm.setupChamberPWMPort();
 800dd48:	4804      	ldr	r0, [pc, #16]	; (800dd5c <setup+0x24>)
 800dd4a:	f7ff fee1 	bl	800db10 <_ZN8SOFT_ARM19setupChamberPWMPortEv>

	/*start canBus receive*/
	canConfig();
 800dd4e:	f7ff fe0b 	bl	800d968 <canConfig>

	/**********start the SPI slave in DMA*****/
	spiSlaveStart();
 800dd52:	f000 f83b 	bl	800ddcc <spiSlaveStart>

}
 800dd56:	bf00      	nop
 800dd58:	bd80      	pop	{r7, pc}
 800dd5a:	bf00      	nop
 800dd5c:	20000ef8 	.word	0x20000ef8

0800dd60 <loop>:

void loop()
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	af00      	add	r7, sp, #0

	/**********The commands are automatically updated from SPI1 using DMA,
	 and stored in commandData[segNum][bellowNum] in softArm.*/

	/**Write the command of each chamber, either pressure or opening type*/
	softArm.writeCommandAll();
 800dd64:	4802      	ldr	r0, [pc, #8]	; (800dd70 <loop+0x10>)
 800dd66:	f7ff ff1b 	bl	800dba0 <_ZN8SOFT_ARM15writeCommandAllEv>
//	softArm.canBusCommand[0]=0xFF;
//	softArm.canBusCommand[1]=0xEF;
//	softArm.canBusCommand[2]=0xFE;
//	softArm.canBusCommand[3]=0xAF;
//	canSend();
}
 800dd6a:	bf00      	nop
 800dd6c:	bd80      	pop	{r7, pc}
 800dd6e:	bf00      	nop
 800dd70:	20000ef8 	.word	0x20000ef8

0800dd74 <serialDisplay>:



/*serial output using DMA*/
void serialDisplay()
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	af00      	add	r7, sp, #0
	printf("Time: %d\r\n",millis());
 800dd78:	f7fd fea8 	bl	800bacc <millis>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	4619      	mov	r1, r3
 800dd80:	4802      	ldr	r0, [pc, #8]	; (800dd8c <serialDisplay+0x18>)
 800dd82:	f001 f855 	bl	800ee30 <iprintf>
}
 800dd86:	bf00      	nop
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	08012620 	.word	0x08012620

0800dd90 <_Z41__static_initialization_and_destruction_0ii>:
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b082      	sub	sp, #8
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
 800dd98:	6039      	str	r1, [r7, #0]
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2b01      	cmp	r3, #1
 800dd9e:	d107      	bne.n	800ddb0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dda6:	4293      	cmp	r3, r2
 800dda8:	d102      	bne.n	800ddb0 <_Z41__static_initialization_and_destruction_0ii+0x20>
SOFT_ARM softArm;
 800ddaa:	4803      	ldr	r0, [pc, #12]	; (800ddb8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800ddac:	f7ff fe9a 	bl	800dae4 <_ZN8SOFT_ARMC1Ev>
}
 800ddb0:	bf00      	nop
 800ddb2:	3708      	adds	r7, #8
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}
 800ddb8:	20000ef8 	.word	0x20000ef8

0800ddbc <_GLOBAL__sub_I_softArm>:
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ddc4:	2001      	movs	r0, #1
 800ddc6:	f7ff ffe3 	bl	800dd90 <_Z41__static_initialization_and_destruction_0ii>
 800ddca:	bd80      	pop	{r7, pc}

0800ddcc <spiSlaveStart>:


SPI_HandleTypeDef *hspiSlave=&hspi1;


void spiSlaveStart(){
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	af00      	add	r7, sp, #0
	printf("spi Start\r\n");
 800ddd0:	4805      	ldr	r0, [pc, #20]	; (800dde8 <spiSlaveStart+0x1c>)
 800ddd2:	f001 f8a1 	bl	800ef18 <puts>
	HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *)(&softArm.sensorData[0][0]),  (uint8_t *)(&softArm.commandData[0][0]), sizeof(softArm.commandData));
 800ddd6:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800ddda:	4a04      	ldr	r2, [pc, #16]	; (800ddec <spiSlaveStart+0x20>)
 800dddc:	4904      	ldr	r1, [pc, #16]	; (800ddf0 <spiSlaveStart+0x24>)
 800ddde:	4805      	ldr	r0, [pc, #20]	; (800ddf4 <spiSlaveStart+0x28>)
 800dde0:	f7f6 fcaa 	bl	8004738 <HAL_SPI_TransmitReceive_DMA>
}
 800dde4:	bf00      	nop
 800dde6:	bd80      	pop	{r7, pc}
 800dde8:	0801262c 	.word	0x0801262c
 800ddec:	2000166c 	.word	0x2000166c
 800ddf0:	200014bc 	.word	0x200014bc
 800ddf4:	20009cb4 	.word	0x20009cb4

0800ddf8 <slaveSPITxRxCpltCallback>:



void slaveSPITxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b082      	sub	sp, #8
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
	static uint32_t spiTimes=0;
	if(hspi==hspiSlave){
 800de00:	4b0b      	ldr	r3, [pc, #44]	; (800de30 <slaveSPITxRxCpltCallback+0x38>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	687a      	ldr	r2, [r7, #4]
 800de06:	429a      	cmp	r2, r3
 800de08:	d10d      	bne.n	800de26 <slaveSPITxRxCpltCallback+0x2e>
		/*Re-arm the SPI slave, ready to receive and transmit*/
		printf("spi Cplt %d\r\n",spiTimes);
 800de0a:	4b0a      	ldr	r3, [pc, #40]	; (800de34 <slaveSPITxRxCpltCallback+0x3c>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	4619      	mov	r1, r3
 800de10:	4809      	ldr	r0, [pc, #36]	; (800de38 <slaveSPITxRxCpltCallback+0x40>)
 800de12:	f001 f80d 	bl	800ee30 <iprintf>
		HAL_SPI_TransmitReceive_DMA(hspiSlave, (uint8_t *)(&softArm.sensorData[0][0]),  (uint8_t *)(&softArm.commandData[0][0]), sizeof(softArm.commandData));
 800de16:	4b06      	ldr	r3, [pc, #24]	; (800de30 <slaveSPITxRxCpltCallback+0x38>)
 800de18:	6818      	ldr	r0, [r3, #0]
 800de1a:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800de1e:	4a07      	ldr	r2, [pc, #28]	; (800de3c <slaveSPITxRxCpltCallback+0x44>)
 800de20:	4907      	ldr	r1, [pc, #28]	; (800de40 <slaveSPITxRxCpltCallback+0x48>)
 800de22:	f7f6 fc89 	bl	8004738 <HAL_SPI_TransmitReceive_DMA>

	}
}
 800de26:	bf00      	nop
 800de28:	3708      	adds	r7, #8
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	200002e8 	.word	0x200002e8
 800de34:	20001824 	.word	0x20001824
 800de38:	08012638 	.word	0x08012638
 800de3c:	2000166c 	.word	0x2000166c
 800de40:	200014bc 	.word	0x200014bc

0800de44 <slaveSPIErrorCallback>:

void slaveSPIErrorCallback(SPI_HandleTypeDef *hspi){
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
	if(hspi==hspiSlave){
 800de4c:	4b09      	ldr	r3, [pc, #36]	; (800de74 <slaveSPIErrorCallback+0x30>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	687a      	ldr	r2, [r7, #4]
 800de52:	429a      	cmp	r2, r3
 800de54:	d10a      	bne.n	800de6c <slaveSPIErrorCallback+0x28>
		printf("SPI1 error\r\n");
 800de56:	4808      	ldr	r0, [pc, #32]	; (800de78 <slaveSPIErrorCallback+0x34>)
 800de58:	f001 f85e 	bl	800ef18 <puts>
		/*If an error occurs, we also need to re-arm the SPI slave, ready to receive and transmit*/
		HAL_SPI_TransmitReceive_DMA(hspiSlave, (uint8_t *)(&softArm.sensorData[0][0]),  (uint8_t *)(&softArm.commandData[0][0]), sizeof(softArm.commandData));
 800de5c:	4b05      	ldr	r3, [pc, #20]	; (800de74 <slaveSPIErrorCallback+0x30>)
 800de5e:	6818      	ldr	r0, [r3, #0]
 800de60:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800de64:	4a05      	ldr	r2, [pc, #20]	; (800de7c <slaveSPIErrorCallback+0x38>)
 800de66:	4906      	ldr	r1, [pc, #24]	; (800de80 <slaveSPIErrorCallback+0x3c>)
 800de68:	f7f6 fc66 	bl	8004738 <HAL_SPI_TransmitReceive_DMA>

	}
}
 800de6c:	bf00      	nop
 800de6e:	3708      	adds	r7, #8
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}
 800de74:	200002e8 	.word	0x200002e8
 800de78:	08012648 	.word	0x08012648
 800de7c:	2000166c 	.word	0x2000166c
 800de80:	200014bc 	.word	0x200014bc

0800de84 <_Znwj>:
 800de84:	b510      	push	{r4, lr}
 800de86:	2800      	cmp	r0, #0
 800de88:	bf14      	ite	ne
 800de8a:	4604      	movne	r4, r0
 800de8c:	2401      	moveq	r4, #1
 800de8e:	4620      	mov	r0, r4
 800de90:	f000 f8e8 	bl	800e064 <malloc>
 800de94:	b930      	cbnz	r0, 800dea4 <_Znwj+0x20>
 800de96:	f000 f807 	bl	800dea8 <_ZSt15get_new_handlerv>
 800de9a:	b908      	cbnz	r0, 800dea0 <_Znwj+0x1c>
 800de9c:	f000 f8a9 	bl	800dff2 <abort>
 800dea0:	4780      	blx	r0
 800dea2:	e7f4      	b.n	800de8e <_Znwj+0xa>
 800dea4:	bd10      	pop	{r4, pc}
	...

0800dea8 <_ZSt15get_new_handlerv>:
 800dea8:	4b02      	ldr	r3, [pc, #8]	; (800deb4 <_ZSt15get_new_handlerv+0xc>)
 800deaa:	6818      	ldr	r0, [r3, #0]
 800deac:	f3bf 8f5b 	dmb	ish
 800deb0:	4770      	bx	lr
 800deb2:	bf00      	nop
 800deb4:	20001828 	.word	0x20001828

0800deb8 <round>:
 800deb8:	ee10 3a90 	vmov	r3, s1
 800debc:	b530      	push	{r4, r5, lr}
 800debe:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800dec2:	f2a4 31ff 	subw	r1, r4, #1023	; 0x3ff
 800dec6:	2913      	cmp	r1, #19
 800dec8:	ee10 5a90 	vmov	r5, s1
 800decc:	ee10 2a10 	vmov	r2, s0
 800ded0:	dc17      	bgt.n	800df02 <round+0x4a>
 800ded2:	2900      	cmp	r1, #0
 800ded4:	da09      	bge.n	800deea <round+0x32>
 800ded6:	3101      	adds	r1, #1
 800ded8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dedc:	d103      	bne.n	800dee6 <round+0x2e>
 800dede:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800dee2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800dee6:	2200      	movs	r2, #0
 800dee8:	e024      	b.n	800df34 <round+0x7c>
 800deea:	4815      	ldr	r0, [pc, #84]	; (800df40 <round+0x88>)
 800deec:	4108      	asrs	r0, r1
 800deee:	4203      	tst	r3, r0
 800def0:	d100      	bne.n	800def4 <round+0x3c>
 800def2:	b16a      	cbz	r2, 800df10 <round+0x58>
 800def4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800def8:	410b      	asrs	r3, r1
 800defa:	442b      	add	r3, r5
 800defc:	ea23 0300 	bic.w	r3, r3, r0
 800df00:	e7f1      	b.n	800dee6 <round+0x2e>
 800df02:	2933      	cmp	r1, #51	; 0x33
 800df04:	dd05      	ble.n	800df12 <round+0x5a>
 800df06:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800df0a:	d101      	bne.n	800df10 <round+0x58>
 800df0c:	ee30 0b00 	vadd.f64	d0, d0, d0
 800df10:	bd30      	pop	{r4, r5, pc}
 800df12:	f2a4 4013 	subw	r0, r4, #1043	; 0x413
 800df16:	f04f 34ff 	mov.w	r4, #4294967295
 800df1a:	40c4      	lsrs	r4, r0
 800df1c:	4222      	tst	r2, r4
 800df1e:	d0f7      	beq.n	800df10 <round+0x58>
 800df20:	2001      	movs	r0, #1
 800df22:	f1c1 0133 	rsb	r1, r1, #51	; 0x33
 800df26:	fa00 f101 	lsl.w	r1, r0, r1
 800df2a:	1852      	adds	r2, r2, r1
 800df2c:	bf28      	it	cs
 800df2e:	181b      	addcs	r3, r3, r0
 800df30:	ea22 0204 	bic.w	r2, r2, r4
 800df34:	4619      	mov	r1, r3
 800df36:	4610      	mov	r0, r2
 800df38:	ec41 0b10 	vmov	d0, r0, r1
 800df3c:	e7e8      	b.n	800df10 <round+0x58>
 800df3e:	bf00      	nop
 800df40:	000fffff 	.word	0x000fffff
 800df44:	00000000 	.word	0x00000000

0800df48 <sqrtf>:
 800df48:	b500      	push	{lr}
 800df4a:	ed2d 8b02 	vpush	{d8}
 800df4e:	b08b      	sub	sp, #44	; 0x2c
 800df50:	eeb0 8a40 	vmov.f32	s16, s0
 800df54:	f000 f848 	bl	800dfe8 <__ieee754_sqrtf>
 800df58:	4b21      	ldr	r3, [pc, #132]	; (800dfe0 <sqrtf+0x98>)
 800df5a:	f993 3000 	ldrsb.w	r3, [r3]
 800df5e:	1c5a      	adds	r2, r3, #1
 800df60:	d028      	beq.n	800dfb4 <sqrtf+0x6c>
 800df62:	eeb4 8a48 	vcmp.f32	s16, s16
 800df66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df6a:	d623      	bvs.n	800dfb4 <sqrtf+0x6c>
 800df6c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800df70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df74:	d51e      	bpl.n	800dfb4 <sqrtf+0x6c>
 800df76:	2201      	movs	r2, #1
 800df78:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800df7c:	9200      	str	r2, [sp, #0]
 800df7e:	4a19      	ldr	r2, [pc, #100]	; (800dfe4 <sqrtf+0x9c>)
 800df80:	9201      	str	r2, [sp, #4]
 800df82:	2200      	movs	r2, #0
 800df84:	9208      	str	r2, [sp, #32]
 800df86:	ed8d 8b04 	vstr	d8, [sp, #16]
 800df8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800df8e:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800dfd8 <sqrtf+0x90>
 800df92:	b9a3      	cbnz	r3, 800dfbe <sqrtf+0x76>
 800df94:	ed8d 7b06 	vstr	d7, [sp, #24]
 800df98:	4668      	mov	r0, sp
 800df9a:	f000 f828 	bl	800dfee <matherr>
 800df9e:	b1a0      	cbz	r0, 800dfca <sqrtf+0x82>
 800dfa0:	9b08      	ldr	r3, [sp, #32]
 800dfa2:	b11b      	cbz	r3, 800dfac <sqrtf+0x64>
 800dfa4:	f000 f834 	bl	800e010 <__errno>
 800dfa8:	9b08      	ldr	r3, [sp, #32]
 800dfaa:	6003      	str	r3, [r0, #0]
 800dfac:	ed9d 0b06 	vldr	d0, [sp, #24]
 800dfb0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800dfb4:	b00b      	add	sp, #44	; 0x2c
 800dfb6:	ecbd 8b02 	vpop	{d8}
 800dfba:	f85d fb04 	ldr.w	pc, [sp], #4
 800dfbe:	2b02      	cmp	r3, #2
 800dfc0:	ee87 6b07 	vdiv.f64	d6, d7, d7
 800dfc4:	ed8d 6b06 	vstr	d6, [sp, #24]
 800dfc8:	d1e6      	bne.n	800df98 <sqrtf+0x50>
 800dfca:	f000 f821 	bl	800e010 <__errno>
 800dfce:	2321      	movs	r3, #33	; 0x21
 800dfd0:	6003      	str	r3, [r0, #0]
 800dfd2:	e7e5      	b.n	800dfa0 <sqrtf+0x58>
 800dfd4:	f3af 8000 	nop.w
	...
 800dfe0:	200002ec 	.word	0x200002ec
 800dfe4:	08012674 	.word	0x08012674

0800dfe8 <__ieee754_sqrtf>:
 800dfe8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dfec:	4770      	bx	lr

0800dfee <matherr>:
 800dfee:	2000      	movs	r0, #0
 800dff0:	4770      	bx	lr

0800dff2 <abort>:
 800dff2:	b508      	push	{r3, lr}
 800dff4:	2006      	movs	r0, #6
 800dff6:	f000 ffd5 	bl	800efa4 <raise>
 800dffa:	2001      	movs	r0, #1
 800dffc:	f004 fa3e 	bl	801247c <_exit>

0800e000 <calloc>:
 800e000:	4b02      	ldr	r3, [pc, #8]	; (800e00c <calloc+0xc>)
 800e002:	460a      	mov	r2, r1
 800e004:	4601      	mov	r1, r0
 800e006:	6818      	ldr	r0, [r3, #0]
 800e008:	f000 b847 	b.w	800e09a <_calloc_r>
 800e00c:	200002f0 	.word	0x200002f0

0800e010 <__errno>:
 800e010:	4b01      	ldr	r3, [pc, #4]	; (800e018 <__errno+0x8>)
 800e012:	6818      	ldr	r0, [r3, #0]
 800e014:	4770      	bx	lr
 800e016:	bf00      	nop
 800e018:	200002f0 	.word	0x200002f0

0800e01c <__libc_init_array>:
 800e01c:	b570      	push	{r4, r5, r6, lr}
 800e01e:	4e0d      	ldr	r6, [pc, #52]	; (800e054 <__libc_init_array+0x38>)
 800e020:	4c0d      	ldr	r4, [pc, #52]	; (800e058 <__libc_init_array+0x3c>)
 800e022:	1ba4      	subs	r4, r4, r6
 800e024:	10a4      	asrs	r4, r4, #2
 800e026:	2500      	movs	r5, #0
 800e028:	42a5      	cmp	r5, r4
 800e02a:	d109      	bne.n	800e040 <__libc_init_array+0x24>
 800e02c:	4e0b      	ldr	r6, [pc, #44]	; (800e05c <__libc_init_array+0x40>)
 800e02e:	4c0c      	ldr	r4, [pc, #48]	; (800e060 <__libc_init_array+0x44>)
 800e030:	f004 fa26 	bl	8012480 <_init>
 800e034:	1ba4      	subs	r4, r4, r6
 800e036:	10a4      	asrs	r4, r4, #2
 800e038:	2500      	movs	r5, #0
 800e03a:	42a5      	cmp	r5, r4
 800e03c:	d105      	bne.n	800e04a <__libc_init_array+0x2e>
 800e03e:	bd70      	pop	{r4, r5, r6, pc}
 800e040:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e044:	4798      	blx	r3
 800e046:	3501      	adds	r5, #1
 800e048:	e7ee      	b.n	800e028 <__libc_init_array+0xc>
 800e04a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e04e:	4798      	blx	r3
 800e050:	3501      	adds	r5, #1
 800e052:	e7f2      	b.n	800e03a <__libc_init_array+0x1e>
 800e054:	080129a8 	.word	0x080129a8
 800e058:	080129a8 	.word	0x080129a8
 800e05c:	080129a8 	.word	0x080129a8
 800e060:	080129b0 	.word	0x080129b0

0800e064 <malloc>:
 800e064:	4b02      	ldr	r3, [pc, #8]	; (800e070 <malloc+0xc>)
 800e066:	4601      	mov	r1, r0
 800e068:	6818      	ldr	r0, [r3, #0]
 800e06a:	f000 b873 	b.w	800e154 <_malloc_r>
 800e06e:	bf00      	nop
 800e070:	200002f0 	.word	0x200002f0

0800e074 <memcpy>:
 800e074:	b510      	push	{r4, lr}
 800e076:	1e43      	subs	r3, r0, #1
 800e078:	440a      	add	r2, r1
 800e07a:	4291      	cmp	r1, r2
 800e07c:	d100      	bne.n	800e080 <memcpy+0xc>
 800e07e:	bd10      	pop	{r4, pc}
 800e080:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e084:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e088:	e7f7      	b.n	800e07a <memcpy+0x6>

0800e08a <memset>:
 800e08a:	4402      	add	r2, r0
 800e08c:	4603      	mov	r3, r0
 800e08e:	4293      	cmp	r3, r2
 800e090:	d100      	bne.n	800e094 <memset+0xa>
 800e092:	4770      	bx	lr
 800e094:	f803 1b01 	strb.w	r1, [r3], #1
 800e098:	e7f9      	b.n	800e08e <memset+0x4>

0800e09a <_calloc_r>:
 800e09a:	b538      	push	{r3, r4, r5, lr}
 800e09c:	fb02 f401 	mul.w	r4, r2, r1
 800e0a0:	4621      	mov	r1, r4
 800e0a2:	f000 f857 	bl	800e154 <_malloc_r>
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	b118      	cbz	r0, 800e0b2 <_calloc_r+0x18>
 800e0aa:	4622      	mov	r2, r4
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	f7ff ffec 	bl	800e08a <memset>
 800e0b2:	4628      	mov	r0, r5
 800e0b4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e0b8 <_free_r>:
 800e0b8:	b538      	push	{r3, r4, r5, lr}
 800e0ba:	4605      	mov	r5, r0
 800e0bc:	2900      	cmp	r1, #0
 800e0be:	d045      	beq.n	800e14c <_free_r+0x94>
 800e0c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0c4:	1f0c      	subs	r4, r1, #4
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	bfb8      	it	lt
 800e0ca:	18e4      	addlt	r4, r4, r3
 800e0cc:	f003 f9ea 	bl	80114a4 <__malloc_lock>
 800e0d0:	4a1f      	ldr	r2, [pc, #124]	; (800e150 <_free_r+0x98>)
 800e0d2:	6813      	ldr	r3, [r2, #0]
 800e0d4:	4610      	mov	r0, r2
 800e0d6:	b933      	cbnz	r3, 800e0e6 <_free_r+0x2e>
 800e0d8:	6063      	str	r3, [r4, #4]
 800e0da:	6014      	str	r4, [r2, #0]
 800e0dc:	4628      	mov	r0, r5
 800e0de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0e2:	f003 b9e0 	b.w	80114a6 <__malloc_unlock>
 800e0e6:	42a3      	cmp	r3, r4
 800e0e8:	d90c      	bls.n	800e104 <_free_r+0x4c>
 800e0ea:	6821      	ldr	r1, [r4, #0]
 800e0ec:	1862      	adds	r2, r4, r1
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	bf04      	itt	eq
 800e0f2:	681a      	ldreq	r2, [r3, #0]
 800e0f4:	685b      	ldreq	r3, [r3, #4]
 800e0f6:	6063      	str	r3, [r4, #4]
 800e0f8:	bf04      	itt	eq
 800e0fa:	1852      	addeq	r2, r2, r1
 800e0fc:	6022      	streq	r2, [r4, #0]
 800e0fe:	6004      	str	r4, [r0, #0]
 800e100:	e7ec      	b.n	800e0dc <_free_r+0x24>
 800e102:	4613      	mov	r3, r2
 800e104:	685a      	ldr	r2, [r3, #4]
 800e106:	b10a      	cbz	r2, 800e10c <_free_r+0x54>
 800e108:	42a2      	cmp	r2, r4
 800e10a:	d9fa      	bls.n	800e102 <_free_r+0x4a>
 800e10c:	6819      	ldr	r1, [r3, #0]
 800e10e:	1858      	adds	r0, r3, r1
 800e110:	42a0      	cmp	r0, r4
 800e112:	d10b      	bne.n	800e12c <_free_r+0x74>
 800e114:	6820      	ldr	r0, [r4, #0]
 800e116:	4401      	add	r1, r0
 800e118:	1858      	adds	r0, r3, r1
 800e11a:	4282      	cmp	r2, r0
 800e11c:	6019      	str	r1, [r3, #0]
 800e11e:	d1dd      	bne.n	800e0dc <_free_r+0x24>
 800e120:	6810      	ldr	r0, [r2, #0]
 800e122:	6852      	ldr	r2, [r2, #4]
 800e124:	605a      	str	r2, [r3, #4]
 800e126:	4401      	add	r1, r0
 800e128:	6019      	str	r1, [r3, #0]
 800e12a:	e7d7      	b.n	800e0dc <_free_r+0x24>
 800e12c:	d902      	bls.n	800e134 <_free_r+0x7c>
 800e12e:	230c      	movs	r3, #12
 800e130:	602b      	str	r3, [r5, #0]
 800e132:	e7d3      	b.n	800e0dc <_free_r+0x24>
 800e134:	6820      	ldr	r0, [r4, #0]
 800e136:	1821      	adds	r1, r4, r0
 800e138:	428a      	cmp	r2, r1
 800e13a:	bf04      	itt	eq
 800e13c:	6811      	ldreq	r1, [r2, #0]
 800e13e:	6852      	ldreq	r2, [r2, #4]
 800e140:	6062      	str	r2, [r4, #4]
 800e142:	bf04      	itt	eq
 800e144:	1809      	addeq	r1, r1, r0
 800e146:	6021      	streq	r1, [r4, #0]
 800e148:	605c      	str	r4, [r3, #4]
 800e14a:	e7c7      	b.n	800e0dc <_free_r+0x24>
 800e14c:	bd38      	pop	{r3, r4, r5, pc}
 800e14e:	bf00      	nop
 800e150:	2000182c 	.word	0x2000182c

0800e154 <_malloc_r>:
 800e154:	b570      	push	{r4, r5, r6, lr}
 800e156:	1ccd      	adds	r5, r1, #3
 800e158:	f025 0503 	bic.w	r5, r5, #3
 800e15c:	3508      	adds	r5, #8
 800e15e:	2d0c      	cmp	r5, #12
 800e160:	bf38      	it	cc
 800e162:	250c      	movcc	r5, #12
 800e164:	2d00      	cmp	r5, #0
 800e166:	4606      	mov	r6, r0
 800e168:	db01      	blt.n	800e16e <_malloc_r+0x1a>
 800e16a:	42a9      	cmp	r1, r5
 800e16c:	d903      	bls.n	800e176 <_malloc_r+0x22>
 800e16e:	230c      	movs	r3, #12
 800e170:	6033      	str	r3, [r6, #0]
 800e172:	2000      	movs	r0, #0
 800e174:	bd70      	pop	{r4, r5, r6, pc}
 800e176:	f003 f995 	bl	80114a4 <__malloc_lock>
 800e17a:	4a21      	ldr	r2, [pc, #132]	; (800e200 <_malloc_r+0xac>)
 800e17c:	6814      	ldr	r4, [r2, #0]
 800e17e:	4621      	mov	r1, r4
 800e180:	b991      	cbnz	r1, 800e1a8 <_malloc_r+0x54>
 800e182:	4c20      	ldr	r4, [pc, #128]	; (800e204 <_malloc_r+0xb0>)
 800e184:	6823      	ldr	r3, [r4, #0]
 800e186:	b91b      	cbnz	r3, 800e190 <_malloc_r+0x3c>
 800e188:	4630      	mov	r0, r6
 800e18a:	f000 fecd 	bl	800ef28 <_sbrk_r>
 800e18e:	6020      	str	r0, [r4, #0]
 800e190:	4629      	mov	r1, r5
 800e192:	4630      	mov	r0, r6
 800e194:	f000 fec8 	bl	800ef28 <_sbrk_r>
 800e198:	1c43      	adds	r3, r0, #1
 800e19a:	d124      	bne.n	800e1e6 <_malloc_r+0x92>
 800e19c:	230c      	movs	r3, #12
 800e19e:	6033      	str	r3, [r6, #0]
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	f003 f980 	bl	80114a6 <__malloc_unlock>
 800e1a6:	e7e4      	b.n	800e172 <_malloc_r+0x1e>
 800e1a8:	680b      	ldr	r3, [r1, #0]
 800e1aa:	1b5b      	subs	r3, r3, r5
 800e1ac:	d418      	bmi.n	800e1e0 <_malloc_r+0x8c>
 800e1ae:	2b0b      	cmp	r3, #11
 800e1b0:	d90f      	bls.n	800e1d2 <_malloc_r+0x7e>
 800e1b2:	600b      	str	r3, [r1, #0]
 800e1b4:	50cd      	str	r5, [r1, r3]
 800e1b6:	18cc      	adds	r4, r1, r3
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f003 f974 	bl	80114a6 <__malloc_unlock>
 800e1be:	f104 000b 	add.w	r0, r4, #11
 800e1c2:	1d23      	adds	r3, r4, #4
 800e1c4:	f020 0007 	bic.w	r0, r0, #7
 800e1c8:	1ac3      	subs	r3, r0, r3
 800e1ca:	d0d3      	beq.n	800e174 <_malloc_r+0x20>
 800e1cc:	425a      	negs	r2, r3
 800e1ce:	50e2      	str	r2, [r4, r3]
 800e1d0:	e7d0      	b.n	800e174 <_malloc_r+0x20>
 800e1d2:	428c      	cmp	r4, r1
 800e1d4:	684b      	ldr	r3, [r1, #4]
 800e1d6:	bf16      	itet	ne
 800e1d8:	6063      	strne	r3, [r4, #4]
 800e1da:	6013      	streq	r3, [r2, #0]
 800e1dc:	460c      	movne	r4, r1
 800e1de:	e7eb      	b.n	800e1b8 <_malloc_r+0x64>
 800e1e0:	460c      	mov	r4, r1
 800e1e2:	6849      	ldr	r1, [r1, #4]
 800e1e4:	e7cc      	b.n	800e180 <_malloc_r+0x2c>
 800e1e6:	1cc4      	adds	r4, r0, #3
 800e1e8:	f024 0403 	bic.w	r4, r4, #3
 800e1ec:	42a0      	cmp	r0, r4
 800e1ee:	d005      	beq.n	800e1fc <_malloc_r+0xa8>
 800e1f0:	1a21      	subs	r1, r4, r0
 800e1f2:	4630      	mov	r0, r6
 800e1f4:	f000 fe98 	bl	800ef28 <_sbrk_r>
 800e1f8:	3001      	adds	r0, #1
 800e1fa:	d0cf      	beq.n	800e19c <_malloc_r+0x48>
 800e1fc:	6025      	str	r5, [r4, #0]
 800e1fe:	e7db      	b.n	800e1b8 <_malloc_r+0x64>
 800e200:	2000182c 	.word	0x2000182c
 800e204:	20001830 	.word	0x20001830

0800e208 <__cvt>:
 800e208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e20a:	ed2d 8b02 	vpush	{d8}
 800e20e:	eeb0 8b40 	vmov.f64	d8, d0
 800e212:	b085      	sub	sp, #20
 800e214:	4617      	mov	r7, r2
 800e216:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e218:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e21a:	ee18 2a90 	vmov	r2, s17
 800e21e:	f025 0520 	bic.w	r5, r5, #32
 800e222:	2a00      	cmp	r2, #0
 800e224:	bfb6      	itet	lt
 800e226:	222d      	movlt	r2, #45	; 0x2d
 800e228:	2200      	movge	r2, #0
 800e22a:	eeb1 8b40 	vneglt.f64	d8, d0
 800e22e:	2d46      	cmp	r5, #70	; 0x46
 800e230:	460c      	mov	r4, r1
 800e232:	701a      	strb	r2, [r3, #0]
 800e234:	d004      	beq.n	800e240 <__cvt+0x38>
 800e236:	2d45      	cmp	r5, #69	; 0x45
 800e238:	d100      	bne.n	800e23c <__cvt+0x34>
 800e23a:	3401      	adds	r4, #1
 800e23c:	2102      	movs	r1, #2
 800e23e:	e000      	b.n	800e242 <__cvt+0x3a>
 800e240:	2103      	movs	r1, #3
 800e242:	ab03      	add	r3, sp, #12
 800e244:	9301      	str	r3, [sp, #4]
 800e246:	ab02      	add	r3, sp, #8
 800e248:	9300      	str	r3, [sp, #0]
 800e24a:	4622      	mov	r2, r4
 800e24c:	4633      	mov	r3, r6
 800e24e:	eeb0 0b48 	vmov.f64	d0, d8
 800e252:	f001 feb1 	bl	800ffb8 <_dtoa_r>
 800e256:	2d47      	cmp	r5, #71	; 0x47
 800e258:	d101      	bne.n	800e25e <__cvt+0x56>
 800e25a:	07fb      	lsls	r3, r7, #31
 800e25c:	d51e      	bpl.n	800e29c <__cvt+0x94>
 800e25e:	2d46      	cmp	r5, #70	; 0x46
 800e260:	eb00 0304 	add.w	r3, r0, r4
 800e264:	d10c      	bne.n	800e280 <__cvt+0x78>
 800e266:	7802      	ldrb	r2, [r0, #0]
 800e268:	2a30      	cmp	r2, #48	; 0x30
 800e26a:	d107      	bne.n	800e27c <__cvt+0x74>
 800e26c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e274:	bf1c      	itt	ne
 800e276:	f1c4 0401 	rsbne	r4, r4, #1
 800e27a:	6034      	strne	r4, [r6, #0]
 800e27c:	6832      	ldr	r2, [r6, #0]
 800e27e:	4413      	add	r3, r2
 800e280:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e288:	d007      	beq.n	800e29a <__cvt+0x92>
 800e28a:	2130      	movs	r1, #48	; 0x30
 800e28c:	9a03      	ldr	r2, [sp, #12]
 800e28e:	429a      	cmp	r2, r3
 800e290:	d204      	bcs.n	800e29c <__cvt+0x94>
 800e292:	1c54      	adds	r4, r2, #1
 800e294:	9403      	str	r4, [sp, #12]
 800e296:	7011      	strb	r1, [r2, #0]
 800e298:	e7f8      	b.n	800e28c <__cvt+0x84>
 800e29a:	9303      	str	r3, [sp, #12]
 800e29c:	9b03      	ldr	r3, [sp, #12]
 800e29e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2a0:	1a1b      	subs	r3, r3, r0
 800e2a2:	6013      	str	r3, [r2, #0]
 800e2a4:	b005      	add	sp, #20
 800e2a6:	ecbd 8b02 	vpop	{d8}
 800e2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e2ac <__exponent>:
 800e2ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2ae:	2900      	cmp	r1, #0
 800e2b0:	4604      	mov	r4, r0
 800e2b2:	bfba      	itte	lt
 800e2b4:	4249      	neglt	r1, r1
 800e2b6:	232d      	movlt	r3, #45	; 0x2d
 800e2b8:	232b      	movge	r3, #43	; 0x2b
 800e2ba:	2909      	cmp	r1, #9
 800e2bc:	f804 2b02 	strb.w	r2, [r4], #2
 800e2c0:	7043      	strb	r3, [r0, #1]
 800e2c2:	dd20      	ble.n	800e306 <__exponent+0x5a>
 800e2c4:	f10d 0307 	add.w	r3, sp, #7
 800e2c8:	461f      	mov	r7, r3
 800e2ca:	260a      	movs	r6, #10
 800e2cc:	fb91 f5f6 	sdiv	r5, r1, r6
 800e2d0:	fb06 1115 	mls	r1, r6, r5, r1
 800e2d4:	3130      	adds	r1, #48	; 0x30
 800e2d6:	2d09      	cmp	r5, #9
 800e2d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e2dc:	f103 32ff 	add.w	r2, r3, #4294967295
 800e2e0:	4629      	mov	r1, r5
 800e2e2:	dc09      	bgt.n	800e2f8 <__exponent+0x4c>
 800e2e4:	3130      	adds	r1, #48	; 0x30
 800e2e6:	3b02      	subs	r3, #2
 800e2e8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e2ec:	42bb      	cmp	r3, r7
 800e2ee:	4622      	mov	r2, r4
 800e2f0:	d304      	bcc.n	800e2fc <__exponent+0x50>
 800e2f2:	1a10      	subs	r0, r2, r0
 800e2f4:	b003      	add	sp, #12
 800e2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2f8:	4613      	mov	r3, r2
 800e2fa:	e7e7      	b.n	800e2cc <__exponent+0x20>
 800e2fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e300:	f804 2b01 	strb.w	r2, [r4], #1
 800e304:	e7f2      	b.n	800e2ec <__exponent+0x40>
 800e306:	2330      	movs	r3, #48	; 0x30
 800e308:	4419      	add	r1, r3
 800e30a:	7083      	strb	r3, [r0, #2]
 800e30c:	1d02      	adds	r2, r0, #4
 800e30e:	70c1      	strb	r1, [r0, #3]
 800e310:	e7ef      	b.n	800e2f2 <__exponent+0x46>
 800e312:	0000      	movs	r0, r0
 800e314:	0000      	movs	r0, r0
	...

0800e318 <_printf_float>:
 800e318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e31c:	b08d      	sub	sp, #52	; 0x34
 800e31e:	460c      	mov	r4, r1
 800e320:	4616      	mov	r6, r2
 800e322:	461f      	mov	r7, r3
 800e324:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e328:	4605      	mov	r5, r0
 800e32a:	f003 f837 	bl	801139c <_localeconv_r>
 800e32e:	f8d0 b000 	ldr.w	fp, [r0]
 800e332:	4658      	mov	r0, fp
 800e334:	f7f1 ff84 	bl	8000240 <strlen>
 800e338:	2300      	movs	r3, #0
 800e33a:	930a      	str	r3, [sp, #40]	; 0x28
 800e33c:	f8d8 3000 	ldr.w	r3, [r8]
 800e340:	9005      	str	r0, [sp, #20]
 800e342:	3307      	adds	r3, #7
 800e344:	f023 0307 	bic.w	r3, r3, #7
 800e348:	f103 0108 	add.w	r1, r3, #8
 800e34c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e350:	6822      	ldr	r2, [r4, #0]
 800e352:	f8c8 1000 	str.w	r1, [r8]
 800e356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e35a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800e35e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 800e5e8 <_printf_float+0x2d0>
 800e362:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800e366:	eeb0 6bc0 	vabs.f64	d6, d0
 800e36a:	eeb4 6b47 	vcmp.f64	d6, d7
 800e36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e372:	dd24      	ble.n	800e3be <_printf_float+0xa6>
 800e374:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e37c:	d502      	bpl.n	800e384 <_printf_float+0x6c>
 800e37e:	232d      	movs	r3, #45	; 0x2d
 800e380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e384:	499a      	ldr	r1, [pc, #616]	; (800e5f0 <_printf_float+0x2d8>)
 800e386:	4b9b      	ldr	r3, [pc, #620]	; (800e5f4 <_printf_float+0x2dc>)
 800e388:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e38c:	bf8c      	ite	hi
 800e38e:	4688      	movhi	r8, r1
 800e390:	4698      	movls	r8, r3
 800e392:	f022 0204 	bic.w	r2, r2, #4
 800e396:	2303      	movs	r3, #3
 800e398:	6123      	str	r3, [r4, #16]
 800e39a:	6022      	str	r2, [r4, #0]
 800e39c:	f04f 0a00 	mov.w	sl, #0
 800e3a0:	9700      	str	r7, [sp, #0]
 800e3a2:	4633      	mov	r3, r6
 800e3a4:	aa0b      	add	r2, sp, #44	; 0x2c
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	f000 f9e1 	bl	800e770 <_printf_common>
 800e3ae:	3001      	adds	r0, #1
 800e3b0:	f040 8089 	bne.w	800e4c6 <_printf_float+0x1ae>
 800e3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b8:	b00d      	add	sp, #52	; 0x34
 800e3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3be:	eeb4 0b40 	vcmp.f64	d0, d0
 800e3c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3c6:	d702      	bvc.n	800e3ce <_printf_float+0xb6>
 800e3c8:	498b      	ldr	r1, [pc, #556]	; (800e5f8 <_printf_float+0x2e0>)
 800e3ca:	4b8c      	ldr	r3, [pc, #560]	; (800e5fc <_printf_float+0x2e4>)
 800e3cc:	e7dc      	b.n	800e388 <_printf_float+0x70>
 800e3ce:	6861      	ldr	r1, [r4, #4]
 800e3d0:	1c4b      	adds	r3, r1, #1
 800e3d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e3d6:	ab0a      	add	r3, sp, #40	; 0x28
 800e3d8:	a809      	add	r0, sp, #36	; 0x24
 800e3da:	d13b      	bne.n	800e454 <_printf_float+0x13c>
 800e3dc:	2106      	movs	r1, #6
 800e3de:	6061      	str	r1, [r4, #4]
 800e3e0:	f04f 0c00 	mov.w	ip, #0
 800e3e4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800e3e8:	e9cd 0900 	strd	r0, r9, [sp]
 800e3ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e3f0:	6022      	str	r2, [r4, #0]
 800e3f2:	6861      	ldr	r1, [r4, #4]
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	f7ff ff07 	bl	800e208 <__cvt>
 800e3fa:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800e3fe:	2b47      	cmp	r3, #71	; 0x47
 800e400:	4680      	mov	r8, r0
 800e402:	d109      	bne.n	800e418 <_printf_float+0x100>
 800e404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e406:	1cd8      	adds	r0, r3, #3
 800e408:	db02      	blt.n	800e410 <_printf_float+0xf8>
 800e40a:	6862      	ldr	r2, [r4, #4]
 800e40c:	4293      	cmp	r3, r2
 800e40e:	dd47      	ble.n	800e4a0 <_printf_float+0x188>
 800e410:	f1a9 0902 	sub.w	r9, r9, #2
 800e414:	fa5f f989 	uxtb.w	r9, r9
 800e418:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e41c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e41e:	d824      	bhi.n	800e46a <_printf_float+0x152>
 800e420:	3901      	subs	r1, #1
 800e422:	464a      	mov	r2, r9
 800e424:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e428:	9109      	str	r1, [sp, #36]	; 0x24
 800e42a:	f7ff ff3f 	bl	800e2ac <__exponent>
 800e42e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e430:	1813      	adds	r3, r2, r0
 800e432:	2a01      	cmp	r2, #1
 800e434:	4682      	mov	sl, r0
 800e436:	6123      	str	r3, [r4, #16]
 800e438:	dc02      	bgt.n	800e440 <_printf_float+0x128>
 800e43a:	6822      	ldr	r2, [r4, #0]
 800e43c:	07d1      	lsls	r1, r2, #31
 800e43e:	d501      	bpl.n	800e444 <_printf_float+0x12c>
 800e440:	3301      	adds	r3, #1
 800e442:	6123      	str	r3, [r4, #16]
 800e444:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d0a9      	beq.n	800e3a0 <_printf_float+0x88>
 800e44c:	232d      	movs	r3, #45	; 0x2d
 800e44e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e452:	e7a5      	b.n	800e3a0 <_printf_float+0x88>
 800e454:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 800e458:	f000 8178 	beq.w	800e74c <_printf_float+0x434>
 800e45c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e460:	d1be      	bne.n	800e3e0 <_printf_float+0xc8>
 800e462:	2900      	cmp	r1, #0
 800e464:	d1bc      	bne.n	800e3e0 <_printf_float+0xc8>
 800e466:	2101      	movs	r1, #1
 800e468:	e7b9      	b.n	800e3de <_printf_float+0xc6>
 800e46a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e46e:	d119      	bne.n	800e4a4 <_printf_float+0x18c>
 800e470:	2900      	cmp	r1, #0
 800e472:	6863      	ldr	r3, [r4, #4]
 800e474:	dd0c      	ble.n	800e490 <_printf_float+0x178>
 800e476:	6121      	str	r1, [r4, #16]
 800e478:	b913      	cbnz	r3, 800e480 <_printf_float+0x168>
 800e47a:	6822      	ldr	r2, [r4, #0]
 800e47c:	07d2      	lsls	r2, r2, #31
 800e47e:	d502      	bpl.n	800e486 <_printf_float+0x16e>
 800e480:	3301      	adds	r3, #1
 800e482:	440b      	add	r3, r1
 800e484:	6123      	str	r3, [r4, #16]
 800e486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e488:	65a3      	str	r3, [r4, #88]	; 0x58
 800e48a:	f04f 0a00 	mov.w	sl, #0
 800e48e:	e7d9      	b.n	800e444 <_printf_float+0x12c>
 800e490:	b913      	cbnz	r3, 800e498 <_printf_float+0x180>
 800e492:	6822      	ldr	r2, [r4, #0]
 800e494:	07d0      	lsls	r0, r2, #31
 800e496:	d501      	bpl.n	800e49c <_printf_float+0x184>
 800e498:	3302      	adds	r3, #2
 800e49a:	e7f3      	b.n	800e484 <_printf_float+0x16c>
 800e49c:	2301      	movs	r3, #1
 800e49e:	e7f1      	b.n	800e484 <_printf_float+0x16c>
 800e4a0:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e4a4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e4a8:	4293      	cmp	r3, r2
 800e4aa:	db05      	blt.n	800e4b8 <_printf_float+0x1a0>
 800e4ac:	6822      	ldr	r2, [r4, #0]
 800e4ae:	6123      	str	r3, [r4, #16]
 800e4b0:	07d1      	lsls	r1, r2, #31
 800e4b2:	d5e8      	bpl.n	800e486 <_printf_float+0x16e>
 800e4b4:	3301      	adds	r3, #1
 800e4b6:	e7e5      	b.n	800e484 <_printf_float+0x16c>
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	bfd4      	ite	le
 800e4bc:	f1c3 0302 	rsble	r3, r3, #2
 800e4c0:	2301      	movgt	r3, #1
 800e4c2:	4413      	add	r3, r2
 800e4c4:	e7de      	b.n	800e484 <_printf_float+0x16c>
 800e4c6:	6823      	ldr	r3, [r4, #0]
 800e4c8:	055a      	lsls	r2, r3, #21
 800e4ca:	d407      	bmi.n	800e4dc <_printf_float+0x1c4>
 800e4cc:	6923      	ldr	r3, [r4, #16]
 800e4ce:	4642      	mov	r2, r8
 800e4d0:	4631      	mov	r1, r6
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	47b8      	blx	r7
 800e4d6:	3001      	adds	r0, #1
 800e4d8:	d12a      	bne.n	800e530 <_printf_float+0x218>
 800e4da:	e76b      	b.n	800e3b4 <_printf_float+0x9c>
 800e4dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e4e0:	f240 80de 	bls.w	800e6a0 <_printf_float+0x388>
 800e4e4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e4e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4f0:	d133      	bne.n	800e55a <_printf_float+0x242>
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	4a42      	ldr	r2, [pc, #264]	; (800e600 <_printf_float+0x2e8>)
 800e4f6:	4631      	mov	r1, r6
 800e4f8:	4628      	mov	r0, r5
 800e4fa:	47b8      	blx	r7
 800e4fc:	3001      	adds	r0, #1
 800e4fe:	f43f af59 	beq.w	800e3b4 <_printf_float+0x9c>
 800e502:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e506:	429a      	cmp	r2, r3
 800e508:	db02      	blt.n	800e510 <_printf_float+0x1f8>
 800e50a:	6823      	ldr	r3, [r4, #0]
 800e50c:	07d8      	lsls	r0, r3, #31
 800e50e:	d50f      	bpl.n	800e530 <_printf_float+0x218>
 800e510:	9b05      	ldr	r3, [sp, #20]
 800e512:	465a      	mov	r2, fp
 800e514:	4631      	mov	r1, r6
 800e516:	4628      	mov	r0, r5
 800e518:	47b8      	blx	r7
 800e51a:	3001      	adds	r0, #1
 800e51c:	f43f af4a 	beq.w	800e3b4 <_printf_float+0x9c>
 800e520:	f04f 0800 	mov.w	r8, #0
 800e524:	f104 091a 	add.w	r9, r4, #26
 800e528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e52a:	3b01      	subs	r3, #1
 800e52c:	4543      	cmp	r3, r8
 800e52e:	dc09      	bgt.n	800e544 <_printf_float+0x22c>
 800e530:	6823      	ldr	r3, [r4, #0]
 800e532:	079b      	lsls	r3, r3, #30
 800e534:	f100 8105 	bmi.w	800e742 <_printf_float+0x42a>
 800e538:	68e0      	ldr	r0, [r4, #12]
 800e53a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e53c:	4298      	cmp	r0, r3
 800e53e:	bfb8      	it	lt
 800e540:	4618      	movlt	r0, r3
 800e542:	e739      	b.n	800e3b8 <_printf_float+0xa0>
 800e544:	2301      	movs	r3, #1
 800e546:	464a      	mov	r2, r9
 800e548:	4631      	mov	r1, r6
 800e54a:	4628      	mov	r0, r5
 800e54c:	47b8      	blx	r7
 800e54e:	3001      	adds	r0, #1
 800e550:	f43f af30 	beq.w	800e3b4 <_printf_float+0x9c>
 800e554:	f108 0801 	add.w	r8, r8, #1
 800e558:	e7e6      	b.n	800e528 <_printf_float+0x210>
 800e55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	dc2b      	bgt.n	800e5b8 <_printf_float+0x2a0>
 800e560:	2301      	movs	r3, #1
 800e562:	4a27      	ldr	r2, [pc, #156]	; (800e600 <_printf_float+0x2e8>)
 800e564:	4631      	mov	r1, r6
 800e566:	4628      	mov	r0, r5
 800e568:	47b8      	blx	r7
 800e56a:	3001      	adds	r0, #1
 800e56c:	f43f af22 	beq.w	800e3b4 <_printf_float+0x9c>
 800e570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e572:	b923      	cbnz	r3, 800e57e <_printf_float+0x266>
 800e574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e576:	b913      	cbnz	r3, 800e57e <_printf_float+0x266>
 800e578:	6823      	ldr	r3, [r4, #0]
 800e57a:	07d9      	lsls	r1, r3, #31
 800e57c:	d5d8      	bpl.n	800e530 <_printf_float+0x218>
 800e57e:	9b05      	ldr	r3, [sp, #20]
 800e580:	465a      	mov	r2, fp
 800e582:	4631      	mov	r1, r6
 800e584:	4628      	mov	r0, r5
 800e586:	47b8      	blx	r7
 800e588:	3001      	adds	r0, #1
 800e58a:	f43f af13 	beq.w	800e3b4 <_printf_float+0x9c>
 800e58e:	f04f 0900 	mov.w	r9, #0
 800e592:	f104 0a1a 	add.w	sl, r4, #26
 800e596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e598:	425b      	negs	r3, r3
 800e59a:	454b      	cmp	r3, r9
 800e59c:	dc01      	bgt.n	800e5a2 <_printf_float+0x28a>
 800e59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5a0:	e795      	b.n	800e4ce <_printf_float+0x1b6>
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	4652      	mov	r2, sl
 800e5a6:	4631      	mov	r1, r6
 800e5a8:	4628      	mov	r0, r5
 800e5aa:	47b8      	blx	r7
 800e5ac:	3001      	adds	r0, #1
 800e5ae:	f43f af01 	beq.w	800e3b4 <_printf_float+0x9c>
 800e5b2:	f109 0901 	add.w	r9, r9, #1
 800e5b6:	e7ee      	b.n	800e596 <_printf_float+0x27e>
 800e5b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e5ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e5bc:	429a      	cmp	r2, r3
 800e5be:	bfa8      	it	ge
 800e5c0:	461a      	movge	r2, r3
 800e5c2:	2a00      	cmp	r2, #0
 800e5c4:	4691      	mov	r9, r2
 800e5c6:	dd07      	ble.n	800e5d8 <_printf_float+0x2c0>
 800e5c8:	4613      	mov	r3, r2
 800e5ca:	4631      	mov	r1, r6
 800e5cc:	4642      	mov	r2, r8
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	47b8      	blx	r7
 800e5d2:	3001      	adds	r0, #1
 800e5d4:	f43f aeee 	beq.w	800e3b4 <_printf_float+0x9c>
 800e5d8:	f104 031a 	add.w	r3, r4, #26
 800e5dc:	f04f 0a00 	mov.w	sl, #0
 800e5e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5e4:	9307      	str	r3, [sp, #28]
 800e5e6:	e017      	b.n	800e618 <_printf_float+0x300>
 800e5e8:	ffffffff 	.word	0xffffffff
 800e5ec:	7fefffff 	.word	0x7fefffff
 800e5f0:	08012684 	.word	0x08012684
 800e5f4:	08012680 	.word	0x08012680
 800e5f8:	0801268c 	.word	0x0801268c
 800e5fc:	08012688 	.word	0x08012688
 800e600:	08012690 	.word	0x08012690
 800e604:	2301      	movs	r3, #1
 800e606:	9a07      	ldr	r2, [sp, #28]
 800e608:	4631      	mov	r1, r6
 800e60a:	4628      	mov	r0, r5
 800e60c:	47b8      	blx	r7
 800e60e:	3001      	adds	r0, #1
 800e610:	f43f aed0 	beq.w	800e3b4 <_printf_float+0x9c>
 800e614:	f10a 0a01 	add.w	sl, sl, #1
 800e618:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e61a:	9306      	str	r3, [sp, #24]
 800e61c:	eba3 0309 	sub.w	r3, r3, r9
 800e620:	4553      	cmp	r3, sl
 800e622:	dcef      	bgt.n	800e604 <_printf_float+0x2ec>
 800e624:	9b06      	ldr	r3, [sp, #24]
 800e626:	4498      	add	r8, r3
 800e628:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e62c:	429a      	cmp	r2, r3
 800e62e:	db15      	blt.n	800e65c <_printf_float+0x344>
 800e630:	6823      	ldr	r3, [r4, #0]
 800e632:	07da      	lsls	r2, r3, #31
 800e634:	d412      	bmi.n	800e65c <_printf_float+0x344>
 800e636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e638:	9a06      	ldr	r2, [sp, #24]
 800e63a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e63c:	1a9a      	subs	r2, r3, r2
 800e63e:	eba3 0a01 	sub.w	sl, r3, r1
 800e642:	4592      	cmp	sl, r2
 800e644:	bfa8      	it	ge
 800e646:	4692      	movge	sl, r2
 800e648:	f1ba 0f00 	cmp.w	sl, #0
 800e64c:	dc0e      	bgt.n	800e66c <_printf_float+0x354>
 800e64e:	f04f 0800 	mov.w	r8, #0
 800e652:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e656:	f104 091a 	add.w	r9, r4, #26
 800e65a:	e019      	b.n	800e690 <_printf_float+0x378>
 800e65c:	9b05      	ldr	r3, [sp, #20]
 800e65e:	465a      	mov	r2, fp
 800e660:	4631      	mov	r1, r6
 800e662:	4628      	mov	r0, r5
 800e664:	47b8      	blx	r7
 800e666:	3001      	adds	r0, #1
 800e668:	d1e5      	bne.n	800e636 <_printf_float+0x31e>
 800e66a:	e6a3      	b.n	800e3b4 <_printf_float+0x9c>
 800e66c:	4653      	mov	r3, sl
 800e66e:	4642      	mov	r2, r8
 800e670:	4631      	mov	r1, r6
 800e672:	4628      	mov	r0, r5
 800e674:	47b8      	blx	r7
 800e676:	3001      	adds	r0, #1
 800e678:	d1e9      	bne.n	800e64e <_printf_float+0x336>
 800e67a:	e69b      	b.n	800e3b4 <_printf_float+0x9c>
 800e67c:	2301      	movs	r3, #1
 800e67e:	464a      	mov	r2, r9
 800e680:	4631      	mov	r1, r6
 800e682:	4628      	mov	r0, r5
 800e684:	47b8      	blx	r7
 800e686:	3001      	adds	r0, #1
 800e688:	f43f ae94 	beq.w	800e3b4 <_printf_float+0x9c>
 800e68c:	f108 0801 	add.w	r8, r8, #1
 800e690:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e694:	1a9b      	subs	r3, r3, r2
 800e696:	eba3 030a 	sub.w	r3, r3, sl
 800e69a:	4543      	cmp	r3, r8
 800e69c:	dcee      	bgt.n	800e67c <_printf_float+0x364>
 800e69e:	e747      	b.n	800e530 <_printf_float+0x218>
 800e6a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6a2:	2a01      	cmp	r2, #1
 800e6a4:	dc01      	bgt.n	800e6aa <_printf_float+0x392>
 800e6a6:	07db      	lsls	r3, r3, #31
 800e6a8:	d539      	bpl.n	800e71e <_printf_float+0x406>
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	4642      	mov	r2, r8
 800e6ae:	4631      	mov	r1, r6
 800e6b0:	4628      	mov	r0, r5
 800e6b2:	47b8      	blx	r7
 800e6b4:	3001      	adds	r0, #1
 800e6b6:	f43f ae7d 	beq.w	800e3b4 <_printf_float+0x9c>
 800e6ba:	9b05      	ldr	r3, [sp, #20]
 800e6bc:	465a      	mov	r2, fp
 800e6be:	4631      	mov	r1, r6
 800e6c0:	4628      	mov	r0, r5
 800e6c2:	47b8      	blx	r7
 800e6c4:	3001      	adds	r0, #1
 800e6c6:	f108 0801 	add.w	r8, r8, #1
 800e6ca:	f43f ae73 	beq.w	800e3b4 <_printf_float+0x9c>
 800e6ce:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e6d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6dc:	f103 33ff 	add.w	r3, r3, #4294967295
 800e6e0:	d018      	beq.n	800e714 <_printf_float+0x3fc>
 800e6e2:	4642      	mov	r2, r8
 800e6e4:	4631      	mov	r1, r6
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	47b8      	blx	r7
 800e6ea:	3001      	adds	r0, #1
 800e6ec:	d10e      	bne.n	800e70c <_printf_float+0x3f4>
 800e6ee:	e661      	b.n	800e3b4 <_printf_float+0x9c>
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	464a      	mov	r2, r9
 800e6f4:	4631      	mov	r1, r6
 800e6f6:	4628      	mov	r0, r5
 800e6f8:	47b8      	blx	r7
 800e6fa:	3001      	adds	r0, #1
 800e6fc:	f43f ae5a 	beq.w	800e3b4 <_printf_float+0x9c>
 800e700:	f108 0801 	add.w	r8, r8, #1
 800e704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e706:	3b01      	subs	r3, #1
 800e708:	4543      	cmp	r3, r8
 800e70a:	dcf1      	bgt.n	800e6f0 <_printf_float+0x3d8>
 800e70c:	4653      	mov	r3, sl
 800e70e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e712:	e6dd      	b.n	800e4d0 <_printf_float+0x1b8>
 800e714:	f04f 0800 	mov.w	r8, #0
 800e718:	f104 091a 	add.w	r9, r4, #26
 800e71c:	e7f2      	b.n	800e704 <_printf_float+0x3ec>
 800e71e:	2301      	movs	r3, #1
 800e720:	e7df      	b.n	800e6e2 <_printf_float+0x3ca>
 800e722:	2301      	movs	r3, #1
 800e724:	464a      	mov	r2, r9
 800e726:	4631      	mov	r1, r6
 800e728:	4628      	mov	r0, r5
 800e72a:	47b8      	blx	r7
 800e72c:	3001      	adds	r0, #1
 800e72e:	f43f ae41 	beq.w	800e3b4 <_printf_float+0x9c>
 800e732:	f108 0801 	add.w	r8, r8, #1
 800e736:	68e3      	ldr	r3, [r4, #12]
 800e738:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e73a:	1a9b      	subs	r3, r3, r2
 800e73c:	4543      	cmp	r3, r8
 800e73e:	dcf0      	bgt.n	800e722 <_printf_float+0x40a>
 800e740:	e6fa      	b.n	800e538 <_printf_float+0x220>
 800e742:	f04f 0800 	mov.w	r8, #0
 800e746:	f104 0919 	add.w	r9, r4, #25
 800e74a:	e7f4      	b.n	800e736 <_printf_float+0x41e>
 800e74c:	2900      	cmp	r1, #0
 800e74e:	f43f ae8a 	beq.w	800e466 <_printf_float+0x14e>
 800e752:	f04f 0c00 	mov.w	ip, #0
 800e756:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800e75a:	e9cd 0900 	strd	r0, r9, [sp]
 800e75e:	6022      	str	r2, [r4, #0]
 800e760:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e764:	4628      	mov	r0, r5
 800e766:	f7ff fd4f 	bl	800e208 <__cvt>
 800e76a:	4680      	mov	r8, r0
 800e76c:	e64a      	b.n	800e404 <_printf_float+0xec>
 800e76e:	bf00      	nop

0800e770 <_printf_common>:
 800e770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e774:	4691      	mov	r9, r2
 800e776:	461f      	mov	r7, r3
 800e778:	688a      	ldr	r2, [r1, #8]
 800e77a:	690b      	ldr	r3, [r1, #16]
 800e77c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e780:	4293      	cmp	r3, r2
 800e782:	bfb8      	it	lt
 800e784:	4613      	movlt	r3, r2
 800e786:	f8c9 3000 	str.w	r3, [r9]
 800e78a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e78e:	4606      	mov	r6, r0
 800e790:	460c      	mov	r4, r1
 800e792:	b112      	cbz	r2, 800e79a <_printf_common+0x2a>
 800e794:	3301      	adds	r3, #1
 800e796:	f8c9 3000 	str.w	r3, [r9]
 800e79a:	6823      	ldr	r3, [r4, #0]
 800e79c:	0699      	lsls	r1, r3, #26
 800e79e:	bf42      	ittt	mi
 800e7a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e7a4:	3302      	addmi	r3, #2
 800e7a6:	f8c9 3000 	strmi.w	r3, [r9]
 800e7aa:	6825      	ldr	r5, [r4, #0]
 800e7ac:	f015 0506 	ands.w	r5, r5, #6
 800e7b0:	d107      	bne.n	800e7c2 <_printf_common+0x52>
 800e7b2:	f104 0a19 	add.w	sl, r4, #25
 800e7b6:	68e3      	ldr	r3, [r4, #12]
 800e7b8:	f8d9 2000 	ldr.w	r2, [r9]
 800e7bc:	1a9b      	subs	r3, r3, r2
 800e7be:	42ab      	cmp	r3, r5
 800e7c0:	dc28      	bgt.n	800e814 <_printf_common+0xa4>
 800e7c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e7c6:	6822      	ldr	r2, [r4, #0]
 800e7c8:	3300      	adds	r3, #0
 800e7ca:	bf18      	it	ne
 800e7cc:	2301      	movne	r3, #1
 800e7ce:	0692      	lsls	r2, r2, #26
 800e7d0:	d42d      	bmi.n	800e82e <_printf_common+0xbe>
 800e7d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e7d6:	4639      	mov	r1, r7
 800e7d8:	4630      	mov	r0, r6
 800e7da:	47c0      	blx	r8
 800e7dc:	3001      	adds	r0, #1
 800e7de:	d020      	beq.n	800e822 <_printf_common+0xb2>
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	68e5      	ldr	r5, [r4, #12]
 800e7e4:	f8d9 2000 	ldr.w	r2, [r9]
 800e7e8:	f003 0306 	and.w	r3, r3, #6
 800e7ec:	2b04      	cmp	r3, #4
 800e7ee:	bf08      	it	eq
 800e7f0:	1aad      	subeq	r5, r5, r2
 800e7f2:	68a3      	ldr	r3, [r4, #8]
 800e7f4:	6922      	ldr	r2, [r4, #16]
 800e7f6:	bf0c      	ite	eq
 800e7f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7fc:	2500      	movne	r5, #0
 800e7fe:	4293      	cmp	r3, r2
 800e800:	bfc4      	itt	gt
 800e802:	1a9b      	subgt	r3, r3, r2
 800e804:	18ed      	addgt	r5, r5, r3
 800e806:	f04f 0900 	mov.w	r9, #0
 800e80a:	341a      	adds	r4, #26
 800e80c:	454d      	cmp	r5, r9
 800e80e:	d11a      	bne.n	800e846 <_printf_common+0xd6>
 800e810:	2000      	movs	r0, #0
 800e812:	e008      	b.n	800e826 <_printf_common+0xb6>
 800e814:	2301      	movs	r3, #1
 800e816:	4652      	mov	r2, sl
 800e818:	4639      	mov	r1, r7
 800e81a:	4630      	mov	r0, r6
 800e81c:	47c0      	blx	r8
 800e81e:	3001      	adds	r0, #1
 800e820:	d103      	bne.n	800e82a <_printf_common+0xba>
 800e822:	f04f 30ff 	mov.w	r0, #4294967295
 800e826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e82a:	3501      	adds	r5, #1
 800e82c:	e7c3      	b.n	800e7b6 <_printf_common+0x46>
 800e82e:	18e1      	adds	r1, r4, r3
 800e830:	1c5a      	adds	r2, r3, #1
 800e832:	2030      	movs	r0, #48	; 0x30
 800e834:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e838:	4422      	add	r2, r4
 800e83a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e83e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e842:	3302      	adds	r3, #2
 800e844:	e7c5      	b.n	800e7d2 <_printf_common+0x62>
 800e846:	2301      	movs	r3, #1
 800e848:	4622      	mov	r2, r4
 800e84a:	4639      	mov	r1, r7
 800e84c:	4630      	mov	r0, r6
 800e84e:	47c0      	blx	r8
 800e850:	3001      	adds	r0, #1
 800e852:	d0e6      	beq.n	800e822 <_printf_common+0xb2>
 800e854:	f109 0901 	add.w	r9, r9, #1
 800e858:	e7d8      	b.n	800e80c <_printf_common+0x9c>
	...

0800e85c <_printf_i>:
 800e85c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e860:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e864:	460c      	mov	r4, r1
 800e866:	7e09      	ldrb	r1, [r1, #24]
 800e868:	b085      	sub	sp, #20
 800e86a:	296e      	cmp	r1, #110	; 0x6e
 800e86c:	4617      	mov	r7, r2
 800e86e:	4606      	mov	r6, r0
 800e870:	4698      	mov	r8, r3
 800e872:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e874:	f000 80b3 	beq.w	800e9de <_printf_i+0x182>
 800e878:	d822      	bhi.n	800e8c0 <_printf_i+0x64>
 800e87a:	2963      	cmp	r1, #99	; 0x63
 800e87c:	d036      	beq.n	800e8ec <_printf_i+0x90>
 800e87e:	d80a      	bhi.n	800e896 <_printf_i+0x3a>
 800e880:	2900      	cmp	r1, #0
 800e882:	f000 80b9 	beq.w	800e9f8 <_printf_i+0x19c>
 800e886:	2958      	cmp	r1, #88	; 0x58
 800e888:	f000 8083 	beq.w	800e992 <_printf_i+0x136>
 800e88c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e890:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e894:	e032      	b.n	800e8fc <_printf_i+0xa0>
 800e896:	2964      	cmp	r1, #100	; 0x64
 800e898:	d001      	beq.n	800e89e <_printf_i+0x42>
 800e89a:	2969      	cmp	r1, #105	; 0x69
 800e89c:	d1f6      	bne.n	800e88c <_printf_i+0x30>
 800e89e:	6820      	ldr	r0, [r4, #0]
 800e8a0:	6813      	ldr	r3, [r2, #0]
 800e8a2:	0605      	lsls	r5, r0, #24
 800e8a4:	f103 0104 	add.w	r1, r3, #4
 800e8a8:	d52a      	bpl.n	800e900 <_printf_i+0xa4>
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	6011      	str	r1, [r2, #0]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	da03      	bge.n	800e8ba <_printf_i+0x5e>
 800e8b2:	222d      	movs	r2, #45	; 0x2d
 800e8b4:	425b      	negs	r3, r3
 800e8b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e8ba:	486f      	ldr	r0, [pc, #444]	; (800ea78 <_printf_i+0x21c>)
 800e8bc:	220a      	movs	r2, #10
 800e8be:	e039      	b.n	800e934 <_printf_i+0xd8>
 800e8c0:	2973      	cmp	r1, #115	; 0x73
 800e8c2:	f000 809d 	beq.w	800ea00 <_printf_i+0x1a4>
 800e8c6:	d808      	bhi.n	800e8da <_printf_i+0x7e>
 800e8c8:	296f      	cmp	r1, #111	; 0x6f
 800e8ca:	d020      	beq.n	800e90e <_printf_i+0xb2>
 800e8cc:	2970      	cmp	r1, #112	; 0x70
 800e8ce:	d1dd      	bne.n	800e88c <_printf_i+0x30>
 800e8d0:	6823      	ldr	r3, [r4, #0]
 800e8d2:	f043 0320 	orr.w	r3, r3, #32
 800e8d6:	6023      	str	r3, [r4, #0]
 800e8d8:	e003      	b.n	800e8e2 <_printf_i+0x86>
 800e8da:	2975      	cmp	r1, #117	; 0x75
 800e8dc:	d017      	beq.n	800e90e <_printf_i+0xb2>
 800e8de:	2978      	cmp	r1, #120	; 0x78
 800e8e0:	d1d4      	bne.n	800e88c <_printf_i+0x30>
 800e8e2:	2378      	movs	r3, #120	; 0x78
 800e8e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e8e8:	4864      	ldr	r0, [pc, #400]	; (800ea7c <_printf_i+0x220>)
 800e8ea:	e055      	b.n	800e998 <_printf_i+0x13c>
 800e8ec:	6813      	ldr	r3, [r2, #0]
 800e8ee:	1d19      	adds	r1, r3, #4
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	6011      	str	r1, [r2, #0]
 800e8f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e8f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	e08c      	b.n	800ea1a <_printf_i+0x1be>
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	6011      	str	r1, [r2, #0]
 800e904:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e908:	bf18      	it	ne
 800e90a:	b21b      	sxthne	r3, r3
 800e90c:	e7cf      	b.n	800e8ae <_printf_i+0x52>
 800e90e:	6813      	ldr	r3, [r2, #0]
 800e910:	6825      	ldr	r5, [r4, #0]
 800e912:	1d18      	adds	r0, r3, #4
 800e914:	6010      	str	r0, [r2, #0]
 800e916:	0628      	lsls	r0, r5, #24
 800e918:	d501      	bpl.n	800e91e <_printf_i+0xc2>
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	e002      	b.n	800e924 <_printf_i+0xc8>
 800e91e:	0668      	lsls	r0, r5, #25
 800e920:	d5fb      	bpl.n	800e91a <_printf_i+0xbe>
 800e922:	881b      	ldrh	r3, [r3, #0]
 800e924:	4854      	ldr	r0, [pc, #336]	; (800ea78 <_printf_i+0x21c>)
 800e926:	296f      	cmp	r1, #111	; 0x6f
 800e928:	bf14      	ite	ne
 800e92a:	220a      	movne	r2, #10
 800e92c:	2208      	moveq	r2, #8
 800e92e:	2100      	movs	r1, #0
 800e930:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e934:	6865      	ldr	r5, [r4, #4]
 800e936:	60a5      	str	r5, [r4, #8]
 800e938:	2d00      	cmp	r5, #0
 800e93a:	f2c0 8095 	blt.w	800ea68 <_printf_i+0x20c>
 800e93e:	6821      	ldr	r1, [r4, #0]
 800e940:	f021 0104 	bic.w	r1, r1, #4
 800e944:	6021      	str	r1, [r4, #0]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d13d      	bne.n	800e9c6 <_printf_i+0x16a>
 800e94a:	2d00      	cmp	r5, #0
 800e94c:	f040 808e 	bne.w	800ea6c <_printf_i+0x210>
 800e950:	4665      	mov	r5, ip
 800e952:	2a08      	cmp	r2, #8
 800e954:	d10b      	bne.n	800e96e <_printf_i+0x112>
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	07db      	lsls	r3, r3, #31
 800e95a:	d508      	bpl.n	800e96e <_printf_i+0x112>
 800e95c:	6923      	ldr	r3, [r4, #16]
 800e95e:	6862      	ldr	r2, [r4, #4]
 800e960:	429a      	cmp	r2, r3
 800e962:	bfde      	ittt	le
 800e964:	2330      	movle	r3, #48	; 0x30
 800e966:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e96a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e96e:	ebac 0305 	sub.w	r3, ip, r5
 800e972:	6123      	str	r3, [r4, #16]
 800e974:	f8cd 8000 	str.w	r8, [sp]
 800e978:	463b      	mov	r3, r7
 800e97a:	aa03      	add	r2, sp, #12
 800e97c:	4621      	mov	r1, r4
 800e97e:	4630      	mov	r0, r6
 800e980:	f7ff fef6 	bl	800e770 <_printf_common>
 800e984:	3001      	adds	r0, #1
 800e986:	d14d      	bne.n	800ea24 <_printf_i+0x1c8>
 800e988:	f04f 30ff 	mov.w	r0, #4294967295
 800e98c:	b005      	add	sp, #20
 800e98e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e992:	4839      	ldr	r0, [pc, #228]	; (800ea78 <_printf_i+0x21c>)
 800e994:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e998:	6813      	ldr	r3, [r2, #0]
 800e99a:	6821      	ldr	r1, [r4, #0]
 800e99c:	1d1d      	adds	r5, r3, #4
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	6015      	str	r5, [r2, #0]
 800e9a2:	060a      	lsls	r2, r1, #24
 800e9a4:	d50b      	bpl.n	800e9be <_printf_i+0x162>
 800e9a6:	07ca      	lsls	r2, r1, #31
 800e9a8:	bf44      	itt	mi
 800e9aa:	f041 0120 	orrmi.w	r1, r1, #32
 800e9ae:	6021      	strmi	r1, [r4, #0]
 800e9b0:	b91b      	cbnz	r3, 800e9ba <_printf_i+0x15e>
 800e9b2:	6822      	ldr	r2, [r4, #0]
 800e9b4:	f022 0220 	bic.w	r2, r2, #32
 800e9b8:	6022      	str	r2, [r4, #0]
 800e9ba:	2210      	movs	r2, #16
 800e9bc:	e7b7      	b.n	800e92e <_printf_i+0xd2>
 800e9be:	064d      	lsls	r5, r1, #25
 800e9c0:	bf48      	it	mi
 800e9c2:	b29b      	uxthmi	r3, r3
 800e9c4:	e7ef      	b.n	800e9a6 <_printf_i+0x14a>
 800e9c6:	4665      	mov	r5, ip
 800e9c8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e9cc:	fb02 3311 	mls	r3, r2, r1, r3
 800e9d0:	5cc3      	ldrb	r3, [r0, r3]
 800e9d2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e9d6:	460b      	mov	r3, r1
 800e9d8:	2900      	cmp	r1, #0
 800e9da:	d1f5      	bne.n	800e9c8 <_printf_i+0x16c>
 800e9dc:	e7b9      	b.n	800e952 <_printf_i+0xf6>
 800e9de:	6813      	ldr	r3, [r2, #0]
 800e9e0:	6825      	ldr	r5, [r4, #0]
 800e9e2:	6961      	ldr	r1, [r4, #20]
 800e9e4:	1d18      	adds	r0, r3, #4
 800e9e6:	6010      	str	r0, [r2, #0]
 800e9e8:	0628      	lsls	r0, r5, #24
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	d501      	bpl.n	800e9f2 <_printf_i+0x196>
 800e9ee:	6019      	str	r1, [r3, #0]
 800e9f0:	e002      	b.n	800e9f8 <_printf_i+0x19c>
 800e9f2:	066a      	lsls	r2, r5, #25
 800e9f4:	d5fb      	bpl.n	800e9ee <_printf_i+0x192>
 800e9f6:	8019      	strh	r1, [r3, #0]
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	6123      	str	r3, [r4, #16]
 800e9fc:	4665      	mov	r5, ip
 800e9fe:	e7b9      	b.n	800e974 <_printf_i+0x118>
 800ea00:	6813      	ldr	r3, [r2, #0]
 800ea02:	1d19      	adds	r1, r3, #4
 800ea04:	6011      	str	r1, [r2, #0]
 800ea06:	681d      	ldr	r5, [r3, #0]
 800ea08:	6862      	ldr	r2, [r4, #4]
 800ea0a:	2100      	movs	r1, #0
 800ea0c:	4628      	mov	r0, r5
 800ea0e:	f7f1 fc1f 	bl	8000250 <memchr>
 800ea12:	b108      	cbz	r0, 800ea18 <_printf_i+0x1bc>
 800ea14:	1b40      	subs	r0, r0, r5
 800ea16:	6060      	str	r0, [r4, #4]
 800ea18:	6863      	ldr	r3, [r4, #4]
 800ea1a:	6123      	str	r3, [r4, #16]
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea22:	e7a7      	b.n	800e974 <_printf_i+0x118>
 800ea24:	6923      	ldr	r3, [r4, #16]
 800ea26:	462a      	mov	r2, r5
 800ea28:	4639      	mov	r1, r7
 800ea2a:	4630      	mov	r0, r6
 800ea2c:	47c0      	blx	r8
 800ea2e:	3001      	adds	r0, #1
 800ea30:	d0aa      	beq.n	800e988 <_printf_i+0x12c>
 800ea32:	6823      	ldr	r3, [r4, #0]
 800ea34:	079b      	lsls	r3, r3, #30
 800ea36:	d413      	bmi.n	800ea60 <_printf_i+0x204>
 800ea38:	68e0      	ldr	r0, [r4, #12]
 800ea3a:	9b03      	ldr	r3, [sp, #12]
 800ea3c:	4298      	cmp	r0, r3
 800ea3e:	bfb8      	it	lt
 800ea40:	4618      	movlt	r0, r3
 800ea42:	e7a3      	b.n	800e98c <_printf_i+0x130>
 800ea44:	2301      	movs	r3, #1
 800ea46:	464a      	mov	r2, r9
 800ea48:	4639      	mov	r1, r7
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	47c0      	blx	r8
 800ea4e:	3001      	adds	r0, #1
 800ea50:	d09a      	beq.n	800e988 <_printf_i+0x12c>
 800ea52:	3501      	adds	r5, #1
 800ea54:	68e3      	ldr	r3, [r4, #12]
 800ea56:	9a03      	ldr	r2, [sp, #12]
 800ea58:	1a9b      	subs	r3, r3, r2
 800ea5a:	42ab      	cmp	r3, r5
 800ea5c:	dcf2      	bgt.n	800ea44 <_printf_i+0x1e8>
 800ea5e:	e7eb      	b.n	800ea38 <_printf_i+0x1dc>
 800ea60:	2500      	movs	r5, #0
 800ea62:	f104 0919 	add.w	r9, r4, #25
 800ea66:	e7f5      	b.n	800ea54 <_printf_i+0x1f8>
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d1ac      	bne.n	800e9c6 <_printf_i+0x16a>
 800ea6c:	7803      	ldrb	r3, [r0, #0]
 800ea6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea76:	e76c      	b.n	800e952 <_printf_i+0xf6>
 800ea78:	08012692 	.word	0x08012692
 800ea7c:	080126a3 	.word	0x080126a3

0800ea80 <_scanf_float>:
 800ea80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea84:	469a      	mov	sl, r3
 800ea86:	688b      	ldr	r3, [r1, #8]
 800ea88:	4616      	mov	r6, r2
 800ea8a:	1e5a      	subs	r2, r3, #1
 800ea8c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ea90:	b087      	sub	sp, #28
 800ea92:	bf83      	ittte	hi
 800ea94:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ea98:	189b      	addhi	r3, r3, r2
 800ea9a:	9301      	strhi	r3, [sp, #4]
 800ea9c:	2300      	movls	r3, #0
 800ea9e:	bf86      	itte	hi
 800eaa0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800eaa4:	608b      	strhi	r3, [r1, #8]
 800eaa6:	9301      	strls	r3, [sp, #4]
 800eaa8:	680b      	ldr	r3, [r1, #0]
 800eaaa:	4688      	mov	r8, r1
 800eaac:	f04f 0b00 	mov.w	fp, #0
 800eab0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800eab4:	f848 3b1c 	str.w	r3, [r8], #28
 800eab8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800eabc:	4607      	mov	r7, r0
 800eabe:	460c      	mov	r4, r1
 800eac0:	4645      	mov	r5, r8
 800eac2:	465a      	mov	r2, fp
 800eac4:	46d9      	mov	r9, fp
 800eac6:	f8cd b008 	str.w	fp, [sp, #8]
 800eaca:	68a1      	ldr	r1, [r4, #8]
 800eacc:	b181      	cbz	r1, 800eaf0 <_scanf_float+0x70>
 800eace:	6833      	ldr	r3, [r6, #0]
 800ead0:	781b      	ldrb	r3, [r3, #0]
 800ead2:	2b49      	cmp	r3, #73	; 0x49
 800ead4:	d071      	beq.n	800ebba <_scanf_float+0x13a>
 800ead6:	d84d      	bhi.n	800eb74 <_scanf_float+0xf4>
 800ead8:	2b39      	cmp	r3, #57	; 0x39
 800eada:	d840      	bhi.n	800eb5e <_scanf_float+0xde>
 800eadc:	2b31      	cmp	r3, #49	; 0x31
 800eade:	f080 8088 	bcs.w	800ebf2 <_scanf_float+0x172>
 800eae2:	2b2d      	cmp	r3, #45	; 0x2d
 800eae4:	f000 8090 	beq.w	800ec08 <_scanf_float+0x188>
 800eae8:	d815      	bhi.n	800eb16 <_scanf_float+0x96>
 800eaea:	2b2b      	cmp	r3, #43	; 0x2b
 800eaec:	f000 808c 	beq.w	800ec08 <_scanf_float+0x188>
 800eaf0:	f1b9 0f00 	cmp.w	r9, #0
 800eaf4:	d003      	beq.n	800eafe <_scanf_float+0x7e>
 800eaf6:	6823      	ldr	r3, [r4, #0]
 800eaf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800eafc:	6023      	str	r3, [r4, #0]
 800eafe:	3a01      	subs	r2, #1
 800eb00:	2a01      	cmp	r2, #1
 800eb02:	f200 80ea 	bhi.w	800ecda <_scanf_float+0x25a>
 800eb06:	4545      	cmp	r5, r8
 800eb08:	f200 80dc 	bhi.w	800ecc4 <_scanf_float+0x244>
 800eb0c:	2601      	movs	r6, #1
 800eb0e:	4630      	mov	r0, r6
 800eb10:	b007      	add	sp, #28
 800eb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb16:	2b2e      	cmp	r3, #46	; 0x2e
 800eb18:	f000 809f 	beq.w	800ec5a <_scanf_float+0x1da>
 800eb1c:	2b30      	cmp	r3, #48	; 0x30
 800eb1e:	d1e7      	bne.n	800eaf0 <_scanf_float+0x70>
 800eb20:	6820      	ldr	r0, [r4, #0]
 800eb22:	f410 7f80 	tst.w	r0, #256	; 0x100
 800eb26:	d064      	beq.n	800ebf2 <_scanf_float+0x172>
 800eb28:	9b01      	ldr	r3, [sp, #4]
 800eb2a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800eb2e:	6020      	str	r0, [r4, #0]
 800eb30:	f109 0901 	add.w	r9, r9, #1
 800eb34:	b11b      	cbz	r3, 800eb3e <_scanf_float+0xbe>
 800eb36:	3b01      	subs	r3, #1
 800eb38:	3101      	adds	r1, #1
 800eb3a:	9301      	str	r3, [sp, #4]
 800eb3c:	60a1      	str	r1, [r4, #8]
 800eb3e:	68a3      	ldr	r3, [r4, #8]
 800eb40:	3b01      	subs	r3, #1
 800eb42:	60a3      	str	r3, [r4, #8]
 800eb44:	6923      	ldr	r3, [r4, #16]
 800eb46:	3301      	adds	r3, #1
 800eb48:	6123      	str	r3, [r4, #16]
 800eb4a:	6873      	ldr	r3, [r6, #4]
 800eb4c:	3b01      	subs	r3, #1
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	6073      	str	r3, [r6, #4]
 800eb52:	f340 80ac 	ble.w	800ecae <_scanf_float+0x22e>
 800eb56:	6833      	ldr	r3, [r6, #0]
 800eb58:	3301      	adds	r3, #1
 800eb5a:	6033      	str	r3, [r6, #0]
 800eb5c:	e7b5      	b.n	800eaca <_scanf_float+0x4a>
 800eb5e:	2b45      	cmp	r3, #69	; 0x45
 800eb60:	f000 8085 	beq.w	800ec6e <_scanf_float+0x1ee>
 800eb64:	2b46      	cmp	r3, #70	; 0x46
 800eb66:	d06a      	beq.n	800ec3e <_scanf_float+0x1be>
 800eb68:	2b41      	cmp	r3, #65	; 0x41
 800eb6a:	d1c1      	bne.n	800eaf0 <_scanf_float+0x70>
 800eb6c:	2a01      	cmp	r2, #1
 800eb6e:	d1bf      	bne.n	800eaf0 <_scanf_float+0x70>
 800eb70:	2202      	movs	r2, #2
 800eb72:	e046      	b.n	800ec02 <_scanf_float+0x182>
 800eb74:	2b65      	cmp	r3, #101	; 0x65
 800eb76:	d07a      	beq.n	800ec6e <_scanf_float+0x1ee>
 800eb78:	d818      	bhi.n	800ebac <_scanf_float+0x12c>
 800eb7a:	2b54      	cmp	r3, #84	; 0x54
 800eb7c:	d066      	beq.n	800ec4c <_scanf_float+0x1cc>
 800eb7e:	d811      	bhi.n	800eba4 <_scanf_float+0x124>
 800eb80:	2b4e      	cmp	r3, #78	; 0x4e
 800eb82:	d1b5      	bne.n	800eaf0 <_scanf_float+0x70>
 800eb84:	2a00      	cmp	r2, #0
 800eb86:	d146      	bne.n	800ec16 <_scanf_float+0x196>
 800eb88:	f1b9 0f00 	cmp.w	r9, #0
 800eb8c:	d145      	bne.n	800ec1a <_scanf_float+0x19a>
 800eb8e:	6821      	ldr	r1, [r4, #0]
 800eb90:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800eb94:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800eb98:	d13f      	bne.n	800ec1a <_scanf_float+0x19a>
 800eb9a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800eb9e:	6021      	str	r1, [r4, #0]
 800eba0:	2201      	movs	r2, #1
 800eba2:	e02e      	b.n	800ec02 <_scanf_float+0x182>
 800eba4:	2b59      	cmp	r3, #89	; 0x59
 800eba6:	d01e      	beq.n	800ebe6 <_scanf_float+0x166>
 800eba8:	2b61      	cmp	r3, #97	; 0x61
 800ebaa:	e7de      	b.n	800eb6a <_scanf_float+0xea>
 800ebac:	2b6e      	cmp	r3, #110	; 0x6e
 800ebae:	d0e9      	beq.n	800eb84 <_scanf_float+0x104>
 800ebb0:	d815      	bhi.n	800ebde <_scanf_float+0x15e>
 800ebb2:	2b66      	cmp	r3, #102	; 0x66
 800ebb4:	d043      	beq.n	800ec3e <_scanf_float+0x1be>
 800ebb6:	2b69      	cmp	r3, #105	; 0x69
 800ebb8:	d19a      	bne.n	800eaf0 <_scanf_float+0x70>
 800ebba:	f1bb 0f00 	cmp.w	fp, #0
 800ebbe:	d138      	bne.n	800ec32 <_scanf_float+0x1b2>
 800ebc0:	f1b9 0f00 	cmp.w	r9, #0
 800ebc4:	d197      	bne.n	800eaf6 <_scanf_float+0x76>
 800ebc6:	6821      	ldr	r1, [r4, #0]
 800ebc8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ebcc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ebd0:	d195      	bne.n	800eafe <_scanf_float+0x7e>
 800ebd2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ebd6:	6021      	str	r1, [r4, #0]
 800ebd8:	f04f 0b01 	mov.w	fp, #1
 800ebdc:	e011      	b.n	800ec02 <_scanf_float+0x182>
 800ebde:	2b74      	cmp	r3, #116	; 0x74
 800ebe0:	d034      	beq.n	800ec4c <_scanf_float+0x1cc>
 800ebe2:	2b79      	cmp	r3, #121	; 0x79
 800ebe4:	d184      	bne.n	800eaf0 <_scanf_float+0x70>
 800ebe6:	f1bb 0f07 	cmp.w	fp, #7
 800ebea:	d181      	bne.n	800eaf0 <_scanf_float+0x70>
 800ebec:	f04f 0b08 	mov.w	fp, #8
 800ebf0:	e007      	b.n	800ec02 <_scanf_float+0x182>
 800ebf2:	eb12 0f0b 	cmn.w	r2, fp
 800ebf6:	f47f af7b 	bne.w	800eaf0 <_scanf_float+0x70>
 800ebfa:	6821      	ldr	r1, [r4, #0]
 800ebfc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800ec00:	6021      	str	r1, [r4, #0]
 800ec02:	702b      	strb	r3, [r5, #0]
 800ec04:	3501      	adds	r5, #1
 800ec06:	e79a      	b.n	800eb3e <_scanf_float+0xbe>
 800ec08:	6821      	ldr	r1, [r4, #0]
 800ec0a:	0608      	lsls	r0, r1, #24
 800ec0c:	f57f af70 	bpl.w	800eaf0 <_scanf_float+0x70>
 800ec10:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ec14:	e7f4      	b.n	800ec00 <_scanf_float+0x180>
 800ec16:	2a02      	cmp	r2, #2
 800ec18:	d047      	beq.n	800ecaa <_scanf_float+0x22a>
 800ec1a:	f1bb 0f01 	cmp.w	fp, #1
 800ec1e:	d003      	beq.n	800ec28 <_scanf_float+0x1a8>
 800ec20:	f1bb 0f04 	cmp.w	fp, #4
 800ec24:	f47f af64 	bne.w	800eaf0 <_scanf_float+0x70>
 800ec28:	f10b 0b01 	add.w	fp, fp, #1
 800ec2c:	fa5f fb8b 	uxtb.w	fp, fp
 800ec30:	e7e7      	b.n	800ec02 <_scanf_float+0x182>
 800ec32:	f1bb 0f03 	cmp.w	fp, #3
 800ec36:	d0f7      	beq.n	800ec28 <_scanf_float+0x1a8>
 800ec38:	f1bb 0f05 	cmp.w	fp, #5
 800ec3c:	e7f2      	b.n	800ec24 <_scanf_float+0x1a4>
 800ec3e:	f1bb 0f02 	cmp.w	fp, #2
 800ec42:	f47f af55 	bne.w	800eaf0 <_scanf_float+0x70>
 800ec46:	f04f 0b03 	mov.w	fp, #3
 800ec4a:	e7da      	b.n	800ec02 <_scanf_float+0x182>
 800ec4c:	f1bb 0f06 	cmp.w	fp, #6
 800ec50:	f47f af4e 	bne.w	800eaf0 <_scanf_float+0x70>
 800ec54:	f04f 0b07 	mov.w	fp, #7
 800ec58:	e7d3      	b.n	800ec02 <_scanf_float+0x182>
 800ec5a:	6821      	ldr	r1, [r4, #0]
 800ec5c:	0588      	lsls	r0, r1, #22
 800ec5e:	f57f af47 	bpl.w	800eaf0 <_scanf_float+0x70>
 800ec62:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800ec66:	6021      	str	r1, [r4, #0]
 800ec68:	f8cd 9008 	str.w	r9, [sp, #8]
 800ec6c:	e7c9      	b.n	800ec02 <_scanf_float+0x182>
 800ec6e:	6821      	ldr	r1, [r4, #0]
 800ec70:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800ec74:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ec78:	d006      	beq.n	800ec88 <_scanf_float+0x208>
 800ec7a:	0548      	lsls	r0, r1, #21
 800ec7c:	f57f af38 	bpl.w	800eaf0 <_scanf_float+0x70>
 800ec80:	f1b9 0f00 	cmp.w	r9, #0
 800ec84:	f43f af3b 	beq.w	800eafe <_scanf_float+0x7e>
 800ec88:	0588      	lsls	r0, r1, #22
 800ec8a:	bf58      	it	pl
 800ec8c:	9802      	ldrpl	r0, [sp, #8]
 800ec8e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ec92:	bf58      	it	pl
 800ec94:	eba9 0000 	subpl.w	r0, r9, r0
 800ec98:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ec9c:	bf58      	it	pl
 800ec9e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800eca2:	6021      	str	r1, [r4, #0]
 800eca4:	f04f 0900 	mov.w	r9, #0
 800eca8:	e7ab      	b.n	800ec02 <_scanf_float+0x182>
 800ecaa:	2203      	movs	r2, #3
 800ecac:	e7a9      	b.n	800ec02 <_scanf_float+0x182>
 800ecae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ecb2:	9205      	str	r2, [sp, #20]
 800ecb4:	4631      	mov	r1, r6
 800ecb6:	4638      	mov	r0, r7
 800ecb8:	4798      	blx	r3
 800ecba:	9a05      	ldr	r2, [sp, #20]
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	f43f af04 	beq.w	800eaca <_scanf_float+0x4a>
 800ecc2:	e715      	b.n	800eaf0 <_scanf_float+0x70>
 800ecc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ecc8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800eccc:	4632      	mov	r2, r6
 800ecce:	4638      	mov	r0, r7
 800ecd0:	4798      	blx	r3
 800ecd2:	6923      	ldr	r3, [r4, #16]
 800ecd4:	3b01      	subs	r3, #1
 800ecd6:	6123      	str	r3, [r4, #16]
 800ecd8:	e715      	b.n	800eb06 <_scanf_float+0x86>
 800ecda:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ecde:	2b06      	cmp	r3, #6
 800ece0:	d80a      	bhi.n	800ecf8 <_scanf_float+0x278>
 800ece2:	f1bb 0f02 	cmp.w	fp, #2
 800ece6:	d966      	bls.n	800edb6 <_scanf_float+0x336>
 800ece8:	f1ab 0b03 	sub.w	fp, fp, #3
 800ecec:	fa5f fb8b 	uxtb.w	fp, fp
 800ecf0:	eba5 0b0b 	sub.w	fp, r5, fp
 800ecf4:	455d      	cmp	r5, fp
 800ecf6:	d149      	bne.n	800ed8c <_scanf_float+0x30c>
 800ecf8:	6823      	ldr	r3, [r4, #0]
 800ecfa:	05da      	lsls	r2, r3, #23
 800ecfc:	d51f      	bpl.n	800ed3e <_scanf_float+0x2be>
 800ecfe:	055b      	lsls	r3, r3, #21
 800ed00:	d466      	bmi.n	800edd0 <_scanf_float+0x350>
 800ed02:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ed06:	6923      	ldr	r3, [r4, #16]
 800ed08:	2965      	cmp	r1, #101	; 0x65
 800ed0a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ed0e:	f105 3bff 	add.w	fp, r5, #4294967295
 800ed12:	6123      	str	r3, [r4, #16]
 800ed14:	d00d      	beq.n	800ed32 <_scanf_float+0x2b2>
 800ed16:	2945      	cmp	r1, #69	; 0x45
 800ed18:	d00b      	beq.n	800ed32 <_scanf_float+0x2b2>
 800ed1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed1e:	4632      	mov	r2, r6
 800ed20:	4638      	mov	r0, r7
 800ed22:	4798      	blx	r3
 800ed24:	6923      	ldr	r3, [r4, #16]
 800ed26:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ed2a:	3b01      	subs	r3, #1
 800ed2c:	f1a5 0b02 	sub.w	fp, r5, #2
 800ed30:	6123      	str	r3, [r4, #16]
 800ed32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed36:	4632      	mov	r2, r6
 800ed38:	4638      	mov	r0, r7
 800ed3a:	4798      	blx	r3
 800ed3c:	465d      	mov	r5, fp
 800ed3e:	6826      	ldr	r6, [r4, #0]
 800ed40:	f016 0610 	ands.w	r6, r6, #16
 800ed44:	d170      	bne.n	800ee28 <_scanf_float+0x3a8>
 800ed46:	702e      	strb	r6, [r5, #0]
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ed4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed52:	d140      	bne.n	800edd6 <_scanf_float+0x356>
 800ed54:	9b02      	ldr	r3, [sp, #8]
 800ed56:	eba9 0303 	sub.w	r3, r9, r3
 800ed5a:	425a      	negs	r2, r3
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d147      	bne.n	800edf0 <_scanf_float+0x370>
 800ed60:	2200      	movs	r2, #0
 800ed62:	4638      	mov	r0, r7
 800ed64:	4641      	mov	r1, r8
 800ed66:	f000 ff3b 	bl	800fbe0 <_strtod_r>
 800ed6a:	6820      	ldr	r0, [r4, #0]
 800ed6c:	f8da 3000 	ldr.w	r3, [sl]
 800ed70:	f010 0f02 	tst.w	r0, #2
 800ed74:	f103 0204 	add.w	r2, r3, #4
 800ed78:	f8ca 2000 	str.w	r2, [sl]
 800ed7c:	d043      	beq.n	800ee06 <_scanf_float+0x386>
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	ed83 0b00 	vstr	d0, [r3]
 800ed84:	68e3      	ldr	r3, [r4, #12]
 800ed86:	3301      	adds	r3, #1
 800ed88:	60e3      	str	r3, [r4, #12]
 800ed8a:	e6c0      	b.n	800eb0e <_scanf_float+0x8e>
 800ed8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed90:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ed94:	4632      	mov	r2, r6
 800ed96:	4638      	mov	r0, r7
 800ed98:	4798      	blx	r3
 800ed9a:	6923      	ldr	r3, [r4, #16]
 800ed9c:	3b01      	subs	r3, #1
 800ed9e:	6123      	str	r3, [r4, #16]
 800eda0:	e7a8      	b.n	800ecf4 <_scanf_float+0x274>
 800eda2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eda6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800edaa:	4632      	mov	r2, r6
 800edac:	4638      	mov	r0, r7
 800edae:	4798      	blx	r3
 800edb0:	6923      	ldr	r3, [r4, #16]
 800edb2:	3b01      	subs	r3, #1
 800edb4:	6123      	str	r3, [r4, #16]
 800edb6:	4545      	cmp	r5, r8
 800edb8:	d8f3      	bhi.n	800eda2 <_scanf_float+0x322>
 800edba:	e6a7      	b.n	800eb0c <_scanf_float+0x8c>
 800edbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800edc0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800edc4:	4632      	mov	r2, r6
 800edc6:	4638      	mov	r0, r7
 800edc8:	4798      	blx	r3
 800edca:	6923      	ldr	r3, [r4, #16]
 800edcc:	3b01      	subs	r3, #1
 800edce:	6123      	str	r3, [r4, #16]
 800edd0:	4545      	cmp	r5, r8
 800edd2:	d8f3      	bhi.n	800edbc <_scanf_float+0x33c>
 800edd4:	e69a      	b.n	800eb0c <_scanf_float+0x8c>
 800edd6:	9b03      	ldr	r3, [sp, #12]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d0c1      	beq.n	800ed60 <_scanf_float+0x2e0>
 800eddc:	9904      	ldr	r1, [sp, #16]
 800edde:	230a      	movs	r3, #10
 800ede0:	4632      	mov	r2, r6
 800ede2:	3101      	adds	r1, #1
 800ede4:	4638      	mov	r0, r7
 800ede6:	f000 ff87 	bl	800fcf8 <_strtol_r>
 800edea:	9b03      	ldr	r3, [sp, #12]
 800edec:	9d04      	ldr	r5, [sp, #16]
 800edee:	1ac2      	subs	r2, r0, r3
 800edf0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800edf4:	429d      	cmp	r5, r3
 800edf6:	bf28      	it	cs
 800edf8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800edfc:	490b      	ldr	r1, [pc, #44]	; (800ee2c <_scanf_float+0x3ac>)
 800edfe:	4628      	mov	r0, r5
 800ee00:	f000 f8ec 	bl	800efdc <siprintf>
 800ee04:	e7ac      	b.n	800ed60 <_scanf_float+0x2e0>
 800ee06:	f010 0004 	ands.w	r0, r0, #4
 800ee0a:	d1b8      	bne.n	800ed7e <_scanf_float+0x2fe>
 800ee0c:	eeb4 0b40 	vcmp.f64	d0, d0
 800ee10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee14:	681d      	ldr	r5, [r3, #0]
 800ee16:	d704      	bvc.n	800ee22 <_scanf_float+0x3a2>
 800ee18:	f000 f896 	bl	800ef48 <nanf>
 800ee1c:	ed85 0a00 	vstr	s0, [r5]
 800ee20:	e7b0      	b.n	800ed84 <_scanf_float+0x304>
 800ee22:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ee26:	e7f9      	b.n	800ee1c <_scanf_float+0x39c>
 800ee28:	2600      	movs	r6, #0
 800ee2a:	e670      	b.n	800eb0e <_scanf_float+0x8e>
 800ee2c:	080126b4 	.word	0x080126b4

0800ee30 <iprintf>:
 800ee30:	b40f      	push	{r0, r1, r2, r3}
 800ee32:	4b0a      	ldr	r3, [pc, #40]	; (800ee5c <iprintf+0x2c>)
 800ee34:	b513      	push	{r0, r1, r4, lr}
 800ee36:	681c      	ldr	r4, [r3, #0]
 800ee38:	b124      	cbz	r4, 800ee44 <iprintf+0x14>
 800ee3a:	69a3      	ldr	r3, [r4, #24]
 800ee3c:	b913      	cbnz	r3, 800ee44 <iprintf+0x14>
 800ee3e:	4620      	mov	r0, r4
 800ee40:	f001 fef6 	bl	8010c30 <__sinit>
 800ee44:	ab05      	add	r3, sp, #20
 800ee46:	9a04      	ldr	r2, [sp, #16]
 800ee48:	68a1      	ldr	r1, [r4, #8]
 800ee4a:	9301      	str	r3, [sp, #4]
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	f003 f8a7 	bl	8011fa0 <_vfiprintf_r>
 800ee52:	b002      	add	sp, #8
 800ee54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee58:	b004      	add	sp, #16
 800ee5a:	4770      	bx	lr
 800ee5c:	200002f0 	.word	0x200002f0

0800ee60 <_puts_r>:
 800ee60:	b570      	push	{r4, r5, r6, lr}
 800ee62:	460e      	mov	r6, r1
 800ee64:	4605      	mov	r5, r0
 800ee66:	b118      	cbz	r0, 800ee70 <_puts_r+0x10>
 800ee68:	6983      	ldr	r3, [r0, #24]
 800ee6a:	b90b      	cbnz	r3, 800ee70 <_puts_r+0x10>
 800ee6c:	f001 fee0 	bl	8010c30 <__sinit>
 800ee70:	69ab      	ldr	r3, [r5, #24]
 800ee72:	68ac      	ldr	r4, [r5, #8]
 800ee74:	b913      	cbnz	r3, 800ee7c <_puts_r+0x1c>
 800ee76:	4628      	mov	r0, r5
 800ee78:	f001 feda 	bl	8010c30 <__sinit>
 800ee7c:	4b23      	ldr	r3, [pc, #140]	; (800ef0c <_puts_r+0xac>)
 800ee7e:	429c      	cmp	r4, r3
 800ee80:	d117      	bne.n	800eeb2 <_puts_r+0x52>
 800ee82:	686c      	ldr	r4, [r5, #4]
 800ee84:	89a3      	ldrh	r3, [r4, #12]
 800ee86:	071b      	lsls	r3, r3, #28
 800ee88:	d51d      	bpl.n	800eec6 <_puts_r+0x66>
 800ee8a:	6923      	ldr	r3, [r4, #16]
 800ee8c:	b1db      	cbz	r3, 800eec6 <_puts_r+0x66>
 800ee8e:	3e01      	subs	r6, #1
 800ee90:	68a3      	ldr	r3, [r4, #8]
 800ee92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee96:	3b01      	subs	r3, #1
 800ee98:	60a3      	str	r3, [r4, #8]
 800ee9a:	b9e9      	cbnz	r1, 800eed8 <_puts_r+0x78>
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	da2e      	bge.n	800eefe <_puts_r+0x9e>
 800eea0:	4622      	mov	r2, r4
 800eea2:	210a      	movs	r1, #10
 800eea4:	4628      	mov	r0, r5
 800eea6:	f000 ff39 	bl	800fd1c <__swbuf_r>
 800eeaa:	3001      	adds	r0, #1
 800eeac:	d011      	beq.n	800eed2 <_puts_r+0x72>
 800eeae:	200a      	movs	r0, #10
 800eeb0:	e011      	b.n	800eed6 <_puts_r+0x76>
 800eeb2:	4b17      	ldr	r3, [pc, #92]	; (800ef10 <_puts_r+0xb0>)
 800eeb4:	429c      	cmp	r4, r3
 800eeb6:	d101      	bne.n	800eebc <_puts_r+0x5c>
 800eeb8:	68ac      	ldr	r4, [r5, #8]
 800eeba:	e7e3      	b.n	800ee84 <_puts_r+0x24>
 800eebc:	4b15      	ldr	r3, [pc, #84]	; (800ef14 <_puts_r+0xb4>)
 800eebe:	429c      	cmp	r4, r3
 800eec0:	bf08      	it	eq
 800eec2:	68ec      	ldreq	r4, [r5, #12]
 800eec4:	e7de      	b.n	800ee84 <_puts_r+0x24>
 800eec6:	4621      	mov	r1, r4
 800eec8:	4628      	mov	r0, r5
 800eeca:	f000 ff79 	bl	800fdc0 <__swsetup_r>
 800eece:	2800      	cmp	r0, #0
 800eed0:	d0dd      	beq.n	800ee8e <_puts_r+0x2e>
 800eed2:	f04f 30ff 	mov.w	r0, #4294967295
 800eed6:	bd70      	pop	{r4, r5, r6, pc}
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	da04      	bge.n	800eee6 <_puts_r+0x86>
 800eedc:	69a2      	ldr	r2, [r4, #24]
 800eede:	429a      	cmp	r2, r3
 800eee0:	dc06      	bgt.n	800eef0 <_puts_r+0x90>
 800eee2:	290a      	cmp	r1, #10
 800eee4:	d004      	beq.n	800eef0 <_puts_r+0x90>
 800eee6:	6823      	ldr	r3, [r4, #0]
 800eee8:	1c5a      	adds	r2, r3, #1
 800eeea:	6022      	str	r2, [r4, #0]
 800eeec:	7019      	strb	r1, [r3, #0]
 800eeee:	e7cf      	b.n	800ee90 <_puts_r+0x30>
 800eef0:	4622      	mov	r2, r4
 800eef2:	4628      	mov	r0, r5
 800eef4:	f000 ff12 	bl	800fd1c <__swbuf_r>
 800eef8:	3001      	adds	r0, #1
 800eefa:	d1c9      	bne.n	800ee90 <_puts_r+0x30>
 800eefc:	e7e9      	b.n	800eed2 <_puts_r+0x72>
 800eefe:	6823      	ldr	r3, [r4, #0]
 800ef00:	200a      	movs	r0, #10
 800ef02:	1c5a      	adds	r2, r3, #1
 800ef04:	6022      	str	r2, [r4, #0]
 800ef06:	7018      	strb	r0, [r3, #0]
 800ef08:	e7e5      	b.n	800eed6 <_puts_r+0x76>
 800ef0a:	bf00      	nop
 800ef0c:	08012740 	.word	0x08012740
 800ef10:	08012760 	.word	0x08012760
 800ef14:	08012720 	.word	0x08012720

0800ef18 <puts>:
 800ef18:	4b02      	ldr	r3, [pc, #8]	; (800ef24 <puts+0xc>)
 800ef1a:	4601      	mov	r1, r0
 800ef1c:	6818      	ldr	r0, [r3, #0]
 800ef1e:	f7ff bf9f 	b.w	800ee60 <_puts_r>
 800ef22:	bf00      	nop
 800ef24:	200002f0 	.word	0x200002f0

0800ef28 <_sbrk_r>:
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	4c06      	ldr	r4, [pc, #24]	; (800ef44 <_sbrk_r+0x1c>)
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	4605      	mov	r5, r0
 800ef30:	4608      	mov	r0, r1
 800ef32:	6023      	str	r3, [r4, #0]
 800ef34:	f003 fa94 	bl	8012460 <_sbrk>
 800ef38:	1c43      	adds	r3, r0, #1
 800ef3a:	d102      	bne.n	800ef42 <_sbrk_r+0x1a>
 800ef3c:	6823      	ldr	r3, [r4, #0]
 800ef3e:	b103      	cbz	r3, 800ef42 <_sbrk_r+0x1a>
 800ef40:	602b      	str	r3, [r5, #0]
 800ef42:	bd38      	pop	{r3, r4, r5, pc}
 800ef44:	2000eb5c 	.word	0x2000eb5c

0800ef48 <nanf>:
 800ef48:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ef50 <nanf+0x8>
 800ef4c:	4770      	bx	lr
 800ef4e:	bf00      	nop
 800ef50:	7fc00000 	.word	0x7fc00000

0800ef54 <_raise_r>:
 800ef54:	291f      	cmp	r1, #31
 800ef56:	b538      	push	{r3, r4, r5, lr}
 800ef58:	4604      	mov	r4, r0
 800ef5a:	460d      	mov	r5, r1
 800ef5c:	d904      	bls.n	800ef68 <_raise_r+0x14>
 800ef5e:	2316      	movs	r3, #22
 800ef60:	6003      	str	r3, [r0, #0]
 800ef62:	f04f 30ff 	mov.w	r0, #4294967295
 800ef66:	bd38      	pop	{r3, r4, r5, pc}
 800ef68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef6a:	b112      	cbz	r2, 800ef72 <_raise_r+0x1e>
 800ef6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef70:	b94b      	cbnz	r3, 800ef86 <_raise_r+0x32>
 800ef72:	4620      	mov	r0, r4
 800ef74:	f000 f830 	bl	800efd8 <_getpid_r>
 800ef78:	462a      	mov	r2, r5
 800ef7a:	4601      	mov	r1, r0
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef82:	f000 b817 	b.w	800efb4 <_kill_r>
 800ef86:	2b01      	cmp	r3, #1
 800ef88:	d00a      	beq.n	800efa0 <_raise_r+0x4c>
 800ef8a:	1c59      	adds	r1, r3, #1
 800ef8c:	d103      	bne.n	800ef96 <_raise_r+0x42>
 800ef8e:	2316      	movs	r3, #22
 800ef90:	6003      	str	r3, [r0, #0]
 800ef92:	2001      	movs	r0, #1
 800ef94:	e7e7      	b.n	800ef66 <_raise_r+0x12>
 800ef96:	2400      	movs	r4, #0
 800ef98:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	4798      	blx	r3
 800efa0:	2000      	movs	r0, #0
 800efa2:	e7e0      	b.n	800ef66 <_raise_r+0x12>

0800efa4 <raise>:
 800efa4:	4b02      	ldr	r3, [pc, #8]	; (800efb0 <raise+0xc>)
 800efa6:	4601      	mov	r1, r0
 800efa8:	6818      	ldr	r0, [r3, #0]
 800efaa:	f7ff bfd3 	b.w	800ef54 <_raise_r>
 800efae:	bf00      	nop
 800efb0:	200002f0 	.word	0x200002f0

0800efb4 <_kill_r>:
 800efb4:	b538      	push	{r3, r4, r5, lr}
 800efb6:	4c07      	ldr	r4, [pc, #28]	; (800efd4 <_kill_r+0x20>)
 800efb8:	2300      	movs	r3, #0
 800efba:	4605      	mov	r5, r0
 800efbc:	4608      	mov	r0, r1
 800efbe:	4611      	mov	r1, r2
 800efc0:	6023      	str	r3, [r4, #0]
 800efc2:	f003 fa35 	bl	8012430 <_kill>
 800efc6:	1c43      	adds	r3, r0, #1
 800efc8:	d102      	bne.n	800efd0 <_kill_r+0x1c>
 800efca:	6823      	ldr	r3, [r4, #0]
 800efcc:	b103      	cbz	r3, 800efd0 <_kill_r+0x1c>
 800efce:	602b      	str	r3, [r5, #0]
 800efd0:	bd38      	pop	{r3, r4, r5, pc}
 800efd2:	bf00      	nop
 800efd4:	2000eb5c 	.word	0x2000eb5c

0800efd8 <_getpid_r>:
 800efd8:	f003 ba1a 	b.w	8012410 <_getpid>

0800efdc <siprintf>:
 800efdc:	b40e      	push	{r1, r2, r3}
 800efde:	b500      	push	{lr}
 800efe0:	b09c      	sub	sp, #112	; 0x70
 800efe2:	ab1d      	add	r3, sp, #116	; 0x74
 800efe4:	9002      	str	r0, [sp, #8]
 800efe6:	9006      	str	r0, [sp, #24]
 800efe8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800efec:	4809      	ldr	r0, [pc, #36]	; (800f014 <siprintf+0x38>)
 800efee:	9107      	str	r1, [sp, #28]
 800eff0:	9104      	str	r1, [sp, #16]
 800eff2:	4909      	ldr	r1, [pc, #36]	; (800f018 <siprintf+0x3c>)
 800eff4:	f853 2b04 	ldr.w	r2, [r3], #4
 800eff8:	9105      	str	r1, [sp, #20]
 800effa:	6800      	ldr	r0, [r0, #0]
 800effc:	9301      	str	r3, [sp, #4]
 800effe:	a902      	add	r1, sp, #8
 800f000:	f002 feac 	bl	8011d5c <_svfiprintf_r>
 800f004:	9b02      	ldr	r3, [sp, #8]
 800f006:	2200      	movs	r2, #0
 800f008:	701a      	strb	r2, [r3, #0]
 800f00a:	b01c      	add	sp, #112	; 0x70
 800f00c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f010:	b003      	add	sp, #12
 800f012:	4770      	bx	lr
 800f014:	200002f0 	.word	0x200002f0
 800f018:	ffff0208 	.word	0xffff0208

0800f01c <sulp>:
 800f01c:	b570      	push	{r4, r5, r6, lr}
 800f01e:	4604      	mov	r4, r0
 800f020:	460d      	mov	r5, r1
 800f022:	4616      	mov	r6, r2
 800f024:	ec45 4b10 	vmov	d0, r4, r5
 800f028:	f002 fd0a 	bl	8011a40 <__ulp>
 800f02c:	b17e      	cbz	r6, 800f04e <sulp+0x32>
 800f02e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f032:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f036:	2b00      	cmp	r3, #0
 800f038:	dd09      	ble.n	800f04e <sulp+0x32>
 800f03a:	051b      	lsls	r3, r3, #20
 800f03c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800f040:	2000      	movs	r0, #0
 800f042:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800f046:	ec41 0b17 	vmov	d7, r0, r1
 800f04a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f04e:	bd70      	pop	{r4, r5, r6, pc}

0800f050 <_strtod_l>:
 800f050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f054:	ed2d 8b0c 	vpush	{d8-d13}
 800f058:	4698      	mov	r8, r3
 800f05a:	b09d      	sub	sp, #116	; 0x74
 800f05c:	2300      	movs	r3, #0
 800f05e:	4604      	mov	r4, r0
 800f060:	4640      	mov	r0, r8
 800f062:	460e      	mov	r6, r1
 800f064:	9214      	str	r2, [sp, #80]	; 0x50
 800f066:	9318      	str	r3, [sp, #96]	; 0x60
 800f068:	f002 f995 	bl	8011396 <__localeconv_l>
 800f06c:	4681      	mov	r9, r0
 800f06e:	6800      	ldr	r0, [r0, #0]
 800f070:	f7f1 f8e6 	bl	8000240 <strlen>
 800f074:	f04f 0a00 	mov.w	sl, #0
 800f078:	4607      	mov	r7, r0
 800f07a:	f04f 0b00 	mov.w	fp, #0
 800f07e:	9617      	str	r6, [sp, #92]	; 0x5c
 800f080:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f082:	781a      	ldrb	r2, [r3, #0]
 800f084:	2a0d      	cmp	r2, #13
 800f086:	d834      	bhi.n	800f0f2 <_strtod_l+0xa2>
 800f088:	2a09      	cmp	r2, #9
 800f08a:	d238      	bcs.n	800f0fe <_strtod_l+0xae>
 800f08c:	2a00      	cmp	r2, #0
 800f08e:	d040      	beq.n	800f112 <_strtod_l+0xc2>
 800f090:	2300      	movs	r3, #0
 800f092:	930d      	str	r3, [sp, #52]	; 0x34
 800f094:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800f096:	782b      	ldrb	r3, [r5, #0]
 800f098:	2b30      	cmp	r3, #48	; 0x30
 800f09a:	f040 80b3 	bne.w	800f204 <_strtod_l+0x1b4>
 800f09e:	786b      	ldrb	r3, [r5, #1]
 800f0a0:	2b58      	cmp	r3, #88	; 0x58
 800f0a2:	d001      	beq.n	800f0a8 <_strtod_l+0x58>
 800f0a4:	2b78      	cmp	r3, #120	; 0x78
 800f0a6:	d169      	bne.n	800f17c <_strtod_l+0x12c>
 800f0a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0aa:	9301      	str	r3, [sp, #4]
 800f0ac:	ab18      	add	r3, sp, #96	; 0x60
 800f0ae:	9300      	str	r3, [sp, #0]
 800f0b0:	f8cd 8008 	str.w	r8, [sp, #8]
 800f0b4:	ab19      	add	r3, sp, #100	; 0x64
 800f0b6:	4a8f      	ldr	r2, [pc, #572]	; (800f2f4 <_strtod_l+0x2a4>)
 800f0b8:	a917      	add	r1, sp, #92	; 0x5c
 800f0ba:	4620      	mov	r0, r4
 800f0bc:	f001 fe91 	bl	8010de2 <__gethex>
 800f0c0:	f010 0607 	ands.w	r6, r0, #7
 800f0c4:	4607      	mov	r7, r0
 800f0c6:	d005      	beq.n	800f0d4 <_strtod_l+0x84>
 800f0c8:	2e06      	cmp	r6, #6
 800f0ca:	d12c      	bne.n	800f126 <_strtod_l+0xd6>
 800f0cc:	3501      	adds	r5, #1
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	9517      	str	r5, [sp, #92]	; 0x5c
 800f0d2:	930d      	str	r3, [sp, #52]	; 0x34
 800f0d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	f040 855e 	bne.w	800fb98 <_strtod_l+0xb48>
 800f0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0de:	b1eb      	cbz	r3, 800f11c <_strtod_l+0xcc>
 800f0e0:	ec4b ab17 	vmov	d7, sl, fp
 800f0e4:	eeb1 0b47 	vneg.f64	d0, d7
 800f0e8:	b01d      	add	sp, #116	; 0x74
 800f0ea:	ecbd 8b0c 	vpop	{d8-d13}
 800f0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0f2:	2a2b      	cmp	r2, #43	; 0x2b
 800f0f4:	d015      	beq.n	800f122 <_strtod_l+0xd2>
 800f0f6:	2a2d      	cmp	r2, #45	; 0x2d
 800f0f8:	d004      	beq.n	800f104 <_strtod_l+0xb4>
 800f0fa:	2a20      	cmp	r2, #32
 800f0fc:	d1c8      	bne.n	800f090 <_strtod_l+0x40>
 800f0fe:	3301      	adds	r3, #1
 800f100:	9317      	str	r3, [sp, #92]	; 0x5c
 800f102:	e7bd      	b.n	800f080 <_strtod_l+0x30>
 800f104:	2201      	movs	r2, #1
 800f106:	920d      	str	r2, [sp, #52]	; 0x34
 800f108:	1c5a      	adds	r2, r3, #1
 800f10a:	9217      	str	r2, [sp, #92]	; 0x5c
 800f10c:	785b      	ldrb	r3, [r3, #1]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d1c0      	bne.n	800f094 <_strtod_l+0x44>
 800f112:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f114:	9617      	str	r6, [sp, #92]	; 0x5c
 800f116:	2b00      	cmp	r3, #0
 800f118:	f040 853c 	bne.w	800fb94 <_strtod_l+0xb44>
 800f11c:	ec4b ab10 	vmov	d0, sl, fp
 800f120:	e7e2      	b.n	800f0e8 <_strtod_l+0x98>
 800f122:	2200      	movs	r2, #0
 800f124:	e7ef      	b.n	800f106 <_strtod_l+0xb6>
 800f126:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f128:	b13a      	cbz	r2, 800f13a <_strtod_l+0xea>
 800f12a:	2135      	movs	r1, #53	; 0x35
 800f12c:	a81a      	add	r0, sp, #104	; 0x68
 800f12e:	f002 fd80 	bl	8011c32 <__copybits>
 800f132:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f134:	4620      	mov	r0, r4
 800f136:	f002 f9eb 	bl	8011510 <_Bfree>
 800f13a:	3e01      	subs	r6, #1
 800f13c:	2e04      	cmp	r6, #4
 800f13e:	d806      	bhi.n	800f14e <_strtod_l+0xfe>
 800f140:	e8df f006 	tbb	[pc, r6]
 800f144:	1714030a 	.word	0x1714030a
 800f148:	0a          	.byte	0x0a
 800f149:	00          	.byte	0x00
 800f14a:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800f14e:	073b      	lsls	r3, r7, #28
 800f150:	d5c0      	bpl.n	800f0d4 <_strtod_l+0x84>
 800f152:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f156:	e7bd      	b.n	800f0d4 <_strtod_l+0x84>
 800f158:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800f15c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f15e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f162:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f166:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f16a:	e7f0      	b.n	800f14e <_strtod_l+0xfe>
 800f16c:	f8df b188 	ldr.w	fp, [pc, #392]	; 800f2f8 <_strtod_l+0x2a8>
 800f170:	e7ed      	b.n	800f14e <_strtod_l+0xfe>
 800f172:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f176:	f04f 3aff 	mov.w	sl, #4294967295
 800f17a:	e7e8      	b.n	800f14e <_strtod_l+0xfe>
 800f17c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f17e:	1c5a      	adds	r2, r3, #1
 800f180:	9217      	str	r2, [sp, #92]	; 0x5c
 800f182:	785b      	ldrb	r3, [r3, #1]
 800f184:	2b30      	cmp	r3, #48	; 0x30
 800f186:	d0f9      	beq.n	800f17c <_strtod_l+0x12c>
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d0a3      	beq.n	800f0d4 <_strtod_l+0x84>
 800f18c:	2301      	movs	r3, #1
 800f18e:	930a      	str	r3, [sp, #40]	; 0x28
 800f190:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f192:	930c      	str	r3, [sp, #48]	; 0x30
 800f194:	2300      	movs	r3, #0
 800f196:	9306      	str	r3, [sp, #24]
 800f198:	9308      	str	r3, [sp, #32]
 800f19a:	461d      	mov	r5, r3
 800f19c:	220a      	movs	r2, #10
 800f19e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800f1a0:	f890 8000 	ldrb.w	r8, [r0]
 800f1a4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800f1a8:	b2d9      	uxtb	r1, r3
 800f1aa:	2909      	cmp	r1, #9
 800f1ac:	d92c      	bls.n	800f208 <_strtod_l+0x1b8>
 800f1ae:	463a      	mov	r2, r7
 800f1b0:	f8d9 1000 	ldr.w	r1, [r9]
 800f1b4:	f003 f84d 	bl	8012252 <strncmp>
 800f1b8:	2800      	cmp	r0, #0
 800f1ba:	d035      	beq.n	800f228 <_strtod_l+0x1d8>
 800f1bc:	2000      	movs	r0, #0
 800f1be:	4642      	mov	r2, r8
 800f1c0:	462b      	mov	r3, r5
 800f1c2:	4601      	mov	r1, r0
 800f1c4:	9004      	str	r0, [sp, #16]
 800f1c6:	2a65      	cmp	r2, #101	; 0x65
 800f1c8:	d001      	beq.n	800f1ce <_strtod_l+0x17e>
 800f1ca:	2a45      	cmp	r2, #69	; 0x45
 800f1cc:	d117      	bne.n	800f1fe <_strtod_l+0x1ae>
 800f1ce:	b923      	cbnz	r3, 800f1da <_strtod_l+0x18a>
 800f1d0:	b910      	cbnz	r0, 800f1d8 <_strtod_l+0x188>
 800f1d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d09c      	beq.n	800f112 <_strtod_l+0xc2>
 800f1d8:	2300      	movs	r3, #0
 800f1da:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800f1dc:	1c72      	adds	r2, r6, #1
 800f1de:	9217      	str	r2, [sp, #92]	; 0x5c
 800f1e0:	7872      	ldrb	r2, [r6, #1]
 800f1e2:	2a2b      	cmp	r2, #43	; 0x2b
 800f1e4:	f000 8082 	beq.w	800f2ec <_strtod_l+0x29c>
 800f1e8:	2a2d      	cmp	r2, #45	; 0x2d
 800f1ea:	d079      	beq.n	800f2e0 <_strtod_l+0x290>
 800f1ec:	f04f 0e00 	mov.w	lr, #0
 800f1f0:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800f1f4:	f1bc 0f09 	cmp.w	ip, #9
 800f1f8:	f240 8086 	bls.w	800f308 <_strtod_l+0x2b8>
 800f1fc:	9617      	str	r6, [sp, #92]	; 0x5c
 800f1fe:	f04f 0800 	mov.w	r8, #0
 800f202:	e0a8      	b.n	800f356 <_strtod_l+0x306>
 800f204:	2300      	movs	r3, #0
 800f206:	e7c2      	b.n	800f18e <_strtod_l+0x13e>
 800f208:	2d08      	cmp	r5, #8
 800f20a:	bfd5      	itete	le
 800f20c:	9908      	ldrle	r1, [sp, #32]
 800f20e:	9906      	ldrgt	r1, [sp, #24]
 800f210:	fb02 3301 	mlale	r3, r2, r1, r3
 800f214:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f218:	f100 0001 	add.w	r0, r0, #1
 800f21c:	bfd4      	ite	le
 800f21e:	9308      	strle	r3, [sp, #32]
 800f220:	9306      	strgt	r3, [sp, #24]
 800f222:	3501      	adds	r5, #1
 800f224:	9017      	str	r0, [sp, #92]	; 0x5c
 800f226:	e7ba      	b.n	800f19e <_strtod_l+0x14e>
 800f228:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f22a:	19da      	adds	r2, r3, r7
 800f22c:	9217      	str	r2, [sp, #92]	; 0x5c
 800f22e:	5dda      	ldrb	r2, [r3, r7]
 800f230:	2d00      	cmp	r5, #0
 800f232:	d038      	beq.n	800f2a6 <_strtod_l+0x256>
 800f234:	4601      	mov	r1, r0
 800f236:	462b      	mov	r3, r5
 800f238:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800f23c:	2f09      	cmp	r7, #9
 800f23e:	d913      	bls.n	800f268 <_strtod_l+0x218>
 800f240:	2701      	movs	r7, #1
 800f242:	9704      	str	r7, [sp, #16]
 800f244:	e7bf      	b.n	800f1c6 <_strtod_l+0x176>
 800f246:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f248:	1c5a      	adds	r2, r3, #1
 800f24a:	9217      	str	r2, [sp, #92]	; 0x5c
 800f24c:	785a      	ldrb	r2, [r3, #1]
 800f24e:	3001      	adds	r0, #1
 800f250:	2a30      	cmp	r2, #48	; 0x30
 800f252:	d0f8      	beq.n	800f246 <_strtod_l+0x1f6>
 800f254:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800f258:	2b08      	cmp	r3, #8
 800f25a:	f200 84a2 	bhi.w	800fba2 <_strtod_l+0xb52>
 800f25e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f260:	930c      	str	r3, [sp, #48]	; 0x30
 800f262:	4601      	mov	r1, r0
 800f264:	2000      	movs	r0, #0
 800f266:	4603      	mov	r3, r0
 800f268:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 800f26c:	f100 0701 	add.w	r7, r0, #1
 800f270:	d013      	beq.n	800f29a <_strtod_l+0x24a>
 800f272:	4439      	add	r1, r7
 800f274:	eb00 0e03 	add.w	lr, r0, r3
 800f278:	461f      	mov	r7, r3
 800f27a:	f04f 0c0a 	mov.w	ip, #10
 800f27e:	45be      	cmp	lr, r7
 800f280:	d113      	bne.n	800f2aa <_strtod_l+0x25a>
 800f282:	181f      	adds	r7, r3, r0
 800f284:	2f08      	cmp	r7, #8
 800f286:	f103 0301 	add.w	r3, r3, #1
 800f28a:	4403      	add	r3, r0
 800f28c:	dc1d      	bgt.n	800f2ca <_strtod_l+0x27a>
 800f28e:	9a08      	ldr	r2, [sp, #32]
 800f290:	200a      	movs	r0, #10
 800f292:	fb00 8202 	mla	r2, r0, r2, r8
 800f296:	9208      	str	r2, [sp, #32]
 800f298:	2700      	movs	r7, #0
 800f29a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f29c:	1c50      	adds	r0, r2, #1
 800f29e:	9017      	str	r0, [sp, #92]	; 0x5c
 800f2a0:	7852      	ldrb	r2, [r2, #1]
 800f2a2:	4638      	mov	r0, r7
 800f2a4:	e7c8      	b.n	800f238 <_strtod_l+0x1e8>
 800f2a6:	4628      	mov	r0, r5
 800f2a8:	e7d2      	b.n	800f250 <_strtod_l+0x200>
 800f2aa:	2f08      	cmp	r7, #8
 800f2ac:	f107 0701 	add.w	r7, r7, #1
 800f2b0:	dc04      	bgt.n	800f2bc <_strtod_l+0x26c>
 800f2b2:	9a08      	ldr	r2, [sp, #32]
 800f2b4:	fb0c f202 	mul.w	r2, ip, r2
 800f2b8:	9208      	str	r2, [sp, #32]
 800f2ba:	e7e0      	b.n	800f27e <_strtod_l+0x22e>
 800f2bc:	2f10      	cmp	r7, #16
 800f2be:	bfde      	ittt	le
 800f2c0:	9a06      	ldrle	r2, [sp, #24]
 800f2c2:	fb0c f202 	mulle.w	r2, ip, r2
 800f2c6:	9206      	strle	r2, [sp, #24]
 800f2c8:	e7d9      	b.n	800f27e <_strtod_l+0x22e>
 800f2ca:	2b10      	cmp	r3, #16
 800f2cc:	bfdf      	itttt	le
 800f2ce:	9a06      	ldrle	r2, [sp, #24]
 800f2d0:	200a      	movle	r0, #10
 800f2d2:	fb00 8202 	mlale	r2, r0, r2, r8
 800f2d6:	9206      	strle	r2, [sp, #24]
 800f2d8:	e7de      	b.n	800f298 <_strtod_l+0x248>
 800f2da:	2301      	movs	r3, #1
 800f2dc:	9304      	str	r3, [sp, #16]
 800f2de:	e777      	b.n	800f1d0 <_strtod_l+0x180>
 800f2e0:	f04f 0e01 	mov.w	lr, #1
 800f2e4:	1cb2      	adds	r2, r6, #2
 800f2e6:	9217      	str	r2, [sp, #92]	; 0x5c
 800f2e8:	78b2      	ldrb	r2, [r6, #2]
 800f2ea:	e781      	b.n	800f1f0 <_strtod_l+0x1a0>
 800f2ec:	f04f 0e00 	mov.w	lr, #0
 800f2f0:	e7f8      	b.n	800f2e4 <_strtod_l+0x294>
 800f2f2:	bf00      	nop
 800f2f4:	080126bc 	.word	0x080126bc
 800f2f8:	7ff00000 	.word	0x7ff00000
 800f2fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f2fe:	f102 0c01 	add.w	ip, r2, #1
 800f302:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 800f306:	7852      	ldrb	r2, [r2, #1]
 800f308:	2a30      	cmp	r2, #48	; 0x30
 800f30a:	d0f7      	beq.n	800f2fc <_strtod_l+0x2ac>
 800f30c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 800f310:	f1bc 0f08 	cmp.w	ip, #8
 800f314:	f63f af73 	bhi.w	800f1fe <_strtod_l+0x1ae>
 800f318:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 800f31c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f31e:	920e      	str	r2, [sp, #56]	; 0x38
 800f320:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f322:	f102 0c01 	add.w	ip, r2, #1
 800f326:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 800f32a:	7852      	ldrb	r2, [r2, #1]
 800f32c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 800f330:	f1b9 0f09 	cmp.w	r9, #9
 800f334:	d939      	bls.n	800f3aa <_strtod_l+0x35a>
 800f336:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800f338:	ebac 0c07 	sub.w	ip, ip, r7
 800f33c:	f1bc 0f08 	cmp.w	ip, #8
 800f340:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 800f344:	dc37      	bgt.n	800f3b6 <_strtod_l+0x366>
 800f346:	45e0      	cmp	r8, ip
 800f348:	bfa8      	it	ge
 800f34a:	46e0      	movge	r8, ip
 800f34c:	f1be 0f00 	cmp.w	lr, #0
 800f350:	d001      	beq.n	800f356 <_strtod_l+0x306>
 800f352:	f1c8 0800 	rsb	r8, r8, #0
 800f356:	2b00      	cmp	r3, #0
 800f358:	d151      	bne.n	800f3fe <_strtod_l+0x3ae>
 800f35a:	2800      	cmp	r0, #0
 800f35c:	f47f aeba 	bne.w	800f0d4 <_strtod_l+0x84>
 800f360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f362:	2b00      	cmp	r3, #0
 800f364:	f47f aeb6 	bne.w	800f0d4 <_strtod_l+0x84>
 800f368:	9b04      	ldr	r3, [sp, #16]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	f47f aed1 	bne.w	800f112 <_strtod_l+0xc2>
 800f370:	2a4e      	cmp	r2, #78	; 0x4e
 800f372:	d027      	beq.n	800f3c4 <_strtod_l+0x374>
 800f374:	dc21      	bgt.n	800f3ba <_strtod_l+0x36a>
 800f376:	2a49      	cmp	r2, #73	; 0x49
 800f378:	f47f aecb 	bne.w	800f112 <_strtod_l+0xc2>
 800f37c:	499a      	ldr	r1, [pc, #616]	; (800f5e8 <_strtod_l+0x598>)
 800f37e:	a817      	add	r0, sp, #92	; 0x5c
 800f380:	f001 ff62 	bl	8011248 <__match>
 800f384:	2800      	cmp	r0, #0
 800f386:	f43f aec4 	beq.w	800f112 <_strtod_l+0xc2>
 800f38a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f38c:	4997      	ldr	r1, [pc, #604]	; (800f5ec <_strtod_l+0x59c>)
 800f38e:	3b01      	subs	r3, #1
 800f390:	a817      	add	r0, sp, #92	; 0x5c
 800f392:	9317      	str	r3, [sp, #92]	; 0x5c
 800f394:	f001 ff58 	bl	8011248 <__match>
 800f398:	b910      	cbnz	r0, 800f3a0 <_strtod_l+0x350>
 800f39a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f39c:	3301      	adds	r3, #1
 800f39e:	9317      	str	r3, [sp, #92]	; 0x5c
 800f3a0:	f8df b260 	ldr.w	fp, [pc, #608]	; 800f604 <_strtod_l+0x5b4>
 800f3a4:	f04f 0a00 	mov.w	sl, #0
 800f3a8:	e694      	b.n	800f0d4 <_strtod_l+0x84>
 800f3aa:	270a      	movs	r7, #10
 800f3ac:	fb07 2808 	mla	r8, r7, r8, r2
 800f3b0:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 800f3b4:	e7b4      	b.n	800f320 <_strtod_l+0x2d0>
 800f3b6:	46e0      	mov	r8, ip
 800f3b8:	e7c8      	b.n	800f34c <_strtod_l+0x2fc>
 800f3ba:	2a69      	cmp	r2, #105	; 0x69
 800f3bc:	d0de      	beq.n	800f37c <_strtod_l+0x32c>
 800f3be:	2a6e      	cmp	r2, #110	; 0x6e
 800f3c0:	f47f aea7 	bne.w	800f112 <_strtod_l+0xc2>
 800f3c4:	498a      	ldr	r1, [pc, #552]	; (800f5f0 <_strtod_l+0x5a0>)
 800f3c6:	a817      	add	r0, sp, #92	; 0x5c
 800f3c8:	f001 ff3e 	bl	8011248 <__match>
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	f43f aea0 	beq.w	800f112 <_strtod_l+0xc2>
 800f3d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f3d4:	781b      	ldrb	r3, [r3, #0]
 800f3d6:	2b28      	cmp	r3, #40	; 0x28
 800f3d8:	d10e      	bne.n	800f3f8 <_strtod_l+0x3a8>
 800f3da:	aa1a      	add	r2, sp, #104	; 0x68
 800f3dc:	4985      	ldr	r1, [pc, #532]	; (800f5f4 <_strtod_l+0x5a4>)
 800f3de:	a817      	add	r0, sp, #92	; 0x5c
 800f3e0:	f001 ff46 	bl	8011270 <__hexnan>
 800f3e4:	2805      	cmp	r0, #5
 800f3e6:	d107      	bne.n	800f3f8 <_strtod_l+0x3a8>
 800f3e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f3ea:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800f3ee:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f3f2:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f3f6:	e66d      	b.n	800f0d4 <_strtod_l+0x84>
 800f3f8:	f8df b20c 	ldr.w	fp, [pc, #524]	; 800f608 <_strtod_l+0x5b8>
 800f3fc:	e7d2      	b.n	800f3a4 <_strtod_l+0x354>
 800f3fe:	eddd 7a08 	vldr	s15, [sp, #32]
 800f402:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f406:	eba8 0201 	sub.w	r2, r8, r1
 800f40a:	2d00      	cmp	r5, #0
 800f40c:	bf08      	it	eq
 800f40e:	461d      	moveq	r5, r3
 800f410:	2b10      	cmp	r3, #16
 800f412:	9204      	str	r2, [sp, #16]
 800f414:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f418:	461a      	mov	r2, r3
 800f41a:	bfa8      	it	ge
 800f41c:	2210      	movge	r2, #16
 800f41e:	2b09      	cmp	r3, #9
 800f420:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800f424:	dc14      	bgt.n	800f450 <_strtod_l+0x400>
 800f426:	9904      	ldr	r1, [sp, #16]
 800f428:	2900      	cmp	r1, #0
 800f42a:	f43f ae53 	beq.w	800f0d4 <_strtod_l+0x84>
 800f42e:	9904      	ldr	r1, [sp, #16]
 800f430:	dd72      	ble.n	800f518 <_strtod_l+0x4c8>
 800f432:	2916      	cmp	r1, #22
 800f434:	dc5a      	bgt.n	800f4ec <_strtod_l+0x49c>
 800f436:	4970      	ldr	r1, [pc, #448]	; (800f5f8 <_strtod_l+0x5a8>)
 800f438:	9b04      	ldr	r3, [sp, #16]
 800f43a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f43e:	ed91 7b00 	vldr	d7, [r1]
 800f442:	ec4b ab16 	vmov	d6, sl, fp
 800f446:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f44a:	ec5b ab17 	vmov	sl, fp, d7
 800f44e:	e641      	b.n	800f0d4 <_strtod_l+0x84>
 800f450:	4969      	ldr	r1, [pc, #420]	; (800f5f8 <_strtod_l+0x5a8>)
 800f452:	eddd 7a06 	vldr	s15, [sp, #24]
 800f456:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f45a:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800f45e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800f462:	2b0f      	cmp	r3, #15
 800f464:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f468:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f46c:	ec5b ab17 	vmov	sl, fp, d7
 800f470:	ddd9      	ble.n	800f426 <_strtod_l+0x3d6>
 800f472:	9904      	ldr	r1, [sp, #16]
 800f474:	1a9a      	subs	r2, r3, r2
 800f476:	440a      	add	r2, r1
 800f478:	2a00      	cmp	r2, #0
 800f47a:	f340 8096 	ble.w	800f5aa <_strtod_l+0x55a>
 800f47e:	f012 000f 	ands.w	r0, r2, #15
 800f482:	d00a      	beq.n	800f49a <_strtod_l+0x44a>
 800f484:	495c      	ldr	r1, [pc, #368]	; (800f5f8 <_strtod_l+0x5a8>)
 800f486:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f48a:	ed91 7b00 	vldr	d7, [r1]
 800f48e:	ec4b ab16 	vmov	d6, sl, fp
 800f492:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f496:	ec5b ab17 	vmov	sl, fp, d7
 800f49a:	f032 020f 	bics.w	r2, r2, #15
 800f49e:	d072      	beq.n	800f586 <_strtod_l+0x536>
 800f4a0:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800f4a4:	dd45      	ble.n	800f532 <_strtod_l+0x4e2>
 800f4a6:	2500      	movs	r5, #0
 800f4a8:	46a8      	mov	r8, r5
 800f4aa:	9506      	str	r5, [sp, #24]
 800f4ac:	46a9      	mov	r9, r5
 800f4ae:	2322      	movs	r3, #34	; 0x22
 800f4b0:	f8df b150 	ldr.w	fp, [pc, #336]	; 800f604 <_strtod_l+0x5b4>
 800f4b4:	6023      	str	r3, [r4, #0]
 800f4b6:	f04f 0a00 	mov.w	sl, #0
 800f4ba:	9b06      	ldr	r3, [sp, #24]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	f43f ae09 	beq.w	800f0d4 <_strtod_l+0x84>
 800f4c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f4c4:	4620      	mov	r0, r4
 800f4c6:	f002 f823 	bl	8011510 <_Bfree>
 800f4ca:	4649      	mov	r1, r9
 800f4cc:	4620      	mov	r0, r4
 800f4ce:	f002 f81f 	bl	8011510 <_Bfree>
 800f4d2:	4641      	mov	r1, r8
 800f4d4:	4620      	mov	r0, r4
 800f4d6:	f002 f81b 	bl	8011510 <_Bfree>
 800f4da:	9906      	ldr	r1, [sp, #24]
 800f4dc:	4620      	mov	r0, r4
 800f4de:	f002 f817 	bl	8011510 <_Bfree>
 800f4e2:	4629      	mov	r1, r5
 800f4e4:	4620      	mov	r0, r4
 800f4e6:	f002 f813 	bl	8011510 <_Bfree>
 800f4ea:	e5f3      	b.n	800f0d4 <_strtod_l+0x84>
 800f4ec:	9804      	ldr	r0, [sp, #16]
 800f4ee:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800f4f2:	4281      	cmp	r1, r0
 800f4f4:	dbbd      	blt.n	800f472 <_strtod_l+0x422>
 800f4f6:	4a40      	ldr	r2, [pc, #256]	; (800f5f8 <_strtod_l+0x5a8>)
 800f4f8:	f1c3 030f 	rsb	r3, r3, #15
 800f4fc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f500:	ed91 7b00 	vldr	d7, [r1]
 800f504:	ec4b ab16 	vmov	d6, sl, fp
 800f508:	1ac3      	subs	r3, r0, r3
 800f50a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f50e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f512:	ed92 6b00 	vldr	d6, [r2]
 800f516:	e796      	b.n	800f446 <_strtod_l+0x3f6>
 800f518:	3116      	adds	r1, #22
 800f51a:	dbaa      	blt.n	800f472 <_strtod_l+0x422>
 800f51c:	4936      	ldr	r1, [pc, #216]	; (800f5f8 <_strtod_l+0x5a8>)
 800f51e:	9b04      	ldr	r3, [sp, #16]
 800f520:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 800f524:	ed91 7b00 	vldr	d7, [r1]
 800f528:	ec4b ab16 	vmov	d6, sl, fp
 800f52c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f530:	e78b      	b.n	800f44a <_strtod_l+0x3fa>
 800f532:	e9cd ab06 	strd	sl, fp, [sp, #24]
 800f536:	2000      	movs	r0, #0
 800f538:	4e30      	ldr	r6, [pc, #192]	; (800f5fc <_strtod_l+0x5ac>)
 800f53a:	1112      	asrs	r2, r2, #4
 800f53c:	4601      	mov	r1, r0
 800f53e:	2a01      	cmp	r2, #1
 800f540:	dc23      	bgt.n	800f58a <_strtod_l+0x53a>
 800f542:	b108      	cbz	r0, 800f548 <_strtod_l+0x4f8>
 800f544:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800f548:	4a2c      	ldr	r2, [pc, #176]	; (800f5fc <_strtod_l+0x5ac>)
 800f54a:	482d      	ldr	r0, [pc, #180]	; (800f600 <_strtod_l+0x5b0>)
 800f54c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800f550:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f554:	ed91 7b00 	vldr	d7, [r1]
 800f558:	ec4b ab16 	vmov	d6, sl, fp
 800f55c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f560:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f564:	9907      	ldr	r1, [sp, #28]
 800f566:	4a27      	ldr	r2, [pc, #156]	; (800f604 <_strtod_l+0x5b4>)
 800f568:	400a      	ands	r2, r1
 800f56a:	4282      	cmp	r2, r0
 800f56c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800f570:	d899      	bhi.n	800f4a6 <_strtod_l+0x456>
 800f572:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800f576:	4282      	cmp	r2, r0
 800f578:	bf86      	itte	hi
 800f57a:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 800f60c <_strtod_l+0x5bc>
 800f57e:	f04f 3aff 	movhi.w	sl, #4294967295
 800f582:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 800f586:	2700      	movs	r7, #0
 800f588:	e070      	b.n	800f66c <_strtod_l+0x61c>
 800f58a:	07d7      	lsls	r7, r2, #31
 800f58c:	d50a      	bpl.n	800f5a4 <_strtod_l+0x554>
 800f58e:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 800f592:	ed90 7b00 	vldr	d7, [r0]
 800f596:	ed9d 6b06 	vldr	d6, [sp, #24]
 800f59a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f59e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f5a2:	2001      	movs	r0, #1
 800f5a4:	3101      	adds	r1, #1
 800f5a6:	1052      	asrs	r2, r2, #1
 800f5a8:	e7c9      	b.n	800f53e <_strtod_l+0x4ee>
 800f5aa:	d0ec      	beq.n	800f586 <_strtod_l+0x536>
 800f5ac:	4252      	negs	r2, r2
 800f5ae:	f012 000f 	ands.w	r0, r2, #15
 800f5b2:	d00a      	beq.n	800f5ca <_strtod_l+0x57a>
 800f5b4:	4910      	ldr	r1, [pc, #64]	; (800f5f8 <_strtod_l+0x5a8>)
 800f5b6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f5ba:	ed91 7b00 	vldr	d7, [r1]
 800f5be:	ec4b ab16 	vmov	d6, sl, fp
 800f5c2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f5c6:	ec5b ab17 	vmov	sl, fp, d7
 800f5ca:	1112      	asrs	r2, r2, #4
 800f5cc:	d0db      	beq.n	800f586 <_strtod_l+0x536>
 800f5ce:	2a1f      	cmp	r2, #31
 800f5d0:	dd1e      	ble.n	800f610 <_strtod_l+0x5c0>
 800f5d2:	2500      	movs	r5, #0
 800f5d4:	46a8      	mov	r8, r5
 800f5d6:	9506      	str	r5, [sp, #24]
 800f5d8:	46a9      	mov	r9, r5
 800f5da:	2322      	movs	r3, #34	; 0x22
 800f5dc:	f04f 0a00 	mov.w	sl, #0
 800f5e0:	f04f 0b00 	mov.w	fp, #0
 800f5e4:	6023      	str	r3, [r4, #0]
 800f5e6:	e768      	b.n	800f4ba <_strtod_l+0x46a>
 800f5e8:	08012685 	.word	0x08012685
 800f5ec:	08012713 	.word	0x08012713
 800f5f0:	0801268d 	.word	0x0801268d
 800f5f4:	080126d0 	.word	0x080126d0
 800f5f8:	080127b8 	.word	0x080127b8
 800f5fc:	08012790 	.word	0x08012790
 800f600:	7ca00000 	.word	0x7ca00000
 800f604:	7ff00000 	.word	0x7ff00000
 800f608:	fff80000 	.word	0xfff80000
 800f60c:	7fefffff 	.word	0x7fefffff
 800f610:	e9cd ab06 	strd	sl, fp, [sp, #24]
 800f614:	f012 0710 	ands.w	r7, r2, #16
 800f618:	49ab      	ldr	r1, [pc, #684]	; (800f8c8 <_strtod_l+0x878>)
 800f61a:	bf18      	it	ne
 800f61c:	276a      	movne	r7, #106	; 0x6a
 800f61e:	2000      	movs	r0, #0
 800f620:	2a00      	cmp	r2, #0
 800f622:	f300 8113 	bgt.w	800f84c <_strtod_l+0x7fc>
 800f626:	b108      	cbz	r0, 800f62c <_strtod_l+0x5dc>
 800f628:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800f62c:	b1bf      	cbz	r7, 800f65e <_strtod_l+0x60e>
 800f62e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f632:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 800f636:	2a00      	cmp	r2, #0
 800f638:	4659      	mov	r1, fp
 800f63a:	dd10      	ble.n	800f65e <_strtod_l+0x60e>
 800f63c:	2a1f      	cmp	r2, #31
 800f63e:	f340 8113 	ble.w	800f868 <_strtod_l+0x818>
 800f642:	2a34      	cmp	r2, #52	; 0x34
 800f644:	bfde      	ittt	le
 800f646:	3a20      	suble	r2, #32
 800f648:	f04f 30ff 	movle.w	r0, #4294967295
 800f64c:	fa00 f202 	lslle.w	r2, r0, r2
 800f650:	f04f 0a00 	mov.w	sl, #0
 800f654:	bfcc      	ite	gt
 800f656:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f65a:	ea02 0b01 	andle.w	fp, r2, r1
 800f65e:	ec4b ab17 	vmov	d7, sl, fp
 800f662:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f66a:	d0b2      	beq.n	800f5d2 <_strtod_l+0x582>
 800f66c:	9a08      	ldr	r2, [sp, #32]
 800f66e:	9200      	str	r2, [sp, #0]
 800f670:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f672:	462a      	mov	r2, r5
 800f674:	4620      	mov	r0, r4
 800f676:	f001 ff9d 	bl	80115b4 <__s2b>
 800f67a:	9006      	str	r0, [sp, #24]
 800f67c:	2800      	cmp	r0, #0
 800f67e:	f43f af12 	beq.w	800f4a6 <_strtod_l+0x456>
 800f682:	9a04      	ldr	r2, [sp, #16]
 800f684:	9b04      	ldr	r3, [sp, #16]
 800f686:	2a00      	cmp	r2, #0
 800f688:	f1c3 0300 	rsb	r3, r3, #0
 800f68c:	ed9f 9b88 	vldr	d9, [pc, #544]	; 800f8b0 <_strtod_l+0x860>
 800f690:	bfa8      	it	ge
 800f692:	2300      	movge	r3, #0
 800f694:	ed9f ab88 	vldr	d10, [pc, #544]	; 800f8b8 <_strtod_l+0x868>
 800f698:	ed9f bb89 	vldr	d11, [pc, #548]	; 800f8c0 <_strtod_l+0x870>
 800f69c:	930e      	str	r3, [sp, #56]	; 0x38
 800f69e:	2500      	movs	r5, #0
 800f6a0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f6a4:	9310      	str	r3, [sp, #64]	; 0x40
 800f6a6:	46a8      	mov	r8, r5
 800f6a8:	9b06      	ldr	r3, [sp, #24]
 800f6aa:	4620      	mov	r0, r4
 800f6ac:	6859      	ldr	r1, [r3, #4]
 800f6ae:	f001 fefb 	bl	80114a8 <_Balloc>
 800f6b2:	4681      	mov	r9, r0
 800f6b4:	2800      	cmp	r0, #0
 800f6b6:	f43f aefa 	beq.w	800f4ae <_strtod_l+0x45e>
 800f6ba:	9b06      	ldr	r3, [sp, #24]
 800f6bc:	691a      	ldr	r2, [r3, #16]
 800f6be:	3202      	adds	r2, #2
 800f6c0:	f103 010c 	add.w	r1, r3, #12
 800f6c4:	0092      	lsls	r2, r2, #2
 800f6c6:	300c      	adds	r0, #12
 800f6c8:	f7fe fcd4 	bl	800e074 <memcpy>
 800f6cc:	aa1a      	add	r2, sp, #104	; 0x68
 800f6ce:	a919      	add	r1, sp, #100	; 0x64
 800f6d0:	ec4b ab10 	vmov	d0, sl, fp
 800f6d4:	4620      	mov	r0, r4
 800f6d6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f6da:	f002 fa27 	bl	8011b2c <__d2b>
 800f6de:	9018      	str	r0, [sp, #96]	; 0x60
 800f6e0:	2800      	cmp	r0, #0
 800f6e2:	f43f aee4 	beq.w	800f4ae <_strtod_l+0x45e>
 800f6e6:	2101      	movs	r1, #1
 800f6e8:	4620      	mov	r0, r4
 800f6ea:	f001 ffef 	bl	80116cc <__i2b>
 800f6ee:	4680      	mov	r8, r0
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	f43f aedc 	beq.w	800f4ae <_strtod_l+0x45e>
 800f6f6:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800f6f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f6fa:	2e00      	cmp	r6, #0
 800f6fc:	bfb1      	iteee	lt
 800f6fe:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 800f700:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f702:	9810      	ldrge	r0, [sp, #64]	; 0x40
 800f704:	18f3      	addge	r3, r6, r3
 800f706:	bfba      	itte	lt
 800f708:	1b98      	sublt	r0, r3, r6
 800f70a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f70c:	9308      	strge	r3, [sp, #32]
 800f70e:	eba6 0607 	sub.w	r6, r6, r7
 800f712:	bfb8      	it	lt
 800f714:	9308      	strlt	r3, [sp, #32]
 800f716:	4416      	add	r6, r2
 800f718:	4b6c      	ldr	r3, [pc, #432]	; (800f8cc <_strtod_l+0x87c>)
 800f71a:	3e01      	subs	r6, #1
 800f71c:	429e      	cmp	r6, r3
 800f71e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f722:	f280 80b4 	bge.w	800f88e <_strtod_l+0x83e>
 800f726:	1b9b      	subs	r3, r3, r6
 800f728:	2b1f      	cmp	r3, #31
 800f72a:	eba2 0203 	sub.w	r2, r2, r3
 800f72e:	f04f 0101 	mov.w	r1, #1
 800f732:	f300 80a0 	bgt.w	800f876 <_strtod_l+0x826>
 800f736:	fa01 f303 	lsl.w	r3, r1, r3
 800f73a:	9311      	str	r3, [sp, #68]	; 0x44
 800f73c:	2300      	movs	r3, #0
 800f73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f740:	9b08      	ldr	r3, [sp, #32]
 800f742:	4413      	add	r3, r2
 800f744:	4402      	add	r2, r0
 800f746:	18be      	adds	r6, r7, r2
 800f748:	9a08      	ldr	r2, [sp, #32]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	bfa8      	it	ge
 800f74e:	461a      	movge	r2, r3
 800f750:	42b2      	cmp	r2, r6
 800f752:	bfa8      	it	ge
 800f754:	4632      	movge	r2, r6
 800f756:	2a00      	cmp	r2, #0
 800f758:	dd04      	ble.n	800f764 <_strtod_l+0x714>
 800f75a:	9908      	ldr	r1, [sp, #32]
 800f75c:	1a9b      	subs	r3, r3, r2
 800f75e:	1ab6      	subs	r6, r6, r2
 800f760:	1a8a      	subs	r2, r1, r2
 800f762:	9208      	str	r2, [sp, #32]
 800f764:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f766:	b1c2      	cbz	r2, 800f79a <_strtod_l+0x74a>
 800f768:	4641      	mov	r1, r8
 800f76a:	4620      	mov	r0, r4
 800f76c:	9315      	str	r3, [sp, #84]	; 0x54
 800f76e:	f002 f84d 	bl	801180c <__pow5mult>
 800f772:	4680      	mov	r8, r0
 800f774:	2800      	cmp	r0, #0
 800f776:	f43f ae9a 	beq.w	800f4ae <_strtod_l+0x45e>
 800f77a:	4601      	mov	r1, r0
 800f77c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f77e:	4620      	mov	r0, r4
 800f780:	f001 ffad 	bl	80116de <__multiply>
 800f784:	900c      	str	r0, [sp, #48]	; 0x30
 800f786:	2800      	cmp	r0, #0
 800f788:	f43f ae91 	beq.w	800f4ae <_strtod_l+0x45e>
 800f78c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f78e:	4620      	mov	r0, r4
 800f790:	f001 febe 	bl	8011510 <_Bfree>
 800f794:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f796:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f798:	9218      	str	r2, [sp, #96]	; 0x60
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	dc7c      	bgt.n	800f898 <_strtod_l+0x848>
 800f79e:	9b04      	ldr	r3, [sp, #16]
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	dd08      	ble.n	800f7b6 <_strtod_l+0x766>
 800f7a4:	4649      	mov	r1, r9
 800f7a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f7a8:	4620      	mov	r0, r4
 800f7aa:	f002 f82f 	bl	801180c <__pow5mult>
 800f7ae:	4681      	mov	r9, r0
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	f43f ae7c 	beq.w	800f4ae <_strtod_l+0x45e>
 800f7b6:	2e00      	cmp	r6, #0
 800f7b8:	dd08      	ble.n	800f7cc <_strtod_l+0x77c>
 800f7ba:	4649      	mov	r1, r9
 800f7bc:	4632      	mov	r2, r6
 800f7be:	4620      	mov	r0, r4
 800f7c0:	f002 f872 	bl	80118a8 <__lshift>
 800f7c4:	4681      	mov	r9, r0
 800f7c6:	2800      	cmp	r0, #0
 800f7c8:	f43f ae71 	beq.w	800f4ae <_strtod_l+0x45e>
 800f7cc:	9b08      	ldr	r3, [sp, #32]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	dd08      	ble.n	800f7e4 <_strtod_l+0x794>
 800f7d2:	4641      	mov	r1, r8
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	4620      	mov	r0, r4
 800f7d8:	f002 f866 	bl	80118a8 <__lshift>
 800f7dc:	4680      	mov	r8, r0
 800f7de:	2800      	cmp	r0, #0
 800f7e0:	f43f ae65 	beq.w	800f4ae <_strtod_l+0x45e>
 800f7e4:	464a      	mov	r2, r9
 800f7e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f7e8:	4620      	mov	r0, r4
 800f7ea:	f002 f8cb 	bl	8011984 <__mdiff>
 800f7ee:	4605      	mov	r5, r0
 800f7f0:	2800      	cmp	r0, #0
 800f7f2:	f43f ae5c 	beq.w	800f4ae <_strtod_l+0x45e>
 800f7f6:	68c3      	ldr	r3, [r0, #12]
 800f7f8:	930c      	str	r3, [sp, #48]	; 0x30
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	60c3      	str	r3, [r0, #12]
 800f7fe:	4641      	mov	r1, r8
 800f800:	f002 f8a6 	bl	8011950 <__mcmp>
 800f804:	2800      	cmp	r0, #0
 800f806:	da63      	bge.n	800f8d0 <_strtod_l+0x880>
 800f808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f80a:	b9e3      	cbnz	r3, 800f846 <_strtod_l+0x7f6>
 800f80c:	f1ba 0f00 	cmp.w	sl, #0
 800f810:	d119      	bne.n	800f846 <_strtod_l+0x7f6>
 800f812:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f816:	b9b3      	cbnz	r3, 800f846 <_strtod_l+0x7f6>
 800f818:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f81c:	0d1b      	lsrs	r3, r3, #20
 800f81e:	051b      	lsls	r3, r3, #20
 800f820:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f824:	d90f      	bls.n	800f846 <_strtod_l+0x7f6>
 800f826:	696b      	ldr	r3, [r5, #20]
 800f828:	b913      	cbnz	r3, 800f830 <_strtod_l+0x7e0>
 800f82a:	692b      	ldr	r3, [r5, #16]
 800f82c:	2b01      	cmp	r3, #1
 800f82e:	dd0a      	ble.n	800f846 <_strtod_l+0x7f6>
 800f830:	4629      	mov	r1, r5
 800f832:	2201      	movs	r2, #1
 800f834:	4620      	mov	r0, r4
 800f836:	f002 f837 	bl	80118a8 <__lshift>
 800f83a:	4641      	mov	r1, r8
 800f83c:	4605      	mov	r5, r0
 800f83e:	f002 f887 	bl	8011950 <__mcmp>
 800f842:	2800      	cmp	r0, #0
 800f844:	dc75      	bgt.n	800f932 <_strtod_l+0x8e2>
 800f846:	2f00      	cmp	r7, #0
 800f848:	d17f      	bne.n	800f94a <_strtod_l+0x8fa>
 800f84a:	e63a      	b.n	800f4c2 <_strtod_l+0x472>
 800f84c:	07d6      	lsls	r6, r2, #31
 800f84e:	d508      	bpl.n	800f862 <_strtod_l+0x812>
 800f850:	ed9d 6b06 	vldr	d6, [sp, #24]
 800f854:	ed91 7b00 	vldr	d7, [r1]
 800f858:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f85c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f860:	2001      	movs	r0, #1
 800f862:	1052      	asrs	r2, r2, #1
 800f864:	3108      	adds	r1, #8
 800f866:	e6db      	b.n	800f620 <_strtod_l+0x5d0>
 800f868:	f04f 31ff 	mov.w	r1, #4294967295
 800f86c:	fa01 f202 	lsl.w	r2, r1, r2
 800f870:	ea02 0a0a 	and.w	sl, r2, sl
 800f874:	e6f3      	b.n	800f65e <_strtod_l+0x60e>
 800f876:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f87a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f87e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f882:	36e2      	adds	r6, #226	; 0xe2
 800f884:	fa01 f306 	lsl.w	r3, r1, r6
 800f888:	930f      	str	r3, [sp, #60]	; 0x3c
 800f88a:	9111      	str	r1, [sp, #68]	; 0x44
 800f88c:	e758      	b.n	800f740 <_strtod_l+0x6f0>
 800f88e:	2300      	movs	r3, #0
 800f890:	930f      	str	r3, [sp, #60]	; 0x3c
 800f892:	2301      	movs	r3, #1
 800f894:	9311      	str	r3, [sp, #68]	; 0x44
 800f896:	e753      	b.n	800f740 <_strtod_l+0x6f0>
 800f898:	461a      	mov	r2, r3
 800f89a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f89c:	4620      	mov	r0, r4
 800f89e:	f002 f803 	bl	80118a8 <__lshift>
 800f8a2:	9018      	str	r0, [sp, #96]	; 0x60
 800f8a4:	2800      	cmp	r0, #0
 800f8a6:	f47f af7a 	bne.w	800f79e <_strtod_l+0x74e>
 800f8aa:	e600      	b.n	800f4ae <_strtod_l+0x45e>
 800f8ac:	f3af 8000 	nop.w
 800f8b0:	94a03595 	.word	0x94a03595
 800f8b4:	3fdfffff 	.word	0x3fdfffff
 800f8b8:	35afe535 	.word	0x35afe535
 800f8bc:	3fe00000 	.word	0x3fe00000
 800f8c0:	94a03595 	.word	0x94a03595
 800f8c4:	3fcfffff 	.word	0x3fcfffff
 800f8c8:	080126e8 	.word	0x080126e8
 800f8cc:	fffffc02 	.word	0xfffffc02
 800f8d0:	f8cd b020 	str.w	fp, [sp, #32]
 800f8d4:	f040 8085 	bne.w	800f9e2 <_strtod_l+0x992>
 800f8d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f8da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8de:	b322      	cbz	r2, 800f92a <_strtod_l+0x8da>
 800f8e0:	4ab7      	ldr	r2, [pc, #732]	; (800fbc0 <_strtod_l+0xb70>)
 800f8e2:	4293      	cmp	r3, r2
 800f8e4:	d154      	bne.n	800f990 <_strtod_l+0x940>
 800f8e6:	4651      	mov	r1, sl
 800f8e8:	b1e7      	cbz	r7, 800f924 <_strtod_l+0x8d4>
 800f8ea:	4bb6      	ldr	r3, [pc, #728]	; (800fbc4 <_strtod_l+0xb74>)
 800f8ec:	465a      	mov	r2, fp
 800f8ee:	4013      	ands	r3, r2
 800f8f0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f8f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f8f8:	d803      	bhi.n	800f902 <_strtod_l+0x8b2>
 800f8fa:	0d1b      	lsrs	r3, r3, #20
 800f8fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f900:	409a      	lsls	r2, r3
 800f902:	4291      	cmp	r1, r2
 800f904:	d144      	bne.n	800f990 <_strtod_l+0x940>
 800f906:	4bb0      	ldr	r3, [pc, #704]	; (800fbc8 <_strtod_l+0xb78>)
 800f908:	9a08      	ldr	r2, [sp, #32]
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d102      	bne.n	800f914 <_strtod_l+0x8c4>
 800f90e:	3101      	adds	r1, #1
 800f910:	f43f adcd 	beq.w	800f4ae <_strtod_l+0x45e>
 800f914:	4bab      	ldr	r3, [pc, #684]	; (800fbc4 <_strtod_l+0xb74>)
 800f916:	9a08      	ldr	r2, [sp, #32]
 800f918:	401a      	ands	r2, r3
 800f91a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 800f91e:	f04f 0a00 	mov.w	sl, #0
 800f922:	e790      	b.n	800f846 <_strtod_l+0x7f6>
 800f924:	f04f 32ff 	mov.w	r2, #4294967295
 800f928:	e7eb      	b.n	800f902 <_strtod_l+0x8b2>
 800f92a:	bb8b      	cbnz	r3, 800f990 <_strtod_l+0x940>
 800f92c:	f1ba 0f00 	cmp.w	sl, #0
 800f930:	d12e      	bne.n	800f990 <_strtod_l+0x940>
 800f932:	465b      	mov	r3, fp
 800f934:	4aa3      	ldr	r2, [pc, #652]	; (800fbc4 <_strtod_l+0xb74>)
 800f936:	b30f      	cbz	r7, 800f97c <_strtod_l+0x92c>
 800f938:	ea02 010b 	and.w	r1, r2, fp
 800f93c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f940:	dc1c      	bgt.n	800f97c <_strtod_l+0x92c>
 800f942:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f946:	f77f ae48 	ble.w	800f5da <_strtod_l+0x58a>
 800f94a:	4aa0      	ldr	r2, [pc, #640]	; (800fbcc <_strtod_l+0xb7c>)
 800f94c:	2300      	movs	r3, #0
 800f94e:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 800f952:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 800f956:	ec4b ab17 	vmov	d7, sl, fp
 800f95a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f95e:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f962:	9b05      	ldr	r3, [sp, #20]
 800f964:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	f47f adaa 	bne.w	800f4c2 <_strtod_l+0x472>
 800f96e:	9b04      	ldr	r3, [sp, #16]
 800f970:	2b00      	cmp	r3, #0
 800f972:	f47f ada6 	bne.w	800f4c2 <_strtod_l+0x472>
 800f976:	2322      	movs	r3, #34	; 0x22
 800f978:	6023      	str	r3, [r4, #0]
 800f97a:	e5a2      	b.n	800f4c2 <_strtod_l+0x472>
 800f97c:	4013      	ands	r3, r2
 800f97e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f982:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f986:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f98a:	f04f 3aff 	mov.w	sl, #4294967295
 800f98e:	e75a      	b.n	800f846 <_strtod_l+0x7f6>
 800f990:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f992:	b18b      	cbz	r3, 800f9b8 <_strtod_l+0x968>
 800f994:	9a08      	ldr	r2, [sp, #32]
 800f996:	4213      	tst	r3, r2
 800f998:	f43f af55 	beq.w	800f846 <_strtod_l+0x7f6>
 800f99c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f99e:	463a      	mov	r2, r7
 800f9a0:	4650      	mov	r0, sl
 800f9a2:	4659      	mov	r1, fp
 800f9a4:	b163      	cbz	r3, 800f9c0 <_strtod_l+0x970>
 800f9a6:	f7ff fb39 	bl	800f01c <sulp>
 800f9aa:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800f9ae:	ee37 7b00 	vadd.f64	d7, d7, d0
 800f9b2:	ec5b ab17 	vmov	sl, fp, d7
 800f9b6:	e746      	b.n	800f846 <_strtod_l+0x7f6>
 800f9b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f9ba:	ea13 0f0a 	tst.w	r3, sl
 800f9be:	e7eb      	b.n	800f998 <_strtod_l+0x948>
 800f9c0:	f7ff fb2c 	bl	800f01c <sulp>
 800f9c4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800f9c8:	ee37 7b40 	vsub.f64	d7, d7, d0
 800f9cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f9d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9d8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f9dc:	f43f adfd 	beq.w	800f5da <_strtod_l+0x58a>
 800f9e0:	e731      	b.n	800f846 <_strtod_l+0x7f6>
 800f9e2:	4641      	mov	r1, r8
 800f9e4:	4628      	mov	r0, r5
 800f9e6:	f002 f8f0 	bl	8011bca <__ratio>
 800f9ea:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800f9ee:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f9f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f6:	d869      	bhi.n	800facc <_strtod_l+0xa7c>
 800f9f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d045      	beq.n	800fa8a <_strtod_l+0xa3a>
 800f9fe:	4b74      	ldr	r3, [pc, #464]	; (800fbd0 <_strtod_l+0xb80>)
 800fa00:	2200      	movs	r2, #0
 800fa02:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800fa06:	9808      	ldr	r0, [sp, #32]
 800fa08:	496e      	ldr	r1, [pc, #440]	; (800fbc4 <_strtod_l+0xb74>)
 800fa0a:	ea00 0601 	and.w	r6, r0, r1
 800fa0e:	4871      	ldr	r0, [pc, #452]	; (800fbd4 <_strtod_l+0xb84>)
 800fa10:	4286      	cmp	r6, r0
 800fa12:	f040 8089 	bne.w	800fb28 <_strtod_l+0xad8>
 800fa16:	910f      	str	r1, [sp, #60]	; 0x3c
 800fa18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fa1c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800fa20:	9908      	ldr	r1, [sp, #32]
 800fa22:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 800fa26:	ec4b ab10 	vmov	d0, sl, fp
 800fa2a:	ec43 2b1c 	vmov	d12, r2, r3
 800fa2e:	f002 f807 	bl	8011a40 <__ulp>
 800fa32:	ec4b ab1d 	vmov	d13, sl, fp
 800fa36:	eeac db00 	vfma.f64	d13, d12, d0
 800fa3a:	ed8d db08 	vstr	d13, [sp, #32]
 800fa3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa40:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800fa42:	4a65      	ldr	r2, [pc, #404]	; (800fbd8 <_strtod_l+0xb88>)
 800fa44:	4019      	ands	r1, r3
 800fa46:	4291      	cmp	r1, r2
 800fa48:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 800fa4c:	d948      	bls.n	800fae0 <_strtod_l+0xa90>
 800fa4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa50:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800fa54:	4293      	cmp	r3, r2
 800fa56:	d103      	bne.n	800fa60 <_strtod_l+0xa10>
 800fa58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa5a:	3301      	adds	r3, #1
 800fa5c:	f43f ad27 	beq.w	800f4ae <_strtod_l+0x45e>
 800fa60:	f8df b164 	ldr.w	fp, [pc, #356]	; 800fbc8 <_strtod_l+0xb78>
 800fa64:	f04f 3aff 	mov.w	sl, #4294967295
 800fa68:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fa6a:	4620      	mov	r0, r4
 800fa6c:	f001 fd50 	bl	8011510 <_Bfree>
 800fa70:	4649      	mov	r1, r9
 800fa72:	4620      	mov	r0, r4
 800fa74:	f001 fd4c 	bl	8011510 <_Bfree>
 800fa78:	4641      	mov	r1, r8
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f001 fd48 	bl	8011510 <_Bfree>
 800fa80:	4629      	mov	r1, r5
 800fa82:	4620      	mov	r0, r4
 800fa84:	f001 fd44 	bl	8011510 <_Bfree>
 800fa88:	e60e      	b.n	800f6a8 <_strtod_l+0x658>
 800fa8a:	f1ba 0f00 	cmp.w	sl, #0
 800fa8e:	d113      	bne.n	800fab8 <_strtod_l+0xa68>
 800fa90:	9b08      	ldr	r3, [sp, #32]
 800fa92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa96:	b9b3      	cbnz	r3, 800fac6 <_strtod_l+0xa76>
 800fa98:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800fa9c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800faa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faa4:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800faa8:	d401      	bmi.n	800faae <_strtod_l+0xa5e>
 800faaa:	ee20 8b08 	vmul.f64	d8, d0, d8
 800faae:	eeb1 7b48 	vneg.f64	d7, d8
 800fab2:	ec53 2b17 	vmov	r2, r3, d7
 800fab6:	e7a6      	b.n	800fa06 <_strtod_l+0x9b6>
 800fab8:	f1ba 0f01 	cmp.w	sl, #1
 800fabc:	d103      	bne.n	800fac6 <_strtod_l+0xa76>
 800fabe:	9b08      	ldr	r3, [sp, #32]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	f43f ad8a 	beq.w	800f5da <_strtod_l+0x58a>
 800fac6:	2200      	movs	r2, #0
 800fac8:	4b44      	ldr	r3, [pc, #272]	; (800fbdc <_strtod_l+0xb8c>)
 800faca:	e79a      	b.n	800fa02 <_strtod_l+0x9b2>
 800facc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800face:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800fad2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d0e9      	beq.n	800faae <_strtod_l+0xa5e>
 800fada:	ec53 2b18 	vmov	r2, r3, d8
 800fade:	e792      	b.n	800fa06 <_strtod_l+0x9b6>
 800fae0:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800fae4:	2f00      	cmp	r7, #0
 800fae6:	d1bf      	bne.n	800fa68 <_strtod_l+0xa18>
 800fae8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800faec:	0d1b      	lsrs	r3, r3, #20
 800faee:	051b      	lsls	r3, r3, #20
 800faf0:	429e      	cmp	r6, r3
 800faf2:	d1b9      	bne.n	800fa68 <_strtod_l+0xa18>
 800faf4:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 800faf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fafa:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800fafe:	ee38 8b40 	vsub.f64	d8, d8, d0
 800fb02:	b92b      	cbnz	r3, 800fb10 <_strtod_l+0xac0>
 800fb04:	f1ba 0f00 	cmp.w	sl, #0
 800fb08:	d102      	bne.n	800fb10 <_strtod_l+0xac0>
 800fb0a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800fb0e:	b3d2      	cbz	r2, 800fb86 <_strtod_l+0xb36>
 800fb10:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800fb14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb18:	f53f acd3 	bmi.w	800f4c2 <_strtod_l+0x472>
 800fb1c:	eeb4 8bca 	vcmpe.f64	d8, d10
 800fb20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb24:	dda0      	ble.n	800fa68 <_strtod_l+0xa18>
 800fb26:	e4cc      	b.n	800f4c2 <_strtod_l+0x472>
 800fb28:	b1ef      	cbz	r7, 800fb66 <_strtod_l+0xb16>
 800fb2a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 800fb2e:	d81a      	bhi.n	800fb66 <_strtod_l+0xb16>
 800fb30:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800fbb8 <_strtod_l+0xb68>
 800fb34:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb3c:	d810      	bhi.n	800fb60 <_strtod_l+0xb10>
 800fb3e:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 800fb42:	ee17 3a90 	vmov	r3, s15
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	bf08      	it	eq
 800fb4a:	2301      	moveq	r3, #1
 800fb4c:	ee07 3a90 	vmov	s15, r3
 800fb50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb52:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 800fb56:	b99b      	cbnz	r3, 800fb80 <_strtod_l+0xb30>
 800fb58:	eeb1 7b48 	vneg.f64	d7, d8
 800fb5c:	ec53 2b17 	vmov	r2, r3, d7
 800fb60:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800fb64:	1b8b      	subs	r3, r1, r6
 800fb66:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800fb6a:	ec43 2b1c 	vmov	d12, r2, r3
 800fb6e:	f001 ff67 	bl	8011a40 <__ulp>
 800fb72:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800fb76:	eeac 7b00 	vfma.f64	d7, d12, d0
 800fb7a:	ec5b ab17 	vmov	sl, fp, d7
 800fb7e:	e7b1      	b.n	800fae4 <_strtod_l+0xa94>
 800fb80:	ec53 2b18 	vmov	r2, r3, d8
 800fb84:	e7ec      	b.n	800fb60 <_strtod_l+0xb10>
 800fb86:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800fb8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb8e:	f57f af6b 	bpl.w	800fa68 <_strtod_l+0xa18>
 800fb92:	e496      	b.n	800f4c2 <_strtod_l+0x472>
 800fb94:	2300      	movs	r3, #0
 800fb96:	930d      	str	r3, [sp, #52]	; 0x34
 800fb98:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fb9a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fb9c:	6013      	str	r3, [r2, #0]
 800fb9e:	f7ff ba9d 	b.w	800f0dc <_strtod_l+0x8c>
 800fba2:	2a65      	cmp	r2, #101	; 0x65
 800fba4:	f04f 0100 	mov.w	r1, #0
 800fba8:	f43f ab97 	beq.w	800f2da <_strtod_l+0x28a>
 800fbac:	2701      	movs	r7, #1
 800fbae:	460b      	mov	r3, r1
 800fbb0:	9704      	str	r7, [sp, #16]
 800fbb2:	f7ff bb0a 	b.w	800f1ca <_strtod_l+0x17a>
 800fbb6:	bf00      	nop
 800fbb8:	ffc00000 	.word	0xffc00000
 800fbbc:	41dfffff 	.word	0x41dfffff
 800fbc0:	000fffff 	.word	0x000fffff
 800fbc4:	7ff00000 	.word	0x7ff00000
 800fbc8:	7fefffff 	.word	0x7fefffff
 800fbcc:	39500000 	.word	0x39500000
 800fbd0:	3ff00000 	.word	0x3ff00000
 800fbd4:	7fe00000 	.word	0x7fe00000
 800fbd8:	7c9fffff 	.word	0x7c9fffff
 800fbdc:	bff00000 	.word	0xbff00000

0800fbe0 <_strtod_r>:
 800fbe0:	4b05      	ldr	r3, [pc, #20]	; (800fbf8 <_strtod_r+0x18>)
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	b410      	push	{r4}
 800fbe6:	6a1b      	ldr	r3, [r3, #32]
 800fbe8:	4c04      	ldr	r4, [pc, #16]	; (800fbfc <_strtod_r+0x1c>)
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	bf08      	it	eq
 800fbee:	4623      	moveq	r3, r4
 800fbf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbf4:	f7ff ba2c 	b.w	800f050 <_strtod_l>
 800fbf8:	200002f0 	.word	0x200002f0
 800fbfc:	20000354 	.word	0x20000354

0800fc00 <_strtol_l.isra.0>:
 800fc00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc04:	4680      	mov	r8, r0
 800fc06:	4689      	mov	r9, r1
 800fc08:	4692      	mov	sl, r2
 800fc0a:	461e      	mov	r6, r3
 800fc0c:	460f      	mov	r7, r1
 800fc0e:	463d      	mov	r5, r7
 800fc10:	9808      	ldr	r0, [sp, #32]
 800fc12:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc16:	f001 fbbb 	bl	8011390 <__locale_ctype_ptr_l>
 800fc1a:	4420      	add	r0, r4
 800fc1c:	7843      	ldrb	r3, [r0, #1]
 800fc1e:	f013 0308 	ands.w	r3, r3, #8
 800fc22:	d132      	bne.n	800fc8a <_strtol_l.isra.0+0x8a>
 800fc24:	2c2d      	cmp	r4, #45	; 0x2d
 800fc26:	d132      	bne.n	800fc8e <_strtol_l.isra.0+0x8e>
 800fc28:	787c      	ldrb	r4, [r7, #1]
 800fc2a:	1cbd      	adds	r5, r7, #2
 800fc2c:	2201      	movs	r2, #1
 800fc2e:	2e00      	cmp	r6, #0
 800fc30:	d05d      	beq.n	800fcee <_strtol_l.isra.0+0xee>
 800fc32:	2e10      	cmp	r6, #16
 800fc34:	d109      	bne.n	800fc4a <_strtol_l.isra.0+0x4a>
 800fc36:	2c30      	cmp	r4, #48	; 0x30
 800fc38:	d107      	bne.n	800fc4a <_strtol_l.isra.0+0x4a>
 800fc3a:	782b      	ldrb	r3, [r5, #0]
 800fc3c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fc40:	2b58      	cmp	r3, #88	; 0x58
 800fc42:	d14f      	bne.n	800fce4 <_strtol_l.isra.0+0xe4>
 800fc44:	786c      	ldrb	r4, [r5, #1]
 800fc46:	2610      	movs	r6, #16
 800fc48:	3502      	adds	r5, #2
 800fc4a:	2a00      	cmp	r2, #0
 800fc4c:	bf14      	ite	ne
 800fc4e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800fc52:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800fc56:	2700      	movs	r7, #0
 800fc58:	fbb1 fcf6 	udiv	ip, r1, r6
 800fc5c:	4638      	mov	r0, r7
 800fc5e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800fc62:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800fc66:	2b09      	cmp	r3, #9
 800fc68:	d817      	bhi.n	800fc9a <_strtol_l.isra.0+0x9a>
 800fc6a:	461c      	mov	r4, r3
 800fc6c:	42a6      	cmp	r6, r4
 800fc6e:	dd23      	ble.n	800fcb8 <_strtol_l.isra.0+0xb8>
 800fc70:	1c7b      	adds	r3, r7, #1
 800fc72:	d007      	beq.n	800fc84 <_strtol_l.isra.0+0x84>
 800fc74:	4584      	cmp	ip, r0
 800fc76:	d31c      	bcc.n	800fcb2 <_strtol_l.isra.0+0xb2>
 800fc78:	d101      	bne.n	800fc7e <_strtol_l.isra.0+0x7e>
 800fc7a:	45a6      	cmp	lr, r4
 800fc7c:	db19      	blt.n	800fcb2 <_strtol_l.isra.0+0xb2>
 800fc7e:	fb00 4006 	mla	r0, r0, r6, r4
 800fc82:	2701      	movs	r7, #1
 800fc84:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc88:	e7eb      	b.n	800fc62 <_strtol_l.isra.0+0x62>
 800fc8a:	462f      	mov	r7, r5
 800fc8c:	e7bf      	b.n	800fc0e <_strtol_l.isra.0+0xe>
 800fc8e:	2c2b      	cmp	r4, #43	; 0x2b
 800fc90:	bf04      	itt	eq
 800fc92:	1cbd      	addeq	r5, r7, #2
 800fc94:	787c      	ldrbeq	r4, [r7, #1]
 800fc96:	461a      	mov	r2, r3
 800fc98:	e7c9      	b.n	800fc2e <_strtol_l.isra.0+0x2e>
 800fc9a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800fc9e:	2b19      	cmp	r3, #25
 800fca0:	d801      	bhi.n	800fca6 <_strtol_l.isra.0+0xa6>
 800fca2:	3c37      	subs	r4, #55	; 0x37
 800fca4:	e7e2      	b.n	800fc6c <_strtol_l.isra.0+0x6c>
 800fca6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800fcaa:	2b19      	cmp	r3, #25
 800fcac:	d804      	bhi.n	800fcb8 <_strtol_l.isra.0+0xb8>
 800fcae:	3c57      	subs	r4, #87	; 0x57
 800fcb0:	e7dc      	b.n	800fc6c <_strtol_l.isra.0+0x6c>
 800fcb2:	f04f 37ff 	mov.w	r7, #4294967295
 800fcb6:	e7e5      	b.n	800fc84 <_strtol_l.isra.0+0x84>
 800fcb8:	1c7b      	adds	r3, r7, #1
 800fcba:	d108      	bne.n	800fcce <_strtol_l.isra.0+0xce>
 800fcbc:	2322      	movs	r3, #34	; 0x22
 800fcbe:	f8c8 3000 	str.w	r3, [r8]
 800fcc2:	4608      	mov	r0, r1
 800fcc4:	f1ba 0f00 	cmp.w	sl, #0
 800fcc8:	d107      	bne.n	800fcda <_strtol_l.isra.0+0xda>
 800fcca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcce:	b102      	cbz	r2, 800fcd2 <_strtol_l.isra.0+0xd2>
 800fcd0:	4240      	negs	r0, r0
 800fcd2:	f1ba 0f00 	cmp.w	sl, #0
 800fcd6:	d0f8      	beq.n	800fcca <_strtol_l.isra.0+0xca>
 800fcd8:	b10f      	cbz	r7, 800fcde <_strtol_l.isra.0+0xde>
 800fcda:	f105 39ff 	add.w	r9, r5, #4294967295
 800fcde:	f8ca 9000 	str.w	r9, [sl]
 800fce2:	e7f2      	b.n	800fcca <_strtol_l.isra.0+0xca>
 800fce4:	2430      	movs	r4, #48	; 0x30
 800fce6:	2e00      	cmp	r6, #0
 800fce8:	d1af      	bne.n	800fc4a <_strtol_l.isra.0+0x4a>
 800fcea:	2608      	movs	r6, #8
 800fcec:	e7ad      	b.n	800fc4a <_strtol_l.isra.0+0x4a>
 800fcee:	2c30      	cmp	r4, #48	; 0x30
 800fcf0:	d0a3      	beq.n	800fc3a <_strtol_l.isra.0+0x3a>
 800fcf2:	260a      	movs	r6, #10
 800fcf4:	e7a9      	b.n	800fc4a <_strtol_l.isra.0+0x4a>
	...

0800fcf8 <_strtol_r>:
 800fcf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fcfa:	4c06      	ldr	r4, [pc, #24]	; (800fd14 <_strtol_r+0x1c>)
 800fcfc:	4d06      	ldr	r5, [pc, #24]	; (800fd18 <_strtol_r+0x20>)
 800fcfe:	6824      	ldr	r4, [r4, #0]
 800fd00:	6a24      	ldr	r4, [r4, #32]
 800fd02:	2c00      	cmp	r4, #0
 800fd04:	bf08      	it	eq
 800fd06:	462c      	moveq	r4, r5
 800fd08:	9400      	str	r4, [sp, #0]
 800fd0a:	f7ff ff79 	bl	800fc00 <_strtol_l.isra.0>
 800fd0e:	b003      	add	sp, #12
 800fd10:	bd30      	pop	{r4, r5, pc}
 800fd12:	bf00      	nop
 800fd14:	200002f0 	.word	0x200002f0
 800fd18:	20000354 	.word	0x20000354

0800fd1c <__swbuf_r>:
 800fd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd1e:	460e      	mov	r6, r1
 800fd20:	4614      	mov	r4, r2
 800fd22:	4605      	mov	r5, r0
 800fd24:	b118      	cbz	r0, 800fd2e <__swbuf_r+0x12>
 800fd26:	6983      	ldr	r3, [r0, #24]
 800fd28:	b90b      	cbnz	r3, 800fd2e <__swbuf_r+0x12>
 800fd2a:	f000 ff81 	bl	8010c30 <__sinit>
 800fd2e:	4b21      	ldr	r3, [pc, #132]	; (800fdb4 <__swbuf_r+0x98>)
 800fd30:	429c      	cmp	r4, r3
 800fd32:	d12a      	bne.n	800fd8a <__swbuf_r+0x6e>
 800fd34:	686c      	ldr	r4, [r5, #4]
 800fd36:	69a3      	ldr	r3, [r4, #24]
 800fd38:	60a3      	str	r3, [r4, #8]
 800fd3a:	89a3      	ldrh	r3, [r4, #12]
 800fd3c:	071a      	lsls	r2, r3, #28
 800fd3e:	d52e      	bpl.n	800fd9e <__swbuf_r+0x82>
 800fd40:	6923      	ldr	r3, [r4, #16]
 800fd42:	b363      	cbz	r3, 800fd9e <__swbuf_r+0x82>
 800fd44:	6923      	ldr	r3, [r4, #16]
 800fd46:	6820      	ldr	r0, [r4, #0]
 800fd48:	1ac0      	subs	r0, r0, r3
 800fd4a:	6963      	ldr	r3, [r4, #20]
 800fd4c:	b2f6      	uxtb	r6, r6
 800fd4e:	4283      	cmp	r3, r0
 800fd50:	4637      	mov	r7, r6
 800fd52:	dc04      	bgt.n	800fd5e <__swbuf_r+0x42>
 800fd54:	4621      	mov	r1, r4
 800fd56:	4628      	mov	r0, r5
 800fd58:	f000 ff00 	bl	8010b5c <_fflush_r>
 800fd5c:	bb28      	cbnz	r0, 800fdaa <__swbuf_r+0x8e>
 800fd5e:	68a3      	ldr	r3, [r4, #8]
 800fd60:	3b01      	subs	r3, #1
 800fd62:	60a3      	str	r3, [r4, #8]
 800fd64:	6823      	ldr	r3, [r4, #0]
 800fd66:	1c5a      	adds	r2, r3, #1
 800fd68:	6022      	str	r2, [r4, #0]
 800fd6a:	701e      	strb	r6, [r3, #0]
 800fd6c:	6963      	ldr	r3, [r4, #20]
 800fd6e:	3001      	adds	r0, #1
 800fd70:	4283      	cmp	r3, r0
 800fd72:	d004      	beq.n	800fd7e <__swbuf_r+0x62>
 800fd74:	89a3      	ldrh	r3, [r4, #12]
 800fd76:	07db      	lsls	r3, r3, #31
 800fd78:	d519      	bpl.n	800fdae <__swbuf_r+0x92>
 800fd7a:	2e0a      	cmp	r6, #10
 800fd7c:	d117      	bne.n	800fdae <__swbuf_r+0x92>
 800fd7e:	4621      	mov	r1, r4
 800fd80:	4628      	mov	r0, r5
 800fd82:	f000 feeb 	bl	8010b5c <_fflush_r>
 800fd86:	b190      	cbz	r0, 800fdae <__swbuf_r+0x92>
 800fd88:	e00f      	b.n	800fdaa <__swbuf_r+0x8e>
 800fd8a:	4b0b      	ldr	r3, [pc, #44]	; (800fdb8 <__swbuf_r+0x9c>)
 800fd8c:	429c      	cmp	r4, r3
 800fd8e:	d101      	bne.n	800fd94 <__swbuf_r+0x78>
 800fd90:	68ac      	ldr	r4, [r5, #8]
 800fd92:	e7d0      	b.n	800fd36 <__swbuf_r+0x1a>
 800fd94:	4b09      	ldr	r3, [pc, #36]	; (800fdbc <__swbuf_r+0xa0>)
 800fd96:	429c      	cmp	r4, r3
 800fd98:	bf08      	it	eq
 800fd9a:	68ec      	ldreq	r4, [r5, #12]
 800fd9c:	e7cb      	b.n	800fd36 <__swbuf_r+0x1a>
 800fd9e:	4621      	mov	r1, r4
 800fda0:	4628      	mov	r0, r5
 800fda2:	f000 f80d 	bl	800fdc0 <__swsetup_r>
 800fda6:	2800      	cmp	r0, #0
 800fda8:	d0cc      	beq.n	800fd44 <__swbuf_r+0x28>
 800fdaa:	f04f 37ff 	mov.w	r7, #4294967295
 800fdae:	4638      	mov	r0, r7
 800fdb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdb2:	bf00      	nop
 800fdb4:	08012740 	.word	0x08012740
 800fdb8:	08012760 	.word	0x08012760
 800fdbc:	08012720 	.word	0x08012720

0800fdc0 <__swsetup_r>:
 800fdc0:	4b32      	ldr	r3, [pc, #200]	; (800fe8c <__swsetup_r+0xcc>)
 800fdc2:	b570      	push	{r4, r5, r6, lr}
 800fdc4:	681d      	ldr	r5, [r3, #0]
 800fdc6:	4606      	mov	r6, r0
 800fdc8:	460c      	mov	r4, r1
 800fdca:	b125      	cbz	r5, 800fdd6 <__swsetup_r+0x16>
 800fdcc:	69ab      	ldr	r3, [r5, #24]
 800fdce:	b913      	cbnz	r3, 800fdd6 <__swsetup_r+0x16>
 800fdd0:	4628      	mov	r0, r5
 800fdd2:	f000 ff2d 	bl	8010c30 <__sinit>
 800fdd6:	4b2e      	ldr	r3, [pc, #184]	; (800fe90 <__swsetup_r+0xd0>)
 800fdd8:	429c      	cmp	r4, r3
 800fdda:	d10f      	bne.n	800fdfc <__swsetup_r+0x3c>
 800fddc:	686c      	ldr	r4, [r5, #4]
 800fdde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fde2:	b29a      	uxth	r2, r3
 800fde4:	0715      	lsls	r5, r2, #28
 800fde6:	d42c      	bmi.n	800fe42 <__swsetup_r+0x82>
 800fde8:	06d0      	lsls	r0, r2, #27
 800fdea:	d411      	bmi.n	800fe10 <__swsetup_r+0x50>
 800fdec:	2209      	movs	r2, #9
 800fdee:	6032      	str	r2, [r6, #0]
 800fdf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fdf4:	81a3      	strh	r3, [r4, #12]
 800fdf6:	f04f 30ff 	mov.w	r0, #4294967295
 800fdfa:	e03e      	b.n	800fe7a <__swsetup_r+0xba>
 800fdfc:	4b25      	ldr	r3, [pc, #148]	; (800fe94 <__swsetup_r+0xd4>)
 800fdfe:	429c      	cmp	r4, r3
 800fe00:	d101      	bne.n	800fe06 <__swsetup_r+0x46>
 800fe02:	68ac      	ldr	r4, [r5, #8]
 800fe04:	e7eb      	b.n	800fdde <__swsetup_r+0x1e>
 800fe06:	4b24      	ldr	r3, [pc, #144]	; (800fe98 <__swsetup_r+0xd8>)
 800fe08:	429c      	cmp	r4, r3
 800fe0a:	bf08      	it	eq
 800fe0c:	68ec      	ldreq	r4, [r5, #12]
 800fe0e:	e7e6      	b.n	800fdde <__swsetup_r+0x1e>
 800fe10:	0751      	lsls	r1, r2, #29
 800fe12:	d512      	bpl.n	800fe3a <__swsetup_r+0x7a>
 800fe14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe16:	b141      	cbz	r1, 800fe2a <__swsetup_r+0x6a>
 800fe18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe1c:	4299      	cmp	r1, r3
 800fe1e:	d002      	beq.n	800fe26 <__swsetup_r+0x66>
 800fe20:	4630      	mov	r0, r6
 800fe22:	f7fe f949 	bl	800e0b8 <_free_r>
 800fe26:	2300      	movs	r3, #0
 800fe28:	6363      	str	r3, [r4, #52]	; 0x34
 800fe2a:	89a3      	ldrh	r3, [r4, #12]
 800fe2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fe30:	81a3      	strh	r3, [r4, #12]
 800fe32:	2300      	movs	r3, #0
 800fe34:	6063      	str	r3, [r4, #4]
 800fe36:	6923      	ldr	r3, [r4, #16]
 800fe38:	6023      	str	r3, [r4, #0]
 800fe3a:	89a3      	ldrh	r3, [r4, #12]
 800fe3c:	f043 0308 	orr.w	r3, r3, #8
 800fe40:	81a3      	strh	r3, [r4, #12]
 800fe42:	6923      	ldr	r3, [r4, #16]
 800fe44:	b94b      	cbnz	r3, 800fe5a <__swsetup_r+0x9a>
 800fe46:	89a3      	ldrh	r3, [r4, #12]
 800fe48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fe4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fe50:	d003      	beq.n	800fe5a <__swsetup_r+0x9a>
 800fe52:	4621      	mov	r1, r4
 800fe54:	4630      	mov	r0, r6
 800fe56:	f001 fad3 	bl	8011400 <__smakebuf_r>
 800fe5a:	89a2      	ldrh	r2, [r4, #12]
 800fe5c:	f012 0301 	ands.w	r3, r2, #1
 800fe60:	d00c      	beq.n	800fe7c <__swsetup_r+0xbc>
 800fe62:	2300      	movs	r3, #0
 800fe64:	60a3      	str	r3, [r4, #8]
 800fe66:	6963      	ldr	r3, [r4, #20]
 800fe68:	425b      	negs	r3, r3
 800fe6a:	61a3      	str	r3, [r4, #24]
 800fe6c:	6923      	ldr	r3, [r4, #16]
 800fe6e:	b953      	cbnz	r3, 800fe86 <__swsetup_r+0xc6>
 800fe70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800fe78:	d1ba      	bne.n	800fdf0 <__swsetup_r+0x30>
 800fe7a:	bd70      	pop	{r4, r5, r6, pc}
 800fe7c:	0792      	lsls	r2, r2, #30
 800fe7e:	bf58      	it	pl
 800fe80:	6963      	ldrpl	r3, [r4, #20]
 800fe82:	60a3      	str	r3, [r4, #8]
 800fe84:	e7f2      	b.n	800fe6c <__swsetup_r+0xac>
 800fe86:	2000      	movs	r0, #0
 800fe88:	e7f7      	b.n	800fe7a <__swsetup_r+0xba>
 800fe8a:	bf00      	nop
 800fe8c:	200002f0 	.word	0x200002f0
 800fe90:	08012740 	.word	0x08012740
 800fe94:	08012760 	.word	0x08012760
 800fe98:	08012720 	.word	0x08012720

0800fe9c <quorem>:
 800fe9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fea0:	6903      	ldr	r3, [r0, #16]
 800fea2:	690c      	ldr	r4, [r1, #16]
 800fea4:	42a3      	cmp	r3, r4
 800fea6:	4680      	mov	r8, r0
 800fea8:	f2c0 8082 	blt.w	800ffb0 <quorem+0x114>
 800feac:	3c01      	subs	r4, #1
 800feae:	f101 0714 	add.w	r7, r1, #20
 800feb2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800feb6:	f100 0614 	add.w	r6, r0, #20
 800feba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800febe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800fec2:	eb06 030c 	add.w	r3, r6, ip
 800fec6:	3501      	adds	r5, #1
 800fec8:	eb07 090c 	add.w	r9, r7, ip
 800fecc:	9301      	str	r3, [sp, #4]
 800fece:	fbb0 f5f5 	udiv	r5, r0, r5
 800fed2:	b395      	cbz	r5, 800ff3a <quorem+0x9e>
 800fed4:	f04f 0a00 	mov.w	sl, #0
 800fed8:	4638      	mov	r0, r7
 800feda:	46b6      	mov	lr, r6
 800fedc:	46d3      	mov	fp, sl
 800fede:	f850 2b04 	ldr.w	r2, [r0], #4
 800fee2:	b293      	uxth	r3, r2
 800fee4:	fb05 a303 	mla	r3, r5, r3, sl
 800fee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800feec:	b29b      	uxth	r3, r3
 800feee:	ebab 0303 	sub.w	r3, fp, r3
 800fef2:	0c12      	lsrs	r2, r2, #16
 800fef4:	f8de b000 	ldr.w	fp, [lr]
 800fef8:	fb05 a202 	mla	r2, r5, r2, sl
 800fefc:	fa13 f38b 	uxtah	r3, r3, fp
 800ff00:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ff04:	fa1f fb82 	uxth.w	fp, r2
 800ff08:	f8de 2000 	ldr.w	r2, [lr]
 800ff0c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ff10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff14:	b29b      	uxth	r3, r3
 800ff16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff1a:	4581      	cmp	r9, r0
 800ff1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ff20:	f84e 3b04 	str.w	r3, [lr], #4
 800ff24:	d2db      	bcs.n	800fede <quorem+0x42>
 800ff26:	f856 300c 	ldr.w	r3, [r6, ip]
 800ff2a:	b933      	cbnz	r3, 800ff3a <quorem+0x9e>
 800ff2c:	9b01      	ldr	r3, [sp, #4]
 800ff2e:	3b04      	subs	r3, #4
 800ff30:	429e      	cmp	r6, r3
 800ff32:	461a      	mov	r2, r3
 800ff34:	d330      	bcc.n	800ff98 <quorem+0xfc>
 800ff36:	f8c8 4010 	str.w	r4, [r8, #16]
 800ff3a:	4640      	mov	r0, r8
 800ff3c:	f001 fd08 	bl	8011950 <__mcmp>
 800ff40:	2800      	cmp	r0, #0
 800ff42:	db25      	blt.n	800ff90 <quorem+0xf4>
 800ff44:	3501      	adds	r5, #1
 800ff46:	4630      	mov	r0, r6
 800ff48:	f04f 0c00 	mov.w	ip, #0
 800ff4c:	f857 2b04 	ldr.w	r2, [r7], #4
 800ff50:	f8d0 e000 	ldr.w	lr, [r0]
 800ff54:	b293      	uxth	r3, r2
 800ff56:	ebac 0303 	sub.w	r3, ip, r3
 800ff5a:	0c12      	lsrs	r2, r2, #16
 800ff5c:	fa13 f38e 	uxtah	r3, r3, lr
 800ff60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ff64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff6e:	45b9      	cmp	r9, r7
 800ff70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ff74:	f840 3b04 	str.w	r3, [r0], #4
 800ff78:	d2e8      	bcs.n	800ff4c <quorem+0xb0>
 800ff7a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ff7e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ff82:	b92a      	cbnz	r2, 800ff90 <quorem+0xf4>
 800ff84:	3b04      	subs	r3, #4
 800ff86:	429e      	cmp	r6, r3
 800ff88:	461a      	mov	r2, r3
 800ff8a:	d30b      	bcc.n	800ffa4 <quorem+0x108>
 800ff8c:	f8c8 4010 	str.w	r4, [r8, #16]
 800ff90:	4628      	mov	r0, r5
 800ff92:	b003      	add	sp, #12
 800ff94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff98:	6812      	ldr	r2, [r2, #0]
 800ff9a:	3b04      	subs	r3, #4
 800ff9c:	2a00      	cmp	r2, #0
 800ff9e:	d1ca      	bne.n	800ff36 <quorem+0x9a>
 800ffa0:	3c01      	subs	r4, #1
 800ffa2:	e7c5      	b.n	800ff30 <quorem+0x94>
 800ffa4:	6812      	ldr	r2, [r2, #0]
 800ffa6:	3b04      	subs	r3, #4
 800ffa8:	2a00      	cmp	r2, #0
 800ffaa:	d1ef      	bne.n	800ff8c <quorem+0xf0>
 800ffac:	3c01      	subs	r4, #1
 800ffae:	e7ea      	b.n	800ff86 <quorem+0xea>
 800ffb0:	2000      	movs	r0, #0
 800ffb2:	e7ee      	b.n	800ff92 <quorem+0xf6>
 800ffb4:	0000      	movs	r0, r0
	...

0800ffb8 <_dtoa_r>:
 800ffb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffbc:	ec57 6b10 	vmov	r6, r7, d0
 800ffc0:	b095      	sub	sp, #84	; 0x54
 800ffc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ffc4:	9108      	str	r1, [sp, #32]
 800ffc6:	4604      	mov	r4, r0
 800ffc8:	920a      	str	r2, [sp, #40]	; 0x28
 800ffca:	9311      	str	r3, [sp, #68]	; 0x44
 800ffcc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800ffd0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ffd4:	b93d      	cbnz	r5, 800ffe6 <_dtoa_r+0x2e>
 800ffd6:	2010      	movs	r0, #16
 800ffd8:	f7fe f844 	bl	800e064 <malloc>
 800ffdc:	6260      	str	r0, [r4, #36]	; 0x24
 800ffde:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ffe2:	6005      	str	r5, [r0, #0]
 800ffe4:	60c5      	str	r5, [r0, #12]
 800ffe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ffe8:	6819      	ldr	r1, [r3, #0]
 800ffea:	b151      	cbz	r1, 8010002 <_dtoa_r+0x4a>
 800ffec:	685a      	ldr	r2, [r3, #4]
 800ffee:	604a      	str	r2, [r1, #4]
 800fff0:	2301      	movs	r3, #1
 800fff2:	4093      	lsls	r3, r2
 800fff4:	608b      	str	r3, [r1, #8]
 800fff6:	4620      	mov	r0, r4
 800fff8:	f001 fa8a 	bl	8011510 <_Bfree>
 800fffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fffe:	2200      	movs	r2, #0
 8010000:	601a      	str	r2, [r3, #0]
 8010002:	1e3b      	subs	r3, r7, #0
 8010004:	bfb9      	ittee	lt
 8010006:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801000a:	9303      	strlt	r3, [sp, #12]
 801000c:	2300      	movge	r3, #0
 801000e:	f8c8 3000 	strge.w	r3, [r8]
 8010012:	9d03      	ldr	r5, [sp, #12]
 8010014:	4bac      	ldr	r3, [pc, #688]	; (80102c8 <_dtoa_r+0x310>)
 8010016:	bfbc      	itt	lt
 8010018:	2201      	movlt	r2, #1
 801001a:	f8c8 2000 	strlt.w	r2, [r8]
 801001e:	43ab      	bics	r3, r5
 8010020:	d11b      	bne.n	801005a <_dtoa_r+0xa2>
 8010022:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010024:	f242 730f 	movw	r3, #9999	; 0x270f
 8010028:	6013      	str	r3, [r2, #0]
 801002a:	9b02      	ldr	r3, [sp, #8]
 801002c:	b923      	cbnz	r3, 8010038 <_dtoa_r+0x80>
 801002e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8010032:	2d00      	cmp	r5, #0
 8010034:	f000 84dd 	beq.w	80109f2 <_dtoa_r+0xa3a>
 8010038:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801003a:	b953      	cbnz	r3, 8010052 <_dtoa_r+0x9a>
 801003c:	4ba3      	ldr	r3, [pc, #652]	; (80102cc <_dtoa_r+0x314>)
 801003e:	e020      	b.n	8010082 <_dtoa_r+0xca>
 8010040:	4ba3      	ldr	r3, [pc, #652]	; (80102d0 <_dtoa_r+0x318>)
 8010042:	9304      	str	r3, [sp, #16]
 8010044:	3308      	adds	r3, #8
 8010046:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8010048:	6013      	str	r3, [r2, #0]
 801004a:	9804      	ldr	r0, [sp, #16]
 801004c:	b015      	add	sp, #84	; 0x54
 801004e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010052:	4b9e      	ldr	r3, [pc, #632]	; (80102cc <_dtoa_r+0x314>)
 8010054:	9304      	str	r3, [sp, #16]
 8010056:	3303      	adds	r3, #3
 8010058:	e7f5      	b.n	8010046 <_dtoa_r+0x8e>
 801005a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801005e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010066:	ed8d 7b04 	vstr	d7, [sp, #16]
 801006a:	d10c      	bne.n	8010086 <_dtoa_r+0xce>
 801006c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801006e:	2301      	movs	r3, #1
 8010070:	6013      	str	r3, [r2, #0]
 8010072:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010074:	2b00      	cmp	r3, #0
 8010076:	f000 84b9 	beq.w	80109ec <_dtoa_r+0xa34>
 801007a:	4b96      	ldr	r3, [pc, #600]	; (80102d4 <_dtoa_r+0x31c>)
 801007c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801007e:	6013      	str	r3, [r2, #0]
 8010080:	3b01      	subs	r3, #1
 8010082:	9304      	str	r3, [sp, #16]
 8010084:	e7e1      	b.n	801004a <_dtoa_r+0x92>
 8010086:	a913      	add	r1, sp, #76	; 0x4c
 8010088:	aa12      	add	r2, sp, #72	; 0x48
 801008a:	ed9d 0b04 	vldr	d0, [sp, #16]
 801008e:	4620      	mov	r0, r4
 8010090:	f001 fd4c 	bl	8011b2c <__d2b>
 8010094:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8010098:	9001      	str	r0, [sp, #4]
 801009a:	9912      	ldr	r1, [sp, #72]	; 0x48
 801009c:	2e00      	cmp	r6, #0
 801009e:	d046      	beq.n	801012e <_dtoa_r+0x176>
 80100a0:	9805      	ldr	r0, [sp, #20]
 80100a2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80100a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100aa:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80100ae:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80100b2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80100b6:	2700      	movs	r7, #0
 80100b8:	ee07 aa90 	vmov	s15, sl
 80100bc:	ec43 2b16 	vmov	d6, r2, r3
 80100c0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80100c4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80102b0 <_dtoa_r+0x2f8>
 80100c8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80100cc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80100d0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80102b8 <_dtoa_r+0x300>
 80100d4:	eea7 6b04 	vfma.f64	d6, d7, d4
 80100d8:	eeb0 7b46 	vmov.f64	d7, d6
 80100dc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80102c0 <_dtoa_r+0x308>
 80100e0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80100e4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80100e8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80100ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100f0:	ee16 ba90 	vmov	fp, s13
 80100f4:	d508      	bpl.n	8010108 <_dtoa_r+0x150>
 80100f6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80100fa:	eeb4 6b47 	vcmp.f64	d6, d7
 80100fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010102:	bf18      	it	ne
 8010104:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8010108:	f1bb 0f16 	cmp.w	fp, #22
 801010c:	d834      	bhi.n	8010178 <_dtoa_r+0x1c0>
 801010e:	4b72      	ldr	r3, [pc, #456]	; (80102d8 <_dtoa_r+0x320>)
 8010110:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010114:	ed93 7b00 	vldr	d7, [r3]
 8010118:	ed9d 6b02 	vldr	d6, [sp, #8]
 801011c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010124:	dd01      	ble.n	801012a <_dtoa_r+0x172>
 8010126:	f10b 3bff 	add.w	fp, fp, #4294967295
 801012a:	2300      	movs	r3, #0
 801012c:	e025      	b.n	801017a <_dtoa_r+0x1c2>
 801012e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010130:	eb01 0a03 	add.w	sl, r1, r3
 8010134:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8010138:	2b20      	cmp	r3, #32
 801013a:	dd17      	ble.n	801016c <_dtoa_r+0x1b4>
 801013c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8010140:	9a02      	ldr	r2, [sp, #8]
 8010142:	409d      	lsls	r5, r3
 8010144:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8010148:	fa22 f303 	lsr.w	r3, r2, r3
 801014c:	432b      	orrs	r3, r5
 801014e:	ee07 3a90 	vmov	s15, r3
 8010152:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010156:	f10a 3aff 	add.w	sl, sl, #4294967295
 801015a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801015e:	9805      	ldr	r0, [sp, #20]
 8010160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010164:	2701      	movs	r7, #1
 8010166:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801016a:	e7a5      	b.n	80100b8 <_dtoa_r+0x100>
 801016c:	9a02      	ldr	r2, [sp, #8]
 801016e:	f1c3 0320 	rsb	r3, r3, #32
 8010172:	fa02 f303 	lsl.w	r3, r2, r3
 8010176:	e7ea      	b.n	801014e <_dtoa_r+0x196>
 8010178:	2301      	movs	r3, #1
 801017a:	eba1 0a0a 	sub.w	sl, r1, sl
 801017e:	9310      	str	r3, [sp, #64]	; 0x40
 8010180:	f1ba 0301 	subs.w	r3, sl, #1
 8010184:	9307      	str	r3, [sp, #28]
 8010186:	bf43      	ittte	mi
 8010188:	2300      	movmi	r3, #0
 801018a:	f1ca 0a01 	rsbmi	sl, sl, #1
 801018e:	9307      	strmi	r3, [sp, #28]
 8010190:	f04f 0a00 	movpl.w	sl, #0
 8010194:	f1bb 0f00 	cmp.w	fp, #0
 8010198:	db19      	blt.n	80101ce <_dtoa_r+0x216>
 801019a:	9b07      	ldr	r3, [sp, #28]
 801019c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80101a0:	445b      	add	r3, fp
 80101a2:	9307      	str	r3, [sp, #28]
 80101a4:	f04f 0800 	mov.w	r8, #0
 80101a8:	9b08      	ldr	r3, [sp, #32]
 80101aa:	2b09      	cmp	r3, #9
 80101ac:	d866      	bhi.n	801027c <_dtoa_r+0x2c4>
 80101ae:	2b05      	cmp	r3, #5
 80101b0:	bfc4      	itt	gt
 80101b2:	3b04      	subgt	r3, #4
 80101b4:	9308      	strgt	r3, [sp, #32]
 80101b6:	9b08      	ldr	r3, [sp, #32]
 80101b8:	f1a3 0302 	sub.w	r3, r3, #2
 80101bc:	bfcc      	ite	gt
 80101be:	2500      	movgt	r5, #0
 80101c0:	2501      	movle	r5, #1
 80101c2:	2b03      	cmp	r3, #3
 80101c4:	d866      	bhi.n	8010294 <_dtoa_r+0x2dc>
 80101c6:	e8df f003 	tbb	[pc, r3]
 80101ca:	5755      	.short	0x5755
 80101cc:	4909      	.short	0x4909
 80101ce:	2300      	movs	r3, #0
 80101d0:	ebaa 0a0b 	sub.w	sl, sl, fp
 80101d4:	f1cb 0800 	rsb	r8, fp, #0
 80101d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80101da:	e7e5      	b.n	80101a8 <_dtoa_r+0x1f0>
 80101dc:	2301      	movs	r3, #1
 80101de:	9309      	str	r3, [sp, #36]	; 0x24
 80101e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	dd59      	ble.n	801029a <_dtoa_r+0x2e2>
 80101e6:	9306      	str	r3, [sp, #24]
 80101e8:	4699      	mov	r9, r3
 80101ea:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80101ec:	2200      	movs	r2, #0
 80101ee:	6072      	str	r2, [r6, #4]
 80101f0:	2204      	movs	r2, #4
 80101f2:	f102 0014 	add.w	r0, r2, #20
 80101f6:	4298      	cmp	r0, r3
 80101f8:	6871      	ldr	r1, [r6, #4]
 80101fa:	d953      	bls.n	80102a4 <_dtoa_r+0x2ec>
 80101fc:	4620      	mov	r0, r4
 80101fe:	f001 f953 	bl	80114a8 <_Balloc>
 8010202:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010204:	6030      	str	r0, [r6, #0]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	9304      	str	r3, [sp, #16]
 801020a:	f1b9 0f0e 	cmp.w	r9, #14
 801020e:	f200 80c2 	bhi.w	8010396 <_dtoa_r+0x3de>
 8010212:	2d00      	cmp	r5, #0
 8010214:	f000 80bf 	beq.w	8010396 <_dtoa_r+0x3de>
 8010218:	ed9d 7b02 	vldr	d7, [sp, #8]
 801021c:	f1bb 0f00 	cmp.w	fp, #0
 8010220:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8010224:	f340 80e6 	ble.w	80103f4 <_dtoa_r+0x43c>
 8010228:	4a2b      	ldr	r2, [pc, #172]	; (80102d8 <_dtoa_r+0x320>)
 801022a:	f00b 030f 	and.w	r3, fp, #15
 801022e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010232:	ed93 7b00 	vldr	d7, [r3]
 8010236:	ea4f 132b 	mov.w	r3, fp, asr #4
 801023a:	06da      	lsls	r2, r3, #27
 801023c:	f140 80d8 	bpl.w	80103f0 <_dtoa_r+0x438>
 8010240:	4a26      	ldr	r2, [pc, #152]	; (80102dc <_dtoa_r+0x324>)
 8010242:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8010246:	ed92 6b08 	vldr	d6, [r2, #32]
 801024a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801024e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010252:	f003 030f 	and.w	r3, r3, #15
 8010256:	2203      	movs	r2, #3
 8010258:	4920      	ldr	r1, [pc, #128]	; (80102dc <_dtoa_r+0x324>)
 801025a:	e04a      	b.n	80102f2 <_dtoa_r+0x33a>
 801025c:	2301      	movs	r3, #1
 801025e:	9309      	str	r3, [sp, #36]	; 0x24
 8010260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010262:	445b      	add	r3, fp
 8010264:	f103 0901 	add.w	r9, r3, #1
 8010268:	9306      	str	r3, [sp, #24]
 801026a:	464b      	mov	r3, r9
 801026c:	2b01      	cmp	r3, #1
 801026e:	bfb8      	it	lt
 8010270:	2301      	movlt	r3, #1
 8010272:	e7ba      	b.n	80101ea <_dtoa_r+0x232>
 8010274:	2300      	movs	r3, #0
 8010276:	e7b2      	b.n	80101de <_dtoa_r+0x226>
 8010278:	2300      	movs	r3, #0
 801027a:	e7f0      	b.n	801025e <_dtoa_r+0x2a6>
 801027c:	2501      	movs	r5, #1
 801027e:	2300      	movs	r3, #0
 8010280:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8010284:	f04f 33ff 	mov.w	r3, #4294967295
 8010288:	9306      	str	r3, [sp, #24]
 801028a:	4699      	mov	r9, r3
 801028c:	2200      	movs	r2, #0
 801028e:	2312      	movs	r3, #18
 8010290:	920a      	str	r2, [sp, #40]	; 0x28
 8010292:	e7aa      	b.n	80101ea <_dtoa_r+0x232>
 8010294:	2301      	movs	r3, #1
 8010296:	9309      	str	r3, [sp, #36]	; 0x24
 8010298:	e7f4      	b.n	8010284 <_dtoa_r+0x2cc>
 801029a:	2301      	movs	r3, #1
 801029c:	9306      	str	r3, [sp, #24]
 801029e:	4699      	mov	r9, r3
 80102a0:	461a      	mov	r2, r3
 80102a2:	e7f5      	b.n	8010290 <_dtoa_r+0x2d8>
 80102a4:	3101      	adds	r1, #1
 80102a6:	6071      	str	r1, [r6, #4]
 80102a8:	0052      	lsls	r2, r2, #1
 80102aa:	e7a2      	b.n	80101f2 <_dtoa_r+0x23a>
 80102ac:	f3af 8000 	nop.w
 80102b0:	636f4361 	.word	0x636f4361
 80102b4:	3fd287a7 	.word	0x3fd287a7
 80102b8:	8b60c8b3 	.word	0x8b60c8b3
 80102bc:	3fc68a28 	.word	0x3fc68a28
 80102c0:	509f79fb 	.word	0x509f79fb
 80102c4:	3fd34413 	.word	0x3fd34413
 80102c8:	7ff00000 	.word	0x7ff00000
 80102cc:	08012719 	.word	0x08012719
 80102d0:	08012710 	.word	0x08012710
 80102d4:	08012691 	.word	0x08012691
 80102d8:	080127b8 	.word	0x080127b8
 80102dc:	08012790 	.word	0x08012790
 80102e0:	07de      	lsls	r6, r3, #31
 80102e2:	d504      	bpl.n	80102ee <_dtoa_r+0x336>
 80102e4:	ed91 6b00 	vldr	d6, [r1]
 80102e8:	3201      	adds	r2, #1
 80102ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80102ee:	105b      	asrs	r3, r3, #1
 80102f0:	3108      	adds	r1, #8
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d1f4      	bne.n	80102e0 <_dtoa_r+0x328>
 80102f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80102fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80102fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010302:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010304:	2b00      	cmp	r3, #0
 8010306:	f000 80a7 	beq.w	8010458 <_dtoa_r+0x4a0>
 801030a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801030e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010312:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801031a:	f140 809d 	bpl.w	8010458 <_dtoa_r+0x4a0>
 801031e:	f1b9 0f00 	cmp.w	r9, #0
 8010322:	f000 8099 	beq.w	8010458 <_dtoa_r+0x4a0>
 8010326:	9b06      	ldr	r3, [sp, #24]
 8010328:	2b00      	cmp	r3, #0
 801032a:	dd30      	ble.n	801038e <_dtoa_r+0x3d6>
 801032c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8010330:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010334:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010338:	9d06      	ldr	r5, [sp, #24]
 801033a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801033e:	3201      	adds	r2, #1
 8010340:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010344:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8010348:	ee07 2a90 	vmov	s15, r2
 801034c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010350:	eea7 5b06 	vfma.f64	d5, d7, d6
 8010354:	ed8d 5b02 	vstr	d5, [sp, #8]
 8010358:	9a03      	ldr	r2, [sp, #12]
 801035a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801035e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8010362:	2d00      	cmp	r5, #0
 8010364:	d17b      	bne.n	801045e <_dtoa_r+0x4a6>
 8010366:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801036a:	ee36 6b47 	vsub.f64	d6, d6, d7
 801036e:	ec41 0b17 	vmov	d7, r0, r1
 8010372:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801037a:	f300 8253 	bgt.w	8010824 <_dtoa_r+0x86c>
 801037e:	eeb1 7b47 	vneg.f64	d7, d7
 8010382:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801038a:	f100 8249 	bmi.w	8010820 <_dtoa_r+0x868>
 801038e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010392:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010398:	2b00      	cmp	r3, #0
 801039a:	f2c0 8119 	blt.w	80105d0 <_dtoa_r+0x618>
 801039e:	f1bb 0f0e 	cmp.w	fp, #14
 80103a2:	f300 8115 	bgt.w	80105d0 <_dtoa_r+0x618>
 80103a6:	4bc3      	ldr	r3, [pc, #780]	; (80106b4 <_dtoa_r+0x6fc>)
 80103a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80103ac:	ed93 6b00 	vldr	d6, [r3]
 80103b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	f280 80ba 	bge.w	801052c <_dtoa_r+0x574>
 80103b8:	f1b9 0f00 	cmp.w	r9, #0
 80103bc:	f300 80b6 	bgt.w	801052c <_dtoa_r+0x574>
 80103c0:	f040 822d 	bne.w	801081e <_dtoa_r+0x866>
 80103c4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80103c8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80103cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80103d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80103d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d8:	464d      	mov	r5, r9
 80103da:	464f      	mov	r7, r9
 80103dc:	f280 8204 	bge.w	80107e8 <_dtoa_r+0x830>
 80103e0:	9b04      	ldr	r3, [sp, #16]
 80103e2:	9a04      	ldr	r2, [sp, #16]
 80103e4:	1c5e      	adds	r6, r3, #1
 80103e6:	2331      	movs	r3, #49	; 0x31
 80103e8:	7013      	strb	r3, [r2, #0]
 80103ea:	f10b 0b01 	add.w	fp, fp, #1
 80103ee:	e1ff      	b.n	80107f0 <_dtoa_r+0x838>
 80103f0:	2202      	movs	r2, #2
 80103f2:	e731      	b.n	8010258 <_dtoa_r+0x2a0>
 80103f4:	d02e      	beq.n	8010454 <_dtoa_r+0x49c>
 80103f6:	f1cb 0300 	rsb	r3, fp, #0
 80103fa:	4aae      	ldr	r2, [pc, #696]	; (80106b4 <_dtoa_r+0x6fc>)
 80103fc:	f003 010f 	and.w	r1, r3, #15
 8010400:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010404:	ed92 7b00 	vldr	d7, [r2]
 8010408:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801040c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010410:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8010414:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8010418:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801041c:	49a6      	ldr	r1, [pc, #664]	; (80106b8 <_dtoa_r+0x700>)
 801041e:	111b      	asrs	r3, r3, #4
 8010420:	2000      	movs	r0, #0
 8010422:	2202      	movs	r2, #2
 8010424:	b93b      	cbnz	r3, 8010436 <_dtoa_r+0x47e>
 8010426:	2800      	cmp	r0, #0
 8010428:	f43f af6b 	beq.w	8010302 <_dtoa_r+0x34a>
 801042c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010434:	e765      	b.n	8010302 <_dtoa_r+0x34a>
 8010436:	07dd      	lsls	r5, r3, #31
 8010438:	d509      	bpl.n	801044e <_dtoa_r+0x496>
 801043a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801043e:	ed91 7b00 	vldr	d7, [r1]
 8010442:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010446:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801044a:	3201      	adds	r2, #1
 801044c:	2001      	movs	r0, #1
 801044e:	105b      	asrs	r3, r3, #1
 8010450:	3108      	adds	r1, #8
 8010452:	e7e7      	b.n	8010424 <_dtoa_r+0x46c>
 8010454:	2202      	movs	r2, #2
 8010456:	e754      	b.n	8010302 <_dtoa_r+0x34a>
 8010458:	465b      	mov	r3, fp
 801045a:	464d      	mov	r5, r9
 801045c:	e770      	b.n	8010340 <_dtoa_r+0x388>
 801045e:	4a95      	ldr	r2, [pc, #596]	; (80106b4 <_dtoa_r+0x6fc>)
 8010460:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8010464:	ed12 4b02 	vldr	d4, [r2, #-8]
 8010468:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801046a:	ec41 0b17 	vmov	d7, r0, r1
 801046e:	b35a      	cbz	r2, 80104c8 <_dtoa_r+0x510>
 8010470:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8010474:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8010478:	9e04      	ldr	r6, [sp, #16]
 801047a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801047e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8010482:	ee35 7b47 	vsub.f64	d7, d5, d7
 8010486:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801048a:	ee14 2a90 	vmov	r2, s9
 801048e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010492:	3230      	adds	r2, #48	; 0x30
 8010494:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010498:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801049c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a0:	f806 2b01 	strb.w	r2, [r6], #1
 80104a4:	d43b      	bmi.n	801051e <_dtoa_r+0x566>
 80104a6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80104aa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80104ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104b2:	d472      	bmi.n	801059a <_dtoa_r+0x5e2>
 80104b4:	9a04      	ldr	r2, [sp, #16]
 80104b6:	1ab2      	subs	r2, r6, r2
 80104b8:	4295      	cmp	r5, r2
 80104ba:	f77f af68 	ble.w	801038e <_dtoa_r+0x3d6>
 80104be:	ee27 7b03 	vmul.f64	d7, d7, d3
 80104c2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80104c6:	e7de      	b.n	8010486 <_dtoa_r+0x4ce>
 80104c8:	9a04      	ldr	r2, [sp, #16]
 80104ca:	ee24 7b07 	vmul.f64	d7, d4, d7
 80104ce:	1956      	adds	r6, r2, r5
 80104d0:	4611      	mov	r1, r2
 80104d2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80104d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80104da:	ee14 2a90 	vmov	r2, s9
 80104de:	3230      	adds	r2, #48	; 0x30
 80104e0:	f801 2b01 	strb.w	r2, [r1], #1
 80104e4:	42b1      	cmp	r1, r6
 80104e6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80104ea:	ee36 6b45 	vsub.f64	d6, d6, d5
 80104ee:	d11a      	bne.n	8010526 <_dtoa_r+0x56e>
 80104f0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80104f4:	ee37 4b05 	vadd.f64	d4, d7, d5
 80104f8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80104fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010500:	dc4b      	bgt.n	801059a <_dtoa_r+0x5e2>
 8010502:	ee35 7b47 	vsub.f64	d7, d5, d7
 8010506:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801050a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801050e:	f57f af3e 	bpl.w	801038e <_dtoa_r+0x3d6>
 8010512:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010516:	2a30      	cmp	r2, #48	; 0x30
 8010518:	f106 31ff 	add.w	r1, r6, #4294967295
 801051c:	d001      	beq.n	8010522 <_dtoa_r+0x56a>
 801051e:	469b      	mov	fp, r3
 8010520:	e02a      	b.n	8010578 <_dtoa_r+0x5c0>
 8010522:	460e      	mov	r6, r1
 8010524:	e7f5      	b.n	8010512 <_dtoa_r+0x55a>
 8010526:	ee26 6b03 	vmul.f64	d6, d6, d3
 801052a:	e7d4      	b.n	80104d6 <_dtoa_r+0x51e>
 801052c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010530:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8010534:	9e04      	ldr	r6, [sp, #16]
 8010536:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801053a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801053e:	ee15 3a10 	vmov	r3, s10
 8010542:	3330      	adds	r3, #48	; 0x30
 8010544:	f806 3b01 	strb.w	r3, [r6], #1
 8010548:	9b04      	ldr	r3, [sp, #16]
 801054a:	1af3      	subs	r3, r6, r3
 801054c:	4599      	cmp	r9, r3
 801054e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010552:	eea3 7b46 	vfms.f64	d7, d3, d6
 8010556:	d133      	bne.n	80105c0 <_dtoa_r+0x608>
 8010558:	ee37 7b07 	vadd.f64	d7, d7, d7
 801055c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010564:	dc18      	bgt.n	8010598 <_dtoa_r+0x5e0>
 8010566:	eeb4 7b46 	vcmp.f64	d7, d6
 801056a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801056e:	d103      	bne.n	8010578 <_dtoa_r+0x5c0>
 8010570:	ee15 3a10 	vmov	r3, s10
 8010574:	07db      	lsls	r3, r3, #31
 8010576:	d40f      	bmi.n	8010598 <_dtoa_r+0x5e0>
 8010578:	9901      	ldr	r1, [sp, #4]
 801057a:	4620      	mov	r0, r4
 801057c:	f000 ffc8 	bl	8011510 <_Bfree>
 8010580:	2300      	movs	r3, #0
 8010582:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010584:	7033      	strb	r3, [r6, #0]
 8010586:	f10b 0301 	add.w	r3, fp, #1
 801058a:	6013      	str	r3, [r2, #0]
 801058c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801058e:	2b00      	cmp	r3, #0
 8010590:	f43f ad5b 	beq.w	801004a <_dtoa_r+0x92>
 8010594:	601e      	str	r6, [r3, #0]
 8010596:	e558      	b.n	801004a <_dtoa_r+0x92>
 8010598:	465b      	mov	r3, fp
 801059a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801059e:	2939      	cmp	r1, #57	; 0x39
 80105a0:	f106 32ff 	add.w	r2, r6, #4294967295
 80105a4:	d106      	bne.n	80105b4 <_dtoa_r+0x5fc>
 80105a6:	9904      	ldr	r1, [sp, #16]
 80105a8:	4291      	cmp	r1, r2
 80105aa:	d107      	bne.n	80105bc <_dtoa_r+0x604>
 80105ac:	2230      	movs	r2, #48	; 0x30
 80105ae:	700a      	strb	r2, [r1, #0]
 80105b0:	3301      	adds	r3, #1
 80105b2:	460a      	mov	r2, r1
 80105b4:	7811      	ldrb	r1, [r2, #0]
 80105b6:	3101      	adds	r1, #1
 80105b8:	7011      	strb	r1, [r2, #0]
 80105ba:	e7b0      	b.n	801051e <_dtoa_r+0x566>
 80105bc:	4616      	mov	r6, r2
 80105be:	e7ec      	b.n	801059a <_dtoa_r+0x5e2>
 80105c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80105c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80105c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105cc:	d1b3      	bne.n	8010536 <_dtoa_r+0x57e>
 80105ce:	e7d3      	b.n	8010578 <_dtoa_r+0x5c0>
 80105d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80105d2:	2a00      	cmp	r2, #0
 80105d4:	f000 808d 	beq.w	80106f2 <_dtoa_r+0x73a>
 80105d8:	9a08      	ldr	r2, [sp, #32]
 80105da:	2a01      	cmp	r2, #1
 80105dc:	dc72      	bgt.n	80106c4 <_dtoa_r+0x70c>
 80105de:	2f00      	cmp	r7, #0
 80105e0:	d06c      	beq.n	80106bc <_dtoa_r+0x704>
 80105e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80105e6:	4645      	mov	r5, r8
 80105e8:	4656      	mov	r6, sl
 80105ea:	9a07      	ldr	r2, [sp, #28]
 80105ec:	2101      	movs	r1, #1
 80105ee:	441a      	add	r2, r3
 80105f0:	4620      	mov	r0, r4
 80105f2:	449a      	add	sl, r3
 80105f4:	9207      	str	r2, [sp, #28]
 80105f6:	f001 f869 	bl	80116cc <__i2b>
 80105fa:	4607      	mov	r7, r0
 80105fc:	2e00      	cmp	r6, #0
 80105fe:	dd0b      	ble.n	8010618 <_dtoa_r+0x660>
 8010600:	9b07      	ldr	r3, [sp, #28]
 8010602:	2b00      	cmp	r3, #0
 8010604:	dd08      	ble.n	8010618 <_dtoa_r+0x660>
 8010606:	42b3      	cmp	r3, r6
 8010608:	9a07      	ldr	r2, [sp, #28]
 801060a:	bfa8      	it	ge
 801060c:	4633      	movge	r3, r6
 801060e:	ebaa 0a03 	sub.w	sl, sl, r3
 8010612:	1af6      	subs	r6, r6, r3
 8010614:	1ad3      	subs	r3, r2, r3
 8010616:	9307      	str	r3, [sp, #28]
 8010618:	f1b8 0f00 	cmp.w	r8, #0
 801061c:	d01d      	beq.n	801065a <_dtoa_r+0x6a2>
 801061e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010620:	2b00      	cmp	r3, #0
 8010622:	d06a      	beq.n	80106fa <_dtoa_r+0x742>
 8010624:	b18d      	cbz	r5, 801064a <_dtoa_r+0x692>
 8010626:	4639      	mov	r1, r7
 8010628:	462a      	mov	r2, r5
 801062a:	4620      	mov	r0, r4
 801062c:	f001 f8ee 	bl	801180c <__pow5mult>
 8010630:	9a01      	ldr	r2, [sp, #4]
 8010632:	4601      	mov	r1, r0
 8010634:	4607      	mov	r7, r0
 8010636:	4620      	mov	r0, r4
 8010638:	f001 f851 	bl	80116de <__multiply>
 801063c:	9901      	ldr	r1, [sp, #4]
 801063e:	900c      	str	r0, [sp, #48]	; 0x30
 8010640:	4620      	mov	r0, r4
 8010642:	f000 ff65 	bl	8011510 <_Bfree>
 8010646:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010648:	9301      	str	r3, [sp, #4]
 801064a:	ebb8 0205 	subs.w	r2, r8, r5
 801064e:	d004      	beq.n	801065a <_dtoa_r+0x6a2>
 8010650:	9901      	ldr	r1, [sp, #4]
 8010652:	4620      	mov	r0, r4
 8010654:	f001 f8da 	bl	801180c <__pow5mult>
 8010658:	9001      	str	r0, [sp, #4]
 801065a:	2101      	movs	r1, #1
 801065c:	4620      	mov	r0, r4
 801065e:	f001 f835 	bl	80116cc <__i2b>
 8010662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010664:	4605      	mov	r5, r0
 8010666:	2b00      	cmp	r3, #0
 8010668:	f000 81ca 	beq.w	8010a00 <_dtoa_r+0xa48>
 801066c:	461a      	mov	r2, r3
 801066e:	4601      	mov	r1, r0
 8010670:	4620      	mov	r0, r4
 8010672:	f001 f8cb 	bl	801180c <__pow5mult>
 8010676:	9b08      	ldr	r3, [sp, #32]
 8010678:	2b01      	cmp	r3, #1
 801067a:	4605      	mov	r5, r0
 801067c:	dc44      	bgt.n	8010708 <_dtoa_r+0x750>
 801067e:	9b02      	ldr	r3, [sp, #8]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d13c      	bne.n	80106fe <_dtoa_r+0x746>
 8010684:	9b03      	ldr	r3, [sp, #12]
 8010686:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801068a:	2b00      	cmp	r3, #0
 801068c:	d137      	bne.n	80106fe <_dtoa_r+0x746>
 801068e:	9b03      	ldr	r3, [sp, #12]
 8010690:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010694:	0d1b      	lsrs	r3, r3, #20
 8010696:	051b      	lsls	r3, r3, #20
 8010698:	2b00      	cmp	r3, #0
 801069a:	d033      	beq.n	8010704 <_dtoa_r+0x74c>
 801069c:	9b07      	ldr	r3, [sp, #28]
 801069e:	3301      	adds	r3, #1
 80106a0:	f10a 0a01 	add.w	sl, sl, #1
 80106a4:	9307      	str	r3, [sp, #28]
 80106a6:	f04f 0801 	mov.w	r8, #1
 80106aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106ac:	bb73      	cbnz	r3, 801070c <_dtoa_r+0x754>
 80106ae:	2001      	movs	r0, #1
 80106b0:	e034      	b.n	801071c <_dtoa_r+0x764>
 80106b2:	bf00      	nop
 80106b4:	080127b8 	.word	0x080127b8
 80106b8:	08012790 	.word	0x08012790
 80106bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80106be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80106c2:	e790      	b.n	80105e6 <_dtoa_r+0x62e>
 80106c4:	f109 35ff 	add.w	r5, r9, #4294967295
 80106c8:	45a8      	cmp	r8, r5
 80106ca:	bfbf      	itttt	lt
 80106cc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80106ce:	eba5 0808 	sublt.w	r8, r5, r8
 80106d2:	4443      	addlt	r3, r8
 80106d4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80106d6:	bfb6      	itet	lt
 80106d8:	46a8      	movlt	r8, r5
 80106da:	eba8 0505 	subge.w	r5, r8, r5
 80106de:	2500      	movlt	r5, #0
 80106e0:	f1b9 0f00 	cmp.w	r9, #0
 80106e4:	bfb9      	ittee	lt
 80106e6:	ebaa 0609 	sublt.w	r6, sl, r9
 80106ea:	2300      	movlt	r3, #0
 80106ec:	4656      	movge	r6, sl
 80106ee:	464b      	movge	r3, r9
 80106f0:	e77b      	b.n	80105ea <_dtoa_r+0x632>
 80106f2:	4645      	mov	r5, r8
 80106f4:	4656      	mov	r6, sl
 80106f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80106f8:	e780      	b.n	80105fc <_dtoa_r+0x644>
 80106fa:	4642      	mov	r2, r8
 80106fc:	e7a8      	b.n	8010650 <_dtoa_r+0x698>
 80106fe:	f04f 0800 	mov.w	r8, #0
 8010702:	e7d2      	b.n	80106aa <_dtoa_r+0x6f2>
 8010704:	4698      	mov	r8, r3
 8010706:	e7d0      	b.n	80106aa <_dtoa_r+0x6f2>
 8010708:	f04f 0800 	mov.w	r8, #0
 801070c:	692b      	ldr	r3, [r5, #16]
 801070e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010712:	6918      	ldr	r0, [r3, #16]
 8010714:	f000 ff8c 	bl	8011630 <__hi0bits>
 8010718:	f1c0 0020 	rsb	r0, r0, #32
 801071c:	9b07      	ldr	r3, [sp, #28]
 801071e:	4418      	add	r0, r3
 8010720:	f010 001f 	ands.w	r0, r0, #31
 8010724:	d047      	beq.n	80107b6 <_dtoa_r+0x7fe>
 8010726:	f1c0 0320 	rsb	r3, r0, #32
 801072a:	2b04      	cmp	r3, #4
 801072c:	dd3b      	ble.n	80107a6 <_dtoa_r+0x7ee>
 801072e:	9b07      	ldr	r3, [sp, #28]
 8010730:	f1c0 001c 	rsb	r0, r0, #28
 8010734:	4482      	add	sl, r0
 8010736:	4406      	add	r6, r0
 8010738:	4403      	add	r3, r0
 801073a:	9307      	str	r3, [sp, #28]
 801073c:	f1ba 0f00 	cmp.w	sl, #0
 8010740:	dd05      	ble.n	801074e <_dtoa_r+0x796>
 8010742:	4652      	mov	r2, sl
 8010744:	9901      	ldr	r1, [sp, #4]
 8010746:	4620      	mov	r0, r4
 8010748:	f001 f8ae 	bl	80118a8 <__lshift>
 801074c:	9001      	str	r0, [sp, #4]
 801074e:	9b07      	ldr	r3, [sp, #28]
 8010750:	2b00      	cmp	r3, #0
 8010752:	dd05      	ble.n	8010760 <_dtoa_r+0x7a8>
 8010754:	4629      	mov	r1, r5
 8010756:	461a      	mov	r2, r3
 8010758:	4620      	mov	r0, r4
 801075a:	f001 f8a5 	bl	80118a8 <__lshift>
 801075e:	4605      	mov	r5, r0
 8010760:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010762:	b353      	cbz	r3, 80107ba <_dtoa_r+0x802>
 8010764:	4629      	mov	r1, r5
 8010766:	9801      	ldr	r0, [sp, #4]
 8010768:	f001 f8f2 	bl	8011950 <__mcmp>
 801076c:	2800      	cmp	r0, #0
 801076e:	da24      	bge.n	80107ba <_dtoa_r+0x802>
 8010770:	2300      	movs	r3, #0
 8010772:	220a      	movs	r2, #10
 8010774:	9901      	ldr	r1, [sp, #4]
 8010776:	4620      	mov	r0, r4
 8010778:	f000 fee1 	bl	801153e <__multadd>
 801077c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801077e:	9001      	str	r0, [sp, #4]
 8010780:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010784:	2b00      	cmp	r3, #0
 8010786:	f000 8142 	beq.w	8010a0e <_dtoa_r+0xa56>
 801078a:	2300      	movs	r3, #0
 801078c:	4639      	mov	r1, r7
 801078e:	220a      	movs	r2, #10
 8010790:	4620      	mov	r0, r4
 8010792:	f000 fed4 	bl	801153e <__multadd>
 8010796:	9b06      	ldr	r3, [sp, #24]
 8010798:	2b00      	cmp	r3, #0
 801079a:	4607      	mov	r7, r0
 801079c:	dc4b      	bgt.n	8010836 <_dtoa_r+0x87e>
 801079e:	9b08      	ldr	r3, [sp, #32]
 80107a0:	2b02      	cmp	r3, #2
 80107a2:	dd48      	ble.n	8010836 <_dtoa_r+0x87e>
 80107a4:	e011      	b.n	80107ca <_dtoa_r+0x812>
 80107a6:	d0c9      	beq.n	801073c <_dtoa_r+0x784>
 80107a8:	9a07      	ldr	r2, [sp, #28]
 80107aa:	331c      	adds	r3, #28
 80107ac:	441a      	add	r2, r3
 80107ae:	449a      	add	sl, r3
 80107b0:	441e      	add	r6, r3
 80107b2:	4613      	mov	r3, r2
 80107b4:	e7c1      	b.n	801073a <_dtoa_r+0x782>
 80107b6:	4603      	mov	r3, r0
 80107b8:	e7f6      	b.n	80107a8 <_dtoa_r+0x7f0>
 80107ba:	f1b9 0f00 	cmp.w	r9, #0
 80107be:	dc34      	bgt.n	801082a <_dtoa_r+0x872>
 80107c0:	9b08      	ldr	r3, [sp, #32]
 80107c2:	2b02      	cmp	r3, #2
 80107c4:	dd31      	ble.n	801082a <_dtoa_r+0x872>
 80107c6:	f8cd 9018 	str.w	r9, [sp, #24]
 80107ca:	9b06      	ldr	r3, [sp, #24]
 80107cc:	b963      	cbnz	r3, 80107e8 <_dtoa_r+0x830>
 80107ce:	4629      	mov	r1, r5
 80107d0:	2205      	movs	r2, #5
 80107d2:	4620      	mov	r0, r4
 80107d4:	f000 feb3 	bl	801153e <__multadd>
 80107d8:	4601      	mov	r1, r0
 80107da:	4605      	mov	r5, r0
 80107dc:	9801      	ldr	r0, [sp, #4]
 80107de:	f001 f8b7 	bl	8011950 <__mcmp>
 80107e2:	2800      	cmp	r0, #0
 80107e4:	f73f adfc 	bgt.w	80103e0 <_dtoa_r+0x428>
 80107e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107ea:	9e04      	ldr	r6, [sp, #16]
 80107ec:	ea6f 0b03 	mvn.w	fp, r3
 80107f0:	f04f 0900 	mov.w	r9, #0
 80107f4:	4629      	mov	r1, r5
 80107f6:	4620      	mov	r0, r4
 80107f8:	f000 fe8a 	bl	8011510 <_Bfree>
 80107fc:	2f00      	cmp	r7, #0
 80107fe:	f43f aebb 	beq.w	8010578 <_dtoa_r+0x5c0>
 8010802:	f1b9 0f00 	cmp.w	r9, #0
 8010806:	d005      	beq.n	8010814 <_dtoa_r+0x85c>
 8010808:	45b9      	cmp	r9, r7
 801080a:	d003      	beq.n	8010814 <_dtoa_r+0x85c>
 801080c:	4649      	mov	r1, r9
 801080e:	4620      	mov	r0, r4
 8010810:	f000 fe7e 	bl	8011510 <_Bfree>
 8010814:	4639      	mov	r1, r7
 8010816:	4620      	mov	r0, r4
 8010818:	f000 fe7a 	bl	8011510 <_Bfree>
 801081c:	e6ac      	b.n	8010578 <_dtoa_r+0x5c0>
 801081e:	2500      	movs	r5, #0
 8010820:	462f      	mov	r7, r5
 8010822:	e7e1      	b.n	80107e8 <_dtoa_r+0x830>
 8010824:	469b      	mov	fp, r3
 8010826:	462f      	mov	r7, r5
 8010828:	e5da      	b.n	80103e0 <_dtoa_r+0x428>
 801082a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801082c:	f8cd 9018 	str.w	r9, [sp, #24]
 8010830:	2b00      	cmp	r3, #0
 8010832:	f000 80f3 	beq.w	8010a1c <_dtoa_r+0xa64>
 8010836:	2e00      	cmp	r6, #0
 8010838:	dd05      	ble.n	8010846 <_dtoa_r+0x88e>
 801083a:	4639      	mov	r1, r7
 801083c:	4632      	mov	r2, r6
 801083e:	4620      	mov	r0, r4
 8010840:	f001 f832 	bl	80118a8 <__lshift>
 8010844:	4607      	mov	r7, r0
 8010846:	f1b8 0f00 	cmp.w	r8, #0
 801084a:	d04c      	beq.n	80108e6 <_dtoa_r+0x92e>
 801084c:	6879      	ldr	r1, [r7, #4]
 801084e:	4620      	mov	r0, r4
 8010850:	f000 fe2a 	bl	80114a8 <_Balloc>
 8010854:	693a      	ldr	r2, [r7, #16]
 8010856:	3202      	adds	r2, #2
 8010858:	4606      	mov	r6, r0
 801085a:	0092      	lsls	r2, r2, #2
 801085c:	f107 010c 	add.w	r1, r7, #12
 8010860:	300c      	adds	r0, #12
 8010862:	f7fd fc07 	bl	800e074 <memcpy>
 8010866:	2201      	movs	r2, #1
 8010868:	4631      	mov	r1, r6
 801086a:	4620      	mov	r0, r4
 801086c:	f001 f81c 	bl	80118a8 <__lshift>
 8010870:	9b02      	ldr	r3, [sp, #8]
 8010872:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010876:	f003 0301 	and.w	r3, r3, #1
 801087a:	46b9      	mov	r9, r7
 801087c:	9307      	str	r3, [sp, #28]
 801087e:	4607      	mov	r7, r0
 8010880:	4629      	mov	r1, r5
 8010882:	9801      	ldr	r0, [sp, #4]
 8010884:	f7ff fb0a 	bl	800fe9c <quorem>
 8010888:	4649      	mov	r1, r9
 801088a:	4606      	mov	r6, r0
 801088c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010890:	9801      	ldr	r0, [sp, #4]
 8010892:	f001 f85d 	bl	8011950 <__mcmp>
 8010896:	463a      	mov	r2, r7
 8010898:	9002      	str	r0, [sp, #8]
 801089a:	4629      	mov	r1, r5
 801089c:	4620      	mov	r0, r4
 801089e:	f001 f871 	bl	8011984 <__mdiff>
 80108a2:	68c3      	ldr	r3, [r0, #12]
 80108a4:	4602      	mov	r2, r0
 80108a6:	bb03      	cbnz	r3, 80108ea <_dtoa_r+0x932>
 80108a8:	4601      	mov	r1, r0
 80108aa:	9009      	str	r0, [sp, #36]	; 0x24
 80108ac:	9801      	ldr	r0, [sp, #4]
 80108ae:	f001 f84f 	bl	8011950 <__mcmp>
 80108b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80108b4:	4603      	mov	r3, r0
 80108b6:	4611      	mov	r1, r2
 80108b8:	4620      	mov	r0, r4
 80108ba:	9309      	str	r3, [sp, #36]	; 0x24
 80108bc:	f000 fe28 	bl	8011510 <_Bfree>
 80108c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108c2:	b9a3      	cbnz	r3, 80108ee <_dtoa_r+0x936>
 80108c4:	9a08      	ldr	r2, [sp, #32]
 80108c6:	b992      	cbnz	r2, 80108ee <_dtoa_r+0x936>
 80108c8:	9a07      	ldr	r2, [sp, #28]
 80108ca:	b982      	cbnz	r2, 80108ee <_dtoa_r+0x936>
 80108cc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80108d0:	d029      	beq.n	8010926 <_dtoa_r+0x96e>
 80108d2:	9b02      	ldr	r3, [sp, #8]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	dd01      	ble.n	80108dc <_dtoa_r+0x924>
 80108d8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 80108dc:	f10a 0601 	add.w	r6, sl, #1
 80108e0:	f88a 8000 	strb.w	r8, [sl]
 80108e4:	e786      	b.n	80107f4 <_dtoa_r+0x83c>
 80108e6:	4638      	mov	r0, r7
 80108e8:	e7c2      	b.n	8010870 <_dtoa_r+0x8b8>
 80108ea:	2301      	movs	r3, #1
 80108ec:	e7e3      	b.n	80108b6 <_dtoa_r+0x8fe>
 80108ee:	9a02      	ldr	r2, [sp, #8]
 80108f0:	2a00      	cmp	r2, #0
 80108f2:	db04      	blt.n	80108fe <_dtoa_r+0x946>
 80108f4:	d124      	bne.n	8010940 <_dtoa_r+0x988>
 80108f6:	9a08      	ldr	r2, [sp, #32]
 80108f8:	bb12      	cbnz	r2, 8010940 <_dtoa_r+0x988>
 80108fa:	9a07      	ldr	r2, [sp, #28]
 80108fc:	bb02      	cbnz	r2, 8010940 <_dtoa_r+0x988>
 80108fe:	2b00      	cmp	r3, #0
 8010900:	ddec      	ble.n	80108dc <_dtoa_r+0x924>
 8010902:	2201      	movs	r2, #1
 8010904:	9901      	ldr	r1, [sp, #4]
 8010906:	4620      	mov	r0, r4
 8010908:	f000 ffce 	bl	80118a8 <__lshift>
 801090c:	4629      	mov	r1, r5
 801090e:	9001      	str	r0, [sp, #4]
 8010910:	f001 f81e 	bl	8011950 <__mcmp>
 8010914:	2800      	cmp	r0, #0
 8010916:	dc03      	bgt.n	8010920 <_dtoa_r+0x968>
 8010918:	d1e0      	bne.n	80108dc <_dtoa_r+0x924>
 801091a:	f018 0f01 	tst.w	r8, #1
 801091e:	d0dd      	beq.n	80108dc <_dtoa_r+0x924>
 8010920:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010924:	d1d8      	bne.n	80108d8 <_dtoa_r+0x920>
 8010926:	2339      	movs	r3, #57	; 0x39
 8010928:	f10a 0601 	add.w	r6, sl, #1
 801092c:	f88a 3000 	strb.w	r3, [sl]
 8010930:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010934:	2b39      	cmp	r3, #57	; 0x39
 8010936:	f106 32ff 	add.w	r2, r6, #4294967295
 801093a:	d04c      	beq.n	80109d6 <_dtoa_r+0xa1e>
 801093c:	3301      	adds	r3, #1
 801093e:	e051      	b.n	80109e4 <_dtoa_r+0xa2c>
 8010940:	2b00      	cmp	r3, #0
 8010942:	f10a 0601 	add.w	r6, sl, #1
 8010946:	dd05      	ble.n	8010954 <_dtoa_r+0x99c>
 8010948:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801094c:	d0eb      	beq.n	8010926 <_dtoa_r+0x96e>
 801094e:	f108 0801 	add.w	r8, r8, #1
 8010952:	e7c5      	b.n	80108e0 <_dtoa_r+0x928>
 8010954:	9b04      	ldr	r3, [sp, #16]
 8010956:	9a06      	ldr	r2, [sp, #24]
 8010958:	f806 8c01 	strb.w	r8, [r6, #-1]
 801095c:	1af3      	subs	r3, r6, r3
 801095e:	4293      	cmp	r3, r2
 8010960:	d021      	beq.n	80109a6 <_dtoa_r+0x9ee>
 8010962:	2300      	movs	r3, #0
 8010964:	220a      	movs	r2, #10
 8010966:	9901      	ldr	r1, [sp, #4]
 8010968:	4620      	mov	r0, r4
 801096a:	f000 fde8 	bl	801153e <__multadd>
 801096e:	45b9      	cmp	r9, r7
 8010970:	9001      	str	r0, [sp, #4]
 8010972:	f04f 0300 	mov.w	r3, #0
 8010976:	f04f 020a 	mov.w	r2, #10
 801097a:	4649      	mov	r1, r9
 801097c:	4620      	mov	r0, r4
 801097e:	d105      	bne.n	801098c <_dtoa_r+0x9d4>
 8010980:	f000 fddd 	bl	801153e <__multadd>
 8010984:	4681      	mov	r9, r0
 8010986:	4607      	mov	r7, r0
 8010988:	46b2      	mov	sl, r6
 801098a:	e779      	b.n	8010880 <_dtoa_r+0x8c8>
 801098c:	f000 fdd7 	bl	801153e <__multadd>
 8010990:	4639      	mov	r1, r7
 8010992:	4681      	mov	r9, r0
 8010994:	2300      	movs	r3, #0
 8010996:	220a      	movs	r2, #10
 8010998:	4620      	mov	r0, r4
 801099a:	f000 fdd0 	bl	801153e <__multadd>
 801099e:	4607      	mov	r7, r0
 80109a0:	e7f2      	b.n	8010988 <_dtoa_r+0x9d0>
 80109a2:	f04f 0900 	mov.w	r9, #0
 80109a6:	2201      	movs	r2, #1
 80109a8:	9901      	ldr	r1, [sp, #4]
 80109aa:	4620      	mov	r0, r4
 80109ac:	f000 ff7c 	bl	80118a8 <__lshift>
 80109b0:	4629      	mov	r1, r5
 80109b2:	9001      	str	r0, [sp, #4]
 80109b4:	f000 ffcc 	bl	8011950 <__mcmp>
 80109b8:	2800      	cmp	r0, #0
 80109ba:	dcb9      	bgt.n	8010930 <_dtoa_r+0x978>
 80109bc:	d102      	bne.n	80109c4 <_dtoa_r+0xa0c>
 80109be:	f018 0f01 	tst.w	r8, #1
 80109c2:	d1b5      	bne.n	8010930 <_dtoa_r+0x978>
 80109c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80109c8:	2b30      	cmp	r3, #48	; 0x30
 80109ca:	f106 32ff 	add.w	r2, r6, #4294967295
 80109ce:	f47f af11 	bne.w	80107f4 <_dtoa_r+0x83c>
 80109d2:	4616      	mov	r6, r2
 80109d4:	e7f6      	b.n	80109c4 <_dtoa_r+0xa0c>
 80109d6:	9b04      	ldr	r3, [sp, #16]
 80109d8:	4293      	cmp	r3, r2
 80109da:	d105      	bne.n	80109e8 <_dtoa_r+0xa30>
 80109dc:	9a04      	ldr	r2, [sp, #16]
 80109de:	f10b 0b01 	add.w	fp, fp, #1
 80109e2:	2331      	movs	r3, #49	; 0x31
 80109e4:	7013      	strb	r3, [r2, #0]
 80109e6:	e705      	b.n	80107f4 <_dtoa_r+0x83c>
 80109e8:	4616      	mov	r6, r2
 80109ea:	e7a1      	b.n	8010930 <_dtoa_r+0x978>
 80109ec:	4b16      	ldr	r3, [pc, #88]	; (8010a48 <_dtoa_r+0xa90>)
 80109ee:	f7ff bb48 	b.w	8010082 <_dtoa_r+0xca>
 80109f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	f47f ab23 	bne.w	8010040 <_dtoa_r+0x88>
 80109fa:	4b14      	ldr	r3, [pc, #80]	; (8010a4c <_dtoa_r+0xa94>)
 80109fc:	f7ff bb41 	b.w	8010082 <_dtoa_r+0xca>
 8010a00:	9b08      	ldr	r3, [sp, #32]
 8010a02:	2b01      	cmp	r3, #1
 8010a04:	f77f ae3b 	ble.w	801067e <_dtoa_r+0x6c6>
 8010a08:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8010a0c:	e64f      	b.n	80106ae <_dtoa_r+0x6f6>
 8010a0e:	9b06      	ldr	r3, [sp, #24]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	dc03      	bgt.n	8010a1c <_dtoa_r+0xa64>
 8010a14:	9b08      	ldr	r3, [sp, #32]
 8010a16:	2b02      	cmp	r3, #2
 8010a18:	f73f aed7 	bgt.w	80107ca <_dtoa_r+0x812>
 8010a1c:	9e04      	ldr	r6, [sp, #16]
 8010a1e:	9801      	ldr	r0, [sp, #4]
 8010a20:	4629      	mov	r1, r5
 8010a22:	f7ff fa3b 	bl	800fe9c <quorem>
 8010a26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010a2a:	f806 8b01 	strb.w	r8, [r6], #1
 8010a2e:	9b04      	ldr	r3, [sp, #16]
 8010a30:	9a06      	ldr	r2, [sp, #24]
 8010a32:	1af3      	subs	r3, r6, r3
 8010a34:	429a      	cmp	r2, r3
 8010a36:	ddb4      	ble.n	80109a2 <_dtoa_r+0x9ea>
 8010a38:	2300      	movs	r3, #0
 8010a3a:	220a      	movs	r2, #10
 8010a3c:	9901      	ldr	r1, [sp, #4]
 8010a3e:	4620      	mov	r0, r4
 8010a40:	f000 fd7d 	bl	801153e <__multadd>
 8010a44:	9001      	str	r0, [sp, #4]
 8010a46:	e7ea      	b.n	8010a1e <_dtoa_r+0xa66>
 8010a48:	08012690 	.word	0x08012690
 8010a4c:	08012710 	.word	0x08012710

08010a50 <__sflush_r>:
 8010a50:	898a      	ldrh	r2, [r1, #12]
 8010a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a56:	4605      	mov	r5, r0
 8010a58:	0710      	lsls	r0, r2, #28
 8010a5a:	460c      	mov	r4, r1
 8010a5c:	d458      	bmi.n	8010b10 <__sflush_r+0xc0>
 8010a5e:	684b      	ldr	r3, [r1, #4]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	dc05      	bgt.n	8010a70 <__sflush_r+0x20>
 8010a64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	dc02      	bgt.n	8010a70 <__sflush_r+0x20>
 8010a6a:	2000      	movs	r0, #0
 8010a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010a72:	2e00      	cmp	r6, #0
 8010a74:	d0f9      	beq.n	8010a6a <__sflush_r+0x1a>
 8010a76:	2300      	movs	r3, #0
 8010a78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010a7c:	682f      	ldr	r7, [r5, #0]
 8010a7e:	6a21      	ldr	r1, [r4, #32]
 8010a80:	602b      	str	r3, [r5, #0]
 8010a82:	d032      	beq.n	8010aea <__sflush_r+0x9a>
 8010a84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010a86:	89a3      	ldrh	r3, [r4, #12]
 8010a88:	075a      	lsls	r2, r3, #29
 8010a8a:	d505      	bpl.n	8010a98 <__sflush_r+0x48>
 8010a8c:	6863      	ldr	r3, [r4, #4]
 8010a8e:	1ac0      	subs	r0, r0, r3
 8010a90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010a92:	b10b      	cbz	r3, 8010a98 <__sflush_r+0x48>
 8010a94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010a96:	1ac0      	subs	r0, r0, r3
 8010a98:	2300      	movs	r3, #0
 8010a9a:	4602      	mov	r2, r0
 8010a9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010a9e:	6a21      	ldr	r1, [r4, #32]
 8010aa0:	4628      	mov	r0, r5
 8010aa2:	47b0      	blx	r6
 8010aa4:	1c43      	adds	r3, r0, #1
 8010aa6:	89a3      	ldrh	r3, [r4, #12]
 8010aa8:	d106      	bne.n	8010ab8 <__sflush_r+0x68>
 8010aaa:	6829      	ldr	r1, [r5, #0]
 8010aac:	291d      	cmp	r1, #29
 8010aae:	d848      	bhi.n	8010b42 <__sflush_r+0xf2>
 8010ab0:	4a29      	ldr	r2, [pc, #164]	; (8010b58 <__sflush_r+0x108>)
 8010ab2:	40ca      	lsrs	r2, r1
 8010ab4:	07d6      	lsls	r6, r2, #31
 8010ab6:	d544      	bpl.n	8010b42 <__sflush_r+0xf2>
 8010ab8:	2200      	movs	r2, #0
 8010aba:	6062      	str	r2, [r4, #4]
 8010abc:	04d9      	lsls	r1, r3, #19
 8010abe:	6922      	ldr	r2, [r4, #16]
 8010ac0:	6022      	str	r2, [r4, #0]
 8010ac2:	d504      	bpl.n	8010ace <__sflush_r+0x7e>
 8010ac4:	1c42      	adds	r2, r0, #1
 8010ac6:	d101      	bne.n	8010acc <__sflush_r+0x7c>
 8010ac8:	682b      	ldr	r3, [r5, #0]
 8010aca:	b903      	cbnz	r3, 8010ace <__sflush_r+0x7e>
 8010acc:	6560      	str	r0, [r4, #84]	; 0x54
 8010ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010ad0:	602f      	str	r7, [r5, #0]
 8010ad2:	2900      	cmp	r1, #0
 8010ad4:	d0c9      	beq.n	8010a6a <__sflush_r+0x1a>
 8010ad6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010ada:	4299      	cmp	r1, r3
 8010adc:	d002      	beq.n	8010ae4 <__sflush_r+0x94>
 8010ade:	4628      	mov	r0, r5
 8010ae0:	f7fd faea 	bl	800e0b8 <_free_r>
 8010ae4:	2000      	movs	r0, #0
 8010ae6:	6360      	str	r0, [r4, #52]	; 0x34
 8010ae8:	e7c0      	b.n	8010a6c <__sflush_r+0x1c>
 8010aea:	2301      	movs	r3, #1
 8010aec:	4628      	mov	r0, r5
 8010aee:	47b0      	blx	r6
 8010af0:	1c41      	adds	r1, r0, #1
 8010af2:	d1c8      	bne.n	8010a86 <__sflush_r+0x36>
 8010af4:	682b      	ldr	r3, [r5, #0]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d0c5      	beq.n	8010a86 <__sflush_r+0x36>
 8010afa:	2b1d      	cmp	r3, #29
 8010afc:	d001      	beq.n	8010b02 <__sflush_r+0xb2>
 8010afe:	2b16      	cmp	r3, #22
 8010b00:	d101      	bne.n	8010b06 <__sflush_r+0xb6>
 8010b02:	602f      	str	r7, [r5, #0]
 8010b04:	e7b1      	b.n	8010a6a <__sflush_r+0x1a>
 8010b06:	89a3      	ldrh	r3, [r4, #12]
 8010b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b0c:	81a3      	strh	r3, [r4, #12]
 8010b0e:	e7ad      	b.n	8010a6c <__sflush_r+0x1c>
 8010b10:	690f      	ldr	r7, [r1, #16]
 8010b12:	2f00      	cmp	r7, #0
 8010b14:	d0a9      	beq.n	8010a6a <__sflush_r+0x1a>
 8010b16:	0793      	lsls	r3, r2, #30
 8010b18:	680e      	ldr	r6, [r1, #0]
 8010b1a:	bf08      	it	eq
 8010b1c:	694b      	ldreq	r3, [r1, #20]
 8010b1e:	600f      	str	r7, [r1, #0]
 8010b20:	bf18      	it	ne
 8010b22:	2300      	movne	r3, #0
 8010b24:	eba6 0807 	sub.w	r8, r6, r7
 8010b28:	608b      	str	r3, [r1, #8]
 8010b2a:	f1b8 0f00 	cmp.w	r8, #0
 8010b2e:	dd9c      	ble.n	8010a6a <__sflush_r+0x1a>
 8010b30:	4643      	mov	r3, r8
 8010b32:	463a      	mov	r2, r7
 8010b34:	6a21      	ldr	r1, [r4, #32]
 8010b36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010b38:	4628      	mov	r0, r5
 8010b3a:	47b0      	blx	r6
 8010b3c:	2800      	cmp	r0, #0
 8010b3e:	dc06      	bgt.n	8010b4e <__sflush_r+0xfe>
 8010b40:	89a3      	ldrh	r3, [r4, #12]
 8010b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b46:	81a3      	strh	r3, [r4, #12]
 8010b48:	f04f 30ff 	mov.w	r0, #4294967295
 8010b4c:	e78e      	b.n	8010a6c <__sflush_r+0x1c>
 8010b4e:	4407      	add	r7, r0
 8010b50:	eba8 0800 	sub.w	r8, r8, r0
 8010b54:	e7e9      	b.n	8010b2a <__sflush_r+0xda>
 8010b56:	bf00      	nop
 8010b58:	20400001 	.word	0x20400001

08010b5c <_fflush_r>:
 8010b5c:	b538      	push	{r3, r4, r5, lr}
 8010b5e:	690b      	ldr	r3, [r1, #16]
 8010b60:	4605      	mov	r5, r0
 8010b62:	460c      	mov	r4, r1
 8010b64:	b1db      	cbz	r3, 8010b9e <_fflush_r+0x42>
 8010b66:	b118      	cbz	r0, 8010b70 <_fflush_r+0x14>
 8010b68:	6983      	ldr	r3, [r0, #24]
 8010b6a:	b90b      	cbnz	r3, 8010b70 <_fflush_r+0x14>
 8010b6c:	f000 f860 	bl	8010c30 <__sinit>
 8010b70:	4b0c      	ldr	r3, [pc, #48]	; (8010ba4 <_fflush_r+0x48>)
 8010b72:	429c      	cmp	r4, r3
 8010b74:	d109      	bne.n	8010b8a <_fflush_r+0x2e>
 8010b76:	686c      	ldr	r4, [r5, #4]
 8010b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b7c:	b17b      	cbz	r3, 8010b9e <_fflush_r+0x42>
 8010b7e:	4621      	mov	r1, r4
 8010b80:	4628      	mov	r0, r5
 8010b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b86:	f7ff bf63 	b.w	8010a50 <__sflush_r>
 8010b8a:	4b07      	ldr	r3, [pc, #28]	; (8010ba8 <_fflush_r+0x4c>)
 8010b8c:	429c      	cmp	r4, r3
 8010b8e:	d101      	bne.n	8010b94 <_fflush_r+0x38>
 8010b90:	68ac      	ldr	r4, [r5, #8]
 8010b92:	e7f1      	b.n	8010b78 <_fflush_r+0x1c>
 8010b94:	4b05      	ldr	r3, [pc, #20]	; (8010bac <_fflush_r+0x50>)
 8010b96:	429c      	cmp	r4, r3
 8010b98:	bf08      	it	eq
 8010b9a:	68ec      	ldreq	r4, [r5, #12]
 8010b9c:	e7ec      	b.n	8010b78 <_fflush_r+0x1c>
 8010b9e:	2000      	movs	r0, #0
 8010ba0:	bd38      	pop	{r3, r4, r5, pc}
 8010ba2:	bf00      	nop
 8010ba4:	08012740 	.word	0x08012740
 8010ba8:	08012760 	.word	0x08012760
 8010bac:	08012720 	.word	0x08012720

08010bb0 <std>:
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	b510      	push	{r4, lr}
 8010bb4:	4604      	mov	r4, r0
 8010bb6:	e9c0 3300 	strd	r3, r3, [r0]
 8010bba:	6083      	str	r3, [r0, #8]
 8010bbc:	8181      	strh	r1, [r0, #12]
 8010bbe:	6643      	str	r3, [r0, #100]	; 0x64
 8010bc0:	81c2      	strh	r2, [r0, #14]
 8010bc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010bc6:	6183      	str	r3, [r0, #24]
 8010bc8:	4619      	mov	r1, r3
 8010bca:	2208      	movs	r2, #8
 8010bcc:	305c      	adds	r0, #92	; 0x5c
 8010bce:	f7fd fa5c 	bl	800e08a <memset>
 8010bd2:	4b05      	ldr	r3, [pc, #20]	; (8010be8 <std+0x38>)
 8010bd4:	6263      	str	r3, [r4, #36]	; 0x24
 8010bd6:	4b05      	ldr	r3, [pc, #20]	; (8010bec <std+0x3c>)
 8010bd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8010bda:	4b05      	ldr	r3, [pc, #20]	; (8010bf0 <std+0x40>)
 8010bdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010bde:	4b05      	ldr	r3, [pc, #20]	; (8010bf4 <std+0x44>)
 8010be0:	6224      	str	r4, [r4, #32]
 8010be2:	6323      	str	r3, [r4, #48]	; 0x30
 8010be4:	bd10      	pop	{r4, pc}
 8010be6:	bf00      	nop
 8010be8:	080121cd 	.word	0x080121cd
 8010bec:	080121ef 	.word	0x080121ef
 8010bf0:	08012227 	.word	0x08012227
 8010bf4:	0801224b 	.word	0x0801224b

08010bf8 <_cleanup_r>:
 8010bf8:	4901      	ldr	r1, [pc, #4]	; (8010c00 <_cleanup_r+0x8>)
 8010bfa:	f000 b885 	b.w	8010d08 <_fwalk_reent>
 8010bfe:	bf00      	nop
 8010c00:	08010b5d 	.word	0x08010b5d

08010c04 <__sfmoreglue>:
 8010c04:	b570      	push	{r4, r5, r6, lr}
 8010c06:	1e4a      	subs	r2, r1, #1
 8010c08:	2568      	movs	r5, #104	; 0x68
 8010c0a:	4355      	muls	r5, r2
 8010c0c:	460e      	mov	r6, r1
 8010c0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010c12:	f7fd fa9f 	bl	800e154 <_malloc_r>
 8010c16:	4604      	mov	r4, r0
 8010c18:	b140      	cbz	r0, 8010c2c <__sfmoreglue+0x28>
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	e9c0 1600 	strd	r1, r6, [r0]
 8010c20:	300c      	adds	r0, #12
 8010c22:	60a0      	str	r0, [r4, #8]
 8010c24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010c28:	f7fd fa2f 	bl	800e08a <memset>
 8010c2c:	4620      	mov	r0, r4
 8010c2e:	bd70      	pop	{r4, r5, r6, pc}

08010c30 <__sinit>:
 8010c30:	6983      	ldr	r3, [r0, #24]
 8010c32:	b510      	push	{r4, lr}
 8010c34:	4604      	mov	r4, r0
 8010c36:	bb33      	cbnz	r3, 8010c86 <__sinit+0x56>
 8010c38:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8010c3c:	6503      	str	r3, [r0, #80]	; 0x50
 8010c3e:	4b12      	ldr	r3, [pc, #72]	; (8010c88 <__sinit+0x58>)
 8010c40:	4a12      	ldr	r2, [pc, #72]	; (8010c8c <__sinit+0x5c>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	6282      	str	r2, [r0, #40]	; 0x28
 8010c46:	4298      	cmp	r0, r3
 8010c48:	bf04      	itt	eq
 8010c4a:	2301      	moveq	r3, #1
 8010c4c:	6183      	streq	r3, [r0, #24]
 8010c4e:	f000 f81f 	bl	8010c90 <__sfp>
 8010c52:	6060      	str	r0, [r4, #4]
 8010c54:	4620      	mov	r0, r4
 8010c56:	f000 f81b 	bl	8010c90 <__sfp>
 8010c5a:	60a0      	str	r0, [r4, #8]
 8010c5c:	4620      	mov	r0, r4
 8010c5e:	f000 f817 	bl	8010c90 <__sfp>
 8010c62:	2200      	movs	r2, #0
 8010c64:	60e0      	str	r0, [r4, #12]
 8010c66:	2104      	movs	r1, #4
 8010c68:	6860      	ldr	r0, [r4, #4]
 8010c6a:	f7ff ffa1 	bl	8010bb0 <std>
 8010c6e:	2201      	movs	r2, #1
 8010c70:	2109      	movs	r1, #9
 8010c72:	68a0      	ldr	r0, [r4, #8]
 8010c74:	f7ff ff9c 	bl	8010bb0 <std>
 8010c78:	2202      	movs	r2, #2
 8010c7a:	2112      	movs	r1, #18
 8010c7c:	68e0      	ldr	r0, [r4, #12]
 8010c7e:	f7ff ff97 	bl	8010bb0 <std>
 8010c82:	2301      	movs	r3, #1
 8010c84:	61a3      	str	r3, [r4, #24]
 8010c86:	bd10      	pop	{r4, pc}
 8010c88:	0801267c 	.word	0x0801267c
 8010c8c:	08010bf9 	.word	0x08010bf9

08010c90 <__sfp>:
 8010c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c92:	4b1b      	ldr	r3, [pc, #108]	; (8010d00 <__sfp+0x70>)
 8010c94:	681e      	ldr	r6, [r3, #0]
 8010c96:	69b3      	ldr	r3, [r6, #24]
 8010c98:	4607      	mov	r7, r0
 8010c9a:	b913      	cbnz	r3, 8010ca2 <__sfp+0x12>
 8010c9c:	4630      	mov	r0, r6
 8010c9e:	f7ff ffc7 	bl	8010c30 <__sinit>
 8010ca2:	3648      	adds	r6, #72	; 0x48
 8010ca4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010ca8:	3b01      	subs	r3, #1
 8010caa:	d503      	bpl.n	8010cb4 <__sfp+0x24>
 8010cac:	6833      	ldr	r3, [r6, #0]
 8010cae:	b133      	cbz	r3, 8010cbe <__sfp+0x2e>
 8010cb0:	6836      	ldr	r6, [r6, #0]
 8010cb2:	e7f7      	b.n	8010ca4 <__sfp+0x14>
 8010cb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010cb8:	b16d      	cbz	r5, 8010cd6 <__sfp+0x46>
 8010cba:	3468      	adds	r4, #104	; 0x68
 8010cbc:	e7f4      	b.n	8010ca8 <__sfp+0x18>
 8010cbe:	2104      	movs	r1, #4
 8010cc0:	4638      	mov	r0, r7
 8010cc2:	f7ff ff9f 	bl	8010c04 <__sfmoreglue>
 8010cc6:	6030      	str	r0, [r6, #0]
 8010cc8:	2800      	cmp	r0, #0
 8010cca:	d1f1      	bne.n	8010cb0 <__sfp+0x20>
 8010ccc:	230c      	movs	r3, #12
 8010cce:	603b      	str	r3, [r7, #0]
 8010cd0:	4604      	mov	r4, r0
 8010cd2:	4620      	mov	r0, r4
 8010cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cd6:	4b0b      	ldr	r3, [pc, #44]	; (8010d04 <__sfp+0x74>)
 8010cd8:	6665      	str	r5, [r4, #100]	; 0x64
 8010cda:	e9c4 5500 	strd	r5, r5, [r4]
 8010cde:	60a5      	str	r5, [r4, #8]
 8010ce0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010ce4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010ce8:	2208      	movs	r2, #8
 8010cea:	4629      	mov	r1, r5
 8010cec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010cf0:	f7fd f9cb 	bl	800e08a <memset>
 8010cf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010cf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010cfc:	e7e9      	b.n	8010cd2 <__sfp+0x42>
 8010cfe:	bf00      	nop
 8010d00:	0801267c 	.word	0x0801267c
 8010d04:	ffff0001 	.word	0xffff0001

08010d08 <_fwalk_reent>:
 8010d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d0c:	4680      	mov	r8, r0
 8010d0e:	4689      	mov	r9, r1
 8010d10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010d14:	2600      	movs	r6, #0
 8010d16:	b914      	cbnz	r4, 8010d1e <_fwalk_reent+0x16>
 8010d18:	4630      	mov	r0, r6
 8010d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d1e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010d22:	3f01      	subs	r7, #1
 8010d24:	d501      	bpl.n	8010d2a <_fwalk_reent+0x22>
 8010d26:	6824      	ldr	r4, [r4, #0]
 8010d28:	e7f5      	b.n	8010d16 <_fwalk_reent+0xe>
 8010d2a:	89ab      	ldrh	r3, [r5, #12]
 8010d2c:	2b01      	cmp	r3, #1
 8010d2e:	d907      	bls.n	8010d40 <_fwalk_reent+0x38>
 8010d30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010d34:	3301      	adds	r3, #1
 8010d36:	d003      	beq.n	8010d40 <_fwalk_reent+0x38>
 8010d38:	4629      	mov	r1, r5
 8010d3a:	4640      	mov	r0, r8
 8010d3c:	47c8      	blx	r9
 8010d3e:	4306      	orrs	r6, r0
 8010d40:	3568      	adds	r5, #104	; 0x68
 8010d42:	e7ee      	b.n	8010d22 <_fwalk_reent+0x1a>

08010d44 <rshift>:
 8010d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d46:	6906      	ldr	r6, [r0, #16]
 8010d48:	114b      	asrs	r3, r1, #5
 8010d4a:	429e      	cmp	r6, r3
 8010d4c:	f100 0414 	add.w	r4, r0, #20
 8010d50:	dd30      	ble.n	8010db4 <rshift+0x70>
 8010d52:	f011 011f 	ands.w	r1, r1, #31
 8010d56:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8010d5a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8010d5e:	d108      	bne.n	8010d72 <rshift+0x2e>
 8010d60:	4621      	mov	r1, r4
 8010d62:	42b2      	cmp	r2, r6
 8010d64:	460b      	mov	r3, r1
 8010d66:	d211      	bcs.n	8010d8c <rshift+0x48>
 8010d68:	f852 3b04 	ldr.w	r3, [r2], #4
 8010d6c:	f841 3b04 	str.w	r3, [r1], #4
 8010d70:	e7f7      	b.n	8010d62 <rshift+0x1e>
 8010d72:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8010d76:	f1c1 0c20 	rsb	ip, r1, #32
 8010d7a:	40cd      	lsrs	r5, r1
 8010d7c:	3204      	adds	r2, #4
 8010d7e:	4623      	mov	r3, r4
 8010d80:	42b2      	cmp	r2, r6
 8010d82:	4617      	mov	r7, r2
 8010d84:	d30c      	bcc.n	8010da0 <rshift+0x5c>
 8010d86:	601d      	str	r5, [r3, #0]
 8010d88:	b105      	cbz	r5, 8010d8c <rshift+0x48>
 8010d8a:	3304      	adds	r3, #4
 8010d8c:	1b1a      	subs	r2, r3, r4
 8010d8e:	42a3      	cmp	r3, r4
 8010d90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010d94:	bf08      	it	eq
 8010d96:	2300      	moveq	r3, #0
 8010d98:	6102      	str	r2, [r0, #16]
 8010d9a:	bf08      	it	eq
 8010d9c:	6143      	streq	r3, [r0, #20]
 8010d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010da0:	683f      	ldr	r7, [r7, #0]
 8010da2:	fa07 f70c 	lsl.w	r7, r7, ip
 8010da6:	433d      	orrs	r5, r7
 8010da8:	f843 5b04 	str.w	r5, [r3], #4
 8010dac:	f852 5b04 	ldr.w	r5, [r2], #4
 8010db0:	40cd      	lsrs	r5, r1
 8010db2:	e7e5      	b.n	8010d80 <rshift+0x3c>
 8010db4:	4623      	mov	r3, r4
 8010db6:	e7e9      	b.n	8010d8c <rshift+0x48>

08010db8 <__hexdig_fun>:
 8010db8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010dbc:	2b09      	cmp	r3, #9
 8010dbe:	d802      	bhi.n	8010dc6 <__hexdig_fun+0xe>
 8010dc0:	3820      	subs	r0, #32
 8010dc2:	b2c0      	uxtb	r0, r0
 8010dc4:	4770      	bx	lr
 8010dc6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010dca:	2b05      	cmp	r3, #5
 8010dcc:	d801      	bhi.n	8010dd2 <__hexdig_fun+0x1a>
 8010dce:	3847      	subs	r0, #71	; 0x47
 8010dd0:	e7f7      	b.n	8010dc2 <__hexdig_fun+0xa>
 8010dd2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010dd6:	2b05      	cmp	r3, #5
 8010dd8:	d801      	bhi.n	8010dde <__hexdig_fun+0x26>
 8010dda:	3827      	subs	r0, #39	; 0x27
 8010ddc:	e7f1      	b.n	8010dc2 <__hexdig_fun+0xa>
 8010dde:	2000      	movs	r0, #0
 8010de0:	4770      	bx	lr

08010de2 <__gethex>:
 8010de2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010de6:	b08b      	sub	sp, #44	; 0x2c
 8010de8:	468a      	mov	sl, r1
 8010dea:	9002      	str	r0, [sp, #8]
 8010dec:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010dee:	9306      	str	r3, [sp, #24]
 8010df0:	4690      	mov	r8, r2
 8010df2:	f000 fad0 	bl	8011396 <__localeconv_l>
 8010df6:	6803      	ldr	r3, [r0, #0]
 8010df8:	9303      	str	r3, [sp, #12]
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	f7ef fa20 	bl	8000240 <strlen>
 8010e00:	9b03      	ldr	r3, [sp, #12]
 8010e02:	9001      	str	r0, [sp, #4]
 8010e04:	4403      	add	r3, r0
 8010e06:	f04f 0b00 	mov.w	fp, #0
 8010e0a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010e0e:	9307      	str	r3, [sp, #28]
 8010e10:	f8da 3000 	ldr.w	r3, [sl]
 8010e14:	3302      	adds	r3, #2
 8010e16:	461f      	mov	r7, r3
 8010e18:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010e1c:	2830      	cmp	r0, #48	; 0x30
 8010e1e:	d06c      	beq.n	8010efa <__gethex+0x118>
 8010e20:	f7ff ffca 	bl	8010db8 <__hexdig_fun>
 8010e24:	4604      	mov	r4, r0
 8010e26:	2800      	cmp	r0, #0
 8010e28:	d16a      	bne.n	8010f00 <__gethex+0x11e>
 8010e2a:	9a01      	ldr	r2, [sp, #4]
 8010e2c:	9903      	ldr	r1, [sp, #12]
 8010e2e:	4638      	mov	r0, r7
 8010e30:	f001 fa0f 	bl	8012252 <strncmp>
 8010e34:	2800      	cmp	r0, #0
 8010e36:	d166      	bne.n	8010f06 <__gethex+0x124>
 8010e38:	9b01      	ldr	r3, [sp, #4]
 8010e3a:	5cf8      	ldrb	r0, [r7, r3]
 8010e3c:	18fe      	adds	r6, r7, r3
 8010e3e:	f7ff ffbb 	bl	8010db8 <__hexdig_fun>
 8010e42:	2800      	cmp	r0, #0
 8010e44:	d062      	beq.n	8010f0c <__gethex+0x12a>
 8010e46:	4633      	mov	r3, r6
 8010e48:	7818      	ldrb	r0, [r3, #0]
 8010e4a:	2830      	cmp	r0, #48	; 0x30
 8010e4c:	461f      	mov	r7, r3
 8010e4e:	f103 0301 	add.w	r3, r3, #1
 8010e52:	d0f9      	beq.n	8010e48 <__gethex+0x66>
 8010e54:	f7ff ffb0 	bl	8010db8 <__hexdig_fun>
 8010e58:	fab0 f580 	clz	r5, r0
 8010e5c:	096d      	lsrs	r5, r5, #5
 8010e5e:	4634      	mov	r4, r6
 8010e60:	f04f 0b01 	mov.w	fp, #1
 8010e64:	463a      	mov	r2, r7
 8010e66:	4616      	mov	r6, r2
 8010e68:	3201      	adds	r2, #1
 8010e6a:	7830      	ldrb	r0, [r6, #0]
 8010e6c:	f7ff ffa4 	bl	8010db8 <__hexdig_fun>
 8010e70:	2800      	cmp	r0, #0
 8010e72:	d1f8      	bne.n	8010e66 <__gethex+0x84>
 8010e74:	9a01      	ldr	r2, [sp, #4]
 8010e76:	9903      	ldr	r1, [sp, #12]
 8010e78:	4630      	mov	r0, r6
 8010e7a:	f001 f9ea 	bl	8012252 <strncmp>
 8010e7e:	b950      	cbnz	r0, 8010e96 <__gethex+0xb4>
 8010e80:	b954      	cbnz	r4, 8010e98 <__gethex+0xb6>
 8010e82:	9b01      	ldr	r3, [sp, #4]
 8010e84:	18f4      	adds	r4, r6, r3
 8010e86:	4622      	mov	r2, r4
 8010e88:	4616      	mov	r6, r2
 8010e8a:	3201      	adds	r2, #1
 8010e8c:	7830      	ldrb	r0, [r6, #0]
 8010e8e:	f7ff ff93 	bl	8010db8 <__hexdig_fun>
 8010e92:	2800      	cmp	r0, #0
 8010e94:	d1f8      	bne.n	8010e88 <__gethex+0xa6>
 8010e96:	b10c      	cbz	r4, 8010e9c <__gethex+0xba>
 8010e98:	1ba4      	subs	r4, r4, r6
 8010e9a:	00a4      	lsls	r4, r4, #2
 8010e9c:	7833      	ldrb	r3, [r6, #0]
 8010e9e:	2b50      	cmp	r3, #80	; 0x50
 8010ea0:	d001      	beq.n	8010ea6 <__gethex+0xc4>
 8010ea2:	2b70      	cmp	r3, #112	; 0x70
 8010ea4:	d140      	bne.n	8010f28 <__gethex+0x146>
 8010ea6:	7873      	ldrb	r3, [r6, #1]
 8010ea8:	2b2b      	cmp	r3, #43	; 0x2b
 8010eaa:	d031      	beq.n	8010f10 <__gethex+0x12e>
 8010eac:	2b2d      	cmp	r3, #45	; 0x2d
 8010eae:	d033      	beq.n	8010f18 <__gethex+0x136>
 8010eb0:	1c71      	adds	r1, r6, #1
 8010eb2:	f04f 0900 	mov.w	r9, #0
 8010eb6:	7808      	ldrb	r0, [r1, #0]
 8010eb8:	f7ff ff7e 	bl	8010db8 <__hexdig_fun>
 8010ebc:	1e43      	subs	r3, r0, #1
 8010ebe:	b2db      	uxtb	r3, r3
 8010ec0:	2b18      	cmp	r3, #24
 8010ec2:	d831      	bhi.n	8010f28 <__gethex+0x146>
 8010ec4:	f1a0 0210 	sub.w	r2, r0, #16
 8010ec8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010ecc:	f7ff ff74 	bl	8010db8 <__hexdig_fun>
 8010ed0:	1e43      	subs	r3, r0, #1
 8010ed2:	b2db      	uxtb	r3, r3
 8010ed4:	2b18      	cmp	r3, #24
 8010ed6:	d922      	bls.n	8010f1e <__gethex+0x13c>
 8010ed8:	f1b9 0f00 	cmp.w	r9, #0
 8010edc:	d000      	beq.n	8010ee0 <__gethex+0xfe>
 8010ede:	4252      	negs	r2, r2
 8010ee0:	4414      	add	r4, r2
 8010ee2:	f8ca 1000 	str.w	r1, [sl]
 8010ee6:	b30d      	cbz	r5, 8010f2c <__gethex+0x14a>
 8010ee8:	f1bb 0f00 	cmp.w	fp, #0
 8010eec:	bf0c      	ite	eq
 8010eee:	2706      	moveq	r7, #6
 8010ef0:	2700      	movne	r7, #0
 8010ef2:	4638      	mov	r0, r7
 8010ef4:	b00b      	add	sp, #44	; 0x2c
 8010ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010efa:	f10b 0b01 	add.w	fp, fp, #1
 8010efe:	e78a      	b.n	8010e16 <__gethex+0x34>
 8010f00:	2500      	movs	r5, #0
 8010f02:	462c      	mov	r4, r5
 8010f04:	e7ae      	b.n	8010e64 <__gethex+0x82>
 8010f06:	463e      	mov	r6, r7
 8010f08:	2501      	movs	r5, #1
 8010f0a:	e7c7      	b.n	8010e9c <__gethex+0xba>
 8010f0c:	4604      	mov	r4, r0
 8010f0e:	e7fb      	b.n	8010f08 <__gethex+0x126>
 8010f10:	f04f 0900 	mov.w	r9, #0
 8010f14:	1cb1      	adds	r1, r6, #2
 8010f16:	e7ce      	b.n	8010eb6 <__gethex+0xd4>
 8010f18:	f04f 0901 	mov.w	r9, #1
 8010f1c:	e7fa      	b.n	8010f14 <__gethex+0x132>
 8010f1e:	230a      	movs	r3, #10
 8010f20:	fb03 0202 	mla	r2, r3, r2, r0
 8010f24:	3a10      	subs	r2, #16
 8010f26:	e7cf      	b.n	8010ec8 <__gethex+0xe6>
 8010f28:	4631      	mov	r1, r6
 8010f2a:	e7da      	b.n	8010ee2 <__gethex+0x100>
 8010f2c:	1bf3      	subs	r3, r6, r7
 8010f2e:	3b01      	subs	r3, #1
 8010f30:	4629      	mov	r1, r5
 8010f32:	2b07      	cmp	r3, #7
 8010f34:	dc49      	bgt.n	8010fca <__gethex+0x1e8>
 8010f36:	9802      	ldr	r0, [sp, #8]
 8010f38:	f000 fab6 	bl	80114a8 <_Balloc>
 8010f3c:	9b01      	ldr	r3, [sp, #4]
 8010f3e:	f100 0914 	add.w	r9, r0, #20
 8010f42:	f04f 0b00 	mov.w	fp, #0
 8010f46:	f1c3 0301 	rsb	r3, r3, #1
 8010f4a:	4605      	mov	r5, r0
 8010f4c:	f8cd 9010 	str.w	r9, [sp, #16]
 8010f50:	46da      	mov	sl, fp
 8010f52:	9308      	str	r3, [sp, #32]
 8010f54:	42b7      	cmp	r7, r6
 8010f56:	d33b      	bcc.n	8010fd0 <__gethex+0x1ee>
 8010f58:	9804      	ldr	r0, [sp, #16]
 8010f5a:	f840 ab04 	str.w	sl, [r0], #4
 8010f5e:	eba0 0009 	sub.w	r0, r0, r9
 8010f62:	1080      	asrs	r0, r0, #2
 8010f64:	6128      	str	r0, [r5, #16]
 8010f66:	0147      	lsls	r7, r0, #5
 8010f68:	4650      	mov	r0, sl
 8010f6a:	f000 fb61 	bl	8011630 <__hi0bits>
 8010f6e:	f8d8 6000 	ldr.w	r6, [r8]
 8010f72:	1a3f      	subs	r7, r7, r0
 8010f74:	42b7      	cmp	r7, r6
 8010f76:	dd64      	ble.n	8011042 <__gethex+0x260>
 8010f78:	1bbf      	subs	r7, r7, r6
 8010f7a:	4639      	mov	r1, r7
 8010f7c:	4628      	mov	r0, r5
 8010f7e:	f000 fe72 	bl	8011c66 <__any_on>
 8010f82:	4682      	mov	sl, r0
 8010f84:	b178      	cbz	r0, 8010fa6 <__gethex+0x1c4>
 8010f86:	1e7b      	subs	r3, r7, #1
 8010f88:	1159      	asrs	r1, r3, #5
 8010f8a:	f003 021f 	and.w	r2, r3, #31
 8010f8e:	f04f 0a01 	mov.w	sl, #1
 8010f92:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010f96:	fa0a f202 	lsl.w	r2, sl, r2
 8010f9a:	420a      	tst	r2, r1
 8010f9c:	d003      	beq.n	8010fa6 <__gethex+0x1c4>
 8010f9e:	4553      	cmp	r3, sl
 8010fa0:	dc46      	bgt.n	8011030 <__gethex+0x24e>
 8010fa2:	f04f 0a02 	mov.w	sl, #2
 8010fa6:	4639      	mov	r1, r7
 8010fa8:	4628      	mov	r0, r5
 8010faa:	f7ff fecb 	bl	8010d44 <rshift>
 8010fae:	443c      	add	r4, r7
 8010fb0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010fb4:	42a3      	cmp	r3, r4
 8010fb6:	da52      	bge.n	801105e <__gethex+0x27c>
 8010fb8:	4629      	mov	r1, r5
 8010fba:	9802      	ldr	r0, [sp, #8]
 8010fbc:	f000 faa8 	bl	8011510 <_Bfree>
 8010fc0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	6013      	str	r3, [r2, #0]
 8010fc6:	27a3      	movs	r7, #163	; 0xa3
 8010fc8:	e793      	b.n	8010ef2 <__gethex+0x110>
 8010fca:	3101      	adds	r1, #1
 8010fcc:	105b      	asrs	r3, r3, #1
 8010fce:	e7b0      	b.n	8010f32 <__gethex+0x150>
 8010fd0:	1e73      	subs	r3, r6, #1
 8010fd2:	9305      	str	r3, [sp, #20]
 8010fd4:	9a07      	ldr	r2, [sp, #28]
 8010fd6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010fda:	4293      	cmp	r3, r2
 8010fdc:	d018      	beq.n	8011010 <__gethex+0x22e>
 8010fde:	f1bb 0f20 	cmp.w	fp, #32
 8010fe2:	d107      	bne.n	8010ff4 <__gethex+0x212>
 8010fe4:	9b04      	ldr	r3, [sp, #16]
 8010fe6:	f8c3 a000 	str.w	sl, [r3]
 8010fea:	3304      	adds	r3, #4
 8010fec:	f04f 0a00 	mov.w	sl, #0
 8010ff0:	9304      	str	r3, [sp, #16]
 8010ff2:	46d3      	mov	fp, sl
 8010ff4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010ff8:	f7ff fede 	bl	8010db8 <__hexdig_fun>
 8010ffc:	f000 000f 	and.w	r0, r0, #15
 8011000:	fa00 f00b 	lsl.w	r0, r0, fp
 8011004:	ea4a 0a00 	orr.w	sl, sl, r0
 8011008:	f10b 0b04 	add.w	fp, fp, #4
 801100c:	9b05      	ldr	r3, [sp, #20]
 801100e:	e00d      	b.n	801102c <__gethex+0x24a>
 8011010:	9b05      	ldr	r3, [sp, #20]
 8011012:	9a08      	ldr	r2, [sp, #32]
 8011014:	4413      	add	r3, r2
 8011016:	42bb      	cmp	r3, r7
 8011018:	d3e1      	bcc.n	8010fde <__gethex+0x1fc>
 801101a:	4618      	mov	r0, r3
 801101c:	9a01      	ldr	r2, [sp, #4]
 801101e:	9903      	ldr	r1, [sp, #12]
 8011020:	9309      	str	r3, [sp, #36]	; 0x24
 8011022:	f001 f916 	bl	8012252 <strncmp>
 8011026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011028:	2800      	cmp	r0, #0
 801102a:	d1d8      	bne.n	8010fde <__gethex+0x1fc>
 801102c:	461e      	mov	r6, r3
 801102e:	e791      	b.n	8010f54 <__gethex+0x172>
 8011030:	1eb9      	subs	r1, r7, #2
 8011032:	4628      	mov	r0, r5
 8011034:	f000 fe17 	bl	8011c66 <__any_on>
 8011038:	2800      	cmp	r0, #0
 801103a:	d0b2      	beq.n	8010fa2 <__gethex+0x1c0>
 801103c:	f04f 0a03 	mov.w	sl, #3
 8011040:	e7b1      	b.n	8010fa6 <__gethex+0x1c4>
 8011042:	da09      	bge.n	8011058 <__gethex+0x276>
 8011044:	1bf7      	subs	r7, r6, r7
 8011046:	4629      	mov	r1, r5
 8011048:	463a      	mov	r2, r7
 801104a:	9802      	ldr	r0, [sp, #8]
 801104c:	f000 fc2c 	bl	80118a8 <__lshift>
 8011050:	1be4      	subs	r4, r4, r7
 8011052:	4605      	mov	r5, r0
 8011054:	f100 0914 	add.w	r9, r0, #20
 8011058:	f04f 0a00 	mov.w	sl, #0
 801105c:	e7a8      	b.n	8010fb0 <__gethex+0x1ce>
 801105e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011062:	42a0      	cmp	r0, r4
 8011064:	dd6a      	ble.n	801113c <__gethex+0x35a>
 8011066:	1b04      	subs	r4, r0, r4
 8011068:	42a6      	cmp	r6, r4
 801106a:	dc2e      	bgt.n	80110ca <__gethex+0x2e8>
 801106c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011070:	2b02      	cmp	r3, #2
 8011072:	d022      	beq.n	80110ba <__gethex+0x2d8>
 8011074:	2b03      	cmp	r3, #3
 8011076:	d024      	beq.n	80110c2 <__gethex+0x2e0>
 8011078:	2b01      	cmp	r3, #1
 801107a:	d115      	bne.n	80110a8 <__gethex+0x2c6>
 801107c:	42a6      	cmp	r6, r4
 801107e:	d113      	bne.n	80110a8 <__gethex+0x2c6>
 8011080:	2e01      	cmp	r6, #1
 8011082:	dc0b      	bgt.n	801109c <__gethex+0x2ba>
 8011084:	9a06      	ldr	r2, [sp, #24]
 8011086:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801108a:	6013      	str	r3, [r2, #0]
 801108c:	2301      	movs	r3, #1
 801108e:	612b      	str	r3, [r5, #16]
 8011090:	f8c9 3000 	str.w	r3, [r9]
 8011094:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011096:	2762      	movs	r7, #98	; 0x62
 8011098:	601d      	str	r5, [r3, #0]
 801109a:	e72a      	b.n	8010ef2 <__gethex+0x110>
 801109c:	1e71      	subs	r1, r6, #1
 801109e:	4628      	mov	r0, r5
 80110a0:	f000 fde1 	bl	8011c66 <__any_on>
 80110a4:	2800      	cmp	r0, #0
 80110a6:	d1ed      	bne.n	8011084 <__gethex+0x2a2>
 80110a8:	4629      	mov	r1, r5
 80110aa:	9802      	ldr	r0, [sp, #8]
 80110ac:	f000 fa30 	bl	8011510 <_Bfree>
 80110b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80110b2:	2300      	movs	r3, #0
 80110b4:	6013      	str	r3, [r2, #0]
 80110b6:	2750      	movs	r7, #80	; 0x50
 80110b8:	e71b      	b.n	8010ef2 <__gethex+0x110>
 80110ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d0e1      	beq.n	8011084 <__gethex+0x2a2>
 80110c0:	e7f2      	b.n	80110a8 <__gethex+0x2c6>
 80110c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d1dd      	bne.n	8011084 <__gethex+0x2a2>
 80110c8:	e7ee      	b.n	80110a8 <__gethex+0x2c6>
 80110ca:	1e67      	subs	r7, r4, #1
 80110cc:	f1ba 0f00 	cmp.w	sl, #0
 80110d0:	d131      	bne.n	8011136 <__gethex+0x354>
 80110d2:	b127      	cbz	r7, 80110de <__gethex+0x2fc>
 80110d4:	4639      	mov	r1, r7
 80110d6:	4628      	mov	r0, r5
 80110d8:	f000 fdc5 	bl	8011c66 <__any_on>
 80110dc:	4682      	mov	sl, r0
 80110de:	117a      	asrs	r2, r7, #5
 80110e0:	2301      	movs	r3, #1
 80110e2:	f007 071f 	and.w	r7, r7, #31
 80110e6:	fa03 f707 	lsl.w	r7, r3, r7
 80110ea:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80110ee:	4621      	mov	r1, r4
 80110f0:	421f      	tst	r7, r3
 80110f2:	4628      	mov	r0, r5
 80110f4:	bf18      	it	ne
 80110f6:	f04a 0a02 	orrne.w	sl, sl, #2
 80110fa:	1b36      	subs	r6, r6, r4
 80110fc:	f7ff fe22 	bl	8010d44 <rshift>
 8011100:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8011104:	2702      	movs	r7, #2
 8011106:	f1ba 0f00 	cmp.w	sl, #0
 801110a:	d048      	beq.n	801119e <__gethex+0x3bc>
 801110c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011110:	2b02      	cmp	r3, #2
 8011112:	d015      	beq.n	8011140 <__gethex+0x35e>
 8011114:	2b03      	cmp	r3, #3
 8011116:	d017      	beq.n	8011148 <__gethex+0x366>
 8011118:	2b01      	cmp	r3, #1
 801111a:	d109      	bne.n	8011130 <__gethex+0x34e>
 801111c:	f01a 0f02 	tst.w	sl, #2
 8011120:	d006      	beq.n	8011130 <__gethex+0x34e>
 8011122:	f8d9 3000 	ldr.w	r3, [r9]
 8011126:	ea4a 0a03 	orr.w	sl, sl, r3
 801112a:	f01a 0f01 	tst.w	sl, #1
 801112e:	d10e      	bne.n	801114e <__gethex+0x36c>
 8011130:	f047 0710 	orr.w	r7, r7, #16
 8011134:	e033      	b.n	801119e <__gethex+0x3bc>
 8011136:	f04f 0a01 	mov.w	sl, #1
 801113a:	e7d0      	b.n	80110de <__gethex+0x2fc>
 801113c:	2701      	movs	r7, #1
 801113e:	e7e2      	b.n	8011106 <__gethex+0x324>
 8011140:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011142:	f1c3 0301 	rsb	r3, r3, #1
 8011146:	9315      	str	r3, [sp, #84]	; 0x54
 8011148:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801114a:	2b00      	cmp	r3, #0
 801114c:	d0f0      	beq.n	8011130 <__gethex+0x34e>
 801114e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8011152:	f105 0314 	add.w	r3, r5, #20
 8011156:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801115a:	eb03 010a 	add.w	r1, r3, sl
 801115e:	f04f 0c00 	mov.w	ip, #0
 8011162:	4618      	mov	r0, r3
 8011164:	f853 2b04 	ldr.w	r2, [r3], #4
 8011168:	f1b2 3fff 	cmp.w	r2, #4294967295
 801116c:	d01c      	beq.n	80111a8 <__gethex+0x3c6>
 801116e:	3201      	adds	r2, #1
 8011170:	6002      	str	r2, [r0, #0]
 8011172:	2f02      	cmp	r7, #2
 8011174:	f105 0314 	add.w	r3, r5, #20
 8011178:	d138      	bne.n	80111ec <__gethex+0x40a>
 801117a:	f8d8 2000 	ldr.w	r2, [r8]
 801117e:	3a01      	subs	r2, #1
 8011180:	42b2      	cmp	r2, r6
 8011182:	d10a      	bne.n	801119a <__gethex+0x3b8>
 8011184:	1171      	asrs	r1, r6, #5
 8011186:	2201      	movs	r2, #1
 8011188:	f006 061f 	and.w	r6, r6, #31
 801118c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011190:	fa02 f606 	lsl.w	r6, r2, r6
 8011194:	421e      	tst	r6, r3
 8011196:	bf18      	it	ne
 8011198:	4617      	movne	r7, r2
 801119a:	f047 0720 	orr.w	r7, r7, #32
 801119e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80111a0:	601d      	str	r5, [r3, #0]
 80111a2:	9b06      	ldr	r3, [sp, #24]
 80111a4:	601c      	str	r4, [r3, #0]
 80111a6:	e6a4      	b.n	8010ef2 <__gethex+0x110>
 80111a8:	4299      	cmp	r1, r3
 80111aa:	f843 cc04 	str.w	ip, [r3, #-4]
 80111ae:	d8d8      	bhi.n	8011162 <__gethex+0x380>
 80111b0:	68ab      	ldr	r3, [r5, #8]
 80111b2:	4599      	cmp	r9, r3
 80111b4:	db12      	blt.n	80111dc <__gethex+0x3fa>
 80111b6:	6869      	ldr	r1, [r5, #4]
 80111b8:	9802      	ldr	r0, [sp, #8]
 80111ba:	3101      	adds	r1, #1
 80111bc:	f000 f974 	bl	80114a8 <_Balloc>
 80111c0:	692a      	ldr	r2, [r5, #16]
 80111c2:	3202      	adds	r2, #2
 80111c4:	f105 010c 	add.w	r1, r5, #12
 80111c8:	4683      	mov	fp, r0
 80111ca:	0092      	lsls	r2, r2, #2
 80111cc:	300c      	adds	r0, #12
 80111ce:	f7fc ff51 	bl	800e074 <memcpy>
 80111d2:	4629      	mov	r1, r5
 80111d4:	9802      	ldr	r0, [sp, #8]
 80111d6:	f000 f99b 	bl	8011510 <_Bfree>
 80111da:	465d      	mov	r5, fp
 80111dc:	692b      	ldr	r3, [r5, #16]
 80111de:	1c5a      	adds	r2, r3, #1
 80111e0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80111e4:	612a      	str	r2, [r5, #16]
 80111e6:	2201      	movs	r2, #1
 80111e8:	615a      	str	r2, [r3, #20]
 80111ea:	e7c2      	b.n	8011172 <__gethex+0x390>
 80111ec:	692a      	ldr	r2, [r5, #16]
 80111ee:	454a      	cmp	r2, r9
 80111f0:	dd0b      	ble.n	801120a <__gethex+0x428>
 80111f2:	2101      	movs	r1, #1
 80111f4:	4628      	mov	r0, r5
 80111f6:	f7ff fda5 	bl	8010d44 <rshift>
 80111fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80111fe:	3401      	adds	r4, #1
 8011200:	42a3      	cmp	r3, r4
 8011202:	f6ff aed9 	blt.w	8010fb8 <__gethex+0x1d6>
 8011206:	2701      	movs	r7, #1
 8011208:	e7c7      	b.n	801119a <__gethex+0x3b8>
 801120a:	f016 061f 	ands.w	r6, r6, #31
 801120e:	d0fa      	beq.n	8011206 <__gethex+0x424>
 8011210:	449a      	add	sl, r3
 8011212:	f1c6 0620 	rsb	r6, r6, #32
 8011216:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801121a:	f000 fa09 	bl	8011630 <__hi0bits>
 801121e:	42b0      	cmp	r0, r6
 8011220:	dbe7      	blt.n	80111f2 <__gethex+0x410>
 8011222:	e7f0      	b.n	8011206 <__gethex+0x424>

08011224 <L_shift>:
 8011224:	f1c2 0208 	rsb	r2, r2, #8
 8011228:	0092      	lsls	r2, r2, #2
 801122a:	b570      	push	{r4, r5, r6, lr}
 801122c:	f1c2 0620 	rsb	r6, r2, #32
 8011230:	6843      	ldr	r3, [r0, #4]
 8011232:	6804      	ldr	r4, [r0, #0]
 8011234:	fa03 f506 	lsl.w	r5, r3, r6
 8011238:	432c      	orrs	r4, r5
 801123a:	40d3      	lsrs	r3, r2
 801123c:	6004      	str	r4, [r0, #0]
 801123e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011242:	4288      	cmp	r0, r1
 8011244:	d3f4      	bcc.n	8011230 <L_shift+0xc>
 8011246:	bd70      	pop	{r4, r5, r6, pc}

08011248 <__match>:
 8011248:	b530      	push	{r4, r5, lr}
 801124a:	6803      	ldr	r3, [r0, #0]
 801124c:	3301      	adds	r3, #1
 801124e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011252:	b914      	cbnz	r4, 801125a <__match+0x12>
 8011254:	6003      	str	r3, [r0, #0]
 8011256:	2001      	movs	r0, #1
 8011258:	bd30      	pop	{r4, r5, pc}
 801125a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801125e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011262:	2d19      	cmp	r5, #25
 8011264:	bf98      	it	ls
 8011266:	3220      	addls	r2, #32
 8011268:	42a2      	cmp	r2, r4
 801126a:	d0f0      	beq.n	801124e <__match+0x6>
 801126c:	2000      	movs	r0, #0
 801126e:	e7f3      	b.n	8011258 <__match+0x10>

08011270 <__hexnan>:
 8011270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011274:	680b      	ldr	r3, [r1, #0]
 8011276:	6801      	ldr	r1, [r0, #0]
 8011278:	115f      	asrs	r7, r3, #5
 801127a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801127e:	f013 031f 	ands.w	r3, r3, #31
 8011282:	b087      	sub	sp, #28
 8011284:	bf18      	it	ne
 8011286:	3704      	addne	r7, #4
 8011288:	2500      	movs	r5, #0
 801128a:	1f3e      	subs	r6, r7, #4
 801128c:	4682      	mov	sl, r0
 801128e:	4690      	mov	r8, r2
 8011290:	9301      	str	r3, [sp, #4]
 8011292:	f847 5c04 	str.w	r5, [r7, #-4]
 8011296:	46b1      	mov	r9, r6
 8011298:	4634      	mov	r4, r6
 801129a:	9502      	str	r5, [sp, #8]
 801129c:	46ab      	mov	fp, r5
 801129e:	784a      	ldrb	r2, [r1, #1]
 80112a0:	1c4b      	adds	r3, r1, #1
 80112a2:	9303      	str	r3, [sp, #12]
 80112a4:	b342      	cbz	r2, 80112f8 <__hexnan+0x88>
 80112a6:	4610      	mov	r0, r2
 80112a8:	9105      	str	r1, [sp, #20]
 80112aa:	9204      	str	r2, [sp, #16]
 80112ac:	f7ff fd84 	bl	8010db8 <__hexdig_fun>
 80112b0:	2800      	cmp	r0, #0
 80112b2:	d143      	bne.n	801133c <__hexnan+0xcc>
 80112b4:	9a04      	ldr	r2, [sp, #16]
 80112b6:	9905      	ldr	r1, [sp, #20]
 80112b8:	2a20      	cmp	r2, #32
 80112ba:	d818      	bhi.n	80112ee <__hexnan+0x7e>
 80112bc:	9b02      	ldr	r3, [sp, #8]
 80112be:	459b      	cmp	fp, r3
 80112c0:	dd13      	ble.n	80112ea <__hexnan+0x7a>
 80112c2:	454c      	cmp	r4, r9
 80112c4:	d206      	bcs.n	80112d4 <__hexnan+0x64>
 80112c6:	2d07      	cmp	r5, #7
 80112c8:	dc04      	bgt.n	80112d4 <__hexnan+0x64>
 80112ca:	462a      	mov	r2, r5
 80112cc:	4649      	mov	r1, r9
 80112ce:	4620      	mov	r0, r4
 80112d0:	f7ff ffa8 	bl	8011224 <L_shift>
 80112d4:	4544      	cmp	r4, r8
 80112d6:	d944      	bls.n	8011362 <__hexnan+0xf2>
 80112d8:	2300      	movs	r3, #0
 80112da:	f1a4 0904 	sub.w	r9, r4, #4
 80112de:	f844 3c04 	str.w	r3, [r4, #-4]
 80112e2:	f8cd b008 	str.w	fp, [sp, #8]
 80112e6:	464c      	mov	r4, r9
 80112e8:	461d      	mov	r5, r3
 80112ea:	9903      	ldr	r1, [sp, #12]
 80112ec:	e7d7      	b.n	801129e <__hexnan+0x2e>
 80112ee:	2a29      	cmp	r2, #41	; 0x29
 80112f0:	d14a      	bne.n	8011388 <__hexnan+0x118>
 80112f2:	3102      	adds	r1, #2
 80112f4:	f8ca 1000 	str.w	r1, [sl]
 80112f8:	f1bb 0f00 	cmp.w	fp, #0
 80112fc:	d044      	beq.n	8011388 <__hexnan+0x118>
 80112fe:	454c      	cmp	r4, r9
 8011300:	d206      	bcs.n	8011310 <__hexnan+0xa0>
 8011302:	2d07      	cmp	r5, #7
 8011304:	dc04      	bgt.n	8011310 <__hexnan+0xa0>
 8011306:	462a      	mov	r2, r5
 8011308:	4649      	mov	r1, r9
 801130a:	4620      	mov	r0, r4
 801130c:	f7ff ff8a 	bl	8011224 <L_shift>
 8011310:	4544      	cmp	r4, r8
 8011312:	d928      	bls.n	8011366 <__hexnan+0xf6>
 8011314:	4643      	mov	r3, r8
 8011316:	f854 2b04 	ldr.w	r2, [r4], #4
 801131a:	f843 2b04 	str.w	r2, [r3], #4
 801131e:	42a6      	cmp	r6, r4
 8011320:	d2f9      	bcs.n	8011316 <__hexnan+0xa6>
 8011322:	2200      	movs	r2, #0
 8011324:	f843 2b04 	str.w	r2, [r3], #4
 8011328:	429e      	cmp	r6, r3
 801132a:	d2fb      	bcs.n	8011324 <__hexnan+0xb4>
 801132c:	6833      	ldr	r3, [r6, #0]
 801132e:	b91b      	cbnz	r3, 8011338 <__hexnan+0xc8>
 8011330:	4546      	cmp	r6, r8
 8011332:	d127      	bne.n	8011384 <__hexnan+0x114>
 8011334:	2301      	movs	r3, #1
 8011336:	6033      	str	r3, [r6, #0]
 8011338:	2005      	movs	r0, #5
 801133a:	e026      	b.n	801138a <__hexnan+0x11a>
 801133c:	3501      	adds	r5, #1
 801133e:	2d08      	cmp	r5, #8
 8011340:	f10b 0b01 	add.w	fp, fp, #1
 8011344:	dd06      	ble.n	8011354 <__hexnan+0xe4>
 8011346:	4544      	cmp	r4, r8
 8011348:	d9cf      	bls.n	80112ea <__hexnan+0x7a>
 801134a:	2300      	movs	r3, #0
 801134c:	f844 3c04 	str.w	r3, [r4, #-4]
 8011350:	2501      	movs	r5, #1
 8011352:	3c04      	subs	r4, #4
 8011354:	6822      	ldr	r2, [r4, #0]
 8011356:	f000 000f 	and.w	r0, r0, #15
 801135a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801135e:	6020      	str	r0, [r4, #0]
 8011360:	e7c3      	b.n	80112ea <__hexnan+0x7a>
 8011362:	2508      	movs	r5, #8
 8011364:	e7c1      	b.n	80112ea <__hexnan+0x7a>
 8011366:	9b01      	ldr	r3, [sp, #4]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d0df      	beq.n	801132c <__hexnan+0xbc>
 801136c:	f04f 32ff 	mov.w	r2, #4294967295
 8011370:	f1c3 0320 	rsb	r3, r3, #32
 8011374:	fa22 f303 	lsr.w	r3, r2, r3
 8011378:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801137c:	401a      	ands	r2, r3
 801137e:	f847 2c04 	str.w	r2, [r7, #-4]
 8011382:	e7d3      	b.n	801132c <__hexnan+0xbc>
 8011384:	3e04      	subs	r6, #4
 8011386:	e7d1      	b.n	801132c <__hexnan+0xbc>
 8011388:	2004      	movs	r0, #4
 801138a:	b007      	add	sp, #28
 801138c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011390 <__locale_ctype_ptr_l>:
 8011390:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011394:	4770      	bx	lr

08011396 <__localeconv_l>:
 8011396:	30f0      	adds	r0, #240	; 0xf0
 8011398:	4770      	bx	lr
	...

0801139c <_localeconv_r>:
 801139c:	4b04      	ldr	r3, [pc, #16]	; (80113b0 <_localeconv_r+0x14>)
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	6a18      	ldr	r0, [r3, #32]
 80113a2:	4b04      	ldr	r3, [pc, #16]	; (80113b4 <_localeconv_r+0x18>)
 80113a4:	2800      	cmp	r0, #0
 80113a6:	bf08      	it	eq
 80113a8:	4618      	moveq	r0, r3
 80113aa:	30f0      	adds	r0, #240	; 0xf0
 80113ac:	4770      	bx	lr
 80113ae:	bf00      	nop
 80113b0:	200002f0 	.word	0x200002f0
 80113b4:	20000354 	.word	0x20000354

080113b8 <__swhatbuf_r>:
 80113b8:	b570      	push	{r4, r5, r6, lr}
 80113ba:	460e      	mov	r6, r1
 80113bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113c0:	2900      	cmp	r1, #0
 80113c2:	b096      	sub	sp, #88	; 0x58
 80113c4:	4614      	mov	r4, r2
 80113c6:	461d      	mov	r5, r3
 80113c8:	da07      	bge.n	80113da <__swhatbuf_r+0x22>
 80113ca:	2300      	movs	r3, #0
 80113cc:	602b      	str	r3, [r5, #0]
 80113ce:	89b3      	ldrh	r3, [r6, #12]
 80113d0:	061a      	lsls	r2, r3, #24
 80113d2:	d410      	bmi.n	80113f6 <__swhatbuf_r+0x3e>
 80113d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80113d8:	e00e      	b.n	80113f8 <__swhatbuf_r+0x40>
 80113da:	466a      	mov	r2, sp
 80113dc:	f000 ff7a 	bl	80122d4 <_fstat_r>
 80113e0:	2800      	cmp	r0, #0
 80113e2:	dbf2      	blt.n	80113ca <__swhatbuf_r+0x12>
 80113e4:	9a01      	ldr	r2, [sp, #4]
 80113e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80113ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80113ee:	425a      	negs	r2, r3
 80113f0:	415a      	adcs	r2, r3
 80113f2:	602a      	str	r2, [r5, #0]
 80113f4:	e7ee      	b.n	80113d4 <__swhatbuf_r+0x1c>
 80113f6:	2340      	movs	r3, #64	; 0x40
 80113f8:	2000      	movs	r0, #0
 80113fa:	6023      	str	r3, [r4, #0]
 80113fc:	b016      	add	sp, #88	; 0x58
 80113fe:	bd70      	pop	{r4, r5, r6, pc}

08011400 <__smakebuf_r>:
 8011400:	898b      	ldrh	r3, [r1, #12]
 8011402:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011404:	079d      	lsls	r5, r3, #30
 8011406:	4606      	mov	r6, r0
 8011408:	460c      	mov	r4, r1
 801140a:	d507      	bpl.n	801141c <__smakebuf_r+0x1c>
 801140c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011410:	6023      	str	r3, [r4, #0]
 8011412:	6123      	str	r3, [r4, #16]
 8011414:	2301      	movs	r3, #1
 8011416:	6163      	str	r3, [r4, #20]
 8011418:	b002      	add	sp, #8
 801141a:	bd70      	pop	{r4, r5, r6, pc}
 801141c:	ab01      	add	r3, sp, #4
 801141e:	466a      	mov	r2, sp
 8011420:	f7ff ffca 	bl	80113b8 <__swhatbuf_r>
 8011424:	9900      	ldr	r1, [sp, #0]
 8011426:	4605      	mov	r5, r0
 8011428:	4630      	mov	r0, r6
 801142a:	f7fc fe93 	bl	800e154 <_malloc_r>
 801142e:	b948      	cbnz	r0, 8011444 <__smakebuf_r+0x44>
 8011430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011434:	059a      	lsls	r2, r3, #22
 8011436:	d4ef      	bmi.n	8011418 <__smakebuf_r+0x18>
 8011438:	f023 0303 	bic.w	r3, r3, #3
 801143c:	f043 0302 	orr.w	r3, r3, #2
 8011440:	81a3      	strh	r3, [r4, #12]
 8011442:	e7e3      	b.n	801140c <__smakebuf_r+0xc>
 8011444:	4b0d      	ldr	r3, [pc, #52]	; (801147c <__smakebuf_r+0x7c>)
 8011446:	62b3      	str	r3, [r6, #40]	; 0x28
 8011448:	89a3      	ldrh	r3, [r4, #12]
 801144a:	6020      	str	r0, [r4, #0]
 801144c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011450:	81a3      	strh	r3, [r4, #12]
 8011452:	9b00      	ldr	r3, [sp, #0]
 8011454:	6163      	str	r3, [r4, #20]
 8011456:	9b01      	ldr	r3, [sp, #4]
 8011458:	6120      	str	r0, [r4, #16]
 801145a:	b15b      	cbz	r3, 8011474 <__smakebuf_r+0x74>
 801145c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011460:	4630      	mov	r0, r6
 8011462:	f000 ff49 	bl	80122f8 <_isatty_r>
 8011466:	b128      	cbz	r0, 8011474 <__smakebuf_r+0x74>
 8011468:	89a3      	ldrh	r3, [r4, #12]
 801146a:	f023 0303 	bic.w	r3, r3, #3
 801146e:	f043 0301 	orr.w	r3, r3, #1
 8011472:	81a3      	strh	r3, [r4, #12]
 8011474:	89a3      	ldrh	r3, [r4, #12]
 8011476:	431d      	orrs	r5, r3
 8011478:	81a5      	strh	r5, [r4, #12]
 801147a:	e7cd      	b.n	8011418 <__smakebuf_r+0x18>
 801147c:	08010bf9 	.word	0x08010bf9

08011480 <__ascii_mbtowc>:
 8011480:	b082      	sub	sp, #8
 8011482:	b901      	cbnz	r1, 8011486 <__ascii_mbtowc+0x6>
 8011484:	a901      	add	r1, sp, #4
 8011486:	b142      	cbz	r2, 801149a <__ascii_mbtowc+0x1a>
 8011488:	b14b      	cbz	r3, 801149e <__ascii_mbtowc+0x1e>
 801148a:	7813      	ldrb	r3, [r2, #0]
 801148c:	600b      	str	r3, [r1, #0]
 801148e:	7812      	ldrb	r2, [r2, #0]
 8011490:	1c10      	adds	r0, r2, #0
 8011492:	bf18      	it	ne
 8011494:	2001      	movne	r0, #1
 8011496:	b002      	add	sp, #8
 8011498:	4770      	bx	lr
 801149a:	4610      	mov	r0, r2
 801149c:	e7fb      	b.n	8011496 <__ascii_mbtowc+0x16>
 801149e:	f06f 0001 	mvn.w	r0, #1
 80114a2:	e7f8      	b.n	8011496 <__ascii_mbtowc+0x16>

080114a4 <__malloc_lock>:
 80114a4:	4770      	bx	lr

080114a6 <__malloc_unlock>:
 80114a6:	4770      	bx	lr

080114a8 <_Balloc>:
 80114a8:	b570      	push	{r4, r5, r6, lr}
 80114aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80114ac:	4604      	mov	r4, r0
 80114ae:	460e      	mov	r6, r1
 80114b0:	b93d      	cbnz	r5, 80114c2 <_Balloc+0x1a>
 80114b2:	2010      	movs	r0, #16
 80114b4:	f7fc fdd6 	bl	800e064 <malloc>
 80114b8:	6260      	str	r0, [r4, #36]	; 0x24
 80114ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80114be:	6005      	str	r5, [r0, #0]
 80114c0:	60c5      	str	r5, [r0, #12]
 80114c2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80114c4:	68eb      	ldr	r3, [r5, #12]
 80114c6:	b183      	cbz	r3, 80114ea <_Balloc+0x42>
 80114c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114ca:	68db      	ldr	r3, [r3, #12]
 80114cc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80114d0:	b9b8      	cbnz	r0, 8011502 <_Balloc+0x5a>
 80114d2:	2101      	movs	r1, #1
 80114d4:	fa01 f506 	lsl.w	r5, r1, r6
 80114d8:	1d6a      	adds	r2, r5, #5
 80114da:	0092      	lsls	r2, r2, #2
 80114dc:	4620      	mov	r0, r4
 80114de:	f7fc fddc 	bl	800e09a <_calloc_r>
 80114e2:	b160      	cbz	r0, 80114fe <_Balloc+0x56>
 80114e4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80114e8:	e00e      	b.n	8011508 <_Balloc+0x60>
 80114ea:	2221      	movs	r2, #33	; 0x21
 80114ec:	2104      	movs	r1, #4
 80114ee:	4620      	mov	r0, r4
 80114f0:	f7fc fdd3 	bl	800e09a <_calloc_r>
 80114f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114f6:	60e8      	str	r0, [r5, #12]
 80114f8:	68db      	ldr	r3, [r3, #12]
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d1e4      	bne.n	80114c8 <_Balloc+0x20>
 80114fe:	2000      	movs	r0, #0
 8011500:	bd70      	pop	{r4, r5, r6, pc}
 8011502:	6802      	ldr	r2, [r0, #0]
 8011504:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011508:	2300      	movs	r3, #0
 801150a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801150e:	e7f7      	b.n	8011500 <_Balloc+0x58>

08011510 <_Bfree>:
 8011510:	b570      	push	{r4, r5, r6, lr}
 8011512:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011514:	4606      	mov	r6, r0
 8011516:	460d      	mov	r5, r1
 8011518:	b93c      	cbnz	r4, 801152a <_Bfree+0x1a>
 801151a:	2010      	movs	r0, #16
 801151c:	f7fc fda2 	bl	800e064 <malloc>
 8011520:	6270      	str	r0, [r6, #36]	; 0x24
 8011522:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011526:	6004      	str	r4, [r0, #0]
 8011528:	60c4      	str	r4, [r0, #12]
 801152a:	b13d      	cbz	r5, 801153c <_Bfree+0x2c>
 801152c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801152e:	686a      	ldr	r2, [r5, #4]
 8011530:	68db      	ldr	r3, [r3, #12]
 8011532:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011536:	6029      	str	r1, [r5, #0]
 8011538:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801153c:	bd70      	pop	{r4, r5, r6, pc}

0801153e <__multadd>:
 801153e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011542:	690d      	ldr	r5, [r1, #16]
 8011544:	461f      	mov	r7, r3
 8011546:	4606      	mov	r6, r0
 8011548:	460c      	mov	r4, r1
 801154a:	f101 0c14 	add.w	ip, r1, #20
 801154e:	2300      	movs	r3, #0
 8011550:	f8dc 0000 	ldr.w	r0, [ip]
 8011554:	b281      	uxth	r1, r0
 8011556:	fb02 7101 	mla	r1, r2, r1, r7
 801155a:	0c0f      	lsrs	r7, r1, #16
 801155c:	0c00      	lsrs	r0, r0, #16
 801155e:	fb02 7000 	mla	r0, r2, r0, r7
 8011562:	b289      	uxth	r1, r1
 8011564:	3301      	adds	r3, #1
 8011566:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801156a:	429d      	cmp	r5, r3
 801156c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011570:	f84c 1b04 	str.w	r1, [ip], #4
 8011574:	dcec      	bgt.n	8011550 <__multadd+0x12>
 8011576:	b1d7      	cbz	r7, 80115ae <__multadd+0x70>
 8011578:	68a3      	ldr	r3, [r4, #8]
 801157a:	42ab      	cmp	r3, r5
 801157c:	dc12      	bgt.n	80115a4 <__multadd+0x66>
 801157e:	6861      	ldr	r1, [r4, #4]
 8011580:	4630      	mov	r0, r6
 8011582:	3101      	adds	r1, #1
 8011584:	f7ff ff90 	bl	80114a8 <_Balloc>
 8011588:	6922      	ldr	r2, [r4, #16]
 801158a:	3202      	adds	r2, #2
 801158c:	f104 010c 	add.w	r1, r4, #12
 8011590:	4680      	mov	r8, r0
 8011592:	0092      	lsls	r2, r2, #2
 8011594:	300c      	adds	r0, #12
 8011596:	f7fc fd6d 	bl	800e074 <memcpy>
 801159a:	4621      	mov	r1, r4
 801159c:	4630      	mov	r0, r6
 801159e:	f7ff ffb7 	bl	8011510 <_Bfree>
 80115a2:	4644      	mov	r4, r8
 80115a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80115a8:	3501      	adds	r5, #1
 80115aa:	615f      	str	r7, [r3, #20]
 80115ac:	6125      	str	r5, [r4, #16]
 80115ae:	4620      	mov	r0, r4
 80115b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080115b4 <__s2b>:
 80115b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80115b8:	460c      	mov	r4, r1
 80115ba:	4615      	mov	r5, r2
 80115bc:	461f      	mov	r7, r3
 80115be:	2209      	movs	r2, #9
 80115c0:	3308      	adds	r3, #8
 80115c2:	4606      	mov	r6, r0
 80115c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80115c8:	2100      	movs	r1, #0
 80115ca:	2201      	movs	r2, #1
 80115cc:	429a      	cmp	r2, r3
 80115ce:	db20      	blt.n	8011612 <__s2b+0x5e>
 80115d0:	4630      	mov	r0, r6
 80115d2:	f7ff ff69 	bl	80114a8 <_Balloc>
 80115d6:	9b08      	ldr	r3, [sp, #32]
 80115d8:	6143      	str	r3, [r0, #20]
 80115da:	2d09      	cmp	r5, #9
 80115dc:	f04f 0301 	mov.w	r3, #1
 80115e0:	6103      	str	r3, [r0, #16]
 80115e2:	dd19      	ble.n	8011618 <__s2b+0x64>
 80115e4:	f104 0809 	add.w	r8, r4, #9
 80115e8:	46c1      	mov	r9, r8
 80115ea:	442c      	add	r4, r5
 80115ec:	f819 3b01 	ldrb.w	r3, [r9], #1
 80115f0:	4601      	mov	r1, r0
 80115f2:	3b30      	subs	r3, #48	; 0x30
 80115f4:	220a      	movs	r2, #10
 80115f6:	4630      	mov	r0, r6
 80115f8:	f7ff ffa1 	bl	801153e <__multadd>
 80115fc:	45a1      	cmp	r9, r4
 80115fe:	d1f5      	bne.n	80115ec <__s2b+0x38>
 8011600:	eb08 0405 	add.w	r4, r8, r5
 8011604:	3c08      	subs	r4, #8
 8011606:	1b2d      	subs	r5, r5, r4
 8011608:	1963      	adds	r3, r4, r5
 801160a:	42bb      	cmp	r3, r7
 801160c:	db07      	blt.n	801161e <__s2b+0x6a>
 801160e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011612:	0052      	lsls	r2, r2, #1
 8011614:	3101      	adds	r1, #1
 8011616:	e7d9      	b.n	80115cc <__s2b+0x18>
 8011618:	340a      	adds	r4, #10
 801161a:	2509      	movs	r5, #9
 801161c:	e7f3      	b.n	8011606 <__s2b+0x52>
 801161e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011622:	4601      	mov	r1, r0
 8011624:	3b30      	subs	r3, #48	; 0x30
 8011626:	220a      	movs	r2, #10
 8011628:	4630      	mov	r0, r6
 801162a:	f7ff ff88 	bl	801153e <__multadd>
 801162e:	e7eb      	b.n	8011608 <__s2b+0x54>

08011630 <__hi0bits>:
 8011630:	0c02      	lsrs	r2, r0, #16
 8011632:	0412      	lsls	r2, r2, #16
 8011634:	4603      	mov	r3, r0
 8011636:	b9b2      	cbnz	r2, 8011666 <__hi0bits+0x36>
 8011638:	0403      	lsls	r3, r0, #16
 801163a:	2010      	movs	r0, #16
 801163c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011640:	bf04      	itt	eq
 8011642:	021b      	lsleq	r3, r3, #8
 8011644:	3008      	addeq	r0, #8
 8011646:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801164a:	bf04      	itt	eq
 801164c:	011b      	lsleq	r3, r3, #4
 801164e:	3004      	addeq	r0, #4
 8011650:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011654:	bf04      	itt	eq
 8011656:	009b      	lsleq	r3, r3, #2
 8011658:	3002      	addeq	r0, #2
 801165a:	2b00      	cmp	r3, #0
 801165c:	db06      	blt.n	801166c <__hi0bits+0x3c>
 801165e:	005b      	lsls	r3, r3, #1
 8011660:	d503      	bpl.n	801166a <__hi0bits+0x3a>
 8011662:	3001      	adds	r0, #1
 8011664:	4770      	bx	lr
 8011666:	2000      	movs	r0, #0
 8011668:	e7e8      	b.n	801163c <__hi0bits+0xc>
 801166a:	2020      	movs	r0, #32
 801166c:	4770      	bx	lr

0801166e <__lo0bits>:
 801166e:	6803      	ldr	r3, [r0, #0]
 8011670:	f013 0207 	ands.w	r2, r3, #7
 8011674:	4601      	mov	r1, r0
 8011676:	d00b      	beq.n	8011690 <__lo0bits+0x22>
 8011678:	07da      	lsls	r2, r3, #31
 801167a:	d423      	bmi.n	80116c4 <__lo0bits+0x56>
 801167c:	0798      	lsls	r0, r3, #30
 801167e:	bf49      	itett	mi
 8011680:	085b      	lsrmi	r3, r3, #1
 8011682:	089b      	lsrpl	r3, r3, #2
 8011684:	2001      	movmi	r0, #1
 8011686:	600b      	strmi	r3, [r1, #0]
 8011688:	bf5c      	itt	pl
 801168a:	600b      	strpl	r3, [r1, #0]
 801168c:	2002      	movpl	r0, #2
 801168e:	4770      	bx	lr
 8011690:	b298      	uxth	r0, r3
 8011692:	b9a8      	cbnz	r0, 80116c0 <__lo0bits+0x52>
 8011694:	0c1b      	lsrs	r3, r3, #16
 8011696:	2010      	movs	r0, #16
 8011698:	f013 0fff 	tst.w	r3, #255	; 0xff
 801169c:	bf04      	itt	eq
 801169e:	0a1b      	lsreq	r3, r3, #8
 80116a0:	3008      	addeq	r0, #8
 80116a2:	071a      	lsls	r2, r3, #28
 80116a4:	bf04      	itt	eq
 80116a6:	091b      	lsreq	r3, r3, #4
 80116a8:	3004      	addeq	r0, #4
 80116aa:	079a      	lsls	r2, r3, #30
 80116ac:	bf04      	itt	eq
 80116ae:	089b      	lsreq	r3, r3, #2
 80116b0:	3002      	addeq	r0, #2
 80116b2:	07da      	lsls	r2, r3, #31
 80116b4:	d402      	bmi.n	80116bc <__lo0bits+0x4e>
 80116b6:	085b      	lsrs	r3, r3, #1
 80116b8:	d006      	beq.n	80116c8 <__lo0bits+0x5a>
 80116ba:	3001      	adds	r0, #1
 80116bc:	600b      	str	r3, [r1, #0]
 80116be:	4770      	bx	lr
 80116c0:	4610      	mov	r0, r2
 80116c2:	e7e9      	b.n	8011698 <__lo0bits+0x2a>
 80116c4:	2000      	movs	r0, #0
 80116c6:	4770      	bx	lr
 80116c8:	2020      	movs	r0, #32
 80116ca:	4770      	bx	lr

080116cc <__i2b>:
 80116cc:	b510      	push	{r4, lr}
 80116ce:	460c      	mov	r4, r1
 80116d0:	2101      	movs	r1, #1
 80116d2:	f7ff fee9 	bl	80114a8 <_Balloc>
 80116d6:	2201      	movs	r2, #1
 80116d8:	6144      	str	r4, [r0, #20]
 80116da:	6102      	str	r2, [r0, #16]
 80116dc:	bd10      	pop	{r4, pc}

080116de <__multiply>:
 80116de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116e2:	4614      	mov	r4, r2
 80116e4:	690a      	ldr	r2, [r1, #16]
 80116e6:	6923      	ldr	r3, [r4, #16]
 80116e8:	429a      	cmp	r2, r3
 80116ea:	bfb8      	it	lt
 80116ec:	460b      	movlt	r3, r1
 80116ee:	4688      	mov	r8, r1
 80116f0:	bfbc      	itt	lt
 80116f2:	46a0      	movlt	r8, r4
 80116f4:	461c      	movlt	r4, r3
 80116f6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80116fa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80116fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011702:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011706:	eb07 0609 	add.w	r6, r7, r9
 801170a:	42b3      	cmp	r3, r6
 801170c:	bfb8      	it	lt
 801170e:	3101      	addlt	r1, #1
 8011710:	f7ff feca 	bl	80114a8 <_Balloc>
 8011714:	f100 0514 	add.w	r5, r0, #20
 8011718:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801171c:	462b      	mov	r3, r5
 801171e:	2200      	movs	r2, #0
 8011720:	4573      	cmp	r3, lr
 8011722:	d316      	bcc.n	8011752 <__multiply+0x74>
 8011724:	f104 0214 	add.w	r2, r4, #20
 8011728:	f108 0114 	add.w	r1, r8, #20
 801172c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8011730:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011734:	9300      	str	r3, [sp, #0]
 8011736:	9b00      	ldr	r3, [sp, #0]
 8011738:	9201      	str	r2, [sp, #4]
 801173a:	4293      	cmp	r3, r2
 801173c:	d80c      	bhi.n	8011758 <__multiply+0x7a>
 801173e:	2e00      	cmp	r6, #0
 8011740:	dd03      	ble.n	801174a <__multiply+0x6c>
 8011742:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011746:	2b00      	cmp	r3, #0
 8011748:	d05d      	beq.n	8011806 <__multiply+0x128>
 801174a:	6106      	str	r6, [r0, #16]
 801174c:	b003      	add	sp, #12
 801174e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011752:	f843 2b04 	str.w	r2, [r3], #4
 8011756:	e7e3      	b.n	8011720 <__multiply+0x42>
 8011758:	f8b2 b000 	ldrh.w	fp, [r2]
 801175c:	f1bb 0f00 	cmp.w	fp, #0
 8011760:	d023      	beq.n	80117aa <__multiply+0xcc>
 8011762:	4689      	mov	r9, r1
 8011764:	46ac      	mov	ip, r5
 8011766:	f04f 0800 	mov.w	r8, #0
 801176a:	f859 4b04 	ldr.w	r4, [r9], #4
 801176e:	f8dc a000 	ldr.w	sl, [ip]
 8011772:	b2a3      	uxth	r3, r4
 8011774:	fa1f fa8a 	uxth.w	sl, sl
 8011778:	fb0b a303 	mla	r3, fp, r3, sl
 801177c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011780:	f8dc 4000 	ldr.w	r4, [ip]
 8011784:	4443      	add	r3, r8
 8011786:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801178a:	fb0b 840a 	mla	r4, fp, sl, r8
 801178e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8011792:	46e2      	mov	sl, ip
 8011794:	b29b      	uxth	r3, r3
 8011796:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801179a:	454f      	cmp	r7, r9
 801179c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80117a0:	f84a 3b04 	str.w	r3, [sl], #4
 80117a4:	d82b      	bhi.n	80117fe <__multiply+0x120>
 80117a6:	f8cc 8004 	str.w	r8, [ip, #4]
 80117aa:	9b01      	ldr	r3, [sp, #4]
 80117ac:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80117b0:	3204      	adds	r2, #4
 80117b2:	f1ba 0f00 	cmp.w	sl, #0
 80117b6:	d020      	beq.n	80117fa <__multiply+0x11c>
 80117b8:	682b      	ldr	r3, [r5, #0]
 80117ba:	4689      	mov	r9, r1
 80117bc:	46a8      	mov	r8, r5
 80117be:	f04f 0b00 	mov.w	fp, #0
 80117c2:	f8b9 c000 	ldrh.w	ip, [r9]
 80117c6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80117ca:	fb0a 440c 	mla	r4, sl, ip, r4
 80117ce:	445c      	add	r4, fp
 80117d0:	46c4      	mov	ip, r8
 80117d2:	b29b      	uxth	r3, r3
 80117d4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80117d8:	f84c 3b04 	str.w	r3, [ip], #4
 80117dc:	f859 3b04 	ldr.w	r3, [r9], #4
 80117e0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80117e4:	0c1b      	lsrs	r3, r3, #16
 80117e6:	fb0a b303 	mla	r3, sl, r3, fp
 80117ea:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80117ee:	454f      	cmp	r7, r9
 80117f0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80117f4:	d805      	bhi.n	8011802 <__multiply+0x124>
 80117f6:	f8c8 3004 	str.w	r3, [r8, #4]
 80117fa:	3504      	adds	r5, #4
 80117fc:	e79b      	b.n	8011736 <__multiply+0x58>
 80117fe:	46d4      	mov	ip, sl
 8011800:	e7b3      	b.n	801176a <__multiply+0x8c>
 8011802:	46e0      	mov	r8, ip
 8011804:	e7dd      	b.n	80117c2 <__multiply+0xe4>
 8011806:	3e01      	subs	r6, #1
 8011808:	e799      	b.n	801173e <__multiply+0x60>
	...

0801180c <__pow5mult>:
 801180c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011810:	4615      	mov	r5, r2
 8011812:	f012 0203 	ands.w	r2, r2, #3
 8011816:	4606      	mov	r6, r0
 8011818:	460f      	mov	r7, r1
 801181a:	d007      	beq.n	801182c <__pow5mult+0x20>
 801181c:	3a01      	subs	r2, #1
 801181e:	4c21      	ldr	r4, [pc, #132]	; (80118a4 <__pow5mult+0x98>)
 8011820:	2300      	movs	r3, #0
 8011822:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011826:	f7ff fe8a 	bl	801153e <__multadd>
 801182a:	4607      	mov	r7, r0
 801182c:	10ad      	asrs	r5, r5, #2
 801182e:	d035      	beq.n	801189c <__pow5mult+0x90>
 8011830:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011832:	b93c      	cbnz	r4, 8011844 <__pow5mult+0x38>
 8011834:	2010      	movs	r0, #16
 8011836:	f7fc fc15 	bl	800e064 <malloc>
 801183a:	6270      	str	r0, [r6, #36]	; 0x24
 801183c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011840:	6004      	str	r4, [r0, #0]
 8011842:	60c4      	str	r4, [r0, #12]
 8011844:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011848:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801184c:	b94c      	cbnz	r4, 8011862 <__pow5mult+0x56>
 801184e:	f240 2171 	movw	r1, #625	; 0x271
 8011852:	4630      	mov	r0, r6
 8011854:	f7ff ff3a 	bl	80116cc <__i2b>
 8011858:	2300      	movs	r3, #0
 801185a:	f8c8 0008 	str.w	r0, [r8, #8]
 801185e:	4604      	mov	r4, r0
 8011860:	6003      	str	r3, [r0, #0]
 8011862:	f04f 0800 	mov.w	r8, #0
 8011866:	07eb      	lsls	r3, r5, #31
 8011868:	d50a      	bpl.n	8011880 <__pow5mult+0x74>
 801186a:	4639      	mov	r1, r7
 801186c:	4622      	mov	r2, r4
 801186e:	4630      	mov	r0, r6
 8011870:	f7ff ff35 	bl	80116de <__multiply>
 8011874:	4639      	mov	r1, r7
 8011876:	4681      	mov	r9, r0
 8011878:	4630      	mov	r0, r6
 801187a:	f7ff fe49 	bl	8011510 <_Bfree>
 801187e:	464f      	mov	r7, r9
 8011880:	106d      	asrs	r5, r5, #1
 8011882:	d00b      	beq.n	801189c <__pow5mult+0x90>
 8011884:	6820      	ldr	r0, [r4, #0]
 8011886:	b938      	cbnz	r0, 8011898 <__pow5mult+0x8c>
 8011888:	4622      	mov	r2, r4
 801188a:	4621      	mov	r1, r4
 801188c:	4630      	mov	r0, r6
 801188e:	f7ff ff26 	bl	80116de <__multiply>
 8011892:	6020      	str	r0, [r4, #0]
 8011894:	f8c0 8000 	str.w	r8, [r0]
 8011898:	4604      	mov	r4, r0
 801189a:	e7e4      	b.n	8011866 <__pow5mult+0x5a>
 801189c:	4638      	mov	r0, r7
 801189e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118a2:	bf00      	nop
 80118a4:	08012880 	.word	0x08012880

080118a8 <__lshift>:
 80118a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118ac:	460c      	mov	r4, r1
 80118ae:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80118b2:	6923      	ldr	r3, [r4, #16]
 80118b4:	6849      	ldr	r1, [r1, #4]
 80118b6:	eb0a 0903 	add.w	r9, sl, r3
 80118ba:	68a3      	ldr	r3, [r4, #8]
 80118bc:	4607      	mov	r7, r0
 80118be:	4616      	mov	r6, r2
 80118c0:	f109 0501 	add.w	r5, r9, #1
 80118c4:	42ab      	cmp	r3, r5
 80118c6:	db32      	blt.n	801192e <__lshift+0x86>
 80118c8:	4638      	mov	r0, r7
 80118ca:	f7ff fded 	bl	80114a8 <_Balloc>
 80118ce:	2300      	movs	r3, #0
 80118d0:	4680      	mov	r8, r0
 80118d2:	f100 0114 	add.w	r1, r0, #20
 80118d6:	461a      	mov	r2, r3
 80118d8:	4553      	cmp	r3, sl
 80118da:	db2b      	blt.n	8011934 <__lshift+0x8c>
 80118dc:	6920      	ldr	r0, [r4, #16]
 80118de:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80118e2:	f104 0314 	add.w	r3, r4, #20
 80118e6:	f016 021f 	ands.w	r2, r6, #31
 80118ea:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80118ee:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80118f2:	d025      	beq.n	8011940 <__lshift+0x98>
 80118f4:	f1c2 0e20 	rsb	lr, r2, #32
 80118f8:	2000      	movs	r0, #0
 80118fa:	681e      	ldr	r6, [r3, #0]
 80118fc:	468a      	mov	sl, r1
 80118fe:	4096      	lsls	r6, r2
 8011900:	4330      	orrs	r0, r6
 8011902:	f84a 0b04 	str.w	r0, [sl], #4
 8011906:	f853 0b04 	ldr.w	r0, [r3], #4
 801190a:	459c      	cmp	ip, r3
 801190c:	fa20 f00e 	lsr.w	r0, r0, lr
 8011910:	d814      	bhi.n	801193c <__lshift+0x94>
 8011912:	6048      	str	r0, [r1, #4]
 8011914:	b108      	cbz	r0, 801191a <__lshift+0x72>
 8011916:	f109 0502 	add.w	r5, r9, #2
 801191a:	3d01      	subs	r5, #1
 801191c:	4638      	mov	r0, r7
 801191e:	f8c8 5010 	str.w	r5, [r8, #16]
 8011922:	4621      	mov	r1, r4
 8011924:	f7ff fdf4 	bl	8011510 <_Bfree>
 8011928:	4640      	mov	r0, r8
 801192a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801192e:	3101      	adds	r1, #1
 8011930:	005b      	lsls	r3, r3, #1
 8011932:	e7c7      	b.n	80118c4 <__lshift+0x1c>
 8011934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011938:	3301      	adds	r3, #1
 801193a:	e7cd      	b.n	80118d8 <__lshift+0x30>
 801193c:	4651      	mov	r1, sl
 801193e:	e7dc      	b.n	80118fa <__lshift+0x52>
 8011940:	3904      	subs	r1, #4
 8011942:	f853 2b04 	ldr.w	r2, [r3], #4
 8011946:	f841 2f04 	str.w	r2, [r1, #4]!
 801194a:	459c      	cmp	ip, r3
 801194c:	d8f9      	bhi.n	8011942 <__lshift+0x9a>
 801194e:	e7e4      	b.n	801191a <__lshift+0x72>

08011950 <__mcmp>:
 8011950:	6903      	ldr	r3, [r0, #16]
 8011952:	690a      	ldr	r2, [r1, #16]
 8011954:	1a9b      	subs	r3, r3, r2
 8011956:	b530      	push	{r4, r5, lr}
 8011958:	d10c      	bne.n	8011974 <__mcmp+0x24>
 801195a:	0092      	lsls	r2, r2, #2
 801195c:	3014      	adds	r0, #20
 801195e:	3114      	adds	r1, #20
 8011960:	1884      	adds	r4, r0, r2
 8011962:	4411      	add	r1, r2
 8011964:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011968:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801196c:	4295      	cmp	r5, r2
 801196e:	d003      	beq.n	8011978 <__mcmp+0x28>
 8011970:	d305      	bcc.n	801197e <__mcmp+0x2e>
 8011972:	2301      	movs	r3, #1
 8011974:	4618      	mov	r0, r3
 8011976:	bd30      	pop	{r4, r5, pc}
 8011978:	42a0      	cmp	r0, r4
 801197a:	d3f3      	bcc.n	8011964 <__mcmp+0x14>
 801197c:	e7fa      	b.n	8011974 <__mcmp+0x24>
 801197e:	f04f 33ff 	mov.w	r3, #4294967295
 8011982:	e7f7      	b.n	8011974 <__mcmp+0x24>

08011984 <__mdiff>:
 8011984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011988:	460d      	mov	r5, r1
 801198a:	4607      	mov	r7, r0
 801198c:	4611      	mov	r1, r2
 801198e:	4628      	mov	r0, r5
 8011990:	4614      	mov	r4, r2
 8011992:	f7ff ffdd 	bl	8011950 <__mcmp>
 8011996:	1e06      	subs	r6, r0, #0
 8011998:	d108      	bne.n	80119ac <__mdiff+0x28>
 801199a:	4631      	mov	r1, r6
 801199c:	4638      	mov	r0, r7
 801199e:	f7ff fd83 	bl	80114a8 <_Balloc>
 80119a2:	2301      	movs	r3, #1
 80119a4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80119a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119ac:	bfa4      	itt	ge
 80119ae:	4623      	movge	r3, r4
 80119b0:	462c      	movge	r4, r5
 80119b2:	4638      	mov	r0, r7
 80119b4:	6861      	ldr	r1, [r4, #4]
 80119b6:	bfa6      	itte	ge
 80119b8:	461d      	movge	r5, r3
 80119ba:	2600      	movge	r6, #0
 80119bc:	2601      	movlt	r6, #1
 80119be:	f7ff fd73 	bl	80114a8 <_Balloc>
 80119c2:	692b      	ldr	r3, [r5, #16]
 80119c4:	60c6      	str	r6, [r0, #12]
 80119c6:	6926      	ldr	r6, [r4, #16]
 80119c8:	f105 0914 	add.w	r9, r5, #20
 80119cc:	f104 0214 	add.w	r2, r4, #20
 80119d0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80119d4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80119d8:	f100 0514 	add.w	r5, r0, #20
 80119dc:	f04f 0e00 	mov.w	lr, #0
 80119e0:	f852 ab04 	ldr.w	sl, [r2], #4
 80119e4:	f859 4b04 	ldr.w	r4, [r9], #4
 80119e8:	fa1e f18a 	uxtah	r1, lr, sl
 80119ec:	b2a3      	uxth	r3, r4
 80119ee:	1ac9      	subs	r1, r1, r3
 80119f0:	0c23      	lsrs	r3, r4, #16
 80119f2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80119f6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80119fa:	b289      	uxth	r1, r1
 80119fc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8011a00:	45c8      	cmp	r8, r9
 8011a02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011a06:	4694      	mov	ip, r2
 8011a08:	f845 3b04 	str.w	r3, [r5], #4
 8011a0c:	d8e8      	bhi.n	80119e0 <__mdiff+0x5c>
 8011a0e:	45bc      	cmp	ip, r7
 8011a10:	d304      	bcc.n	8011a1c <__mdiff+0x98>
 8011a12:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8011a16:	b183      	cbz	r3, 8011a3a <__mdiff+0xb6>
 8011a18:	6106      	str	r6, [r0, #16]
 8011a1a:	e7c5      	b.n	80119a8 <__mdiff+0x24>
 8011a1c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011a20:	fa1e f381 	uxtah	r3, lr, r1
 8011a24:	141a      	asrs	r2, r3, #16
 8011a26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011a2a:	b29b      	uxth	r3, r3
 8011a2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a30:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8011a34:	f845 3b04 	str.w	r3, [r5], #4
 8011a38:	e7e9      	b.n	8011a0e <__mdiff+0x8a>
 8011a3a:	3e01      	subs	r6, #1
 8011a3c:	e7e9      	b.n	8011a12 <__mdiff+0x8e>
	...

08011a40 <__ulp>:
 8011a40:	4b12      	ldr	r3, [pc, #72]	; (8011a8c <__ulp+0x4c>)
 8011a42:	ee10 2a90 	vmov	r2, s1
 8011a46:	401a      	ands	r2, r3
 8011a48:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	dd04      	ble.n	8011a5a <__ulp+0x1a>
 8011a50:	2000      	movs	r0, #0
 8011a52:	4619      	mov	r1, r3
 8011a54:	ec41 0b10 	vmov	d0, r0, r1
 8011a58:	4770      	bx	lr
 8011a5a:	425b      	negs	r3, r3
 8011a5c:	151b      	asrs	r3, r3, #20
 8011a5e:	2b13      	cmp	r3, #19
 8011a60:	f04f 0000 	mov.w	r0, #0
 8011a64:	f04f 0100 	mov.w	r1, #0
 8011a68:	dc04      	bgt.n	8011a74 <__ulp+0x34>
 8011a6a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011a6e:	fa42 f103 	asr.w	r1, r2, r3
 8011a72:	e7ef      	b.n	8011a54 <__ulp+0x14>
 8011a74:	3b14      	subs	r3, #20
 8011a76:	2b1e      	cmp	r3, #30
 8011a78:	f04f 0201 	mov.w	r2, #1
 8011a7c:	bfda      	itte	le
 8011a7e:	f1c3 031f 	rsble	r3, r3, #31
 8011a82:	fa02 f303 	lslle.w	r3, r2, r3
 8011a86:	4613      	movgt	r3, r2
 8011a88:	4618      	mov	r0, r3
 8011a8a:	e7e3      	b.n	8011a54 <__ulp+0x14>
 8011a8c:	7ff00000 	.word	0x7ff00000

08011a90 <__b2d>:
 8011a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a92:	6905      	ldr	r5, [r0, #16]
 8011a94:	f100 0714 	add.w	r7, r0, #20
 8011a98:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011a9c:	1f2e      	subs	r6, r5, #4
 8011a9e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011aa2:	4620      	mov	r0, r4
 8011aa4:	f7ff fdc4 	bl	8011630 <__hi0bits>
 8011aa8:	f1c0 0320 	rsb	r3, r0, #32
 8011aac:	280a      	cmp	r0, #10
 8011aae:	600b      	str	r3, [r1, #0]
 8011ab0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8011b28 <__b2d+0x98>
 8011ab4:	dc14      	bgt.n	8011ae0 <__b2d+0x50>
 8011ab6:	f1c0 0e0b 	rsb	lr, r0, #11
 8011aba:	fa24 f10e 	lsr.w	r1, r4, lr
 8011abe:	42b7      	cmp	r7, r6
 8011ac0:	ea41 030c 	orr.w	r3, r1, ip
 8011ac4:	bf34      	ite	cc
 8011ac6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011aca:	2100      	movcs	r1, #0
 8011acc:	3015      	adds	r0, #21
 8011ace:	fa04 f000 	lsl.w	r0, r4, r0
 8011ad2:	fa21 f10e 	lsr.w	r1, r1, lr
 8011ad6:	ea40 0201 	orr.w	r2, r0, r1
 8011ada:	ec43 2b10 	vmov	d0, r2, r3
 8011ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ae0:	42b7      	cmp	r7, r6
 8011ae2:	bf3a      	itte	cc
 8011ae4:	f1a5 0608 	subcc.w	r6, r5, #8
 8011ae8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011aec:	2100      	movcs	r1, #0
 8011aee:	380b      	subs	r0, #11
 8011af0:	d015      	beq.n	8011b1e <__b2d+0x8e>
 8011af2:	4084      	lsls	r4, r0
 8011af4:	f1c0 0520 	rsb	r5, r0, #32
 8011af8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8011afc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8011b00:	42be      	cmp	r6, r7
 8011b02:	fa21 fc05 	lsr.w	ip, r1, r5
 8011b06:	ea44 030c 	orr.w	r3, r4, ip
 8011b0a:	bf8c      	ite	hi
 8011b0c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011b10:	2400      	movls	r4, #0
 8011b12:	fa01 f000 	lsl.w	r0, r1, r0
 8011b16:	40ec      	lsrs	r4, r5
 8011b18:	ea40 0204 	orr.w	r2, r0, r4
 8011b1c:	e7dd      	b.n	8011ada <__b2d+0x4a>
 8011b1e:	ea44 030c 	orr.w	r3, r4, ip
 8011b22:	460a      	mov	r2, r1
 8011b24:	e7d9      	b.n	8011ada <__b2d+0x4a>
 8011b26:	bf00      	nop
 8011b28:	3ff00000 	.word	0x3ff00000

08011b2c <__d2b>:
 8011b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011b30:	460e      	mov	r6, r1
 8011b32:	2101      	movs	r1, #1
 8011b34:	ec59 8b10 	vmov	r8, r9, d0
 8011b38:	4615      	mov	r5, r2
 8011b3a:	f7ff fcb5 	bl	80114a8 <_Balloc>
 8011b3e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011b42:	4607      	mov	r7, r0
 8011b44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011b48:	bb34      	cbnz	r4, 8011b98 <__d2b+0x6c>
 8011b4a:	9301      	str	r3, [sp, #4]
 8011b4c:	f1b8 0300 	subs.w	r3, r8, #0
 8011b50:	d027      	beq.n	8011ba2 <__d2b+0x76>
 8011b52:	a802      	add	r0, sp, #8
 8011b54:	f840 3d08 	str.w	r3, [r0, #-8]!
 8011b58:	f7ff fd89 	bl	801166e <__lo0bits>
 8011b5c:	9900      	ldr	r1, [sp, #0]
 8011b5e:	b1f0      	cbz	r0, 8011b9e <__d2b+0x72>
 8011b60:	9a01      	ldr	r2, [sp, #4]
 8011b62:	f1c0 0320 	rsb	r3, r0, #32
 8011b66:	fa02 f303 	lsl.w	r3, r2, r3
 8011b6a:	430b      	orrs	r3, r1
 8011b6c:	40c2      	lsrs	r2, r0
 8011b6e:	617b      	str	r3, [r7, #20]
 8011b70:	9201      	str	r2, [sp, #4]
 8011b72:	9b01      	ldr	r3, [sp, #4]
 8011b74:	61bb      	str	r3, [r7, #24]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	bf14      	ite	ne
 8011b7a:	2102      	movne	r1, #2
 8011b7c:	2101      	moveq	r1, #1
 8011b7e:	6139      	str	r1, [r7, #16]
 8011b80:	b1c4      	cbz	r4, 8011bb4 <__d2b+0x88>
 8011b82:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011b86:	4404      	add	r4, r0
 8011b88:	6034      	str	r4, [r6, #0]
 8011b8a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011b8e:	6028      	str	r0, [r5, #0]
 8011b90:	4638      	mov	r0, r7
 8011b92:	b003      	add	sp, #12
 8011b94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b9c:	e7d5      	b.n	8011b4a <__d2b+0x1e>
 8011b9e:	6179      	str	r1, [r7, #20]
 8011ba0:	e7e7      	b.n	8011b72 <__d2b+0x46>
 8011ba2:	a801      	add	r0, sp, #4
 8011ba4:	f7ff fd63 	bl	801166e <__lo0bits>
 8011ba8:	9b01      	ldr	r3, [sp, #4]
 8011baa:	617b      	str	r3, [r7, #20]
 8011bac:	2101      	movs	r1, #1
 8011bae:	6139      	str	r1, [r7, #16]
 8011bb0:	3020      	adds	r0, #32
 8011bb2:	e7e5      	b.n	8011b80 <__d2b+0x54>
 8011bb4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011bb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011bbc:	6030      	str	r0, [r6, #0]
 8011bbe:	6918      	ldr	r0, [r3, #16]
 8011bc0:	f7ff fd36 	bl	8011630 <__hi0bits>
 8011bc4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011bc8:	e7e1      	b.n	8011b8e <__d2b+0x62>

08011bca <__ratio>:
 8011bca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bce:	4688      	mov	r8, r1
 8011bd0:	4669      	mov	r1, sp
 8011bd2:	4681      	mov	r9, r0
 8011bd4:	f7ff ff5c 	bl	8011a90 <__b2d>
 8011bd8:	a901      	add	r1, sp, #4
 8011bda:	4640      	mov	r0, r8
 8011bdc:	ec57 6b10 	vmov	r6, r7, d0
 8011be0:	ee10 4a10 	vmov	r4, s0
 8011be4:	f7ff ff54 	bl	8011a90 <__b2d>
 8011be8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011bec:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011bf0:	eba3 0c02 	sub.w	ip, r3, r2
 8011bf4:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011bf8:	1a9b      	subs	r3, r3, r2
 8011bfa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011bfe:	ec51 0b10 	vmov	r0, r1, d0
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	ee10 aa10 	vmov	sl, s0
 8011c08:	bfce      	itee	gt
 8011c0a:	463a      	movgt	r2, r7
 8011c0c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011c10:	460a      	movle	r2, r1
 8011c12:	463d      	mov	r5, r7
 8011c14:	468b      	mov	fp, r1
 8011c16:	bfcc      	ite	gt
 8011c18:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8011c1c:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011c20:	ec45 4b17 	vmov	d7, r4, r5
 8011c24:	ec4b ab16 	vmov	d6, sl, fp
 8011c28:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8011c2c:	b003      	add	sp, #12
 8011c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011c32 <__copybits>:
 8011c32:	3901      	subs	r1, #1
 8011c34:	b510      	push	{r4, lr}
 8011c36:	1149      	asrs	r1, r1, #5
 8011c38:	6914      	ldr	r4, [r2, #16]
 8011c3a:	3101      	adds	r1, #1
 8011c3c:	f102 0314 	add.w	r3, r2, #20
 8011c40:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011c44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011c48:	42a3      	cmp	r3, r4
 8011c4a:	4602      	mov	r2, r0
 8011c4c:	d303      	bcc.n	8011c56 <__copybits+0x24>
 8011c4e:	2300      	movs	r3, #0
 8011c50:	428a      	cmp	r2, r1
 8011c52:	d305      	bcc.n	8011c60 <__copybits+0x2e>
 8011c54:	bd10      	pop	{r4, pc}
 8011c56:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c5a:	f840 2b04 	str.w	r2, [r0], #4
 8011c5e:	e7f3      	b.n	8011c48 <__copybits+0x16>
 8011c60:	f842 3b04 	str.w	r3, [r2], #4
 8011c64:	e7f4      	b.n	8011c50 <__copybits+0x1e>

08011c66 <__any_on>:
 8011c66:	f100 0214 	add.w	r2, r0, #20
 8011c6a:	6900      	ldr	r0, [r0, #16]
 8011c6c:	114b      	asrs	r3, r1, #5
 8011c6e:	4298      	cmp	r0, r3
 8011c70:	b510      	push	{r4, lr}
 8011c72:	db11      	blt.n	8011c98 <__any_on+0x32>
 8011c74:	dd0a      	ble.n	8011c8c <__any_on+0x26>
 8011c76:	f011 011f 	ands.w	r1, r1, #31
 8011c7a:	d007      	beq.n	8011c8c <__any_on+0x26>
 8011c7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011c80:	fa24 f001 	lsr.w	r0, r4, r1
 8011c84:	fa00 f101 	lsl.w	r1, r0, r1
 8011c88:	428c      	cmp	r4, r1
 8011c8a:	d10b      	bne.n	8011ca4 <__any_on+0x3e>
 8011c8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011c90:	4293      	cmp	r3, r2
 8011c92:	d803      	bhi.n	8011c9c <__any_on+0x36>
 8011c94:	2000      	movs	r0, #0
 8011c96:	bd10      	pop	{r4, pc}
 8011c98:	4603      	mov	r3, r0
 8011c9a:	e7f7      	b.n	8011c8c <__any_on+0x26>
 8011c9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011ca0:	2900      	cmp	r1, #0
 8011ca2:	d0f5      	beq.n	8011c90 <__any_on+0x2a>
 8011ca4:	2001      	movs	r0, #1
 8011ca6:	e7f6      	b.n	8011c96 <__any_on+0x30>

08011ca8 <__ssputs_r>:
 8011ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cac:	688e      	ldr	r6, [r1, #8]
 8011cae:	429e      	cmp	r6, r3
 8011cb0:	4682      	mov	sl, r0
 8011cb2:	460c      	mov	r4, r1
 8011cb4:	4690      	mov	r8, r2
 8011cb6:	4699      	mov	r9, r3
 8011cb8:	d837      	bhi.n	8011d2a <__ssputs_r+0x82>
 8011cba:	898a      	ldrh	r2, [r1, #12]
 8011cbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011cc0:	d031      	beq.n	8011d26 <__ssputs_r+0x7e>
 8011cc2:	6825      	ldr	r5, [r4, #0]
 8011cc4:	6909      	ldr	r1, [r1, #16]
 8011cc6:	1a6f      	subs	r7, r5, r1
 8011cc8:	6965      	ldr	r5, [r4, #20]
 8011cca:	2302      	movs	r3, #2
 8011ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011cd0:	fb95 f5f3 	sdiv	r5, r5, r3
 8011cd4:	f109 0301 	add.w	r3, r9, #1
 8011cd8:	443b      	add	r3, r7
 8011cda:	429d      	cmp	r5, r3
 8011cdc:	bf38      	it	cc
 8011cde:	461d      	movcc	r5, r3
 8011ce0:	0553      	lsls	r3, r2, #21
 8011ce2:	d530      	bpl.n	8011d46 <__ssputs_r+0x9e>
 8011ce4:	4629      	mov	r1, r5
 8011ce6:	f7fc fa35 	bl	800e154 <_malloc_r>
 8011cea:	4606      	mov	r6, r0
 8011cec:	b950      	cbnz	r0, 8011d04 <__ssputs_r+0x5c>
 8011cee:	230c      	movs	r3, #12
 8011cf0:	f8ca 3000 	str.w	r3, [sl]
 8011cf4:	89a3      	ldrh	r3, [r4, #12]
 8011cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cfa:	81a3      	strh	r3, [r4, #12]
 8011cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8011d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d04:	463a      	mov	r2, r7
 8011d06:	6921      	ldr	r1, [r4, #16]
 8011d08:	f7fc f9b4 	bl	800e074 <memcpy>
 8011d0c:	89a3      	ldrh	r3, [r4, #12]
 8011d0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d16:	81a3      	strh	r3, [r4, #12]
 8011d18:	6126      	str	r6, [r4, #16]
 8011d1a:	6165      	str	r5, [r4, #20]
 8011d1c:	443e      	add	r6, r7
 8011d1e:	1bed      	subs	r5, r5, r7
 8011d20:	6026      	str	r6, [r4, #0]
 8011d22:	60a5      	str	r5, [r4, #8]
 8011d24:	464e      	mov	r6, r9
 8011d26:	454e      	cmp	r6, r9
 8011d28:	d900      	bls.n	8011d2c <__ssputs_r+0x84>
 8011d2a:	464e      	mov	r6, r9
 8011d2c:	4632      	mov	r2, r6
 8011d2e:	4641      	mov	r1, r8
 8011d30:	6820      	ldr	r0, [r4, #0]
 8011d32:	f000 fb03 	bl	801233c <memmove>
 8011d36:	68a3      	ldr	r3, [r4, #8]
 8011d38:	1b9b      	subs	r3, r3, r6
 8011d3a:	60a3      	str	r3, [r4, #8]
 8011d3c:	6823      	ldr	r3, [r4, #0]
 8011d3e:	441e      	add	r6, r3
 8011d40:	6026      	str	r6, [r4, #0]
 8011d42:	2000      	movs	r0, #0
 8011d44:	e7dc      	b.n	8011d00 <__ssputs_r+0x58>
 8011d46:	462a      	mov	r2, r5
 8011d48:	f000 fb11 	bl	801236e <_realloc_r>
 8011d4c:	4606      	mov	r6, r0
 8011d4e:	2800      	cmp	r0, #0
 8011d50:	d1e2      	bne.n	8011d18 <__ssputs_r+0x70>
 8011d52:	6921      	ldr	r1, [r4, #16]
 8011d54:	4650      	mov	r0, sl
 8011d56:	f7fc f9af 	bl	800e0b8 <_free_r>
 8011d5a:	e7c8      	b.n	8011cee <__ssputs_r+0x46>

08011d5c <_svfiprintf_r>:
 8011d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d60:	461d      	mov	r5, r3
 8011d62:	898b      	ldrh	r3, [r1, #12]
 8011d64:	061f      	lsls	r7, r3, #24
 8011d66:	b09d      	sub	sp, #116	; 0x74
 8011d68:	4680      	mov	r8, r0
 8011d6a:	460c      	mov	r4, r1
 8011d6c:	4616      	mov	r6, r2
 8011d6e:	d50f      	bpl.n	8011d90 <_svfiprintf_r+0x34>
 8011d70:	690b      	ldr	r3, [r1, #16]
 8011d72:	b96b      	cbnz	r3, 8011d90 <_svfiprintf_r+0x34>
 8011d74:	2140      	movs	r1, #64	; 0x40
 8011d76:	f7fc f9ed 	bl	800e154 <_malloc_r>
 8011d7a:	6020      	str	r0, [r4, #0]
 8011d7c:	6120      	str	r0, [r4, #16]
 8011d7e:	b928      	cbnz	r0, 8011d8c <_svfiprintf_r+0x30>
 8011d80:	230c      	movs	r3, #12
 8011d82:	f8c8 3000 	str.w	r3, [r8]
 8011d86:	f04f 30ff 	mov.w	r0, #4294967295
 8011d8a:	e0c8      	b.n	8011f1e <_svfiprintf_r+0x1c2>
 8011d8c:	2340      	movs	r3, #64	; 0x40
 8011d8e:	6163      	str	r3, [r4, #20]
 8011d90:	2300      	movs	r3, #0
 8011d92:	9309      	str	r3, [sp, #36]	; 0x24
 8011d94:	2320      	movs	r3, #32
 8011d96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011d9a:	2330      	movs	r3, #48	; 0x30
 8011d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011da0:	9503      	str	r5, [sp, #12]
 8011da2:	f04f 0b01 	mov.w	fp, #1
 8011da6:	4637      	mov	r7, r6
 8011da8:	463d      	mov	r5, r7
 8011daa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011dae:	b10b      	cbz	r3, 8011db4 <_svfiprintf_r+0x58>
 8011db0:	2b25      	cmp	r3, #37	; 0x25
 8011db2:	d13e      	bne.n	8011e32 <_svfiprintf_r+0xd6>
 8011db4:	ebb7 0a06 	subs.w	sl, r7, r6
 8011db8:	d00b      	beq.n	8011dd2 <_svfiprintf_r+0x76>
 8011dba:	4653      	mov	r3, sl
 8011dbc:	4632      	mov	r2, r6
 8011dbe:	4621      	mov	r1, r4
 8011dc0:	4640      	mov	r0, r8
 8011dc2:	f7ff ff71 	bl	8011ca8 <__ssputs_r>
 8011dc6:	3001      	adds	r0, #1
 8011dc8:	f000 80a4 	beq.w	8011f14 <_svfiprintf_r+0x1b8>
 8011dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011dce:	4453      	add	r3, sl
 8011dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8011dd2:	783b      	ldrb	r3, [r7, #0]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	f000 809d 	beq.w	8011f14 <_svfiprintf_r+0x1b8>
 8011dda:	2300      	movs	r3, #0
 8011ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8011de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011de4:	9304      	str	r3, [sp, #16]
 8011de6:	9307      	str	r3, [sp, #28]
 8011de8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011dec:	931a      	str	r3, [sp, #104]	; 0x68
 8011dee:	462f      	mov	r7, r5
 8011df0:	2205      	movs	r2, #5
 8011df2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011df6:	4850      	ldr	r0, [pc, #320]	; (8011f38 <_svfiprintf_r+0x1dc>)
 8011df8:	f7ee fa2a 	bl	8000250 <memchr>
 8011dfc:	9b04      	ldr	r3, [sp, #16]
 8011dfe:	b9d0      	cbnz	r0, 8011e36 <_svfiprintf_r+0xda>
 8011e00:	06d9      	lsls	r1, r3, #27
 8011e02:	bf44      	itt	mi
 8011e04:	2220      	movmi	r2, #32
 8011e06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e0a:	071a      	lsls	r2, r3, #28
 8011e0c:	bf44      	itt	mi
 8011e0e:	222b      	movmi	r2, #43	; 0x2b
 8011e10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e14:	782a      	ldrb	r2, [r5, #0]
 8011e16:	2a2a      	cmp	r2, #42	; 0x2a
 8011e18:	d015      	beq.n	8011e46 <_svfiprintf_r+0xea>
 8011e1a:	9a07      	ldr	r2, [sp, #28]
 8011e1c:	462f      	mov	r7, r5
 8011e1e:	2000      	movs	r0, #0
 8011e20:	250a      	movs	r5, #10
 8011e22:	4639      	mov	r1, r7
 8011e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011e28:	3b30      	subs	r3, #48	; 0x30
 8011e2a:	2b09      	cmp	r3, #9
 8011e2c:	d94d      	bls.n	8011eca <_svfiprintf_r+0x16e>
 8011e2e:	b1b8      	cbz	r0, 8011e60 <_svfiprintf_r+0x104>
 8011e30:	e00f      	b.n	8011e52 <_svfiprintf_r+0xf6>
 8011e32:	462f      	mov	r7, r5
 8011e34:	e7b8      	b.n	8011da8 <_svfiprintf_r+0x4c>
 8011e36:	4a40      	ldr	r2, [pc, #256]	; (8011f38 <_svfiprintf_r+0x1dc>)
 8011e38:	1a80      	subs	r0, r0, r2
 8011e3a:	fa0b f000 	lsl.w	r0, fp, r0
 8011e3e:	4318      	orrs	r0, r3
 8011e40:	9004      	str	r0, [sp, #16]
 8011e42:	463d      	mov	r5, r7
 8011e44:	e7d3      	b.n	8011dee <_svfiprintf_r+0x92>
 8011e46:	9a03      	ldr	r2, [sp, #12]
 8011e48:	1d11      	adds	r1, r2, #4
 8011e4a:	6812      	ldr	r2, [r2, #0]
 8011e4c:	9103      	str	r1, [sp, #12]
 8011e4e:	2a00      	cmp	r2, #0
 8011e50:	db01      	blt.n	8011e56 <_svfiprintf_r+0xfa>
 8011e52:	9207      	str	r2, [sp, #28]
 8011e54:	e004      	b.n	8011e60 <_svfiprintf_r+0x104>
 8011e56:	4252      	negs	r2, r2
 8011e58:	f043 0302 	orr.w	r3, r3, #2
 8011e5c:	9207      	str	r2, [sp, #28]
 8011e5e:	9304      	str	r3, [sp, #16]
 8011e60:	783b      	ldrb	r3, [r7, #0]
 8011e62:	2b2e      	cmp	r3, #46	; 0x2e
 8011e64:	d10c      	bne.n	8011e80 <_svfiprintf_r+0x124>
 8011e66:	787b      	ldrb	r3, [r7, #1]
 8011e68:	2b2a      	cmp	r3, #42	; 0x2a
 8011e6a:	d133      	bne.n	8011ed4 <_svfiprintf_r+0x178>
 8011e6c:	9b03      	ldr	r3, [sp, #12]
 8011e6e:	1d1a      	adds	r2, r3, #4
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	9203      	str	r2, [sp, #12]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	bfb8      	it	lt
 8011e78:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e7c:	3702      	adds	r7, #2
 8011e7e:	9305      	str	r3, [sp, #20]
 8011e80:	4d2e      	ldr	r5, [pc, #184]	; (8011f3c <_svfiprintf_r+0x1e0>)
 8011e82:	7839      	ldrb	r1, [r7, #0]
 8011e84:	2203      	movs	r2, #3
 8011e86:	4628      	mov	r0, r5
 8011e88:	f7ee f9e2 	bl	8000250 <memchr>
 8011e8c:	b138      	cbz	r0, 8011e9e <_svfiprintf_r+0x142>
 8011e8e:	2340      	movs	r3, #64	; 0x40
 8011e90:	1b40      	subs	r0, r0, r5
 8011e92:	fa03 f000 	lsl.w	r0, r3, r0
 8011e96:	9b04      	ldr	r3, [sp, #16]
 8011e98:	4303      	orrs	r3, r0
 8011e9a:	3701      	adds	r7, #1
 8011e9c:	9304      	str	r3, [sp, #16]
 8011e9e:	7839      	ldrb	r1, [r7, #0]
 8011ea0:	4827      	ldr	r0, [pc, #156]	; (8011f40 <_svfiprintf_r+0x1e4>)
 8011ea2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011ea6:	2206      	movs	r2, #6
 8011ea8:	1c7e      	adds	r6, r7, #1
 8011eaa:	f7ee f9d1 	bl	8000250 <memchr>
 8011eae:	2800      	cmp	r0, #0
 8011eb0:	d038      	beq.n	8011f24 <_svfiprintf_r+0x1c8>
 8011eb2:	4b24      	ldr	r3, [pc, #144]	; (8011f44 <_svfiprintf_r+0x1e8>)
 8011eb4:	bb13      	cbnz	r3, 8011efc <_svfiprintf_r+0x1a0>
 8011eb6:	9b03      	ldr	r3, [sp, #12]
 8011eb8:	3307      	adds	r3, #7
 8011eba:	f023 0307 	bic.w	r3, r3, #7
 8011ebe:	3308      	adds	r3, #8
 8011ec0:	9303      	str	r3, [sp, #12]
 8011ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ec4:	444b      	add	r3, r9
 8011ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ec8:	e76d      	b.n	8011da6 <_svfiprintf_r+0x4a>
 8011eca:	fb05 3202 	mla	r2, r5, r2, r3
 8011ece:	2001      	movs	r0, #1
 8011ed0:	460f      	mov	r7, r1
 8011ed2:	e7a6      	b.n	8011e22 <_svfiprintf_r+0xc6>
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	3701      	adds	r7, #1
 8011ed8:	9305      	str	r3, [sp, #20]
 8011eda:	4619      	mov	r1, r3
 8011edc:	250a      	movs	r5, #10
 8011ede:	4638      	mov	r0, r7
 8011ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ee4:	3a30      	subs	r2, #48	; 0x30
 8011ee6:	2a09      	cmp	r2, #9
 8011ee8:	d903      	bls.n	8011ef2 <_svfiprintf_r+0x196>
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d0c8      	beq.n	8011e80 <_svfiprintf_r+0x124>
 8011eee:	9105      	str	r1, [sp, #20]
 8011ef0:	e7c6      	b.n	8011e80 <_svfiprintf_r+0x124>
 8011ef2:	fb05 2101 	mla	r1, r5, r1, r2
 8011ef6:	2301      	movs	r3, #1
 8011ef8:	4607      	mov	r7, r0
 8011efa:	e7f0      	b.n	8011ede <_svfiprintf_r+0x182>
 8011efc:	ab03      	add	r3, sp, #12
 8011efe:	9300      	str	r3, [sp, #0]
 8011f00:	4622      	mov	r2, r4
 8011f02:	4b11      	ldr	r3, [pc, #68]	; (8011f48 <_svfiprintf_r+0x1ec>)
 8011f04:	a904      	add	r1, sp, #16
 8011f06:	4640      	mov	r0, r8
 8011f08:	f7fc fa06 	bl	800e318 <_printf_float>
 8011f0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011f10:	4681      	mov	r9, r0
 8011f12:	d1d6      	bne.n	8011ec2 <_svfiprintf_r+0x166>
 8011f14:	89a3      	ldrh	r3, [r4, #12]
 8011f16:	065b      	lsls	r3, r3, #25
 8011f18:	f53f af35 	bmi.w	8011d86 <_svfiprintf_r+0x2a>
 8011f1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011f1e:	b01d      	add	sp, #116	; 0x74
 8011f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f24:	ab03      	add	r3, sp, #12
 8011f26:	9300      	str	r3, [sp, #0]
 8011f28:	4622      	mov	r2, r4
 8011f2a:	4b07      	ldr	r3, [pc, #28]	; (8011f48 <_svfiprintf_r+0x1ec>)
 8011f2c:	a904      	add	r1, sp, #16
 8011f2e:	4640      	mov	r0, r8
 8011f30:	f7fc fc94 	bl	800e85c <_printf_i>
 8011f34:	e7ea      	b.n	8011f0c <_svfiprintf_r+0x1b0>
 8011f36:	bf00      	nop
 8011f38:	0801288c 	.word	0x0801288c
 8011f3c:	08012892 	.word	0x08012892
 8011f40:	08012896 	.word	0x08012896
 8011f44:	0800e319 	.word	0x0800e319
 8011f48:	08011ca9 	.word	0x08011ca9

08011f4c <__sfputc_r>:
 8011f4c:	6893      	ldr	r3, [r2, #8]
 8011f4e:	3b01      	subs	r3, #1
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	b410      	push	{r4}
 8011f54:	6093      	str	r3, [r2, #8]
 8011f56:	da08      	bge.n	8011f6a <__sfputc_r+0x1e>
 8011f58:	6994      	ldr	r4, [r2, #24]
 8011f5a:	42a3      	cmp	r3, r4
 8011f5c:	db01      	blt.n	8011f62 <__sfputc_r+0x16>
 8011f5e:	290a      	cmp	r1, #10
 8011f60:	d103      	bne.n	8011f6a <__sfputc_r+0x1e>
 8011f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f66:	f7fd bed9 	b.w	800fd1c <__swbuf_r>
 8011f6a:	6813      	ldr	r3, [r2, #0]
 8011f6c:	1c58      	adds	r0, r3, #1
 8011f6e:	6010      	str	r0, [r2, #0]
 8011f70:	7019      	strb	r1, [r3, #0]
 8011f72:	4608      	mov	r0, r1
 8011f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f78:	4770      	bx	lr

08011f7a <__sfputs_r>:
 8011f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f7c:	4606      	mov	r6, r0
 8011f7e:	460f      	mov	r7, r1
 8011f80:	4614      	mov	r4, r2
 8011f82:	18d5      	adds	r5, r2, r3
 8011f84:	42ac      	cmp	r4, r5
 8011f86:	d101      	bne.n	8011f8c <__sfputs_r+0x12>
 8011f88:	2000      	movs	r0, #0
 8011f8a:	e007      	b.n	8011f9c <__sfputs_r+0x22>
 8011f8c:	463a      	mov	r2, r7
 8011f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f92:	4630      	mov	r0, r6
 8011f94:	f7ff ffda 	bl	8011f4c <__sfputc_r>
 8011f98:	1c43      	adds	r3, r0, #1
 8011f9a:	d1f3      	bne.n	8011f84 <__sfputs_r+0xa>
 8011f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011fa0 <_vfiprintf_r>:
 8011fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fa4:	460c      	mov	r4, r1
 8011fa6:	b09d      	sub	sp, #116	; 0x74
 8011fa8:	4617      	mov	r7, r2
 8011faa:	461d      	mov	r5, r3
 8011fac:	4606      	mov	r6, r0
 8011fae:	b118      	cbz	r0, 8011fb8 <_vfiprintf_r+0x18>
 8011fb0:	6983      	ldr	r3, [r0, #24]
 8011fb2:	b90b      	cbnz	r3, 8011fb8 <_vfiprintf_r+0x18>
 8011fb4:	f7fe fe3c 	bl	8010c30 <__sinit>
 8011fb8:	4b7c      	ldr	r3, [pc, #496]	; (80121ac <_vfiprintf_r+0x20c>)
 8011fba:	429c      	cmp	r4, r3
 8011fbc:	d158      	bne.n	8012070 <_vfiprintf_r+0xd0>
 8011fbe:	6874      	ldr	r4, [r6, #4]
 8011fc0:	89a3      	ldrh	r3, [r4, #12]
 8011fc2:	0718      	lsls	r0, r3, #28
 8011fc4:	d55e      	bpl.n	8012084 <_vfiprintf_r+0xe4>
 8011fc6:	6923      	ldr	r3, [r4, #16]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d05b      	beq.n	8012084 <_vfiprintf_r+0xe4>
 8011fcc:	2300      	movs	r3, #0
 8011fce:	9309      	str	r3, [sp, #36]	; 0x24
 8011fd0:	2320      	movs	r3, #32
 8011fd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011fd6:	2330      	movs	r3, #48	; 0x30
 8011fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011fdc:	9503      	str	r5, [sp, #12]
 8011fde:	f04f 0b01 	mov.w	fp, #1
 8011fe2:	46b8      	mov	r8, r7
 8011fe4:	4645      	mov	r5, r8
 8011fe6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011fea:	b10b      	cbz	r3, 8011ff0 <_vfiprintf_r+0x50>
 8011fec:	2b25      	cmp	r3, #37	; 0x25
 8011fee:	d154      	bne.n	801209a <_vfiprintf_r+0xfa>
 8011ff0:	ebb8 0a07 	subs.w	sl, r8, r7
 8011ff4:	d00b      	beq.n	801200e <_vfiprintf_r+0x6e>
 8011ff6:	4653      	mov	r3, sl
 8011ff8:	463a      	mov	r2, r7
 8011ffa:	4621      	mov	r1, r4
 8011ffc:	4630      	mov	r0, r6
 8011ffe:	f7ff ffbc 	bl	8011f7a <__sfputs_r>
 8012002:	3001      	adds	r0, #1
 8012004:	f000 80c2 	beq.w	801218c <_vfiprintf_r+0x1ec>
 8012008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801200a:	4453      	add	r3, sl
 801200c:	9309      	str	r3, [sp, #36]	; 0x24
 801200e:	f898 3000 	ldrb.w	r3, [r8]
 8012012:	2b00      	cmp	r3, #0
 8012014:	f000 80ba 	beq.w	801218c <_vfiprintf_r+0x1ec>
 8012018:	2300      	movs	r3, #0
 801201a:	f04f 32ff 	mov.w	r2, #4294967295
 801201e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012022:	9304      	str	r3, [sp, #16]
 8012024:	9307      	str	r3, [sp, #28]
 8012026:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801202a:	931a      	str	r3, [sp, #104]	; 0x68
 801202c:	46a8      	mov	r8, r5
 801202e:	2205      	movs	r2, #5
 8012030:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012034:	485e      	ldr	r0, [pc, #376]	; (80121b0 <_vfiprintf_r+0x210>)
 8012036:	f7ee f90b 	bl	8000250 <memchr>
 801203a:	9b04      	ldr	r3, [sp, #16]
 801203c:	bb78      	cbnz	r0, 801209e <_vfiprintf_r+0xfe>
 801203e:	06d9      	lsls	r1, r3, #27
 8012040:	bf44      	itt	mi
 8012042:	2220      	movmi	r2, #32
 8012044:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012048:	071a      	lsls	r2, r3, #28
 801204a:	bf44      	itt	mi
 801204c:	222b      	movmi	r2, #43	; 0x2b
 801204e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012052:	782a      	ldrb	r2, [r5, #0]
 8012054:	2a2a      	cmp	r2, #42	; 0x2a
 8012056:	d02a      	beq.n	80120ae <_vfiprintf_r+0x10e>
 8012058:	9a07      	ldr	r2, [sp, #28]
 801205a:	46a8      	mov	r8, r5
 801205c:	2000      	movs	r0, #0
 801205e:	250a      	movs	r5, #10
 8012060:	4641      	mov	r1, r8
 8012062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012066:	3b30      	subs	r3, #48	; 0x30
 8012068:	2b09      	cmp	r3, #9
 801206a:	d969      	bls.n	8012140 <_vfiprintf_r+0x1a0>
 801206c:	b360      	cbz	r0, 80120c8 <_vfiprintf_r+0x128>
 801206e:	e024      	b.n	80120ba <_vfiprintf_r+0x11a>
 8012070:	4b50      	ldr	r3, [pc, #320]	; (80121b4 <_vfiprintf_r+0x214>)
 8012072:	429c      	cmp	r4, r3
 8012074:	d101      	bne.n	801207a <_vfiprintf_r+0xda>
 8012076:	68b4      	ldr	r4, [r6, #8]
 8012078:	e7a2      	b.n	8011fc0 <_vfiprintf_r+0x20>
 801207a:	4b4f      	ldr	r3, [pc, #316]	; (80121b8 <_vfiprintf_r+0x218>)
 801207c:	429c      	cmp	r4, r3
 801207e:	bf08      	it	eq
 8012080:	68f4      	ldreq	r4, [r6, #12]
 8012082:	e79d      	b.n	8011fc0 <_vfiprintf_r+0x20>
 8012084:	4621      	mov	r1, r4
 8012086:	4630      	mov	r0, r6
 8012088:	f7fd fe9a 	bl	800fdc0 <__swsetup_r>
 801208c:	2800      	cmp	r0, #0
 801208e:	d09d      	beq.n	8011fcc <_vfiprintf_r+0x2c>
 8012090:	f04f 30ff 	mov.w	r0, #4294967295
 8012094:	b01d      	add	sp, #116	; 0x74
 8012096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801209a:	46a8      	mov	r8, r5
 801209c:	e7a2      	b.n	8011fe4 <_vfiprintf_r+0x44>
 801209e:	4a44      	ldr	r2, [pc, #272]	; (80121b0 <_vfiprintf_r+0x210>)
 80120a0:	1a80      	subs	r0, r0, r2
 80120a2:	fa0b f000 	lsl.w	r0, fp, r0
 80120a6:	4318      	orrs	r0, r3
 80120a8:	9004      	str	r0, [sp, #16]
 80120aa:	4645      	mov	r5, r8
 80120ac:	e7be      	b.n	801202c <_vfiprintf_r+0x8c>
 80120ae:	9a03      	ldr	r2, [sp, #12]
 80120b0:	1d11      	adds	r1, r2, #4
 80120b2:	6812      	ldr	r2, [r2, #0]
 80120b4:	9103      	str	r1, [sp, #12]
 80120b6:	2a00      	cmp	r2, #0
 80120b8:	db01      	blt.n	80120be <_vfiprintf_r+0x11e>
 80120ba:	9207      	str	r2, [sp, #28]
 80120bc:	e004      	b.n	80120c8 <_vfiprintf_r+0x128>
 80120be:	4252      	negs	r2, r2
 80120c0:	f043 0302 	orr.w	r3, r3, #2
 80120c4:	9207      	str	r2, [sp, #28]
 80120c6:	9304      	str	r3, [sp, #16]
 80120c8:	f898 3000 	ldrb.w	r3, [r8]
 80120cc:	2b2e      	cmp	r3, #46	; 0x2e
 80120ce:	d10e      	bne.n	80120ee <_vfiprintf_r+0x14e>
 80120d0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80120d4:	2b2a      	cmp	r3, #42	; 0x2a
 80120d6:	d138      	bne.n	801214a <_vfiprintf_r+0x1aa>
 80120d8:	9b03      	ldr	r3, [sp, #12]
 80120da:	1d1a      	adds	r2, r3, #4
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	9203      	str	r2, [sp, #12]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	bfb8      	it	lt
 80120e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80120e8:	f108 0802 	add.w	r8, r8, #2
 80120ec:	9305      	str	r3, [sp, #20]
 80120ee:	4d33      	ldr	r5, [pc, #204]	; (80121bc <_vfiprintf_r+0x21c>)
 80120f0:	f898 1000 	ldrb.w	r1, [r8]
 80120f4:	2203      	movs	r2, #3
 80120f6:	4628      	mov	r0, r5
 80120f8:	f7ee f8aa 	bl	8000250 <memchr>
 80120fc:	b140      	cbz	r0, 8012110 <_vfiprintf_r+0x170>
 80120fe:	2340      	movs	r3, #64	; 0x40
 8012100:	1b40      	subs	r0, r0, r5
 8012102:	fa03 f000 	lsl.w	r0, r3, r0
 8012106:	9b04      	ldr	r3, [sp, #16]
 8012108:	4303      	orrs	r3, r0
 801210a:	f108 0801 	add.w	r8, r8, #1
 801210e:	9304      	str	r3, [sp, #16]
 8012110:	f898 1000 	ldrb.w	r1, [r8]
 8012114:	482a      	ldr	r0, [pc, #168]	; (80121c0 <_vfiprintf_r+0x220>)
 8012116:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801211a:	2206      	movs	r2, #6
 801211c:	f108 0701 	add.w	r7, r8, #1
 8012120:	f7ee f896 	bl	8000250 <memchr>
 8012124:	2800      	cmp	r0, #0
 8012126:	d037      	beq.n	8012198 <_vfiprintf_r+0x1f8>
 8012128:	4b26      	ldr	r3, [pc, #152]	; (80121c4 <_vfiprintf_r+0x224>)
 801212a:	bb1b      	cbnz	r3, 8012174 <_vfiprintf_r+0x1d4>
 801212c:	9b03      	ldr	r3, [sp, #12]
 801212e:	3307      	adds	r3, #7
 8012130:	f023 0307 	bic.w	r3, r3, #7
 8012134:	3308      	adds	r3, #8
 8012136:	9303      	str	r3, [sp, #12]
 8012138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801213a:	444b      	add	r3, r9
 801213c:	9309      	str	r3, [sp, #36]	; 0x24
 801213e:	e750      	b.n	8011fe2 <_vfiprintf_r+0x42>
 8012140:	fb05 3202 	mla	r2, r5, r2, r3
 8012144:	2001      	movs	r0, #1
 8012146:	4688      	mov	r8, r1
 8012148:	e78a      	b.n	8012060 <_vfiprintf_r+0xc0>
 801214a:	2300      	movs	r3, #0
 801214c:	f108 0801 	add.w	r8, r8, #1
 8012150:	9305      	str	r3, [sp, #20]
 8012152:	4619      	mov	r1, r3
 8012154:	250a      	movs	r5, #10
 8012156:	4640      	mov	r0, r8
 8012158:	f810 2b01 	ldrb.w	r2, [r0], #1
 801215c:	3a30      	subs	r2, #48	; 0x30
 801215e:	2a09      	cmp	r2, #9
 8012160:	d903      	bls.n	801216a <_vfiprintf_r+0x1ca>
 8012162:	2b00      	cmp	r3, #0
 8012164:	d0c3      	beq.n	80120ee <_vfiprintf_r+0x14e>
 8012166:	9105      	str	r1, [sp, #20]
 8012168:	e7c1      	b.n	80120ee <_vfiprintf_r+0x14e>
 801216a:	fb05 2101 	mla	r1, r5, r1, r2
 801216e:	2301      	movs	r3, #1
 8012170:	4680      	mov	r8, r0
 8012172:	e7f0      	b.n	8012156 <_vfiprintf_r+0x1b6>
 8012174:	ab03      	add	r3, sp, #12
 8012176:	9300      	str	r3, [sp, #0]
 8012178:	4622      	mov	r2, r4
 801217a:	4b13      	ldr	r3, [pc, #76]	; (80121c8 <_vfiprintf_r+0x228>)
 801217c:	a904      	add	r1, sp, #16
 801217e:	4630      	mov	r0, r6
 8012180:	f7fc f8ca 	bl	800e318 <_printf_float>
 8012184:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012188:	4681      	mov	r9, r0
 801218a:	d1d5      	bne.n	8012138 <_vfiprintf_r+0x198>
 801218c:	89a3      	ldrh	r3, [r4, #12]
 801218e:	065b      	lsls	r3, r3, #25
 8012190:	f53f af7e 	bmi.w	8012090 <_vfiprintf_r+0xf0>
 8012194:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012196:	e77d      	b.n	8012094 <_vfiprintf_r+0xf4>
 8012198:	ab03      	add	r3, sp, #12
 801219a:	9300      	str	r3, [sp, #0]
 801219c:	4622      	mov	r2, r4
 801219e:	4b0a      	ldr	r3, [pc, #40]	; (80121c8 <_vfiprintf_r+0x228>)
 80121a0:	a904      	add	r1, sp, #16
 80121a2:	4630      	mov	r0, r6
 80121a4:	f7fc fb5a 	bl	800e85c <_printf_i>
 80121a8:	e7ec      	b.n	8012184 <_vfiprintf_r+0x1e4>
 80121aa:	bf00      	nop
 80121ac:	08012740 	.word	0x08012740
 80121b0:	0801288c 	.word	0x0801288c
 80121b4:	08012760 	.word	0x08012760
 80121b8:	08012720 	.word	0x08012720
 80121bc:	08012892 	.word	0x08012892
 80121c0:	08012896 	.word	0x08012896
 80121c4:	0800e319 	.word	0x0800e319
 80121c8:	08011f7b 	.word	0x08011f7b

080121cc <__sread>:
 80121cc:	b510      	push	{r4, lr}
 80121ce:	460c      	mov	r4, r1
 80121d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121d4:	f000 f8f2 	bl	80123bc <_read_r>
 80121d8:	2800      	cmp	r0, #0
 80121da:	bfab      	itete	ge
 80121dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80121de:	89a3      	ldrhlt	r3, [r4, #12]
 80121e0:	181b      	addge	r3, r3, r0
 80121e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80121e6:	bfac      	ite	ge
 80121e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80121ea:	81a3      	strhlt	r3, [r4, #12]
 80121ec:	bd10      	pop	{r4, pc}

080121ee <__swrite>:
 80121ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121f2:	461f      	mov	r7, r3
 80121f4:	898b      	ldrh	r3, [r1, #12]
 80121f6:	05db      	lsls	r3, r3, #23
 80121f8:	4605      	mov	r5, r0
 80121fa:	460c      	mov	r4, r1
 80121fc:	4616      	mov	r6, r2
 80121fe:	d505      	bpl.n	801220c <__swrite+0x1e>
 8012200:	2302      	movs	r3, #2
 8012202:	2200      	movs	r2, #0
 8012204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012208:	f000 f886 	bl	8012318 <_lseek_r>
 801220c:	89a3      	ldrh	r3, [r4, #12]
 801220e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012212:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012216:	81a3      	strh	r3, [r4, #12]
 8012218:	4632      	mov	r2, r6
 801221a:	463b      	mov	r3, r7
 801221c:	4628      	mov	r0, r5
 801221e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012222:	f000 b835 	b.w	8012290 <_write_r>

08012226 <__sseek>:
 8012226:	b510      	push	{r4, lr}
 8012228:	460c      	mov	r4, r1
 801222a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801222e:	f000 f873 	bl	8012318 <_lseek_r>
 8012232:	1c43      	adds	r3, r0, #1
 8012234:	89a3      	ldrh	r3, [r4, #12]
 8012236:	bf15      	itete	ne
 8012238:	6560      	strne	r0, [r4, #84]	; 0x54
 801223a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801223e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012242:	81a3      	strheq	r3, [r4, #12]
 8012244:	bf18      	it	ne
 8012246:	81a3      	strhne	r3, [r4, #12]
 8012248:	bd10      	pop	{r4, pc}

0801224a <__sclose>:
 801224a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801224e:	f000 b831 	b.w	80122b4 <_close_r>

08012252 <strncmp>:
 8012252:	b510      	push	{r4, lr}
 8012254:	b16a      	cbz	r2, 8012272 <strncmp+0x20>
 8012256:	3901      	subs	r1, #1
 8012258:	1884      	adds	r4, r0, r2
 801225a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801225e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012262:	4293      	cmp	r3, r2
 8012264:	d103      	bne.n	801226e <strncmp+0x1c>
 8012266:	42a0      	cmp	r0, r4
 8012268:	d001      	beq.n	801226e <strncmp+0x1c>
 801226a:	2b00      	cmp	r3, #0
 801226c:	d1f5      	bne.n	801225a <strncmp+0x8>
 801226e:	1a98      	subs	r0, r3, r2
 8012270:	bd10      	pop	{r4, pc}
 8012272:	4610      	mov	r0, r2
 8012274:	e7fc      	b.n	8012270 <strncmp+0x1e>

08012276 <__ascii_wctomb>:
 8012276:	b149      	cbz	r1, 801228c <__ascii_wctomb+0x16>
 8012278:	2aff      	cmp	r2, #255	; 0xff
 801227a:	bf85      	ittet	hi
 801227c:	238a      	movhi	r3, #138	; 0x8a
 801227e:	6003      	strhi	r3, [r0, #0]
 8012280:	700a      	strbls	r2, [r1, #0]
 8012282:	f04f 30ff 	movhi.w	r0, #4294967295
 8012286:	bf98      	it	ls
 8012288:	2001      	movls	r0, #1
 801228a:	4770      	bx	lr
 801228c:	4608      	mov	r0, r1
 801228e:	4770      	bx	lr

08012290 <_write_r>:
 8012290:	b538      	push	{r3, r4, r5, lr}
 8012292:	4c07      	ldr	r4, [pc, #28]	; (80122b0 <_write_r+0x20>)
 8012294:	4605      	mov	r5, r0
 8012296:	4608      	mov	r0, r1
 8012298:	4611      	mov	r1, r2
 801229a:	2200      	movs	r2, #0
 801229c:	6022      	str	r2, [r4, #0]
 801229e:	461a      	mov	r2, r3
 80122a0:	f7fb f8ba 	bl	800d418 <_write>
 80122a4:	1c43      	adds	r3, r0, #1
 80122a6:	d102      	bne.n	80122ae <_write_r+0x1e>
 80122a8:	6823      	ldr	r3, [r4, #0]
 80122aa:	b103      	cbz	r3, 80122ae <_write_r+0x1e>
 80122ac:	602b      	str	r3, [r5, #0]
 80122ae:	bd38      	pop	{r3, r4, r5, pc}
 80122b0:	2000eb5c 	.word	0x2000eb5c

080122b4 <_close_r>:
 80122b4:	b538      	push	{r3, r4, r5, lr}
 80122b6:	4c06      	ldr	r4, [pc, #24]	; (80122d0 <_close_r+0x1c>)
 80122b8:	2300      	movs	r3, #0
 80122ba:	4605      	mov	r5, r0
 80122bc:	4608      	mov	r0, r1
 80122be:	6023      	str	r3, [r4, #0]
 80122c0:	f000 f896 	bl	80123f0 <_close>
 80122c4:	1c43      	adds	r3, r0, #1
 80122c6:	d102      	bne.n	80122ce <_close_r+0x1a>
 80122c8:	6823      	ldr	r3, [r4, #0]
 80122ca:	b103      	cbz	r3, 80122ce <_close_r+0x1a>
 80122cc:	602b      	str	r3, [r5, #0]
 80122ce:	bd38      	pop	{r3, r4, r5, pc}
 80122d0:	2000eb5c 	.word	0x2000eb5c

080122d4 <_fstat_r>:
 80122d4:	b538      	push	{r3, r4, r5, lr}
 80122d6:	4c07      	ldr	r4, [pc, #28]	; (80122f4 <_fstat_r+0x20>)
 80122d8:	2300      	movs	r3, #0
 80122da:	4605      	mov	r5, r0
 80122dc:	4608      	mov	r0, r1
 80122de:	4611      	mov	r1, r2
 80122e0:	6023      	str	r3, [r4, #0]
 80122e2:	f000 f88d 	bl	8012400 <_fstat>
 80122e6:	1c43      	adds	r3, r0, #1
 80122e8:	d102      	bne.n	80122f0 <_fstat_r+0x1c>
 80122ea:	6823      	ldr	r3, [r4, #0]
 80122ec:	b103      	cbz	r3, 80122f0 <_fstat_r+0x1c>
 80122ee:	602b      	str	r3, [r5, #0]
 80122f0:	bd38      	pop	{r3, r4, r5, pc}
 80122f2:	bf00      	nop
 80122f4:	2000eb5c 	.word	0x2000eb5c

080122f8 <_isatty_r>:
 80122f8:	b538      	push	{r3, r4, r5, lr}
 80122fa:	4c06      	ldr	r4, [pc, #24]	; (8012314 <_isatty_r+0x1c>)
 80122fc:	2300      	movs	r3, #0
 80122fe:	4605      	mov	r5, r0
 8012300:	4608      	mov	r0, r1
 8012302:	6023      	str	r3, [r4, #0]
 8012304:	f000 f88c 	bl	8012420 <_isatty>
 8012308:	1c43      	adds	r3, r0, #1
 801230a:	d102      	bne.n	8012312 <_isatty_r+0x1a>
 801230c:	6823      	ldr	r3, [r4, #0]
 801230e:	b103      	cbz	r3, 8012312 <_isatty_r+0x1a>
 8012310:	602b      	str	r3, [r5, #0]
 8012312:	bd38      	pop	{r3, r4, r5, pc}
 8012314:	2000eb5c 	.word	0x2000eb5c

08012318 <_lseek_r>:
 8012318:	b538      	push	{r3, r4, r5, lr}
 801231a:	4c07      	ldr	r4, [pc, #28]	; (8012338 <_lseek_r+0x20>)
 801231c:	4605      	mov	r5, r0
 801231e:	4608      	mov	r0, r1
 8012320:	4611      	mov	r1, r2
 8012322:	2200      	movs	r2, #0
 8012324:	6022      	str	r2, [r4, #0]
 8012326:	461a      	mov	r2, r3
 8012328:	f000 f88a 	bl	8012440 <_lseek>
 801232c:	1c43      	adds	r3, r0, #1
 801232e:	d102      	bne.n	8012336 <_lseek_r+0x1e>
 8012330:	6823      	ldr	r3, [r4, #0]
 8012332:	b103      	cbz	r3, 8012336 <_lseek_r+0x1e>
 8012334:	602b      	str	r3, [r5, #0]
 8012336:	bd38      	pop	{r3, r4, r5, pc}
 8012338:	2000eb5c 	.word	0x2000eb5c

0801233c <memmove>:
 801233c:	4288      	cmp	r0, r1
 801233e:	b510      	push	{r4, lr}
 8012340:	eb01 0302 	add.w	r3, r1, r2
 8012344:	d807      	bhi.n	8012356 <memmove+0x1a>
 8012346:	1e42      	subs	r2, r0, #1
 8012348:	4299      	cmp	r1, r3
 801234a:	d00a      	beq.n	8012362 <memmove+0x26>
 801234c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012350:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012354:	e7f8      	b.n	8012348 <memmove+0xc>
 8012356:	4283      	cmp	r3, r0
 8012358:	d9f5      	bls.n	8012346 <memmove+0xa>
 801235a:	1881      	adds	r1, r0, r2
 801235c:	1ad2      	subs	r2, r2, r3
 801235e:	42d3      	cmn	r3, r2
 8012360:	d100      	bne.n	8012364 <memmove+0x28>
 8012362:	bd10      	pop	{r4, pc}
 8012364:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012368:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801236c:	e7f7      	b.n	801235e <memmove+0x22>

0801236e <_realloc_r>:
 801236e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012370:	4607      	mov	r7, r0
 8012372:	4614      	mov	r4, r2
 8012374:	460e      	mov	r6, r1
 8012376:	b921      	cbnz	r1, 8012382 <_realloc_r+0x14>
 8012378:	4611      	mov	r1, r2
 801237a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801237e:	f7fb bee9 	b.w	800e154 <_malloc_r>
 8012382:	b922      	cbnz	r2, 801238e <_realloc_r+0x20>
 8012384:	f7fb fe98 	bl	800e0b8 <_free_r>
 8012388:	4625      	mov	r5, r4
 801238a:	4628      	mov	r0, r5
 801238c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801238e:	f000 f827 	bl	80123e0 <_malloc_usable_size_r>
 8012392:	42a0      	cmp	r0, r4
 8012394:	d20f      	bcs.n	80123b6 <_realloc_r+0x48>
 8012396:	4621      	mov	r1, r4
 8012398:	4638      	mov	r0, r7
 801239a:	f7fb fedb 	bl	800e154 <_malloc_r>
 801239e:	4605      	mov	r5, r0
 80123a0:	2800      	cmp	r0, #0
 80123a2:	d0f2      	beq.n	801238a <_realloc_r+0x1c>
 80123a4:	4631      	mov	r1, r6
 80123a6:	4622      	mov	r2, r4
 80123a8:	f7fb fe64 	bl	800e074 <memcpy>
 80123ac:	4631      	mov	r1, r6
 80123ae:	4638      	mov	r0, r7
 80123b0:	f7fb fe82 	bl	800e0b8 <_free_r>
 80123b4:	e7e9      	b.n	801238a <_realloc_r+0x1c>
 80123b6:	4635      	mov	r5, r6
 80123b8:	e7e7      	b.n	801238a <_realloc_r+0x1c>
	...

080123bc <_read_r>:
 80123bc:	b538      	push	{r3, r4, r5, lr}
 80123be:	4c07      	ldr	r4, [pc, #28]	; (80123dc <_read_r+0x20>)
 80123c0:	4605      	mov	r5, r0
 80123c2:	4608      	mov	r0, r1
 80123c4:	4611      	mov	r1, r2
 80123c6:	2200      	movs	r2, #0
 80123c8:	6022      	str	r2, [r4, #0]
 80123ca:	461a      	mov	r2, r3
 80123cc:	f000 f840 	bl	8012450 <_read>
 80123d0:	1c43      	adds	r3, r0, #1
 80123d2:	d102      	bne.n	80123da <_read_r+0x1e>
 80123d4:	6823      	ldr	r3, [r4, #0]
 80123d6:	b103      	cbz	r3, 80123da <_read_r+0x1e>
 80123d8:	602b      	str	r3, [r5, #0]
 80123da:	bd38      	pop	{r3, r4, r5, pc}
 80123dc:	2000eb5c 	.word	0x2000eb5c

080123e0 <_malloc_usable_size_r>:
 80123e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123e4:	1f18      	subs	r0, r3, #4
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	bfbc      	itt	lt
 80123ea:	580b      	ldrlt	r3, [r1, r0]
 80123ec:	18c0      	addlt	r0, r0, r3
 80123ee:	4770      	bx	lr

080123f0 <_close>:
 80123f0:	4b02      	ldr	r3, [pc, #8]	; (80123fc <_close+0xc>)
 80123f2:	2258      	movs	r2, #88	; 0x58
 80123f4:	601a      	str	r2, [r3, #0]
 80123f6:	f04f 30ff 	mov.w	r0, #4294967295
 80123fa:	4770      	bx	lr
 80123fc:	2000eb5c 	.word	0x2000eb5c

08012400 <_fstat>:
 8012400:	4b02      	ldr	r3, [pc, #8]	; (801240c <_fstat+0xc>)
 8012402:	2258      	movs	r2, #88	; 0x58
 8012404:	601a      	str	r2, [r3, #0]
 8012406:	f04f 30ff 	mov.w	r0, #4294967295
 801240a:	4770      	bx	lr
 801240c:	2000eb5c 	.word	0x2000eb5c

08012410 <_getpid>:
 8012410:	4b02      	ldr	r3, [pc, #8]	; (801241c <_getpid+0xc>)
 8012412:	2258      	movs	r2, #88	; 0x58
 8012414:	601a      	str	r2, [r3, #0]
 8012416:	f04f 30ff 	mov.w	r0, #4294967295
 801241a:	4770      	bx	lr
 801241c:	2000eb5c 	.word	0x2000eb5c

08012420 <_isatty>:
 8012420:	4b02      	ldr	r3, [pc, #8]	; (801242c <_isatty+0xc>)
 8012422:	2258      	movs	r2, #88	; 0x58
 8012424:	601a      	str	r2, [r3, #0]
 8012426:	2000      	movs	r0, #0
 8012428:	4770      	bx	lr
 801242a:	bf00      	nop
 801242c:	2000eb5c 	.word	0x2000eb5c

08012430 <_kill>:
 8012430:	4b02      	ldr	r3, [pc, #8]	; (801243c <_kill+0xc>)
 8012432:	2258      	movs	r2, #88	; 0x58
 8012434:	601a      	str	r2, [r3, #0]
 8012436:	f04f 30ff 	mov.w	r0, #4294967295
 801243a:	4770      	bx	lr
 801243c:	2000eb5c 	.word	0x2000eb5c

08012440 <_lseek>:
 8012440:	4b02      	ldr	r3, [pc, #8]	; (801244c <_lseek+0xc>)
 8012442:	2258      	movs	r2, #88	; 0x58
 8012444:	601a      	str	r2, [r3, #0]
 8012446:	f04f 30ff 	mov.w	r0, #4294967295
 801244a:	4770      	bx	lr
 801244c:	2000eb5c 	.word	0x2000eb5c

08012450 <_read>:
 8012450:	4b02      	ldr	r3, [pc, #8]	; (801245c <_read+0xc>)
 8012452:	2258      	movs	r2, #88	; 0x58
 8012454:	601a      	str	r2, [r3, #0]
 8012456:	f04f 30ff 	mov.w	r0, #4294967295
 801245a:	4770      	bx	lr
 801245c:	2000eb5c 	.word	0x2000eb5c

08012460 <_sbrk>:
 8012460:	4b04      	ldr	r3, [pc, #16]	; (8012474 <_sbrk+0x14>)
 8012462:	6819      	ldr	r1, [r3, #0]
 8012464:	4602      	mov	r2, r0
 8012466:	b909      	cbnz	r1, 801246c <_sbrk+0xc>
 8012468:	4903      	ldr	r1, [pc, #12]	; (8012478 <_sbrk+0x18>)
 801246a:	6019      	str	r1, [r3, #0]
 801246c:	6818      	ldr	r0, [r3, #0]
 801246e:	4402      	add	r2, r0
 8012470:	601a      	str	r2, [r3, #0]
 8012472:	4770      	bx	lr
 8012474:	20001834 	.word	0x20001834
 8012478:	2000eb60 	.word	0x2000eb60

0801247c <_exit>:
 801247c:	e7fe      	b.n	801247c <_exit>
	...

08012480 <_init>:
 8012480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012482:	bf00      	nop
 8012484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012486:	bc08      	pop	{r3}
 8012488:	469e      	mov	lr, r3
 801248a:	4770      	bx	lr

0801248c <_fini>:
 801248c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801248e:	bf00      	nop
 8012490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012492:	bc08      	pop	{r3}
 8012494:	469e      	mov	lr, r3
 8012496:	4770      	bx	lr
