library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(8 downto 0);
       	output_vector: out std_logic_vector(4 downto 0));
end entity;

architecture DutWrap of DUT is
		component Adder_Subtractor is
	  port (A0,A1,A2,A3,B0,B1,B2,B3,M: in std_logic;
	           S0,S1,S2,S3, Cout: out std_logic);
   end component;
	
begin

   add_instance: Adder_Subtractor 
			port map (
			
						--input map
					   A3 => input_vector(8),
				      A2 => input_vector(7),
				      A1 => input_vector(6),
				      A0 => input_vector(5),
				      B3 => input_vector(4),
				      B2 => input_vector(3),
				      B1 => input_vector(2),
				      B0 => input_vector(1),
				      M => input_vector(0),

						--output map
				      Cout => output_vector(4),
				      S3 => output_vector(3),
				      S2 => output_vector(2),
				      S1 => output_vector(1),
				      S0 => output_vector(0));

end DutWrap;

