module regfile(input  logic        clk, 
               input  logic        we3, 
               input  logic [4:0]  ra1, ra2, wa3, 
               input  logic [31:0] wd3, 
               output logic [31:0] rd1, rd2);

  logic [31:0]     rf[31:0];


	always @ (posedge clk)
	 begin
	if (we3 == 1)
	     rf[wa3] <= wd3;
	 end 
	rf[0] <= 32'b0;
	rd1 <= rf[ra1];
	rd2 <= rf[ra2];
	
	
	
  // three ported register file

  // read two ports combinationally
  // write third port on rising edge of clock
  // register 0 hardwired to 0


endmodule // regfile
