
---------- Begin Simulation Statistics ----------
final_tick                               2541823775500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   202511                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.71                       # Real time elapsed on the host
host_tick_rate                              570474185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193786                       # Number of instructions simulated
sim_ops                                       4193786                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11813930500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.667550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  326939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               557274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2700                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70619                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            897795                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40269                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161562                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           121293                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1081058                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65287                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26736                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193786                       # Number of instructions committed
system.cpu.committedOps                       4193786                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630734                       # CPI: cycles per instruction
system.cpu.discardedOps                        224265                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609982                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1457829                       # DTB hits
system.cpu.dtb.data_misses                       7916                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408846                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       855248                       # DTB read hits
system.cpu.dtb.read_misses                       7086                       # DTB read misses
system.cpu.dtb.write_accesses                  201136                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602581                       # DTB write hits
system.cpu.dtb.write_misses                       830                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18150                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3489984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1062576                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664751                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16829395                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177597                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  904780                       # ITB accesses
system.cpu.itb.fetch_acv                          399                       # ITB acv
system.cpu.itb.fetch_hits                      899456                       # ITB hits
system.cpu.itb.fetch_misses                      5324                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10890698000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9450500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16784500      0.14%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               901200000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11818133000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8015026000     67.82%     67.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3803107000     32.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23614095                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85378      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540254     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838758     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592215     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193786                       # Class of committed instruction
system.cpu.quiesceCycles                        13766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6784700                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22948455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22948455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22948455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22948455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117684.384615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117684.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117684.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117684.384615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13188479                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13188479                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13188479                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13188479                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67633.225641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67633.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67633.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67633.225641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22598958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22598958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117702.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117702.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12988982                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12988982                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67650.947917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67650.947917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262874                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413487000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262874                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203930                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203930                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128598                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34275                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40983                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11158784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11158784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17867697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002812                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052953                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157455     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157899                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823611027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376423250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463969250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5595968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4478080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10074048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5595968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5595968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473675378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379050816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852726195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473675378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473675378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188794068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188794068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188794068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473675378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379050816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041520263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000146004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157407                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121544                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2166                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013524250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4769661750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13698.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32448.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80510                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157407                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.458865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.241046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.427487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34748     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24062     29.43%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10180     12.45%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4596      5.62%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2437      2.98%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1474      1.80%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      1.13%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          593      0.73%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2752      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.989120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.763198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1338     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5551     75.49%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           270      3.67%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.21%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            47      0.64%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.231062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.730051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6594     89.68%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.36%     91.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              451      6.13%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      1.94%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9407616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7638208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10074048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7778816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11813925500                       # Total gap between requests
system.mem_ctrls.avgGap                      42351.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4960832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7638208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419913761.977861642838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376401740.301417887211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646542486.431590199471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121544                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2525846750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2243815000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290630050750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28887.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32068.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2391150.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315773640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167822490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561839460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310793580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161018260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640085270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.701390                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443125500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976385000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268099860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142483275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487697700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312197760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114459520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7486983315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.741947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    545356750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10874153750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11806730500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562031                       # number of overall hits
system.cpu.icache.overall_hits::total         1562031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87510                       # number of overall misses
system.cpu.icache.overall_misses::total         87510                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5389683500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5389683500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5389683500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5389683500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1649541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61589.344075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61589.344075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61589.344075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61589.344075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86919                       # number of writebacks
system.cpu.icache.writebacks::total             86919                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5302174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5302174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5302174500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5302174500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60589.355502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60589.355502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60589.355502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60589.355502                       # average overall mshr miss latency
system.cpu.icache.replacements                  86919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87510                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5389683500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5389683500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61589.344075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61589.344075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5302174500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5302174500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60589.355502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60589.355502                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.792117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1585160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.220858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.792117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3386591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3386591                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317346                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317346                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105773                       # number of overall misses
system.cpu.dcache.overall_misses::total        105773                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774900500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774900500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774900500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774900500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423119                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074325                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64051.322171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64051.322171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64051.322171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64051.322171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394218000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394218000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048550                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63598.598990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63598.598990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63598.598990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63598.598990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66804.457604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66804.457604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66593.259660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66593.259660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480839500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480839500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61647.058303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61647.058303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59459.904847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59459.904847                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64620500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64620500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72201.675978                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72201.675978                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71201.675978                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71201.675978                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541823775500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.299645                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.001653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.299645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2960804                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2960804                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551493862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 585330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750912                       # Number of bytes of host memory used
host_op_rate                                   585325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.20                       # Real time elapsed on the host
host_tick_rate                              561637535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7729117                       # Number of instructions simulated
sim_ops                                       7729117                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007416                       # Number of seconds simulated
sim_ticks                                  7416339000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.034539                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  165329                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               367116                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             42932                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            469292                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25725                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          130284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           104559                       # Number of indirect misses.
system.cpu.branchPred.lookups                  623341                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76631                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16456                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793825                       # Number of instructions committed
system.cpu.committedOps                       2793825                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.256892                       # CPI: cycles per instruction
system.cpu.discardedOps                        207472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350729                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       867179                       # DTB hits
system.cpu.dtb.data_misses                       1936                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233823                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535777                       # DTB read hits
system.cpu.dtb.read_misses                       1514                       # DTB read misses
system.cpu.dtb.write_accesses                  116906                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331402                       # DTB write hits
system.cpu.dtb.write_misses                       422                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204838                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2261261                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            659794                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370592                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10386032                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190226                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  556731                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                      555331                       # ITB hits
system.cpu.itb.fetch_misses                      1400                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4341     82.37%     86.13% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5270                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7329                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1824     38.86%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2823     60.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4694                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1821     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1821     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3689                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5000161500     67.40%     67.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72296000      0.97%     68.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8280500      0.11%     68.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2338115500     31.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7418853500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998355                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645058                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785897                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   264                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 264                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.548255                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705416                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5859936000     78.99%     78.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1442264500     19.44%     98.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            116653000      1.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14686837                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108398      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701150     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4414      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470392     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295649     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40169      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793825                       # Class of committed instruction
system.cpu.quiesceCycles                       145841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4300805                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2973866170                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2973866170                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2973866170                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2973866170                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117926.329209                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117926.329209                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117926.329209                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117926.329209                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           115                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    16.428571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1711542448                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1711542448                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1711542448                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1711542448                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67869.872631                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67869.872631                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67869.872631                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67869.872631                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7665968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7665968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116151.030303                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116151.030303                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4365968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4365968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66151.030303                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66151.030303                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2966200202                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2966200202                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117930.987675                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117930.987675                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1707176480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1707176480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67874.382952                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67874.382952                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80152                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38944                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66807                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9227                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10408                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10408                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12614                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       200411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       200411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8550592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8550592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2351872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2354456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12514776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116453                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001443                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037955                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116285     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     168      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116453                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2478000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           663306806                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362718                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126215500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          355177500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1469184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5744128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4274944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4274944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         576422410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198100977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             774523387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    576422410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        576422410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      336070937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            336070937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      336070937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        576422410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198100977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1110594324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6441                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6441                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98790                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105684                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   992                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5143                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1336749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  430990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2952962000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15507.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34257.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       132                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105684                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    417                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.730450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.605467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.547844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22565     40.40%     40.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16947     30.34%     70.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7066     12.65%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3121      5.59%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1777      3.18%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          983      1.76%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          595      1.07%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          387      0.69%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2415      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55856                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.382860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.630156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.937996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1572     24.41%     24.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.68%     25.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            125      1.94%     27.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           668     10.37%     37.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3369     52.31%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           421      6.54%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           100      1.55%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            62      0.96%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            31      0.48%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            22      0.34%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5948     92.35%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           441      6.85%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            32      0.50%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6441                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5516672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6700416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5744128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6763776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       743.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       903.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    774.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    912.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7416339000                       # Total gap between requests
system.mem_ctrls.avgGap                      37947.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4054080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1462592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6700416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 546641678.596407175064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 197212128.517857670784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 903466791.364310622215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2137983500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    814978500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186528278750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32007.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35501.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1764962.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            221525640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117724695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329746620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286593660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3017070420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        309253440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4867666395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.343567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    777581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6396369000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177693180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94427190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286192620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          260326620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3090627780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247328160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4742347470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.445887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    615797750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6558198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               201500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131321170                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1470500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              695000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9593287000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       958385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           958385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       958385                       # number of overall hits
system.cpu.icache.overall_hits::total          958385                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66808                       # number of overall misses
system.cpu.icache.overall_misses::total         66808                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4386749000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4386749000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4386749000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4386749000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1025193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1025193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065166                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065166                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65662.031493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65662.031493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65662.031493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65662.031493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66807                       # number of writebacks
system.cpu.icache.writebacks::total             66807                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66808                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66808                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4319941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4319941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4319941000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4319941000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065166                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065166                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065166                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065166                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64662.031493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64662.031493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64662.031493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64662.031493                       # average overall mshr miss latency
system.cpu.icache.replacements                  66807                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       958385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          958385                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66808                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4386749000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4386749000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1025193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65662.031493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65662.031493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4319941000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4319941000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64662.031493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64662.031493                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1046415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66807                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.663254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2117194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2117194                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804920                       # number of overall hits
system.cpu.dcache.overall_hits::total          804920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33836                       # number of overall misses
system.cpu.dcache.overall_misses::total         33836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2241050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2241050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2241050500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2241050500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66232.725499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66232.725499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66232.725499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66232.725499                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13792                       # number of writebacks
system.cpu.dcache.writebacks::total             13792                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1512862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1512862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1512862500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1512862500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138532000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138532000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026885                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026885                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026885                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026885                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67089.246120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67089.246120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67089.246120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67089.246120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94949.965730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94949.965730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1013623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1013623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72510.408470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72510.408470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    885331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    885331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138532000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138532000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72968.886508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72968.886508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189769.863014                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189769.863014                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1227427500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1227427500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61813.340384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61813.340384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    627531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    627531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60241.048286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60241.048286                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33723500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33723500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059617                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059617                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80294.047619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80294.047619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79519.138756                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79519.138756                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9670087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.897064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              817415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.607902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.897064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1728382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1728382                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3099304093000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759104                       # Number of bytes of host memory used
host_op_rate                                   390852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.99                       # Real time elapsed on the host
host_tick_rate                              311257651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   687895339                       # Number of instructions simulated
sim_ops                                     687895339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.547810                       # Number of seconds simulated
sim_ticks                                547810230500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.169289                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15675918                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18192001                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2160                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2200841                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19284555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             714111                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1487183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           773072                       # Number of indirect misses.
system.cpu.branchPred.lookups                27841635                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3410637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       253776                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   680166222                       # Number of instructions committed
system.cpu.committedOps                     680166222                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609889                       # CPI: cycles per instruction
system.cpu.discardedOps                       7237106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                151212819                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    152630438                       # DTB hits
system.cpu.dtb.data_misses                       3454                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                107035349                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    107675276                       # DTB read hits
system.cpu.dtb.read_misses                       2857                       # DTB read misses
system.cpu.dtb.write_accesses                44177470                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44955162                       # DTB write hits
system.cpu.dtb.write_misses                       597                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              435676                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          504884522                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         111559953                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         46046843                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       516486961                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621161                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                95037741                       # ITB accesses
system.cpu.itb.fetch_acv                          180                       # ITB acv
system.cpu.itb.fetch_hits                    95020356                       # ITB hits
system.cpu.itb.fetch_misses                     17385                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    57      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12190     82.22%     82.60% # number of callpals executed
system.cpu.kern.callpal::rdps                    1262      8.51%     91.12% # number of callpals executed
system.cpu.kern.callpal::rti                     1093      7.37%     98.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.15%     98.64% # number of callpals executed
system.cpu.kern.callpal::rdunique                 202      1.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14826                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      34107                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3930     28.36%     28.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     561      4.05%     32.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9353     67.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13859                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3891     46.55%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      561      6.71%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3891     46.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8358                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             537178856500     98.18%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28606500      0.01%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               765662500      0.14%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9181776000      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         547154901500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990076                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.416016                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.603074                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1031                      
system.cpu.kern.mode_good::user                  1030                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1148                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1030                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898084                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.945872                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18504797000      3.38%      3.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         528611121500     96.61%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             38880000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       57                       # number of times the context was actually changed
system.cpu.numCycles                       1094991781                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            43506946      6.40%      6.40% # Class of committed instruction
system.cpu.op_class_0::IntAlu               480595585     70.66%     77.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                4365569      0.64%     77.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                432922      0.06%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::MemRead              106199704     15.61%     93.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44871762      6.60%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             10385      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7664      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               175333      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                680166222                       # Class of committed instruction
system.cpu.quiesceCycles                       628680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       578504820                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         5520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4707020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9413997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2038759689                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2038759689                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2038759689                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2038759689                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118154.719733                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118154.719733                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118154.719733                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118154.719733                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           212                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          212                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1175034916                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1175034916                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1175034916                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1175034916                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68098.227528                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68098.227528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68098.227528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68098.227528                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4758484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4758484                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122012.410256                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122012.410256                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2808484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2808484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72012.410256                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72012.410256                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2034001205                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2034001205                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118145.980774                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118145.980774                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1172226432                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1172226432                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68089.360595                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68089.360595                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4571293                       # Transaction distribution
system.membus.trans_dist::WriteReq               1111                       # Transaction distribution
system.membus.trans_dist::WriteResp              1111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       195985                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4344770                       # Transaction distribution
system.membus.trans_dist::CleanEvict           166221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118912                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118912                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4344770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226079                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13030230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13030230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1034857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1037971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14102713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    555869440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    555869440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     33518080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     33523993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               590495385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4117                       # Total snoops (count)
system.membus.snoopTraffic                     263488                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4708537                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001172                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034219                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4703017     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    5520      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4708537                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3213500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27908213743                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             212484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1865022250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22943132750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      277804160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22076864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299881152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    277804160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     277804160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12543040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12543040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4340690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          344951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4685643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       195985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             195985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507117510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40300204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547417948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507117510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507117510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22896688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22896688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22896688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507117510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40300204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570314636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4510584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4229508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    342694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       278841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       278841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13504993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4235177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4685643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4535406                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4685643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4535406                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 113439                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24822                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            749623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            161589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            446922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            235236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            254813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           182002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           247483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           332947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           400929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           229417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           651278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            730233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            156121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            451866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            182189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            237499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            182096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           244938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           311345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           398562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           221964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           646238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  48194943500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22861020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            133923768500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10540.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29290.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        40                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3898583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3684982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4685643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4535406                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4432704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  135034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 268908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 280419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 278846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 280815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 278897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 279039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 279300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 279151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 279027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 278950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 278726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 278903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 278981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    119                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1499229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.732350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.990991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.941373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       352706     23.53%     23.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       340258     22.70%     46.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202431     13.50%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131796      8.79%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95129      6.35%     74.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77606      5.18%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51785      3.45%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41005      2.74%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206513     13.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1499229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       278841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.397158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.116445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.162687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1995      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          21316      7.64%      8.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        252237     90.46%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2236      0.80%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           510      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           205      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           119      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            56      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            41      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            34      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            15      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        278841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       278841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.165476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.621035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        257619     92.39%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         20000      7.17%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1175      0.42%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        278841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              292621056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7260096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               288677184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299881152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            290265984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  547809748500                       # Total gap between requests
system.mem_ctrls.avgGap                      59408.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    270688512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21932416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    288677184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 494128252.685123980045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40036521.369784824550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 233.657556711147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526965667.903860032558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4340690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       344951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4535406                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 121809802250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12113736750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       229500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13309173053500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28062.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35117.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    114750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2934505.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5309725260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2822201085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17012135280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12248521200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43243611840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     195425742600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45790082400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321852019665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.524660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 117118775500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18292560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 412398895000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5394705540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2867372970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15633401280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11296711620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43243611840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191886500310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48770496960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       319092800520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.487845                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 125032856000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18292560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 404484814500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18327                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18327                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5913                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1482500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2001000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            90024689                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              694500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    547488230500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     91891262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         91891262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     91891262                       # number of overall hits
system.cpu.icache.overall_hits::total        91891262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4344769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4344769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4344769                       # number of overall misses
system.cpu.icache.overall_misses::total       4344769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 271385119500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 271385119500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 271385119500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 271385119500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     96236031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96236031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     96236031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96236031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62462.496740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62462.496740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62462.496740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62462.496740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4344770                       # number of writebacks
system.cpu.icache.writebacks::total           4344770                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4344769                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4344769                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4344769                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4344769                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 267040349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 267040349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 267040349500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 267040349500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61462.496510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61462.496510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61462.496510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61462.496510                       # average overall mshr miss latency
system.cpu.icache.replacements                4344770                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     91891262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        91891262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4344769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4344769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 271385119500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 271385119500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     96236031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96236031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62462.496740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62462.496740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4344769                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4344769                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 267040349500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 267040349500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61462.496510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61462.496510                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96243523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4345282                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.148971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196816832                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196816832                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    147753234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        147753234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    147753234                       # number of overall hits
system.cpu.dcache.overall_hits::total       147753234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       468775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         468775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       468775                       # number of overall misses
system.cpu.dcache.overall_misses::total        468775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31234020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31234020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31234020000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31234020000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    148222009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    148222009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    148222009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    148222009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66629.022452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66629.022452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66629.022452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66629.022452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       178769                       # number of writebacks
system.cpu.dcache.writebacks::total            178769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       125085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       125085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125085                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       343690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       343690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       343690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       343690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1556                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1556                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22994171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22994171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22994171000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22994171000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66903.811574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66903.811574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66903.811574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66903.811574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56323.907455                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56323.907455                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 344951                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    103104332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       103104332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       254156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        254156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17567871500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17567871500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    103358488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    103358488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69122.395301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69122.395301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        29382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       224774                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       224774                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15388115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15388115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68460.386877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68460.386877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196943.820225                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196943.820225                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44648902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44648902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13666148500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13666148500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44863521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44863521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63676.321761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63676.321761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95703                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95703                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       118916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1111                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1111                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7606056000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7606056000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63961.586330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63961.586330                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10048                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10048                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     92686000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     92686000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73153.906867                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73153.906867                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1266                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1266                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     91358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     91358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111887                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111887                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72162.717220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72162.717220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11294                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11294                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11294                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11294                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 547810230500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           148172535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            345975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            428.275266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         296834187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        296834187                       # Number of data accesses

---------- End Simulation Statistics   ----------
