
---------- Begin Simulation Statistics ----------
host_inst_rate                                 120157                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322688                       # Number of bytes of host memory used
host_seconds                                   166.45                       # Real time elapsed on the host
host_tick_rate                              826313960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.137539                       # Number of seconds simulated
sim_ticks                                137538787000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4701211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 110763.709681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 109604.092669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1778933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   323682352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.621601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2922278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            342249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 282781628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.548801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580028                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 120269.074798                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 121728.894860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   70273821750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  66253994250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 24220.112250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 64804.755358                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.263901                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            183269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16003                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4438795752                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1037070500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6268526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 112347.597005                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 111716.316327                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2761943                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    393956173750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.559395                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3506583                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             382279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 349035622250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.498411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999735                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000430                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.728174                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.439927                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6268526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 112347.597005                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 111716.316327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2761943                       # number of overall hits
system.cpu.dcache.overall_miss_latency   393956173750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.559395                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3506583                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            382279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 349035622250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.498411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599027                       # number of replacements
system.cpu.dcache.sampled_refs                2600051                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.508212                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3286208                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500994337500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543829                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13790227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 35631.782946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 32606.299213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13790098                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4596500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  129                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      4141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             127                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107735.140625                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13790227                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 35631.782946                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 32606.299213                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13790098                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4596500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   129                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      4141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              127                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.173341                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             88.750361                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13790227                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35631.782946                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 32606.299213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13790098                       # number of overall hits
system.cpu.icache.overall_miss_latency        4596500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  129                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      4141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    128                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 88.750361                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13790098                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 60785.446616                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    113604899667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1868949                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52223.756590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 46170.361146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2572                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            911409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.871554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      17452                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    5407                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       556122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.601528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 12045                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       148711.416963                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  138285.986415                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         753603                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           271629433500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.707924                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1826554                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     74495                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      242284930500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.679051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1752057                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    122634.576084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 107361.464109                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         64291421781                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    56284462282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543829                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543829                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs          11500                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.349140                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        30                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             345000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600181                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        147798.240624                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   137657.035988                       # average overall mshr miss latency
system.l2.demand_hits                          756175                       # number of demand (read+write) hits
system.l2.demand_miss_latency            272540842500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.709184                       # miss rate for demand accesses
system.l2.demand_misses                       1844006                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      79902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       242841052500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.678454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1764102                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.683564                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.159693                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11199.510433                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2616.417855                       # Average occupied blocks per context
system.l2.overall_accesses                    2600181                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       147798.240624                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  98112.014438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         756175                       # number of overall hits
system.l2.overall_miss_latency           272540842500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.709184                       # miss rate for overall accesses
system.l2.overall_misses                      1844006                       # number of overall misses
system.l2.overall_mshr_hits                     79902                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      356445952167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.397230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3633051                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.352263                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        658361                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       922940                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          803133                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      4924235                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2335279                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       862804                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3620087                       # number of replacements
system.l2.sampled_refs                        3632591                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13815.928288                       # Cycle average of tags in use
system.l2.total_refs                          1268284                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501462865000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           512978                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                186961335                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1453195                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1585958                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       152359                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1634044                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1705187                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25146                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       590615                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     68445265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.148812                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.882528                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     65217012     95.28%     95.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1357318      1.98%     97.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       569043      0.83%     98.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       241065      0.35%     98.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       292714      0.43%     98.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        34548      0.05%     98.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       102266      0.15%     99.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40684      0.06%     99.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       590615      0.86%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     68445265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       152350                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7248649                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.811619                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.811619                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     56105693                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44918                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26925936                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7823258                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4408531                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1295400                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       107782                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4864554                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4747086                       # DTB hits
system.switch_cpus_1.dtb.data_misses           117468                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3905051                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3789733                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115318                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        959503                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            957353                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2150                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1705187                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3772277                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8398111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       119926                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27606934                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784966                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019352                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3772277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1478341                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.313301                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     69740665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.395851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.609678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       65114843     93.37%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         139753      0.20%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         641933      0.92%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          69311      0.10%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         718607      1.03%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         127256      0.18%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         335989      0.48%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         295044      0.42%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2297929      3.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     69740665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              18375573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1201154                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256072                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.152233                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6255565                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           959503                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8263207                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11888420                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.801940                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6626599                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.134917                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12007401                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152433                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      46106544                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6077792                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2875778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1598887                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17462389                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5296062                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       955301                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13414218                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        33512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       200451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1295400                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       670406                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1351152                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51413                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3679                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3071243                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       805078                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3679                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       131397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.113487                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.113487                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4919517     34.24%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1422367      9.90%     44.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       148376      1.03%     45.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37530      0.26%     45.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1284361      8.94%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5498688     38.27%     92.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1058657      7.37%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14369519                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       326713                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022737                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          157      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          422      0.13%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       112464     34.42%     34.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       149505     45.76%     80.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        64148     19.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     69740665                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.206042                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.626143                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     60009334     86.05%     86.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7120796     10.21%     96.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1524561      2.19%     98.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       416799      0.60%     99.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       473949      0.68%     99.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       126497      0.18%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        61030      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6849      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          850      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     69740665                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.163075                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17206317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14369519                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7203861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       461163                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7013597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3772289                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3772277                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       775695                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       186223                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6077792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1598887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               88116238                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     53084901                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       179689                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8420037                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2735172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        85272                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37554883                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24908492                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16638793                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3968408                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1295400                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2971918                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9298761                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5251787                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                365307                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
