// Seed: 2384238618
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8,
    input wand id_9,
    input tri id_10
    , id_12
);
  wire id_13;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    output logic id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_0,
      id_6,
      id_1,
      id_0,
      id_2,
      id_3
  );
  always id_5 <= (1'b0);
  tri1 id_11 = 1;
endmodule
