Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
