
*** Running vivado
    with args -log design_1_axi_tft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_tft_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_tft_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 401.164 ; gain = 82.734
INFO: [Synth 8-638] synthesizing module 'design_1_axi_tft_0_0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_tft' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.vhd:418]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_reset' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_reset' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_cmd_status' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_first_stb_offset' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_first_stb_offset' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_stbs_set' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_stbs_set' (7#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_cmd_status' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_wr_cntlr' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_pcc' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen__parameterized0' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_pcc' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_addr_cntl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_addr_cntl' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rddata_cntl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rdmux' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rdmux' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rddata_cntl' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_status_cntl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_status_cntl' (14#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid_buf' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid_buf' (15#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wrdata_cntl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wrdata_cntl' (16#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_status_cntl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (17#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (18#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (19#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (20#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo__parameterized0' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_status_cntl' (22#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid2mm_buf' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_demux' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_demux' (23#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid2mm_buf' (24#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_wr_cntlr' (25#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_llink' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_llink' (26#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_llink' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_llink' (27#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst' (28#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_tft_controller' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2836]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (29#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (30#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (30#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (30#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (30#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_slave_register' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:1519]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_slave_register' (31#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:1519]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_line_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2114]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (62#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_line_buffer' (63#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2114]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_h_sync' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2426]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_h_sync' (64#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2426]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_v_sync' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:515]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_v_sync' (65#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:515]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_17_tft_interface' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:918]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'FDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (67#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_tft_interface' (68#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:918]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_17_tft_controller' (69#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.v:2836]
INFO: [Synth 8-256] done synthesizing module 'axi_tft' (70#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/2032/hdl/axi_tft_v2_0_rfs.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_tft_0_0' (71#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd:125]
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 642.363 ; gain = 323.934
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 642.363 ; gain = 323.934
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 782.582 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    12|
|2     |LUT1     |    28|
|3     |LUT2     |   101|
|4     |LUT3     |   132|
|5     |LUT4     |    89|
|6     |LUT5     |   122|
|7     |LUT6     |   135|
|8     |MUXCY    |    20|
|9     |MUXF7    |     1|
|10    |ODDR     |     1|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    75|
|13    |FDPE     |    21|
|14    |FDR      |   124|
|15    |FDRE     |   774|
|16    |FDS      |     2|
|17    |FDSE     |    31|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 782.582 ; gain = 464.152
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 782.582 ; gain = 471.348
