// Seed: 896265515
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7
);
  integer id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_4 = 1;
  wire id_15;
  wire id_16 = id_15;
  genvar id_17;
  id_18(
      .id_0(id_11), .id_1(1)
  );
  always @(negedge 1) if ("") if (1) disable id_19;
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output wire id_3,
    output tri0 id_4,
    input wand id_5,
    input wand id_6,
    inout tri0 id_7,
    input supply0 id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11
);
  integer id_13, id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_11,
      id_4,
      id_4,
      id_2,
      id_7,
      id_5
  );
endmodule
