;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 19
	ADD 19, 29
	DAT <0, <2
	DAT #0, <792
	SPL 910, <-200
	SPL 910, 200
	ADD 30, 9
	CMP @0, @2
	SPL 12, #-10
	SPL 0, <2
	SPL 0, <2
	ADD 30, 9
	ADD 30, 19
	JMZ 210, 60
	SPL 0, #-0
	SUB #-30, 9
	SPL -207, @-120
	CMP @800, @6
	SPL 20, <12
	SUB 210, 60
	SUB 210, 60
	MOV 210, 60
	ADD 30, 9
	SUB 0, @-0
	ADD 91, 20
	SPL 910, 200
	DAT #0, <792
	SPL 0, #2
	SUB @0, @2
	SUB 0, 332
	SUB 0, @-0
	DJN 20, <12
	SUB 0, @-0
	ADD 12, @10
	SLT 20, @12
	SUB -207, -120
	SUB @0, @2
	ADD 210, 60
	SUB @1, 0
	JMN @30, <2
	SPL 0, <332
	MOV -1, <-20
	SUB 19, 29
	SUB 910, 200
	MOV -1, <-20
	MOV -1, <-20
