
ubuntu-preinstalled/hexdump:     file format elf32-littlearm


Disassembly of section .init:

00000c4c <.init>:
 c4c:	push	{r3, lr}
 c50:	bl	fc4 <__assert_fail@plt+0xfc>
 c54:	pop	{r3, pc}

Disassembly of section .plt:

00000c58 <calloc@plt-0x14>:
 c58:	push	{lr}		; (str lr, [sp, #-4]!)
 c5c:	ldr	lr, [pc, #4]	; c68 <calloc@plt-0x4>
 c60:	add	lr, pc, lr
 c64:	ldr	pc, [lr, #8]!
 c68:	andeq	r4, r1, r0, ror r2

00000c6c <calloc@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #20, 20	; 0x14000
 c74:	ldr	pc, [ip, #624]!	; 0x270

00000c78 <raise@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #20, 20	; 0x14000
 c80:	ldr	pc, [ip, #616]!	; 0x268

00000c84 <strcmp@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #20, 20	; 0x14000
 c8c:	ldr	pc, [ip, #608]!	; 0x260

00000c90 <__cxa_finalize@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #20, 20	; 0x14000
 c98:	ldr	pc, [ip, #600]!	; 0x258

00000c9c <strtol@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #20, 20	; 0x14000
 ca4:	ldr	pc, [ip, #592]!	; 0x250

00000ca8 <wcwidth@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #20, 20	; 0x14000
 cb0:	ldr	pc, [ip, #584]!	; 0x248

00000cb4 <free@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #20, 20	; 0x14000
 cbc:	ldr	pc, [ip, #576]!	; 0x240

00000cc0 <fgets@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #20, 20	; 0x14000
 cc8:	ldr	pc, [ip, #568]!	; 0x238

00000ccc <ferror@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #20, 20	; 0x14000
 cd4:	ldr	pc, [ip, #560]!	; 0x230

00000cd8 <memcmp@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #20, 20	; 0x14000
 ce0:	ldr	pc, [ip, #552]!	; 0x228

00000ce4 <__stack_chk_fail@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #20, 20	; 0x14000
 cec:	ldr	pc, [ip, #544]!	; 0x220

00000cf0 <rindex@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #20, 20	; 0x14000
 cf8:	ldr	pc, [ip, #536]!	; 0x218

00000cfc <err@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #20, 20	; 0x14000
 d04:	ldr	pc, [ip, #528]!	; 0x210

00000d08 <iswprint@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #20, 20	; 0x14000
 d10:	ldr	pc, [ip, #520]!	; 0x208

00000d14 <__fxstat64@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #20, 20	; 0x14000
 d1c:	ldr	pc, [ip, #512]!	; 0x200

00000d20 <fwrite@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #20, 20	; 0x14000
 d28:	ldr	pc, [ip, #504]!	; 0x1f8

00000d2c <strtoll@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #20, 20	; 0x14000
 d34:	ldr	pc, [ip, #496]!	; 0x1f0

00000d38 <__ctype_get_mb_cur_max@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #20, 20	; 0x14000
 d40:	ldr	pc, [ip, #488]!	; 0x1e8

00000d44 <fread@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #20, 20	; 0x14000
 d4c:	ldr	pc, [ip, #480]!	; 0x1e0

00000d50 <mbrtowc@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #20, 20	; 0x14000
 d58:	ldr	pc, [ip, #472]!	; 0x1d8

00000d5c <__asprintf_chk@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #20, 20	; 0x14000
 d64:	ldr	pc, [ip, #464]!	; 0x1d0

00000d68 <puts@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #20, 20	; 0x14000
 d70:	ldr	pc, [ip, #456]!	; 0x1c8

00000d74 <malloc@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #20, 20	; 0x14000
 d7c:	ldr	pc, [ip, #448]!	; 0x1c0

00000d80 <__libc_start_main@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #20, 20	; 0x14000
 d88:	ldr	pc, [ip, #440]!	; 0x1b8

00000d8c <__gmon_start__@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #20, 20	; 0x14000
 d94:	ldr	pc, [ip, #432]!	; 0x1b0

00000d98 <freopen64@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #20, 20	; 0x14000
 da0:	ldr	pc, [ip, #424]!	; 0x1a8

00000da4 <__ctype_b_loc@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #20, 20	; 0x14000
 dac:	ldr	pc, [ip, #416]!	; 0x1a0

00000db0 <exit@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #20, 20	; 0x14000
 db8:	ldr	pc, [ip, #408]!	; 0x198

00000dbc <strlcpy@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #20, 20	; 0x14000
 dc4:	ldr	pc, [ip, #400]!	; 0x190

00000dc8 <strtoul@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #20, 20	; 0x14000
 dd0:	ldr	pc, [ip, #392]!	; 0x188

00000dd4 <strlen@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #20, 20	; 0x14000
 ddc:	ldr	pc, [ip, #384]!	; 0x180

00000de0 <strchr@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #20, 20	; 0x14000
 de8:	ldr	pc, [ip, #376]!	; 0x178

00000dec <warnx@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #20, 20	; 0x14000
 df4:	ldr	pc, [ip, #368]!	; 0x170

00000df8 <getopt@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #20, 20	; 0x14000
 e00:	ldr	pc, [ip, #360]!	; 0x168

00000e04 <ungetc@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #20, 20	; 0x14000
 e0c:	ldr	pc, [ip, #352]!	; 0x160

00000e10 <__errno_location@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #20, 20	; 0x14000
 e18:	ldr	pc, [ip, #344]!	; 0x158

00000e1c <__sprintf_chk@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #20, 20	; 0x14000
 e24:	ldr	pc, [ip, #336]!	; 0x150

00000e28 <memset@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #20, 20	; 0x14000
 e30:	ldr	pc, [ip, #328]!	; 0x148

00000e34 <__printf_chk@plt>:
 e34:			; <UNDEFINED> instruction: 0xe7fd4778
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #20, 20	; 0x14000
 e40:	ldr	pc, [ip, #316]!	; 0x13c

00000e44 <fileno@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #20, 20	; 0x14000
 e4c:	ldr	pc, [ip, #308]!	; 0x134

00000e50 <__fprintf_chk@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #20, 20	; 0x14000
 e58:	ldr	pc, [ip, #300]!	; 0x12c

00000e5c <fclose@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #20, 20	; 0x14000
 e64:	ldr	pc, [ip, #292]!	; 0x124

00000e68 <fseeko64@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #20, 20	; 0x14000
 e70:	ldr	pc, [ip, #284]!	; 0x11c

00000e74 <setlocale@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #20, 20	; 0x14000
 e7c:	ldr	pc, [ip, #276]!	; 0x114

00000e80 <errx@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #20, 20	; 0x14000
 e88:	ldr	pc, [ip, #268]!	; 0x10c

00000e8c <strrchr@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #20, 20	; 0x14000
 e94:	ldr	pc, [ip, #260]!	; 0x104

00000e98 <warn@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #20, 20	; 0x14000
 ea0:	ldr	pc, [ip, #252]!	; 0xfc

00000ea4 <fopen64@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #20, 20	; 0x14000
 eac:	ldr	pc, [ip, #244]!	; 0xf4

00000eb0 <abort@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #20, 20	; 0x14000
 eb8:	ldr	pc, [ip, #236]!	; 0xec

00000ebc <getc@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #20, 20	; 0x14000
 ec4:	ldr	pc, [ip, #228]!	; 0xe4

00000ec8 <__assert_fail@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #20, 20	; 0x14000
 ed0:	ldr	pc, [ip, #220]!	; 0xdc

Disassembly of section .text:

00000ed8 <.text>:
     ed8:	strdlt	fp, [r3], r0
     edc:	andcs	r4, r6, r4, lsl #12
     ee0:	stmdbmi	r1!, {r0, r8, ip, pc}
     ee4:	ldrbtmi	r4, [r9], #-3617	; 0xfffff1df
     ee8:	svc	0x00c4f7ff
     eec:	cmncs	pc, r1, lsl #22
     ef0:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, sl, lr}
     ef4:	svc	0x00caf7ff
     ef8:	stmdavc	r3, {r4, r8, ip, sp, pc}
     efc:	eorle	r2, r8, pc, ror #22
     f00:	strtmi	sl, [r0], -r1, lsl #18
     f04:			; <UNDEFINED> instruction: 0xf802f001
     f08:	tstcs	r0, r9, lsl sl
     f0c:	ldmpl	r5!, {r0, r3, r4, r8, r9, fp, lr}
     f10:	ldmpl	r7!, {r0, r3, r5, sp, lr}^
     f14:	orrslt	r6, r4, ip, lsr r8
     f18:			; <UNDEFINED> instruction: 0xf0014620
     f1c:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
     f20:	addsmi	r6, r8, #160	; 0xa0
     f24:	svclt	0x00c86824
     f28:	stccs	0, cr6, [r0], {40}	; 0x28
     f2c:	ldmdavs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
     f30:	strtmi	fp, [r0], -ip, lsr #2
     f34:			; <UNDEFINED> instruction: 0xf936f002
     f38:	stccs	8, cr6, [r0], {36}	; 0x24
     f3c:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
     f40:	blx	feb3cf4a <__assert_fail@plt+0xfeb3c082>
     f44:	ldc2	0, cr15, [r6, #-0]
     f48:	ldmpl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
     f4c:			; <UNDEFINED> instruction: 0xf7ff6818
     f50:	stmdavc	r3, {r4, r5, r8, r9, sl, fp, sp, lr, pc}^
     f54:	bicsle	r2, r3, r4, ror #22
     f58:	blcs	1f16c <__assert_fail@plt+0x1e2a4>
     f5c:	stmdbge	r1, {r4, r6, r7, r8, ip, lr, pc}
     f60:			; <UNDEFINED> instruction: 0xf0014620
     f64:	strb	pc, [pc, sp, lsl #23]	; <UNPREDICTABLE>
     f68:	andeq	r3, r0, sl, lsr #8
     f6c:	andeq	r3, r1, r4, ror #31
     f70:	andeq	r0, r0, ip, lsl r1
     f74:	andeq	r0, r0, r4, lsl r1
     f78:	strdeq	r0, [r0], -r4
     f7c:	bleq	3d0c0 <__assert_fail@plt+0x3c1f8>
     f80:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f84:	strbtmi	fp, [sl], -r2, lsl #24
     f88:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f8c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f90:	ldrmi	sl, [sl], #776	; 0x308
     f94:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f98:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f9c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     fa0:			; <UNDEFINED> instruction: 0xf85a4b06
     fa4:	stmdami	r6, {r0, r1, ip, sp}
     fa8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     fac:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     fb0:	svc	0x007ef7ff
     fb4:	andeq	r3, r1, r4, lsr #30
     fb8:	ldrdeq	r0, [r0], -r8
     fbc:	andeq	r0, r0, r0, lsl r1
     fc0:	andeq	r0, r0, r8, lsl r1
     fc4:	ldr	r3, [pc, #20]	; fe0 <__assert_fail@plt+0x118>
     fc8:	ldr	r2, [pc, #20]	; fe4 <__assert_fail@plt+0x11c>
     fcc:	add	r3, pc, r3
     fd0:	ldr	r2, [r3, r2]
     fd4:	cmp	r2, #0
     fd8:	bxeq	lr
     fdc:	b	d8c <__gmon_start__@plt>
     fe0:	andeq	r3, r1, r4, lsl #30
     fe4:	andeq	r0, r0, r4, lsl #2
     fe8:	blmi	1d3008 <__assert_fail@plt+0x1d2140>
     fec:	bmi	1d21d4 <__assert_fail@plt+0x1d130c>
     ff0:	addmi	r4, r3, #2063597568	; 0x7b000000
     ff4:	andle	r4, r3, sl, ror r4
     ff8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     ffc:	ldrmi	fp, [r8, -r3, lsl #2]
    1000:	svclt	0x00004770
    1004:	andeq	r4, r1, r4, lsr r0
    1008:	andeq	r4, r1, r0, lsr r0
    100c:	andeq	r3, r1, r0, ror #29
    1010:	andeq	r0, r0, r4, ror #1
    1014:	stmdbmi	r9, {r3, fp, lr}
    1018:	bmi	252200 <__assert_fail@plt+0x251338>
    101c:	bne	252208 <__assert_fail@plt+0x251340>
    1020:	svceq	0x00cb447a
    1024:			; <UNDEFINED> instruction: 0x01a1eb03
    1028:	andle	r1, r3, r9, asr #32
    102c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1030:	ldrmi	fp, [r8, -r3, lsl #2]
    1034:	svclt	0x00004770
    1038:	andeq	r4, r1, r8
    103c:	andeq	r4, r1, r4
    1040:			; <UNDEFINED> instruction: 0x00013eb4
    1044:	andeq	r0, r0, r0, lsr #2
    1048:	blmi	2ae470 <__assert_fail@plt+0x2ad5a8>
    104c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1050:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1054:	blmi	26f608 <__assert_fail@plt+0x26e740>
    1058:	ldrdlt	r5, [r3, -r3]!
    105c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1060:			; <UNDEFINED> instruction: 0xf7ff6818
    1064:			; <UNDEFINED> instruction: 0xf7ffee16
    1068:	blmi	1c0f6c <__assert_fail@plt+0x1c00a4>
    106c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1070:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1074:	ldrdeq	r3, [r1], -r6
    1078:	andeq	r3, r1, r4, lsl #29
    107c:	andeq	r0, r0, r0, ror #1
    1080:	andeq	r3, r1, r2, lsr #31
    1084:			; <UNDEFINED> instruction: 0x00013fb6
    1088:	svclt	0x0000e7c4
    108c:	svcmi	0x00f0e92d
    1090:	stmdbmi	lr!, {r0, r1, r3, r7, r9, sl, lr}^
    1094:	bmi	1b928f4 <__assert_fail@plt+0x1b91a2c>
    1098:	ldrbtmi	fp, [r9], #-141	; 0xffffff73
    109c:			; <UNDEFINED> instruction: 0x4d6d6983
    10a0:	stmpl	sl, {r2, r9, sl, lr}
    10a4:	ldrbtmi	r2, [sp], #-2816	; 0xfffff500
    10a8:	andls	r6, fp, #1179648	; 0x120000
    10ac:	andeq	pc, r0, #79	; 0x4f
    10b0:			; <UNDEFINED> instruction: 0xf89bdc0c
    10b4:	stmdacs	sp, {}	; <UNPREDICTABLE>
    10b8:	ldm	pc, {r0, r1, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    10bc:	cdpne	0, 6, cr15, cr2, cr0, {0}
    10c0:	mrcne	14, 0, r1, cr14, cr14, {0}
    10c4:	svcpl	0x0050651e
    10c8:	mrrcpl	6, 5, r5, r9, cr3
    10cc:	blcc	53a5c <__assert_fail@plt+0x52b94>
    10d0:	ldrbtmi	r6, [sl], #-387	; 0xfffffe7d
    10d4:	cmncs	r3, r3, ror #17
    10d8:	andsvc	r2, r9, r1
    10dc:			; <UNDEFINED> instruction: 0xf7ff6921
    10e0:	bmi	17bcb98 <__assert_fail@plt+0x17bbcd0>
    10e4:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    10e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    10ec:	subsmi	r9, sl, fp, lsl #22
    10f0:	addshi	pc, r7, r0, asr #32
    10f4:	pop	{r0, r2, r3, ip, sp, pc}
    10f8:	blmi	16650c0 <__assert_fail@plt+0x16641f8>
    10fc:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1100:	ldrdcc	pc, [r0], -r8
    1104:	cmple	pc, r0, lsl #22
    1108:	beq	7d24c <__assert_fail@plt+0x7c384>
    110c:			; <UNDEFINED> instruction: 0xf7ff9003
    1110:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1114:			; <UNDEFINED> instruction: 0xf8d8d03b
    1118:	stmiavs	r3!, {sp}^
    111c:	rsbsle	r2, r0, r0, lsl #20
    1120:	subcs	r4, r3, #80, 18	; 0x140000
    1124:	ldrbtmi	r7, [r9], #-26	; 0xffffffe6
    1128:			; <UNDEFINED> instruction: 0xf7ff6920
    112c:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1130:	stmdals	r3, {r0, r3, r4, r5, r6, r8, ip, lr, pc}
    1134:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1138:	blle	1f48948 <__assert_fail@plt+0x1f47a80>
    113c:			; <UNDEFINED> instruction: 0xf1c29d03
    1140:	blmi	1241954 <__assert_fail@plt+0x1240a8c>
    1144:	stmdbmi	r9, {r0, sp}^
    1148:	rscvc	lr, r2, #139264	; 0x22000
    114c:	strls	r4, [r0, #-1147]	; 0xfffffb85
    1150:			; <UNDEFINED> instruction: 0xf7ff4479
    1154:			; <UNDEFINED> instruction: 0xf10aee72
    1158:	strdvs	r3, [r0, pc]!
    115c:	bmi	113b068 <__assert_fail@plt+0x113a1a0>
    1160:			; <UNDEFINED> instruction: 0xe7b7447a
    1164:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    1168:	bmi	10fb040 <__assert_fail@plt+0x10fa178>
    116c:			; <UNDEFINED> instruction: 0xe7b1447a
    1170:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    1174:	bmi	10bb034 <__assert_fail@plt+0x10ba16c>
    1178:			; <UNDEFINED> instruction: 0xe7ab447a
    117c:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    1180:	bmi	107b028 <__assert_fail@plt+0x107a160>
    1184:			; <UNDEFINED> instruction: 0xe7a5447a
    1188:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    118c:			; <UNDEFINED> instruction: 0xf89be7a2
    1190:	stcge	0, cr3, [r4, #-0]
    1194:	blmi	fa5d9c <__assert_fail@plt+0xfa4ed4>
    1198:	strtmi	r2, [r8], -sl, lsl #4
    119c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    11a0:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    11a4:	ldr	r4, [r5, sl, lsr #12]
    11a8:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    11ac:	svclt	0x00982801
    11b0:	muleq	r0, fp, r8
    11b4:			; <UNDEFINED> instruction: 0xf104d9a8
    11b8:			; <UNDEFINED> instruction: 0xf10d071c
    11bc:	vstrge.16	s0, [r7, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
    11c0:	beq	3d304 <__assert_fail@plt+0x3c43c>
    11c4:	mcrrne	0, 1, lr, r2, cr1
    11c8:	strmi	sp, [fp, #36]!	; 0x24
    11cc:			; <UNDEFINED> instruction: 0xf110bf08
    11d0:	andsle	r0, lr, r2, lsl #30
    11d4:	tstle	r1, r3, lsl #25
    11d8:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    11dc:			; <UNDEFINED> instruction: 0x46ab46b2
    11e0:	strtmi	r4, [r8], -r1, lsl #12
    11e4:			; <UNDEFINED> instruction: 0xf8ecf000
    11e8:	ldrtmi	r4, [fp], -r6, lsl #12
    11ec:			; <UNDEFINED> instruction: 0x46594632
    11f0:			; <UNDEFINED> instruction: 0xf7ff4648
    11f4:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    11f8:	andcs	sp, r1, r5, ror #3
    11fc:	stmdals	r3, {r1, r7, sl, lr}
    1200:	rsbcs	lr, r3, #34865152	; 0x2140000
    1204:	bls	dd274 <__assert_fail@plt+0xdc3ac>
    1208:	stmdbvs	r1!, {r0, sp}
    120c:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1210:	strtmi	lr, [fp], r7, ror #14
    1214:	mvnvs	r2, r0, lsl #6
    1218:			; <UNDEFINED> instruction: 0xf89b607b
    121c:	movwls	r3, #12288	; 0x3000
    1220:			; <UNDEFINED> instruction: 0xf7ffe7b7
    1224:	blmi	6fc7ac <__assert_fail@plt+0x6fb8e4>
    1228:	ldmdbmi	fp, {r0, r2, r7, r9, sp}
    122c:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    1230:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1234:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1238:	addcs	r4, r7, #25600	; 0x6400
    123c:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
    1240:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1244:			; <UNDEFINED> instruction: 0xf7ff4478
    1248:	svclt	0x0000ee40
    124c:	andeq	r3, r1, sl, lsr lr
    1250:	andeq	r0, r0, ip, ror #1
    1254:	andeq	r3, r1, lr, lsr #28
    1258:	andeq	r2, r0, sl, lsl sp
    125c:	andeq	r3, r1, lr, ror #27
    1260:	andeq	r0, r0, r0, lsl #2
    1264:	andeq	r2, r0, sl, ror #25
    1268:	andeq	r3, r0, r4, asr #3
    126c:	strdeq	r2, [r0], -r4
    1270:	muleq	r0, r4, ip
    1274:	muleq	r0, r6, ip
    1278:	muleq	r0, ip, ip
    127c:	andeq	r2, r0, r6, lsl #25
    1280:	andeq	r2, r0, r8, lsl #25
    1284:	andeq	r2, r0, r6, lsl #25
    1288:	andeq	r2, r0, ip, ror #24
    128c:	andeq	r2, r0, r2, lsl #25
    1290:	andeq	r2, r0, lr, lsr #25
    1294:	andeq	r2, r0, lr, lsr #25
    1298:	andeq	r2, r0, r4, ror #23
    129c:	andeq	r2, r0, sl, ror #23
    12a0:	muleq	r0, ip, ip
    12a4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    12a8:	strdeq	r2, [r0], -r4
    12ac:			; <UNDEFINED> instruction: 0x460db5f8
    12b0:	strmi	r7, [r4], -lr, lsl #16
    12b4:	vnmlscs.f64	d4, d15, d22
    12b8:	ldrbtmi	r6, [fp], #-2247	; 0xfffff739
    12bc:	bmi	97730c <__assert_fail@plt+0x976444>
    12c0:	eorsvc	r2, r9, r3, ror r1
    12c4:	stmdavc	sl!, {r0, r1, r3, r4, r7, fp, ip, lr}
    12c8:	tstlt	fp, fp, lsl r8
    12cc:	eorsle	r2, r3, sl, lsl #20
    12d0:	andcs	r4, r1, r1, lsr #22
    12d4:	ldrbtmi	r6, [fp], #-2337	; 0xfffff6df
    12d8:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    12dc:	ldrhtmi	lr, [r8], #141	; 0x8d
    12e0:	stclt	7, cr15, [r8, #1020]!	; 0x3fc
    12e4:	andsle	r2, sp, pc, ror lr
    12e8:			; <UNDEFINED> instruction: 0xf1a6491a
    12ec:	blx	fec81b74 <__assert_fail@plt+0xfec80cac>
    12f0:	ldmdapl	fp, {r1, r7, r9, ip, sp, lr, pc}^
    12f4:	ldmdavs	fp, {r1, r4, r6, r8, fp}
    12f8:	svclt	0x00142b00
    12fc:	movwcs	r4, #1555	; 0x613
    1300:			; <UNDEFINED> instruction: 0xf7ffbb13
    1304:	stmdavs	r3, {r4, r6, r8, sl, fp, sp, lr, pc}
    1308:			; <UNDEFINED> instruction: 0xf8332001
    130c:	ldrbeq	r3, [fp], #-22	; 0xffffffea
    1310:	cmncs	r3, #76, 30	; 0x130
    1314:	eorsvc	r2, fp, r8, ror r3
    1318:	stmdbvs	r1!, {r1, r3, r5, fp, ip, sp, lr}
    131c:	ldrhtmi	lr, [r8], #141	; 0x8d
    1320:	stclt	7, cr15, [r8, #1020]	; 0x3fc
    1324:	cmncs	r3, #53248	; 0xd000
    1328:	eorsvc	r4, fp, sl, ror r4
    132c:	stmdbvs	r1!, {r0, sp}
    1330:	ldrhtmi	lr, [r8], #141	; 0x8d
    1334:	ldcllt	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1338:	stmdbvs	r1, {r0, r3, r9, fp, lr}
    133c:	pop	{r0, sp}
    1340:	ldrbtmi	r4, [sl], #-248	; 0xffffff08
    1344:	ldcllt	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1348:	cmncs	r3, #24576	; 0x6000
    134c:			; <UNDEFINED> instruction: 0xe7ec447a
    1350:	andeq	r3, r1, sl, lsl ip
    1354:	andeq	r0, r0, r0, lsl #2
    1358:	andeq	r3, r1, r6, ror sl
    135c:	andeq	r2, r0, r0, lsr fp
    1360:	andeq	r2, r0, r2, lsl fp
    1364:	andeq	r2, r0, r0, lsl fp
    1368:	cmncs	r3, r3, asr #17
    136c:	strcs	fp, [r2], #-1392	; 0xfffffa90
    1370:	andcs	r6, r0, #68	; 0x44
    1374:	stmiavs	r3, {r0, r3, r4, ip, sp, lr}^
    1378:	stmdbvs	r4, {r1, r3, r4, r6, ip, sp, lr}
    137c:	blcs	95f410 <__assert_fail@plt+0x95e548>
    1380:			; <UNDEFINED> instruction: 0xf814d003
    1384:	blcs	950f90 <__assert_fail@plt+0x9500c8>
    1388:	stmdavc	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    138c:	orrslt	r1, r1, r5, ror #24
    1390:	ldrbtmi	r4, [lr], #-3594	; 0xfffff1f6
    1394:			; <UNDEFINED> instruction: 0xf815e002
    1398:	cmnlt	r1, r1, lsl #30
    139c:			; <UNDEFINED> instruction: 0xf7ff4630
    13a0:	strtmi	lr, [fp], -r0, lsr #26
    13a4:	mvnsle	r2, r0, lsl #16
    13a8:	blcs	7f3fc <__assert_fail@plt+0x7e534>
    13ac:	svccs	0x0001f804
    13b0:	mvnsle	r2, r0, lsl #20
    13b4:	movwcs	fp, #3440	; 0xd70
    13b8:	ldcllt	0, cr7, [r0, #-396]!	; 0xfffffe74
    13bc:	andeq	r2, r0, r2, asr fp
    13c0:	blmi	6d3c30 <__assert_fail@plt+0x6d2d68>
    13c4:	push	{r1, r3, r4, r5, r6, sl, lr}
    13c8:			; <UNDEFINED> instruction: 0x468041f0
    13cc:	ldmib	r3, {r0, r1, r4, r6, r7, fp, ip, lr}^
    13d0:	strcc	r4, [r1, #-1280]	; 0xfffffb00
    13d4:			; <UNDEFINED> instruction: 0xf1b4bf08
    13d8:	strdle	r3, [r2], -pc	; <UNPREDICTABLE>
    13dc:	svclt	0x002842a1
    13e0:	strmi	r4, [lr], -r1, lsr #12
    13e4:	blmi	4edbb0 <__assert_fail@plt+0x4ecce8>
    13e8:	streq	lr, [r1], #-2824	; 0xfffff4f8
    13ec:	ldmpl	r7, {r8, sl, sp}^
    13f0:			; <UNDEFINED> instruction: 0xf808e004
    13f4:	strbmi	r0, [r4, #-2817]	; 0xfffff4ff
    13f8:	ldrtmi	sp, [r5], -fp
    13fc:	stclne	8, cr6, [lr], #-224	; 0xffffff20
    1400:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1404:	mvnsle	r1, r3, asr #24
    1408:	strtmi	r1, [lr], -fp, ror #28
    140c:			; <UNDEFINED> instruction: 0x4644b155
    1410:	mvnmi	r4, #30408704	; 0x1d00000
    1414:			; <UNDEFINED> instruction: 0xf8144425
    1418:	ldmdavs	r9!, {r0, r8, sl, fp}
    141c:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1420:	mvnsle	r4, r5, lsr #5
    1424:	pop	{r4, r5, r9, sl, lr}
    1428:	svclt	0x000081f0
    142c:	andeq	r3, r1, r0, lsl fp
    1430:	andeq	r0, r0, r8, ror #1
    1434:	andeq	r0, r0, ip, lsl #2
    1438:	blmi	1493d84 <__assert_fail@plt+0x1492ebc>
    143c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1440:			; <UNDEFINED> instruction: 0xb09f4ff0
    1444:			; <UNDEFINED> instruction: 0xf8df58d3
    1448:	ldmdavs	fp, {r6, r8, sp, pc}
    144c:			; <UNDEFINED> instruction: 0xf04f931d
    1450:	ldrbtmi	r0, [sl], #768	; 0x300
    1454:	teqle	pc, r0, lsl #18
    1458:			; <UNDEFINED> instruction: 0xf85a4b4c
    145c:	ldmib	r8, {r0, r1, pc}^
    1460:	cdpcs	7, 0, cr6, cr1, cr0, {0}
    1464:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    1468:	strcs	fp, [r0], #-4028	; 0xfffff044
    146c:	blle	64a874 <__assert_fail@plt+0x6499ac>
    1470:	strcs	r4, [r0], #-2887	; 0xfffff4b9
    1474:			; <UNDEFINED> instruction: 0xf85a2500
    1478:	and	r9, r8, r3
    147c:	movwcs	lr, #2520	; 0x9d8
    1480:			; <UNDEFINED> instruction: 0xf1453401
    1484:	addsmi	r0, r4, #0, 10
    1488:	tsteq	r3, r5, ror fp
    148c:			; <UNDEFINED> instruction: 0xf8d9da20
    1490:			; <UNDEFINED> instruction: 0xf7ff0000
    1494:	andcc	lr, r1, r4, lsl sp
    1498:	ldmib	r8, {r4, r5, r6, r7, r8, ip, lr, pc}^
    149c:	blne	78dca4 <__assert_fail@plt+0x78cddc>
    14a0:	streq	lr, [r5, -r2, ror #22]
    14a4:	stmib	r8, {r0, r1, r3, r4, r5, r9, fp, lr}^
    14a8:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
    14ac:	ldrdcc	lr, [r0, -r2]
    14b0:	andsvs	r1, r3, fp, lsl r9
    14b4:	tsteq	r1, r5, asr #22
    14b8:	bmi	dd9604 <__assert_fail@plt+0xdd873c>
    14bc:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    14c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14c4:	subsmi	r9, sl, sp, lsl fp
    14c8:	andslt	sp, pc, r2, asr r1	; <UNPREDICTABLE>
    14cc:	svchi	0x00f0e8bd
    14d0:	bl	18c8130 <__assert_fail@plt+0x18c7268>
    14d4:	strb	r0, [r5, r5, lsl #14]!
    14d8:	strmi	r4, [r4], -sp, lsr #22
    14dc:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    14e0:	ldrdeq	pc, [r0], -r9
    14e4:	stc	7, cr15, [lr], #1020	; 0x3fc
    14e8:	strmi	sl, [r1], -r2, lsl #20
    14ec:			; <UNDEFINED> instruction: 0xf7ff2003
    14f0:			; <UNDEFINED> instruction: 0x4601ec12
    14f4:	teqle	sp, r0, lsl #16
    14f8:	blls	193d90 <__assert_fail@plt+0x192ec8>
    14fc:	andhi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1500:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1504:	svcmi	0x0000f5b3
    1508:			; <UNDEFINED> instruction: 0x6700e9d8
    150c:	ldmib	sp, {r0, r3, r5, r7, r8, ip, lr, pc}^
    1510:	ldrmi	sl, [r2, #2830]!	; 0xb0e
    1514:	movweq	lr, #31611	; 0x7b7b
    1518:			; <UNDEFINED> instruction: 0xf8d9db19
    151c:	ldrtmi	r0, [r2], -r0
    1520:	tstls	r0, fp, lsr r6
    1524:	stc	7, cr15, [r0], #1020	; 0x3fc
    1528:	bmi	7301b0 <__assert_fail@plt+0x72f2e8>
    152c:			; <UNDEFINED> instruction: 0xf8d82400
    1530:	strcs	r0, [r0, #-0]
    1534:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1538:	ldmdane	fp, {r8, ip, sp}
    153c:			; <UNDEFINED> instruction: 0xf8d86013
    1540:	stmib	r8, {r2, ip, sp}^
    1544:	bl	10d294c <__assert_fail@plt+0x10d1a84>
    1548:	subsvs	r0, r1, r1, lsl #2
    154c:	ldcmi	7, cr14, [r4], {181}	; 0xb5
    1550:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    1554:	bl	44555c <__assert_fail@plt+0x444694>
    1558:	eorvs	r0, r1, sl, lsl #2
    155c:	andeq	lr, r0, fp, asr #22
    1560:	andeq	lr, sl, #186368	; 0x2d800
    1564:	movweq	lr, #47975	; 0xbb67
    1568:	stmib	r8, {r5, r6, sp, lr}^
    156c:	str	r2, [r4, r0, lsl #6]!
    1570:	bl	fee3f574 <__assert_fail@plt+0xfee3e6ac>
    1574:	strtmi	r4, [r2], -fp, lsl #18
    1578:	ldrbtmi	r2, [r9], #-1
    157c:	bl	fefbf580 <__assert_fail@plt+0xfefbe6b8>
    1580:	muleq	r1, r8, sl
    1584:	andeq	r0, r0, ip, ror #1
    1588:	andeq	r3, r1, r2, lsl #21
    158c:	ldrdeq	r0, [r0], -ip
    1590:	andeq	r0, r0, ip, lsl #2
    1594:	andeq	r3, r1, r2, lsl #23
    1598:	andeq	r3, r1, r6, lsl sl
    159c:	strdeq	r3, [r1], -r8
    15a0:	ldrdeq	r3, [r1], -ip
    15a4:	andeq	r2, r0, r2, ror r9
    15a8:	push	{r4, r5, r8, r9, fp, lr}
    15ac:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    15b0:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
    15b4:	svcmi	0x00304e2f
    15b8:	cfldrsmi	mvf4, [r0, #-992]!	; 0xfffffc20
    15bc:	ldmvs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    15c0:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    15c4:			; <UNDEFINED> instruction: 0xf8dfe027
    15c8:	strcs	sl, [r1], #-184	; 0xffffff48
    15cc:	ldrbtmi	r4, [sl], #2861	; 0xb2d
    15d0:			; <UNDEFINED> instruction: 0xf8ca492d
    15d4:	ldrbtmi	r4, [r9], #-12
    15d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    15dc:			; <UNDEFINED> instruction: 0xf7ff681a
    15e0:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    15e4:	blmi	a756b0 <__assert_fail@plt+0xa747e8>
    15e8:	ldrdne	pc, [r8], -sl
    15ec:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    15f0:	ldmib	r9, {r3, fp, sp, lr}^
    15f4:	tstmi	r3, #0, 6
    15f8:			; <UNDEFINED> instruction: 0x4621d01e
    15fc:			; <UNDEFINED> instruction: 0xff1cf7ff
    1600:	ldmib	r9, {r0, r1, r4, r5, r7, fp, sp, lr}^
    1604:	ldmdavs	sl, {r8}
    1608:	movwcc	fp, #16650	; 0x410a
    160c:	b	14198e0 <__assert_fail@plt+0x1418a18>
    1610:	andle	r0, lr, r1, lsl #6
    1614:	ldmdavs	r8, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    1618:	bicsle	r2, r4, r0, lsl #16
    161c:	mcrrne	8, 14, r6, fp, cr9
    1620:	ldmdblt	r9!, {r0, r1, r3, r5, r6, r7, sp, lr}
    1624:			; <UNDEFINED> instruction: 0xf8584b19
    1628:	ldmib	r9, {r0, r1, ip, pc}^
    162c:	tstmi	r3, #0, 6
    1630:	andcs	sp, r1, r8, lsl #2
    1634:			; <UNDEFINED> instruction: 0x87f0e8bd
    1638:	rscsle	r2, sl, r0, lsl #16
    163c:			; <UNDEFINED> instruction: 0xf8ca3104
    1640:	ldrb	r1, [r6, r8]!
    1644:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1648:			; <UNDEFINED> instruction: 0xf8dae7d8
    164c:	ldmdami	r1, {r3, ip, sp}
    1650:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    1654:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1658:			; <UNDEFINED> instruction: 0xf8da4a0f
    165c:			; <UNDEFINED> instruction: 0xf8583008
    1660:	movwcc	r2, #16386	; 0x4002
    1664:	andcc	pc, r8, sl, asr #17
    1668:	bfi	r6, r4, #0, #21
    166c:	andeq	r3, r1, lr, ror sl
    1670:	andeq	r3, r1, ip, lsl r9
    1674:	andeq	r3, r1, r0, ror sl
    1678:	andeq	r3, r1, ip, ror #20
    167c:	andeq	r3, r1, sl, ror #20
    1680:	andeq	r3, r1, lr, asr sl
    1684:	andeq	r0, r0, ip, lsl #2
    1688:	andeq	r2, r0, r2, lsr #24
    168c:	ldrdeq	r0, [r0], -ip
    1690:	andeq	r2, r0, sl, lsr #17
    1694:	muleq	r0, sl, r8
    1698:	strdeq	r0, [r0], -r4
    169c:	blmi	edb24 <__assert_fail@plt+0xecc5c>
    16a0:	addsvs	r4, r8, fp, ror r4
    16a4:	ldrbmi	r2, [r0, -r1]!
    16a8:	svclt	0x0000e77e
    16ac:	andeq	r3, r1, ip, lsl #19
    16b0:	svcmi	0x00f0e92d
    16b4:			; <UNDEFINED> instruction: 0xf8dfb085
    16b8:	lfmmi	f0, 1, [r7, #368]	; 0x170
    16bc:	ldrbtmi	r4, [r8], #2967	; 0xb97
    16c0:			; <UNDEFINED> instruction: 0xf858447d
    16c4:	stmdbvs	lr!, {r0, r1, ip, sp}
    16c8:	movwls	r6, #10268	; 0x281c
    16cc:			; <UNDEFINED> instruction: 0xf0002e00
    16d0:	ldmib	r5, {r3, r4, r5, r6, r7, pc}^
    16d4:	andcs	r2, r1, r0, lsl #6
    16d8:	ldmdbne	r2, {r0, r3, r5, r6, r8, fp, sp, lr}
    16dc:	bl	10e56f0 <__assert_fail@plt+0x10e4828>
    16e0:	cmnvs	lr, r4, ror #7
    16e4:	stmib	r5, {r0, r3, r5, r8, sp, lr}^
    16e8:	blmi	fe34a2f0 <__assert_fail@plt+0xfe349428>
    16ec:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    16f0:	movwcs	lr, #2518	; 0x9d6
    16f4:			; <UNDEFINED> instruction: 0xf0004313
    16f8:			; <UNDEFINED> instruction: 0xf8df80fb
    16fc:	strcs	r9, [r0, #-552]	; 0xfffffdd8
    1700:	eorge	pc, r4, #14614528	; 0xdf0000
    1704:	ldrbtmi	r4, [r9], #2953	; 0xb89
    1708:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    170c:	eors	r9, r0, r0, lsl #6
    1710:	bls	d4534 <__assert_fail@plt+0xd366c>
    1714:	stmibmi	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    1718:	andeq	pc, r1, #130	; 0x82
    171c:	ldrbtmi	r6, [r9], #-2143	; 0xfffff7a1
    1720:	andeq	pc, r2, r7, lsr r0	; <UNPREDICTABLE>
    1724:	svclt	0x0008690b
    1728:	bcs	9f34 <__assert_fail@plt+0x906c>
    172c:	adcshi	pc, sl, r0, asr #32
    1730:	ldrmi	r9, [r8], -r2, lsl #20
    1734:	movwls	r6, #6473	; 0x1949
    1738:			; <UNDEFINED> instruction: 0x46226814
    173c:	b	ff33f740 <__assert_fail@plt+0xff33e878>
    1740:	strmi	r9, [r5], -r1, lsl #22
    1744:			; <UNDEFINED> instruction: 0xf0402800
    1748:	svccs	0x000380ad
    174c:	addshi	pc, r9, r0
    1750:	smlsdxcs	r1, r9, r8, r4
    1754:	ldrbtmi	r4, [r8], #-2425	; 0xfffff687
    1758:	ldmib	r0, {r0, r3, r4, r5, r6, sl, lr}^
    175c:	subvs	r2, pc, r0, lsl #6
    1760:	bl	10c7bb0 <__assert_fail@plt+0x10c6ce8>
    1764:	stmib	r0, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    1768:	ldmib	r6, {r8, r9, sp}^
    176c:	tstmi	r3, #0, 6
    1770:			; <UNDEFINED> instruction: 0xf8d9d036
    1774:	blcs	d77c <__assert_fail@plt+0xc8b4>
    1778:	ldmib	r6, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}^
    177c:			; <UNDEFINED> instruction: 0xf8dabc00
    1780:			; <UNDEFINED> instruction: 0xf1bc0010
    1784:	svclt	0x00083fff
    1788:	svccc	0x00fff1bb
    178c:	svclt	0x00084428
    1790:	andle	r4, r6, r2, lsr #12
    1794:	strmi	r1, [r3, #2019]!	; 0x7e3
    1798:	tsteq	r3, ip, ror fp
    179c:	svclt	0x00b84622
    17a0:	blmi	19d3110 <__assert_fail@plt+0x19d2248>
    17a4:			; <UNDEFINED> instruction: 0xf8582101
    17a8:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    17ac:	b	ff2bf7b0 <__assert_fail@plt+0xff2be8e8>
    17b0:	subsle	r2, sp, r0, lsl #16
    17b4:	tstcs	r0, r0, lsl #30
    17b8:	movwcs	lr, #2518	; 0x9d6
    17bc:	mrrcne	0, 3, r6, r9, cr9
    17c0:			; <UNDEFINED> instruction: 0xf1b2bf08
    17c4:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    17c8:	bl	18c8018 <__assert_fail@plt+0x18c7150>
    17cc:	stmib	r6, {r5, r6, r7, r8, r9, ip, sp, lr}^
    17d0:	bne	90a3d8 <__assert_fail@plt+0x909510>
    17d4:	ldmib	r6, {r2, r3, r4, r7, ip, lr, pc}^
    17d8:	strmi	r2, [r5], #-768	; 0xfffffd00
    17dc:	bicle	r4, r8, r3, lsl r3
    17e0:			; <UNDEFINED> instruction: 0xf8584b58
    17e4:	ldmdavs	fp, {r0, r1, ip, sp}
    17e8:	bmi	15edd7c <__assert_fail@plt+0x15eceb4>
    17ec:			; <UNDEFINED> instruction: 0xf8584b57
    17f0:	ldrbtmi	r2, [fp], #-2
    17f4:	ldrdeq	lr, [r0, -r3]
    17f8:	movwcs	lr, #2514	; 0x9d2
    17fc:	bl	1c52244 <__assert_fail@plt+0x1c5137c>
    1800:	blle	1f42414 <__assert_fail@plt+0x1f4154c>
    1804:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    1808:	subsle	r4, r8, r3, lsr #5
    180c:	ldmdbmi	r1, {r4, r6, r8, r9, fp, lr}^
    1810:	stmdals	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    1814:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}^
    1818:	movwcs	lr, #2513	; 0x9d1
    181c:	svclt	0x00082e00
    1820:	ldmdbne	r2, {sp}^
    1824:	mvnvc	lr, #68608	; 0x10c00
    1828:	movwcs	lr, #27073	; 0x69c1
    182c:	cmplt	r8, fp, lsl #18
    1830:	ldrmi	r4, [r8], -sl, lsr #12
    1834:	movwls	r6, #2377	; 0x949
    1838:	b	13bf83c <__assert_fail@plt+0x13be974>
    183c:	strmi	r9, [r2], -r0, lsl #22
    1840:	eorsle	r2, sl, r0, lsl #16
    1844:			; <UNDEFINED> instruction: 0x46221958
    1848:	movwls	r2, #256	; 0x100
    184c:	b	ffb3f850 <__assert_fail@plt+0xffb3e988>
    1850:	ldrmi	r9, [r8], -r0, lsl #22
    1854:	pop	{r0, r2, ip, sp, pc}
    1858:			; <UNDEFINED> instruction: 0xf7ff8ff0
    185c:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    1860:	blmi	e35e94 <__assert_fail@plt+0xe34fcc>
    1864:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1868:	blcs	1b8dc <__assert_fail@plt+0x1aa14>
    186c:	ldr	sp, [ip, sl, asr #1]!
    1870:			; <UNDEFINED> instruction: 0xf7ff6838
    1874:	ldmdblt	r8, {r2, r3, r5, r9, fp, sp, lr, pc}^
    1878:	andcs	r4, r1, #56320	; 0xdc00
    187c:	andsvs	r4, sl, fp, ror r4
    1880:	ldmdami	r6!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    1884:			; <UNDEFINED> instruction: 0xf7ff4478
    1888:	blls	bc250 <__assert_fail@plt+0xbb388>
    188c:	smmla	pc, ip, r8, r6	; <UNPREDICTABLE>
    1890:	ldmdami	r4!, {r0, r1, r4, r5, r8, r9, fp, lr}
    1894:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    1898:			; <UNDEFINED> instruction: 0xf853689b
    189c:			; <UNDEFINED> instruction: 0xf7ff1c04
    18a0:			; <UNDEFINED> instruction: 0xe7e9eafc
    18a4:	svccs	0x00013f01
    18a8:	bmi	bf7bfc <__assert_fail@plt+0xbf6d34>
    18ac:	ldrmi	r2, [r8], -r3, lsl #2
    18b0:	subsvs	r4, r1, sl, ror r4
    18b4:	pop	{r0, r2, ip, sp, pc}
    18b8:	mcrcs	15, 0, r8, cr1, cr0, {7}
    18bc:	movwcs	sp, #273	; 0x111
    18c0:	strtmi	lr, [r1], -r7, asr #15
    18c4:			; <UNDEFINED> instruction: 0xf7ff2001
    18c8:	ldrdvs	lr, [r8, -r2]!
    18cc:	stflsd	f3, [r2], {232}	; 0xe8
    18d0:	stmdavs	r1!, {r0, sp}
    18d4:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18d8:	rorslt	r6, r8, #2
    18dc:	strls	r6, [r3], -r4, lsr #16
    18e0:	stmdami	r2!, {r0, r1, r8, r9, sl, sp, lr, pc}
    18e4:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    18e8:	b	fbf8ec <__assert_fail@plt+0xfbea24>
    18ec:	ldr	r9, [r0, r0, lsl #22]!
    18f0:			; <UNDEFINED> instruction: 0xf8584b14
    18f4:	ldmdavs	fp, {r0, r1, ip, sp}
    18f8:	rscle	r2, r0, r0, lsl #22
    18fc:	ldrb	r2, [r4, -r0, lsl #10]!
    1900:	andcs	r4, r1, fp, lsl r9
    1904:			; <UNDEFINED> instruction: 0xf7ff4479
    1908:			; <UNDEFINED> instruction: 0x2100eabc
    190c:			; <UNDEFINED> instruction: 0xf7ff2001
    1910:	svclt	0x0000e9f6
    1914:	andeq	r3, r1, r6, lsl r8
    1918:	andeq	r3, r1, ip, ror #18
    191c:	andeq	r0, r0, ip, lsl r1
    1920:	andeq	r0, r0, r8, ror #1
    1924:	strdeq	r3, [r1], -lr
    1928:	andeq	r3, r1, r4, lsr #18
    192c:	strdeq	r3, [r1], -sl
    1930:	strdeq	r3, [r1], -r0
    1934:	andeq	r3, r1, lr, lsl #18
    1938:	ldrdeq	r3, [r1], -r6
    193c:	andeq	r3, r1, ip, lsr #17
    1940:	andeq	r0, r0, ip, lsl #2
    1944:	andeq	r0, r0, r0, lsl #2
    1948:	ldrdeq	r0, [r0], -ip
    194c:	andeq	r3, r1, sl, lsr r8
    1950:	strdeq	r3, [r1], -r4
    1954:	andeq	r3, r1, r8, lsl r8
    1958:	andeq	r3, r1, r8, lsl #15
    195c:	muleq	r0, r4, r6
    1960:	muleq	r1, r8, r7
    1964:	andeq	r2, r0, r6, asr r6
    1968:	andeq	r3, r1, r4, asr r7
    196c:	andeq	r2, r0, r2, lsr r6
    1970:	strdeq	r2, [r0], -r4
    1974:	svcmi	0x00f0e92d
    1978:	beq	3dabc <__assert_fail@plt+0x3cbf4>
    197c:	blhi	bce38 <__assert_fail@plt+0xbbf70>
    1980:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1984:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1988:			; <UNDEFINED> instruction: 0xf8df447a
    198c:	strdlt	r8, [pc], r4
    1990:	ldrbtlt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1994:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    1998:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    199c:			; <UNDEFINED> instruction: 0xf04f930d
    19a0:			; <UNDEFINED> instruction: 0xf8df0300
    19a4:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    19a8:	strbmi	r9, [r3], -r5, lsl #6
    19ac:			; <UNDEFINED> instruction: 0x469a46d0
    19b0:	mrc2	7, 3, pc, cr14, cr15, {7}
    19b4:	stmdacs	r0, {r0, r1, r2, ip, pc}
    19b8:	sbcshi	pc, r1, r0
    19bc:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    19c0:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    19c4:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
    19c8:	strcc	lr, [r0], #-2515	; 0xfffff62d
    19cc:	stmib	sp, {r1, r3, r7, fp, ip, lr}^
    19d0:	ldmdavs	r3, {r3, sl, ip, sp}
    19d4:	blcs	265f4 <__assert_fail@plt+0x2572c>
    19d8:	blls	1b5d88 <__assert_fail@plt+0x1b4ec0>
    19dc:	ldrdls	pc, [r4], -r3
    19e0:	svceq	0x0000f1b9
    19e4:	adchi	pc, r8, r0
    19e8:			; <UNDEFINED> instruction: 0xf8d99d07
    19ec:	ldrbeq	r3, [fp, r8]
    19f0:	adchi	pc, r2, r0, lsl #2
    19f4:	ldrdvs	pc, [ip], -r9
    19f8:			; <UNDEFINED> instruction: 0xf0002e00
    19fc:			; <UNDEFINED> instruction: 0xf8df8097
    1a00:			; <UNDEFINED> instruction: 0xf8df3494
    1a04:	ldrbtmi	r7, [fp], #-1172	; 0xfffffb6c
    1a08:	mcr	4, 0, r4, cr8, cr15, {3}
    1a0c:			; <UNDEFINED> instruction: 0xf8d93a10
    1a10:	stccs	0, cr4, [r0], {4}
    1a14:			; <UNDEFINED> instruction: 0xf8cdd052
    1a18:			; <UNDEFINED> instruction: 0xf8cd8004
    1a1c:	ldmib	r7, {r4, ip, pc}^
    1a20:	b	148a640 <__assert_fail@plt+0x1489778>
    1a24:	andle	r0, sl, r3, lsl #2
    1a28:	ldrdeq	lr, [r0, -r7]
    1a2c:			; <UNDEFINED> instruction: 0x41994290
    1a30:	stmdavs	r1!, {r0, r2, r8, r9, fp, ip, lr, pc}^
    1a34:	andmi	pc, r2, r0, asr #4
    1a38:			; <UNDEFINED> instruction: 0xf0004208
    1a3c:	mcrcs	1, 0, r8, cr1, cr1, {4}
    1a40:	msrhi	CPSR_fc, r0
    1a44:	stmdbcs	r0!, {r0, r5, r6, fp, sp, lr}
    1a48:	mrshi	pc, SP_usr	; <UNPREDICTABLE>
    1a4c:	stmdbcc	r1, {r0, r4, r5, r8, r9, ip, sp, pc}
    1a50:	stmdale	r3!, {r0, r1, r2, r3, r4, r8, fp, sp}
    1a54:			; <UNDEFINED> instruction: 0xf001e8df
    1a58:			; <UNDEFINED> instruction: 0xc622b6bd
    1a5c:	cdpmi	2, 2, cr2, cr2, cr2, {1}
    1a60:	eorcs	r2, r2, #536870914	; 0x20000002
    1a64:	eorne	r2, r2, r2, lsr #4
    1a68:	eorcs	r2, r2, #536870914	; 0x20000002
    1a6c:	eorcs	r2, r2, #536870914	; 0x20000002
    1a70:	eorcs	r2, r2, #536870914	; 0x20000002
    1a74:	strcc	r2, [r2, #-546]!	; 0xfffffdde
    1a78:	stmdbcs	r4, {r0, r5, r7, fp, sp, lr}
    1a7c:	bichi	pc, r6, r0
    1a80:	tstle	r9, r8, lsl #18
    1a84:	blge	29bb2c <__assert_fail@plt+0x29ac64>
    1a88:	movwgt	r6, #14441	; 0x3869
    1a8c:	ldmib	sp, {r0, sp}^
    1a90:	stmdbvs	r1!, {r1, r3, r8, r9, sp}
    1a94:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a98:	eorsle	r2, r2, r1, lsl #28
    1a9c:	ldmib	fp, {r0, r5, r7, fp, sp, lr}^
    1aa0:	strmi	r2, [sp], #-768	; 0xfffffd00
    1aa4:	ldmdane	r2, {r2, r5, fp, sp, lr}^
    1aa8:	mvnvc	lr, #68608	; 0x10c00
    1aac:	movwcs	lr, #2507	; 0x9cb
    1ab0:			; <UNDEFINED> instruction: 0xd1b42c00
    1ab4:	ldrdhi	pc, [r4], -sp
    1ab8:			; <UNDEFINED> instruction: 0x9010f8dd
    1abc:			; <UNDEFINED> instruction: 0xd1a63e01
    1ac0:	stmiavs	r1!, {r2, r4, r5, sp, lr, pc}
    1ac4:	stmdbcs	r7, {r0, r8, fp, ip, sp}
    1ac8:	movwge	sp, #10470	; 0x28e6
    1acc:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    1ad0:			; <UNDEFINED> instruction: 0x47184413
    1ad4:	andeq	r0, r0, r7, asr #2
    1ad8:	andeq	r0, r0, r5, ror #2
    1adc:			; <UNDEFINED> instruction: 0xffffffc5
    1ae0:	andeq	r0, r0, r7, asr r1
    1ae4:			; <UNDEFINED> instruction: 0xffffffc5
    1ae8:			; <UNDEFINED> instruction: 0xffffffc5
    1aec:			; <UNDEFINED> instruction: 0xffffffc5
    1af0:	andeq	r0, r0, r5, ror r1
    1af4:	andcs	r7, r1, sl, lsr #16
    1af8:			; <UNDEFINED> instruction: 0xf7ff6921
    1afc:			; <UNDEFINED> instruction: 0x2e01e99e
    1b00:	stmdbvs	r3!, {r2, r3, r6, r7, r8, ip, lr, pc}^
    1b04:	bls	6df38 <__assert_fail@plt+0x6d070>
    1b08:	stmiavs	r1!, {r1, r3, r4, ip, sp, lr}
    1b0c:	movwcs	lr, #2522	; 0x9da
    1b10:	strmi	r6, [sp], #-2084	; 0xfffff7dc
    1b14:	bl	10c7c64 <__assert_fail@plt+0x10c6d9c>
    1b18:	stmib	sl, {r0, r5, r6, r7, r8, r9, ip, sp, lr}^
    1b1c:	stccs	3, cr2, [r0], {-0}
    1b20:	svcge	0x007df47f
    1b24:	ldrdhi	pc, [r4], -sp
    1b28:			; <UNDEFINED> instruction: 0x9010f8dd
    1b2c:	ldrdls	pc, [r0], -r9
    1b30:	svceq	0x0000f1b9
    1b34:	svcge	0x0059f47f
    1b38:	ldmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    1b3c:	ldmdavs	fp, {r3, r8}
    1b40:	movwls	r4, #26138	; 0x661a
    1b44:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
    1b48:	smlabteq	r0, r3, r9, lr
    1b4c:			; <UNDEFINED> instruction: 0xf47f2a00
    1b50:			; <UNDEFINED> instruction: 0xf7ffaf44
    1b54:	andls	pc, r7, sp, lsr #27
    1b58:			; <UNDEFINED> instruction: 0xf47f2800
    1b5c:	bls	16d820 <__assert_fail@plt+0x16c958>
    1b60:	ldmpl	r3, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}^
    1b64:	bcs	1bbd4 <__assert_fail@plt+0x1ad0c>
    1b68:	cmphi	ip, r0	; <UNPREDICTABLE>
    1b6c:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
    1b70:	ldrdeq	lr, [r6, -r3]
    1b74:	tstle	r7, r1, lsl #6
    1b78:	ldrdeq	lr, [r0, -r3]
    1b7c:	streq	lr, [r1], #-2640	; 0xfffff5b0
    1b80:	cmphi	r0, r0	; <UNPREDICTABLE>
    1b84:	smlabteq	r6, r3, r9, lr
    1b88:	stccs	8, cr6, [r0], {84}	; 0x54
    1b8c:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    1b90:	stclmi	14, cr4, [r6, #788]	; 0x314
    1b94:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    1b98:			; <UNDEFINED> instruction: 0xf5b0e00b
    1b9c:	smlabble	r4, r0, pc, r6	; <UNPREDICTABLE>
    1ba0:	strtmi	r6, [r9], -r2, lsr #18
    1ba4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ba8:	stmdavs	r4!, {r3, r6, r8, fp, sp, lr, pc}
    1bac:			; <UNDEFINED> instruction: 0xf0002c00
    1bb0:	stmdavs	r0!, {r0, r3, r4, r5, r8, pc}^
    1bb4:	mvnsle	r2, r1, lsl #16
    1bb8:	movwcs	lr, #27094	; 0x69d6
    1bbc:			; <UNDEFINED> instruction: 0xf7ff6921
    1bc0:			; <UNDEFINED> instruction: 0xe7f2e93c
    1bc4:			; <UNDEFINED> instruction: 0x20014aba
    1bc8:	ldrbtmi	r6, [sl], #-2337	; 0xfffff6df
    1bcc:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bd0:	blmi	fee3b960 <__assert_fail@plt+0xfee3aa98>
    1bd4:	stmdbvs	r1!, {r0, sp}
    1bd8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1bdc:			; <UNDEFINED> instruction: 0xf7ff2300
    1be0:	ldrb	lr, [r9, -ip, lsr #18]
    1be4:	b	14942bc <__assert_fail@plt+0x14933f4>
    1be8:	ldrbtmi	r0, [r9], #-3075	; 0xfffff3fd
    1bec:	ldrdeq	lr, [r0, -r1]
    1bf0:	bne	4b1858 <__assert_fail@plt+0x4b0990>
    1bf4:	bls	17602c <__assert_fail@plt+0x175164>
    1bf8:	ldmpl	r3, {r4, r5, r7, r8, r9, fp, lr}^
    1bfc:	b	13dbc70 <__assert_fail@plt+0x13dada8>
    1c00:	ldrmi	r7, [sl], -r3, ror #19
    1c04:	strbmi	r9, [fp], -r2, lsl #6
    1c08:			; <UNDEFINED> instruction: 0xffe6f001
    1c0c:	bne	fe6a881c <__assert_fail@plt+0xfe6a7954>
    1c10:	strtmi	r4, [r0], -r9, lsr #12
    1c14:	blx	ebfc18 <__assert_fail@plt+0xebed50>
    1c18:			; <UNDEFINED> instruction: 0xf995e73e
    1c1c:	andcs	r2, r1, r0
    1c20:	ldrbne	r6, [r3, r1, lsr #18]
    1c24:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c28:	stmdavs	sl!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    1c2c:	stmdbvs	r1!, {r0, sp}
    1c30:			; <UNDEFINED> instruction: 0xf7ff17d3
    1c34:	str	lr, [pc, -r2, lsl #18]!
    1c38:	andcs	r8, r1, sl, lsr #16
    1c3c:	andslt	r6, r2, #540672	; 0x84000
    1c40:			; <UNDEFINED> instruction: 0xf7ff17d3
    1c44:			; <UNDEFINED> instruction: 0xe727e8fa
    1c48:	mulcs	r0, r5, r9
    1c4c:	stmdbvs	r1!, {r0, sp}
    1c50:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c54:			; <UNDEFINED> instruction: 0xf5b1e720
    1c58:			; <UNDEFINED> instruction: 0xf0007f80
    1c5c:	stmdble	lr, {r1, r4, r6, r7, pc}
    1c60:	svcvc	0x0000f5b1
    1c64:	addhi	pc, r4, r0
    1c68:	svcvs	0x0080f5b1
    1c6c:	svcge	0x0016f47f
    1c70:	bne	43d4d8 <__assert_fail@plt+0x43c610>
    1c74:	stmdbvs	r2!, {r0, sp}
    1c78:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c7c:	stmdbcs	r0, {r2, r3, r8, r9, sl, sp, lr, pc}^
    1c80:	adcshi	pc, r0, r0
    1c84:			; <UNDEFINED> instruction: 0xf47f2980
    1c88:	stmdbvs	r1!, {r0, r3, r8, r9, sl, fp, sp, pc}
    1c8c:	andcs	r4, r1, sl, lsr #12
    1c90:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c94:	stmdbvs	r1!, {r8, r9, sl, sp, lr, pc}^
    1c98:	stmdavc	r8, {r0, r3, r4, r8, ip, sp, pc}
    1c9c:	andcs	r9, r0, r1
    1ca0:	stmdavs	r1!, {r3, ip, sp, lr}^
    1ca4:	stmdale	fp, {r5, r8, fp, sp}^
    1ca8:			; <UNDEFINED> instruction: 0xf43f2900
    1cac:	stmdbcc	r1, {r1, r3, r5, r8, r9, sl, fp, sp, pc}
    1cb0:			; <UNDEFINED> instruction: 0xf63f291f
    1cb4:	andge	sl, r2, r6, lsr #30
    1cb8:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    1cbc:	strmi	r4, [r0, -r8, lsl #8]
    1cc0:			; <UNDEFINED> instruction: 0xffffff13
    1cc4:			; <UNDEFINED> instruction: 0xffffff05
    1cc8:			; <UNDEFINED> instruction: 0xfffffe43
    1ccc:			; <UNDEFINED> instruction: 0xffffff25
    1cd0:			; <UNDEFINED> instruction: 0xfffffe43
    1cd4:			; <UNDEFINED> instruction: 0xfffffe43
    1cd8:			; <UNDEFINED> instruction: 0xfffffe43
    1cdc:			; <UNDEFINED> instruction: 0xfffffe35
    1ce0:			; <UNDEFINED> instruction: 0xfffffe43
    1ce4:			; <UNDEFINED> instruction: 0xfffffe43
    1ce8:			; <UNDEFINED> instruction: 0xfffffe43
    1cec:			; <UNDEFINED> instruction: 0xfffffe43
    1cf0:			; <UNDEFINED> instruction: 0xfffffe43
    1cf4:			; <UNDEFINED> instruction: 0xfffffe43
    1cf8:			; <UNDEFINED> instruction: 0xfffffe43
    1cfc:			; <UNDEFINED> instruction: 0xfffffdb9
    1d00:			; <UNDEFINED> instruction: 0xfffffe43
    1d04:			; <UNDEFINED> instruction: 0xfffffe43
    1d08:			; <UNDEFINED> instruction: 0xfffffe43
    1d0c:			; <UNDEFINED> instruction: 0xfffffe43
    1d10:			; <UNDEFINED> instruction: 0xfffffe43
    1d14:			; <UNDEFINED> instruction: 0xfffffe43
    1d18:			; <UNDEFINED> instruction: 0xfffffe43
    1d1c:			; <UNDEFINED> instruction: 0xfffffe43
    1d20:			; <UNDEFINED> instruction: 0xfffffe43
    1d24:			; <UNDEFINED> instruction: 0xfffffe43
    1d28:			; <UNDEFINED> instruction: 0xfffffe43
    1d2c:			; <UNDEFINED> instruction: 0xfffffe43
    1d30:			; <UNDEFINED> instruction: 0xfffffe43
    1d34:			; <UNDEFINED> instruction: 0xfffffe43
    1d38:			; <UNDEFINED> instruction: 0xfffffe43
    1d3c:			; <UNDEFINED> instruction: 0xfffffe03
    1d40:	svcvc	0x0080f5b1
    1d44:	stmdble	r6, {r0, r2, r3, r4, r6, ip, lr, pc}
    1d48:	svcvc	0x0000f5b1
    1d4c:			; <UNDEFINED> instruction: 0xf5b1d079
    1d50:	addle	r6, sp, r0, lsl #31
    1d54:	stmdbcs	r0, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    1d58:	stmibcs	r0, {r2, r6, ip, lr, pc}
    1d5c:			; <UNDEFINED> instruction: 0xe6d0d095
    1d60:	stmib	sp, {r5, r9, sl, lr}^
    1d64:			; <UNDEFINED> instruction: 0xf7ff2302
    1d68:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    1d6c:	strbt	r2, [r6], -r2, lsl #6
    1d70:	cdpne	8, 4, cr6, cr11, cr1, {5}
    1d74:			; <UNDEFINED> instruction: 0xf63f2b07
    1d78:	andge	sl, r2, #2336	; 0x920
    1d7c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1d80:			; <UNDEFINED> instruction: 0x4710441a
    1d84:	andeq	r0, r0, r3, asr r0
    1d88:	andeq	r0, r0, r5, asr #32
    1d8c:			; <UNDEFINED> instruction: 0xfffffd1b
    1d90:	andeq	r0, r0, r7, lsr r0
    1d94:			; <UNDEFINED> instruction: 0xfffffd1b
    1d98:			; <UNDEFINED> instruction: 0xfffffd1b
    1d9c:			; <UNDEFINED> instruction: 0xfffffd1b
    1da0:	andeq	r0, r0, r1, lsr #32
    1da4:	blge	29be4c <__assert_fail@plt+0x29af84>
    1da8:	movwgt	r6, #14441	; 0x3869
    1dac:	ldmib	sp, {r0, sp}^
    1db0:	stmdbvs	r1!, {r1, r3, r8, r9, sp}
    1db4:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1db8:	stmdavs	sl!, {r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
    1dbc:	stmdbvs	r1!, {r8, r9, sp}
    1dc0:			; <UNDEFINED> instruction: 0xf7ff2001
    1dc4:			; <UNDEFINED> instruction: 0xe667e83a
    1dc8:	movwcs	r8, #2090	; 0x82a
    1dcc:	andcs	r6, r1, r1, lsr #18
    1dd0:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd4:	stmdavc	sl!, {r5, r6, r9, sl, sp, lr, pc}
    1dd8:	stmdbvs	r1!, {r8, r9, sp}
    1ddc:			; <UNDEFINED> instruction: 0xf7ff2001
    1de0:	ldrb	lr, [r9], -ip, lsr #16
    1de4:	svc	0x00def7fe
    1de8:	stmdbvs	r1!, {r1, r3, r5, fp, ip, sp, lr}
    1dec:	andcs	r6, r1, r3, lsl #16
    1df0:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1df4:	svcmi	0x0080f413
    1df8:	eorcs	fp, lr, #8, 30
    1dfc:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e00:	strtmi	lr, [r9], -sl, asr #12
    1e04:			; <UNDEFINED> instruction: 0xf7ff4620
    1e08:			; <UNDEFINED> instruction: 0xe645fa51
    1e0c:	andcs	r6, r1, sl, lsr #16
    1e10:	vmla.f16	s12, s14, s3
    1e14:			; <UNDEFINED> instruction: 0xeeb72a90
    1e18:	mrrc	10, 14, r7, r3, cr7
    1e1c:			; <UNDEFINED> instruction: 0xf7ff2b17
    1e20:	ldrt	lr, [r9], -ip, lsl #16
    1e24:	blmi	5546c4 <__assert_fail@plt+0x5537fc>
    1e28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e2c:	blls	35be9c <__assert_fail@plt+0x35afd4>
    1e30:	qaddle	r4, sl, r4
    1e34:	ldc	0, cr11, [sp], #60	; 0x3c
    1e38:	pop	{r1, r8, r9, fp, pc}
    1e3c:			; <UNDEFINED> instruction: 0xf7fe8ff0
    1e40:	stmiavs	r3!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    1e44:	blcs	1d0a50 <__assert_fail@plt+0x1cfb88>
    1e48:	mrcge	6, 2, APSR_nzcv, cr11, cr15, {1}
    1e4c:			; <UNDEFINED> instruction: 0xf852a202
    1e50:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    1e54:	svclt	0x00004710
    1e58:			; <UNDEFINED> instruction: 0xffffff7f
    1e5c:			; <UNDEFINED> instruction: 0xffffff71
    1e60:			; <UNDEFINED> instruction: 0xfffffcab
    1e64:			; <UNDEFINED> instruction: 0xffffff63
    1e68:			; <UNDEFINED> instruction: 0xfffffcab
    1e6c:			; <UNDEFINED> instruction: 0xfffffcab
    1e70:			; <UNDEFINED> instruction: 0xfffffcab
    1e74:			; <UNDEFINED> instruction: 0xffffff4d
    1e78:	andeq	r3, r1, ip, asr #10
    1e7c:	andeq	r0, r0, ip, ror #1
    1e80:	muleq	r1, r6, r6
    1e84:	muleq	r1, r4, r6
    1e88:	andeq	r3, r1, lr, lsr #10
    1e8c:	andeq	r3, r1, r6, ror #12
    1e90:	andeq	r0, r0, r4, lsl r1
    1e94:	andeq	r2, r0, r6, ror #9
    1e98:	andeq	r3, r1, r4, lsr #12
    1e9c:	andeq	r3, r1, r6, ror #9
    1ea0:	strdeq	r0, [r0], -r8
    1ea4:			; <UNDEFINED> instruction: 0x000134be
    1ea8:	muleq	r1, r8, r4
    1eac:	andeq	r2, r0, r6, asr r3
    1eb0:	andeq	r2, r0, r6, asr #14
    1eb4:	andeq	r3, r1, r4, asr r4
    1eb8:	andeq	r3, r1, r2, asr #8
    1ebc:	andeq	r0, r0, ip, lsl r1
    1ec0:	andeq	r3, r1, ip, lsr #1
    1ec4:	tstcs	r1, fp, lsl #22
    1ec8:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    1ecc:	strlt	r4, [r0, #-2571]	; 0xfffff5f5
    1ed0:	ldmdapl	r8, {r0, r2, r7, ip, sp, pc}
    1ed4:	cfstrsmi	mvf4, [sl], {122}	; 0x7a
    1ed8:	blmi	2a66e8 <__assert_fail@plt+0x2a5820>
    1edc:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    1ee0:	strcs	lr, [r0], #-2509	; 0xfffff633
    1ee4:	bmi	2130d8 <__assert_fail@plt+0x212210>
    1ee8:			; <UNDEFINED> instruction: 0xf7fe447a
    1eec:			; <UNDEFINED> instruction: 0x2001efb2
    1ef0:	svc	0x005ef7fe
    1ef4:	andeq	r3, r1, sl
    1ef8:	strdeq	r0, [r0], -ip
    1efc:	muleq	r0, r8, r0
    1f00:	strheq	r2, [r0], -r4
    1f04:	andeq	r2, r0, r8, lsr r0
    1f08:	andeq	r2, r0, r4, ror r0
    1f0c:	push	{r2, r4, r6, r7, r9, fp, lr}
    1f10:			; <UNDEFINED> instruction: 0x46894ff0
    1f14:	ldrbtmi	r4, [sl], #-3027	; 0xfffff42d
    1f18:	ldrdmi	pc, [r0], -r9
    1f1c:	cmncs	r8, r5, lsl #1
    1f20:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    1f24:	ldmdavs	fp, {r5, fp, sp, lr}
    1f28:			; <UNDEFINED> instruction: 0xf04f9303
    1f2c:			; <UNDEFINED> instruction: 0xf7fe0300
    1f30:			; <UNDEFINED> instruction: 0xf8dfefae
    1f34:	ldrbtmi	r8, [r8], #820	; 0x334
    1f38:	tstlt	r8, r2
    1f3c:	blcs	1a1ff50 <__assert_fail@plt+0x1a1f088>
    1f40:	msrhi	SPSR_sc, r0
    1f44:			; <UNDEFINED> instruction: 0xf8df4ec9
    1f48:			; <UNDEFINED> instruction: 0xf8dfb328
    1f4c:	ldrbtmi	sl, [lr], #-808	; 0xfffffcd8
    1f50:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    1f54:			; <UNDEFINED> instruction: 0x46214632
    1f58:			; <UNDEFINED> instruction: 0xf7fe4628
    1f5c:	mcrrne	15, 4, lr, r3, cr14
    1f60:	addhi	pc, sl, r0
    1f64:	ldmdacs	r9!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
    1f68:	movwge	sp, #10484	; 0x28f4
    1f6c:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1f70:			; <UNDEFINED> instruction: 0x47184413
    1f74:	ldrdeq	r0, [r0], -r7
    1f78:			; <UNDEFINED> instruction: 0xffffffe1
    1f7c:			; <UNDEFINED> instruction: 0xffffffe1
    1f80:			; <UNDEFINED> instruction: 0xffffffe1
    1f84:	andeq	r0, r0, fp, lsr r2
    1f88:			; <UNDEFINED> instruction: 0xffffffe1
    1f8c:			; <UNDEFINED> instruction: 0xffffffe1
    1f90:			; <UNDEFINED> instruction: 0xffffffe1
    1f94:			; <UNDEFINED> instruction: 0xffffffe1
    1f98:			; <UNDEFINED> instruction: 0xffffffe1
    1f9c:			; <UNDEFINED> instruction: 0xffffffe1
    1fa0:			; <UNDEFINED> instruction: 0xffffffe1
    1fa4:			; <UNDEFINED> instruction: 0xffffffe1
    1fa8:			; <UNDEFINED> instruction: 0xffffffe1
    1fac:			; <UNDEFINED> instruction: 0xffffffe1
    1fb0:			; <UNDEFINED> instruction: 0xffffffe1
    1fb4:			; <UNDEFINED> instruction: 0xffffffe1
    1fb8:			; <UNDEFINED> instruction: 0xffffffe1
    1fbc:			; <UNDEFINED> instruction: 0xffffffe1
    1fc0:			; <UNDEFINED> instruction: 0xffffffe1
    1fc4:			; <UNDEFINED> instruction: 0xffffffe1
    1fc8:			; <UNDEFINED> instruction: 0xffffffe1
    1fcc:			; <UNDEFINED> instruction: 0xffffffe1
    1fd0:			; <UNDEFINED> instruction: 0xffffffe1
    1fd4:			; <UNDEFINED> instruction: 0xffffffe1
    1fd8:			; <UNDEFINED> instruction: 0xffffffe1
    1fdc:			; <UNDEFINED> instruction: 0xffffffe1
    1fe0:			; <UNDEFINED> instruction: 0xffffffe1
    1fe4:			; <UNDEFINED> instruction: 0xffffffe1
    1fe8:			; <UNDEFINED> instruction: 0xffffffe1
    1fec:			; <UNDEFINED> instruction: 0xffffffe1
    1ff0:			; <UNDEFINED> instruction: 0xffffffe1
    1ff4:			; <UNDEFINED> instruction: 0xffffffe1
    1ff8:			; <UNDEFINED> instruction: 0xffffffe1
    1ffc:			; <UNDEFINED> instruction: 0xffffffe1
    2000:	andeq	r0, r0, r9, lsr #4
    2004:	andeq	r0, r0, r7, lsl r2
    2008:	andeq	r0, r0, r5, lsl #4
    200c:	strdeq	r0, [r0], -r7
    2010:	andeq	r0, r0, r9, ror #3
    2014:			; <UNDEFINED> instruction: 0xffffffe1
    2018:			; <UNDEFINED> instruction: 0xffffffe1
    201c:			; <UNDEFINED> instruction: 0xffffffe1
    2020:			; <UNDEFINED> instruction: 0xffffffe1
    2024:			; <UNDEFINED> instruction: 0xffffffe1
    2028:			; <UNDEFINED> instruction: 0xffffffe1
    202c:			; <UNDEFINED> instruction: 0xffffffe1
    2030:			; <UNDEFINED> instruction: 0x000001b3
    2034:	andeq	r0, r0, r1, lsr #3
    2038:			; <UNDEFINED> instruction: 0xffffffe1
    203c:			; <UNDEFINED> instruction: 0xffffffe1
    2040:			; <UNDEFINED> instruction: 0xffffffe1
    2044:	andeq	r0, r0, fp, asr #2
    2048:			; <UNDEFINED> instruction: 0xffffffe1
    204c:			; <UNDEFINED> instruction: 0xffffffe1
    2050:	andeq	r0, r0, pc, lsr r1
    2054:			; <UNDEFINED> instruction: 0xffffffe1
    2058:	andeq	r0, r0, r9, ror #1
    205c:			; <UNDEFINED> instruction: 0xf0004658
    2060:	ldrbmi	pc, [r0], -r9, asr #30	; <UNPREDICTABLE>
    2064:			; <UNDEFINED> instruction: 0xff46f000
    2068:			; <UNDEFINED> instruction: 0x46214632
    206c:			; <UNDEFINED> instruction: 0xf7fe4628
    2070:	mcrrne	14, 12, lr, r3, cr4
    2074:	svcge	0x0076f47f
    2078:			; <UNDEFINED> instruction: 0xf8584b7f
    207c:	ldmdavs	fp, {r0, r1, ip, sp}
    2080:			; <UNDEFINED> instruction: 0xf0002b00
    2084:	bmi	1f623f0 <__assert_fail@plt+0x1f61528>
    2088:	ldrdcc	pc, [r0], -r9
    208c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2090:	bl	dc0e0 <__assert_fail@plt+0xdb218>
    2094:	bmi	1e82ea4 <__assert_fail@plt+0x1e81fdc>
    2098:	andcc	pc, r0, r9, asr #17
    209c:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
    20a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20a4:	subsmi	r9, sl, r3, lsl #22
    20a8:	sbcshi	pc, r1, r0, asr #32
    20ac:	pop	{r0, r2, ip, sp, pc}
    20b0:	blmi	1d26078 <__assert_fail@plt+0x1d251b0>
    20b4:			; <UNDEFINED> instruction: 0xf8582200
    20b8:	andsvs	r3, sl, r3
    20bc:	blmi	1cbbdec <__assert_fail@plt+0x1cbaf24>
    20c0:	stmdbge	r2, {r9, sp}
    20c4:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    20c8:			; <UNDEFINED> instruction: 0xf7fe6838
    20cc:			; <UNDEFINED> instruction: 0xf8dfee30
    20d0:	stmib	sp, {r2, r3, r4, r5, r7, r8, lr, pc}^
    20d4:	ldmib	sp, {r8}^
    20d8:			; <UNDEFINED> instruction: 0xf8582300
    20dc:	bcs	2114 <__assert_fail@plt+0x124c>
    20e0:	movwcs	lr, #2496	; 0x9c0
    20e4:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    20e8:	adcshi	pc, r3, r0, asr #5
    20ec:	stmdavc	r9, {r1, r8, fp, ip, pc}
    20f0:			; <UNDEFINED> instruction: 0xf000296b
    20f4:	stmdbcs	sp!, {r1, r7, pc}^
    20f8:	stmdbcs	r2!, {r0, r2, r4, r5, r6, ip, lr, pc}^
    20fc:	svcge	0x002af47f
    2100:	andne	lr, r0, #3620864	; 0x374000
    2104:	bls	2a58 <__assert_fail@plt+0x1b90>
    2108:	b	10c2a34 <__assert_fail@plt+0x10c1b6c>
    210c:	stmib	r0, {r1, r4, r6, r7, r8, r9, ip, lr}^
    2110:	ldr	r1, [pc, -r0, lsl #6]
    2114:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    2118:	cdp2	0, 14, cr15, cr12, cr0, {0}
    211c:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    2120:	cdp2	0, 14, cr15, cr8, cr0, {0}
    2124:	blmi	163bd84 <__assert_fail@plt+0x163aebc>
    2128:	tstcs	r0, sl, lsl #4
    212c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2130:			; <UNDEFINED> instruction: 0xf7fe6838
    2134:			; <UNDEFINED> instruction: 0xf8dfedfc
    2138:	strmi	ip, [fp], -r0, ror #2
    213c:	andne	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    2140:	bcs	13950 <__assert_fail@plt+0x12a88>
    2144:	movwcs	lr, #2497	; 0x9c1
    2148:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    214c:	svcge	0x0002f6bf
    2150:	andcs	r4, r1, r2, asr r9
    2154:	ldrbtmi	r6, [r9], #-2106	; 0xfffff7c6
    2158:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    215c:			; <UNDEFINED> instruction: 0xf8584b4a
    2160:	ldmdavs	r8, {r0, r1, ip, sp}
    2164:			; <UNDEFINED> instruction: 0xff98f000
    2168:	blmi	11fbd40 <__assert_fail@plt+0x11fae78>
    216c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2170:			; <UNDEFINED> instruction: 0xf0006818
    2174:			; <UNDEFINED> instruction: 0xe6edfebf
    2178:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    217c:	cdp2	0, 11, cr15, cr10, cr0, {0}
    2180:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    2184:	cdp2	0, 11, cr15, cr6, cr0, {0}
    2188:	stmdami	r7, {r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    218c:			; <UNDEFINED> instruction: 0xf0004478
    2190:	stmdami	r6, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    2194:			; <UNDEFINED> instruction: 0xf0004478
    2198:	ldrb	pc, [fp], sp, lsr #29	; <UNPREDICTABLE>
    219c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    21a0:	cdp2	0, 10, cr15, cr8, cr0, {0}
    21a4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    21a8:	cdp2	0, 10, cr15, cr4, cr0, {0}
    21ac:	stmdavs	r0!, {r1, r4, r6, r7, r9, sl, sp, lr, pc}
    21b0:			; <UNDEFINED> instruction: 0xf7fe2168
    21b4:	mulls	r2, lr, sp
    21b8:	stmdavc	r3, {r6, r8, ip, sp, pc}
    21bc:	tstle	r5, r8, ror #22
    21c0:	blcs	19202d4 <__assert_fail@plt+0x191f40c>
    21c4:	stmvc	r3, {r1, r8, ip, lr, pc}
    21c8:	eorsle	r2, lr, r0, lsl #22
    21cc:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    21d0:	cdp2	0, 9, cr15, cr0, cr0, {0}
    21d4:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    21d8:	cdp2	0, 8, cr15, cr12, cr0, {0}
    21dc:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    21e0:	cdp2	0, 8, cr15, cr8, cr0, {0}
    21e4:	ldmib	sp, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}^
    21e8:	ldreq	r1, [r3, #-512]	; 0xfffffe00
    21ec:	streq	r9, [r9, #-2560]	; 0xfffff600
    21f0:	tstcc	r2, #274432	; 0x43000
    21f4:	movwne	lr, #2496	; 0x9c0
    21f8:	ldmib	sp, {r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    21fc:	addseq	r1, r3, #0, 4
    2200:	addeq	r9, r9, #0, 20
    2204:	orrspl	lr, r2, #274432	; 0x43000
    2208:	movwne	lr, #2496	; 0x9c0
    220c:	stmdavc	r3, {r1, r5, r7, r9, sl, sp, lr, pc}^
    2210:			; <UNDEFINED> instruction: 0xf47f2b64
    2214:	stmvc	r3, {r0, r1, r2, r4, r7, r9, sl, fp, sp, pc}
    2218:			; <UNDEFINED> instruction: 0xf47f2b00
    221c:	stmdami	r9!, {r0, r1, r4, r7, r9, sl, fp, sp, pc}
    2220:			; <UNDEFINED> instruction: 0xf0004478
    2224:	stmdami	r8!, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2228:			; <UNDEFINED> instruction: 0xf0004478
    222c:	stmdami	r7!, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2230:			; <UNDEFINED> instruction: 0xf0004478
    2234:	pkhtb	pc, r5, pc, asr #28	; <UNPREDICTABLE>
    2238:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    223c:	cdp2	0, 5, cr15, cr10, cr0, {0}
    2240:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    2244:	cdp2	0, 5, cr15, cr6, cr0, {0}
    2248:			; <UNDEFINED> instruction: 0xf7ffe71d
    224c:			; <UNDEFINED> instruction: 0xf7fefe3b
    2250:	stmdbmi	r1!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    2254:	ldmdavs	sl!, {r0, sp}
    2258:			; <UNDEFINED> instruction: 0xf7fe4479
    225c:	svclt	0x0000ee12
    2260:			; <UNDEFINED> instruction: 0x00012fbe
    2264:	andeq	r0, r0, ip, ror #1
    2268:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    226c:	andeq	r2, r0, sl, lsr #3
    2270:	ldrdeq	r2, [r0], -r0
    2274:	andeq	r2, r0, r6, lsl #3
    2278:	andeq	r0, r0, r4, lsl r1
    227c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2280:	andeq	r2, r1, r6, lsr lr
    2284:	andeq	r0, r0, r8, lsl #2
    2288:	andeq	r0, r0, r4, lsr #2
    228c:	ldrdeq	r0, [r0], -ip
    2290:	andeq	r1, r0, sl, lsl #30
    2294:	andeq	r1, r0, r6, lsl #31
    2298:	andeq	r0, r0, r8, ror #1
    229c:	andeq	r1, r0, r6, lsr pc
    22a0:	andeq	r1, r0, r6, lsr #29
    22a4:	andeq	r1, r0, sl, ror #29
    22a8:	muleq	r0, r4, lr
    22ac:			; <UNDEFINED> instruction: 0x00001eb8
    22b0:	andeq	r1, r0, r2, lsl #29
    22b4:	andeq	r1, r0, r6, lsl #29
    22b8:	andeq	r1, r0, r2, lsl #28
    22bc:	andeq	r1, r0, r6, lsl #28
    22c0:	andeq	r1, r0, sl, lsr #28
    22c4:			; <UNDEFINED> instruction: 0x00001db0
    22c8:			; <UNDEFINED> instruction: 0x00001db4
    22cc:	ldrdeq	r1, [r0], -r8
    22d0:	andeq	r1, r0, r6, ror #27
    22d4:	andeq	r1, r0, r6, asr #29
    22d8:	andeq	r1, r0, ip, ror #28
    22dc:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    22e0:			; <UNDEFINED> instruction: 0x4604447b
    22e4:	ldmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    22e8:			; <UNDEFINED> instruction: 0xf0004620
    22ec:	blmi	1c1b00 <__assert_fail@plt+0x1c0c38>
    22f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22f4:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    22f8:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    22fc:	ldc2l	0, cr15, [sl]
    2300:	svclt	0x0000e7f2
    2304:	andeq	r2, r1, ip, ror #26
    2308:	andeq	r2, r1, sl, asr sp
    230c:	andeq	r1, r0, lr, lsr #28
    2310:	svcmi	0x00f0e92d
    2314:	blhi	bd7d0 <__assert_fail@plt+0xbc908>
    2318:	blmi	ff294e44 <__assert_fail@plt+0xff293f7c>
    231c:	stmdavc	r7, {r1, r3, r4, r5, r6, sl, lr}
    2320:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    2324:	movwls	r6, #47131	; 0xb81b
    2328:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    232c:			; <UNDEFINED> instruction: 0xf0002f00
    2330:	blmi	ff162560 <__assert_fail@plt+0xff161698>
    2334:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
    2338:	bcc	43db60 <__assert_fail@plt+0x43cc98>
    233c:	msreq	SPSR_c, #-1073741783	; 0xc0000029
    2340:	stmdbeq	r1, {r1, r2, r8, ip, sp, lr, pc}
    2344:	vpadd.i8	d2, d0, d7
    2348:	ldm	pc, {r0, r2, r3, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    234c:	addseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    2350:	addeq	r0, sl, fp, asr r1
    2354:	cmpeq	fp, r8, lsl r0
    2358:			; <UNDEFINED> instruction: 0x015b0096
    235c:	cmpeq	fp, fp, asr r1
    2360:	cmpeq	fp, fp, asr r1
    2364:	cmpeq	fp, fp, asr r1
    2368:	andseq	r0, r8, fp, asr r1
    236c:	cmpeq	fp, fp, asr r1
    2370:	cmpeq	fp, fp, asr r1
    2374:	andseq	r0, r8, fp, asr r1
    2378:	cmpeq	fp, fp, asr r1
    237c:			; <UNDEFINED> instruction: 0xf8960018
    2380:			; <UNDEFINED> instruction: 0xf1a88001
    2384:	blcs	403098 <__assert_fail@plt+0x4021d0>
    2388:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    238c:	stmibeq	lr!, {r0, r1, ip, sp, lr, pc}
    2390:	stmdbeq	r9, {r0, r3, r8, fp}
    2394:			; <UNDEFINED> instruction: 0x9c09099c
    2398:	stmdbeq	r9, {r0, r3, r8, fp}
    239c:	adceq	r0, r5, r9, lsl #18
    23a0:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    23a4:			; <UNDEFINED> instruction: 0xf8336803
    23a8:	ldreq	r3, [sl, #-24]	; 0xffffffe8
    23ac:	sbcshi	pc, fp, r0, lsl #2
    23b0:	beq	13e4f4 <__assert_fail@plt+0x13d62c>
    23b4:	ldrbmi	r4, [r0], lr, asr #12
    23b8:			; <UNDEFINED> instruction: 0xf04f2310
    23bc:	strcs	r3, [r0, #-1279]	; 0xfffffb01
    23c0:			; <UNDEFINED> instruction: 0xf04f2f78
    23c4:	svclt	0x000c0000
    23c8:	tstcs	r3, r4, lsl #2
    23cc:	bleq	83ead8 <__assert_fail@plt+0x83dc10>
    23d0:	stmdbeq	r0!, {r0, r5, r7, r8, ip, sp, lr, pc}
    23d4:	stc2	10, cr15, [fp], {5}	; <UNPREDICTABLE>
    23d8:	vpmax.s8	d15, d1, d20
    23dc:	andeq	lr, ip, #270336	; 0x42000
    23e0:	vseleq.f32	s30, s18, s11
    23e4:	stc2	10, cr15, [r1], {37}	; 0x25	; <UNPREDICTABLE>
    23e8:	streq	lr, [lr], #-2626	; 0xfffff5be
    23ec:	strbtmi	r3, [r5], -r1
    23f0:	andeq	lr, r5, #84, 20	; 0x54000
    23f4:	svccs	0x0064d1ee
    23f8:	addhi	pc, r6, r0
    23fc:	bl	fe8ce1d8 <__assert_fail@plt+0xfe8cd310>
    2400:			; <UNDEFINED> instruction: 0xf0000c00
    2404:			; <UNDEFINED> instruction: 0xf8df808e
    2408:	ldrbtmi	lr, [lr], #580	; 0x244
    240c:			; <UNDEFINED> instruction: 0x46534a90
    2410:	tstcs	r1, r4
    2414:	andls	r4, r2, #2046820352	; 0x7a000000
    2418:	stmdage	r8, {r1, r2, r3, r7, r9, fp, lr}
    241c:	ldrbtmi	r9, [sl], #-1797	; 0xfffff8fb
    2420:	and	pc, ip, sp, asr #17
    2424:			; <UNDEFINED> instruction: 0x8c00e9cd
    2428:	ldc	7, cr15, [r8], {254}	; 0xfe
    242c:	stmdacs	r0, {r3, fp, ip, pc}
    2430:	rschi	pc, lr, r0
    2434:			; <UNDEFINED> instruction: 0xff52f7ff
    2438:			; <UNDEFINED> instruction: 0xf7fe9808
    243c:	ldmdavc	r7!, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    2440:			; <UNDEFINED> instruction: 0xf47f2f00
    2444:	bmi	fe12e238 <__assert_fail@plt+0xfe12d370>
    2448:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    244c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2450:	subsmi	r9, sl, fp, lsl #22
    2454:	rschi	pc, ip, r0, asr #32
    2458:	ldc	0, cr11, [sp], #52	; 0x34
    245c:	pop	{r1, r8, r9, fp, pc}
    2460:	ldmdami	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2464:	ldrbtmi	r4, [r8], #-1614	; 0xfffff9b2
    2468:			; <UNDEFINED> instruction: 0xff38f7ff
    246c:	ldmdami	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2470:	ldrbtmi	r4, [r8], #-1614	; 0xfffff9b2
    2474:			; <UNDEFINED> instruction: 0xff32f7ff
    2478:	ldmdavc	r7!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    247c:	suble	r2, sl, r6, asr #30
    2480:	eorsle	r2, fp, ip, asr #30
    2484:	eorsle	r2, r9, r4, asr #30
    2488:	stc	7, cr15, [ip], {254}	; 0xfe
    248c:			; <UNDEFINED> instruction: 0xf8336803
    2490:	ldreq	r3, [fp, #-23]	; 0xffffffe9
    2494:	strbmi	sp, [lr], -r9, asr #8
    2498:	movwcs	r2, #8727	; 0x2217
    249c:	tstcs	pc, r8
    24a0:	smlabtcs	r1, sp, r9, lr
    24a4:	andls	r2, r0, r1, lsl #2
    24a8:	cdp	8, 1, cr10, cr8, cr10, {0}
    24ac:			; <UNDEFINED> instruction: 0xf7fe2a10
    24b0:	stmdals	sl, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    24b4:			; <UNDEFINED> instruction: 0xf0002800
    24b8:			; <UNDEFINED> instruction: 0xf7ff80ab
    24bc:	stmdals	sl, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    24c0:	bl	ffe404c0 <__assert_fail@plt+0xffe3f5f8>
    24c4:			; <UNDEFINED> instruction: 0xf04fe7bb
    24c8:	strcc	r0, [r2], -r4, lsl #20
    24cc:	tstcs	r0, #208, 12	; 0xd000000
    24d0:	ldrbtcc	pc, [pc], #79	; 24d8 <__assert_fail@plt+0x1610>	; <UNPREDICTABLE>
    24d4:	ldrb	r2, [r3, -r0, lsl #10]!
    24d8:	strcc	r2, [r2], -r8, lsl #6
    24dc:			; <UNDEFINED> instruction: 0xf64f469a
    24e0:	strcs	r7, [r0, #-1279]	; 0xfffffb01
    24e4:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24e8:	strcc	lr, [r2], -sl, ror #14
    24ec:			; <UNDEFINED> instruction: 0xf04f2304
    24f0:	ldrbtcs	r0, [pc], #2576	; 24f8 <__assert_fail@plt+0x1630>
    24f4:			; <UNDEFINED> instruction: 0xf04f2500
    24f8:	strb	r0, [r1, -r1, lsl #16]!
    24fc:	andscs	r3, r7, #2097152	; 0x200000
    2500:	andcs	r2, r8, r2, lsl #6
    2504:	strb	r2, [fp, pc, lsl #2]
    2508:	ldrsb	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    250c:	bl	fe8ce518 <__assert_fail@plt+0xfe8cd650>
    2510:	ldrbtmi	r0, [lr], #3072	; 0xc00
    2514:	movwcs	lr, #18298	; 0x477a
    2518:	ldrmi	r3, [r8], -r2, lsl #12
    251c:	tstcs	r6, lr, lsl #4
    2520:			; <UNDEFINED> instruction: 0xf8dfe7be
    2524:	ldrbtmi	lr, [lr], #324	; 0x144
    2528:			; <UNDEFINED> instruction: 0xf7fee770
    252c:	movwcs	lr, #3186	; 0xc72
    2530:	stmdbge	r9, {r1, r3, r9, sp}
    2534:	strmi	r6, [r6], -r3
    2538:			; <UNDEFINED> instruction: 0xf7fe4648
    253c:	ldmdavs	r2!, {r1, r2, r6, sl, fp, sp, lr, pc}
    2540:			; <UNDEFINED> instruction: 0xf380fab0
    2544:	bcs	4ab8 <__assert_fail@plt+0x3bf0>
    2548:	movwcs	fp, #7960	; 0x1f18
    254c:	cmnle	r1, r0, lsl #22
    2550:	cdpls	8, 0, cr2, cr9, cr4, {0}
    2554:	stmdacs	r8, {r1, r4, r6, ip, lr, pc}
    2558:	stmdbmi	r4, {r2, r3, r6, ip, lr, pc}^
    255c:	andcs	r4, r1, r2, lsl #12
    2560:			; <UNDEFINED> instruction: 0xf7fe4479
    2564:			; <UNDEFINED> instruction: 0xf7feec8e
    2568:	movwcs	lr, #3156	; 0xc54
    256c:	stmdbge	r7, {r1, r3, r9, sp}
    2570:	strmi	r6, [r6], -r3
    2574:			; <UNDEFINED> instruction: 0xf7fe4648
    2578:	ldmdavs	r2!, {r3, r5, sl, fp, sp, lr, pc}
    257c:			; <UNDEFINED> instruction: 0xf380fab0
    2580:	stmdacc	r4, {r7, r9, sl, lr}
    2584:	cmpne	r3, #323584	; 0x4f000
    2588:	andcs	fp, r1, r8, lsl pc
    258c:	svclt	0x00182a00
    2590:	blcs	b19c <__assert_fail@plt+0xa2d4>
    2594:			; <UNDEFINED> instruction: 0xf108d140
    2598:			; <UNDEFINED> instruction: 0xf1b939ff
    259c:	svclt	0x00940f01
    25a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    25a4:	stmdbeq	r1, {ip, sp, lr, pc}
    25a8:	svceq	0x0000f1b9
    25ac:	b	13f6a9c <__assert_fail@plt+0x13f5bd4>
    25b0:	andcs	r0, r1, #200, 6	; 0x20000003
    25b4:	strteq	pc, [r0], -r3, lsr #3
    25b8:	smlawteq	r0, r3, r1, pc	; <UNPREDICTABLE>
    25bc:			; <UNDEFINED> instruction: 0xf101fa22
    25c0:	vpmax.u8	d15, d3, d2
    25c4:			; <UNDEFINED> instruction: 0xf606fa02
    25c8:	ldrbtcc	pc, [pc], #275	; 25d0 <__assert_fail@plt+0x1708>	; <UNPREDICTABLE>
    25cc:	streq	lr, [r1], -r6, asr #20
    25d0:	andseq	pc, r0, pc, asr #32
    25d4:			; <UNDEFINED> instruction: 0xf1464641
    25d8:			; <UNDEFINED> instruction: 0xf00135ff
    25dc:	b	1540788 <__assert_fail@plt+0x153f8c0>
    25e0:	cdpls	2, 0, cr0, cr7, cr5, {0}
    25e4:	orreq	lr, r8, #323584	; 0x4f000
    25e8:	svclt	0x00084682
    25ec:			; <UNDEFINED> instruction: 0xf43f4648
    25f0:	strbt	sl, [r5], r2, lsl #30
    25f4:	movwcs	r2, #8727	; 0x2217
    25f8:	ldrb	r2, [r1, -pc, lsl #2]
    25fc:	andcs	r4, lr, #3145728	; 0x300000
    2600:	strb	r2, [sp, -r6, lsl #2]
    2604:			; <UNDEFINED> instruction: 0x463a491a
    2608:	ldrbtmi	r2, [r9], #-1
    260c:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    2610:	andcs	r2, r1, r0, lsl #2
    2614:	bl	1cc0614 <__assert_fail@plt+0x1cbf74c>
    2618:			; <UNDEFINED> instruction: 0x464a4916
    261c:	ldrbtmi	r2, [r9], #-1
    2620:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    2624:			; <UNDEFINED> instruction: 0x46424914
    2628:	ldrbtmi	r2, [r9], #-1
    262c:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    2630:	bl	1640630 <__assert_fail@plt+0x163f768>
    2634:			; <UNDEFINED> instruction: 0x464a4911
    2638:	ldrbtmi	r2, [r9], #-1
    263c:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    2640:			; <UNDEFINED> instruction: 0x00012bb8
    2644:	andeq	r0, r0, ip, ror #1
    2648:	andeq	r1, r0, r6, lsl #29
    264c:	andeq	r1, r0, sl, lsr #26
    2650:	strdeq	r1, [r0], -ip
    2654:	andeq	r1, r0, lr, asr sp
    2658:	andeq	r2, r1, sl, lsl #21
    265c:	strdeq	r1, [r0], -r2
    2660:	andeq	r1, r0, r6, asr #25
    2664:	strdeq	r1, [r0], -lr
    2668:	andeq	r1, r0, sl, ror #27
    266c:	andeq	r1, r0, r8, lsr ip
    2670:	andeq	r1, r0, lr, asr #23
    2674:	andeq	r1, r0, lr, lsr #22
    2678:	andeq	r1, r0, r6, lsr fp
    267c:	andeq	r1, r0, r2, lsl fp
    2680:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2684:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2688:	push	{r1, r3, r4, r5, r6, sl, lr}
    268c:			; <UNDEFINED> instruction: 0x46044ff0
    2690:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2694:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    2698:	ldrbtmi	r4, [r8], #-1674	; 0xfffff976
    269c:	ldrthi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    26a0:	movwls	r6, #22555	; 0x581b
    26a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    26a8:	stc2	0, cr15, [r4], #-0
    26ac:	strteq	pc, [r8], #2271	; 0x8df
    26b0:			; <UNDEFINED> instruction: 0xf8df44f8
    26b4:	ldrbtmi	r9, [r8], #-1192	; 0xfffffb58
    26b8:	strtpl	pc, [r4], #2271	; 0x8df
    26bc:	ldc2	0, cr15, [sl], {-0}
    26c0:	strtcc	pc, [r0], #2271	; 0x8df
    26c4:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
    26c8:	streq	pc, [r4, -r9, lsl #2]
    26cc:	ldrdvs	pc, [r0], -sl
    26d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    26d4:	andsvs	r2, sl, r1, lsl #4
    26d8:	ldrtmi	r4, [r1], -sl, lsr #12
    26dc:			; <UNDEFINED> instruction: 0xf7fe4620
    26e0:	mcrrne	11, 8, lr, r3, cr12
    26e4:	stmdacc	r1, {r1, r3, r6, ip, lr, pc}^
    26e8:	vtst.8	d2, d0, d23
    26ec:	ldm	pc, {r1, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    26f0:	rscseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    26f4:	mvnseq	r0, fp, ror #1
    26f8:	mvnseq	r0, r6, ror #1
    26fc:	mvnseq	r0, r1, ror #1
    2700:	ldrsbeq	r0, [r7], #12
    2704:	ldrsheq	r0, [r0, #16]!
    2708:	ldrsbeq	r0, [r0, #7]!
    270c:	strheq	r0, [sl, -sl]!
    2710:	ldrsheq	r0, [r0, #16]!
    2714:	ldrsheq	r0, [r0, #16]!
    2718:	ldrsheq	r0, [r0, #16]!
    271c:	ldrsheq	r0, [r0, #16]!
    2720:	ldrsbeq	r0, [r0, #12]!
    2724:	ldrsheq	r0, [r0, #16]!
    2728:	ldrsheq	r0, [r0, #16]!
    272c:	ldrsheq	r0, [r0, #16]!
    2730:	strdeq	r0, [r5, -r0]!	; <UNPREDICTABLE>
    2734:	tsteq	r1, r6, lsl r1
    2738:	rsceq	r0, r1, r0, lsr #2
    273c:	mvnseq	r0, fp, lsl r1
    2740:	ldrhteq	r0, [r0], r5
    2744:	mvnseq	r0, r3, ror r0
    2748:	ldrsbeq	r0, [r0, #7]!
    274c:	strdeq	r0, [fp], #16	; <UNPREDICTABLE>
    2750:	ldrsheq	r0, [r0, #16]!
    2754:	strdeq	r0, [lr], #-16	; <UNPREDICTABLE>
    2758:	mvnseq	r0, r7, rrx
    275c:	mvnseq	r0, r8, lsr r0
    2760:			; <UNDEFINED> instruction: 0xf8df00b5
    2764:	andcs	r3, r0, #4, 8	; 0x4000000
    2768:			; <UNDEFINED> instruction: 0x46204631
    276c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2770:			; <UNDEFINED> instruction: 0x462a601a
    2774:	bl	1040774 <__assert_fail@plt+0x103f8ac>
    2778:			; <UNDEFINED> instruction: 0xd1b41c43
    277c:			; <UNDEFINED> instruction: 0xf8584bfb
    2780:	stmdavs	fp!, {r0, r1, ip, lr}
    2784:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    2788:			; <UNDEFINED> instruction: 0xf0002b00
    278c:	blmi	ffe22d80 <__assert_fail@plt+0xffe21eb8>
    2790:	ldrdne	pc, [r0], -sl
    2794:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2798:	bne	ff91c80c <__assert_fail@plt+0xff91b944>
    279c:	addeq	lr, r3, #1024	; 0x400
    27a0:	andcs	pc, r0, sl, asr #17
    27a4:	rscshi	pc, sp, r0, asr #32
    27a8:	blmi	ffa15378 <__assert_fail@plt+0xffa144b0>
    27ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27b0:	blls	15c820 <__assert_fail@plt+0x15b958>
    27b4:			; <UNDEFINED> instruction: 0xf040405a
    27b8:	andlt	r8, r7, r5, asr #3
    27bc:	svchi	0x00f0e8bd
    27c0:			; <UNDEFINED> instruction: 0xf8584bed
    27c4:	ldmdavs	r8, {r0, r1, ip, sp}
    27c8:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    27cc:	stmiami	fp!, {r2, r7, r8, r9, sl, sp, lr, pc}^
    27d0:			; <UNDEFINED> instruction: 0xf7ff4478
    27d4:			; <UNDEFINED> instruction: 0xe77ffd9d
    27d8:	bl	6c07d8 <__assert_fail@plt+0x6bf910>
    27dc:	andcs	r4, r0, #235520	; 0x39800
    27e0:	andvs	sl, r2, r3, lsl #18
    27e4:			; <UNDEFINED> instruction: 0xf8584683
    27e8:	ldmdavs	r8, {r0, r1, ip, sp}
    27ec:			; <UNDEFINED> instruction: 0xf7fe9301
    27f0:	blmi	ff8fd270 <__assert_fail@plt+0xff8fc3a8>
    27f4:			; <UNDEFINED> instruction: 0xf8589a03
    27f8:	stmib	r3, {r0, r1, ip, sp}^
    27fc:			; <UNDEFINED> instruction: 0xf8920100
    2800:			; <UNDEFINED> instruction: 0xf1bcc000
    2804:			; <UNDEFINED> instruction: 0xf0000f62
    2808:			; <UNDEFINED> instruction: 0xf1bc80bc
    280c:			; <UNDEFINED> instruction: 0xf0000f6b
    2810:			; <UNDEFINED> instruction: 0xf1bc80c0
    2814:	svclt	0x00010f6d
    2818:	b	13c3c44 <__assert_fail@plt+0x13c2d7c>
    281c:	b	1059824 <__assert_fail@plt+0x105895c>
    2820:	stmib	r3, {r4, r8, ip, sp}^
    2824:			; <UNDEFINED> instruction: 0xf8dbc100
    2828:	ldmdblt	r9, {ip}^
    282c:	ldrdeq	lr, [r0, -r3]
    2830:			; <UNDEFINED> instruction: 0xf1712800
    2834:	blle	14343c <__assert_fail@plt+0x142574>
    2838:			; <UNDEFINED> instruction: 0xf7fe4610
    283c:	stmdacs	r1, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    2840:	svcge	0x004af67f
    2844:	andcs	r9, r1, r1, lsl #22
    2848:	ldmdavs	sl, {r1, r2, r3, r6, r7, r8, fp, lr}
    284c:			; <UNDEFINED> instruction: 0xf7fe4479
    2850:	stmiami	sp, {r3, r4, r8, r9, fp, sp, lr, pc}^
    2854:			; <UNDEFINED> instruction: 0xf7ff4478
    2858:			; <UNDEFINED> instruction: 0xe73dfd5b
    285c:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    2860:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    2864:	blmi	ff13c54c <__assert_fail@plt+0xff13b684>
    2868:	tstcs	r0, sl, lsl #4
    286c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2870:	movwls	r6, #6168	; 0x1818
    2874:	b	16c0874 <__assert_fail@plt+0x16bf9ac>
    2878:	tstgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    287c:			; <UNDEFINED> instruction: 0xf858460b
    2880:	strmi	r1, [r2], -ip
    2884:	stmib	r1, {r0, r9, fp, sp}^
    2888:			; <UNDEFINED> instruction: 0xf1732300
    288c:			; <UNDEFINED> instruction: 0xf6bf0300
    2890:	blls	6e524 <__assert_fail@plt+0x6d65c>
    2894:	ldmibmi	pc!, {r0, sp}	; <UNPREDICTABLE>
    2898:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    289c:	b	ffc4089c <__assert_fail@plt+0xffc3f9d4>
    28a0:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
    28a4:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    28a8:	ldmmi	ip!, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
    28ac:			; <UNDEFINED> instruction: 0xf7ff4478
    28b0:	ldr	pc, [r1, -pc, lsr #26]
    28b4:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    28b8:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    28bc:	ldmmi	r9!, {r2, r3, r8, r9, sl, sp, lr, pc}
    28c0:			; <UNDEFINED> instruction: 0xf7ff4478
    28c4:	str	pc, [r7, -r5, lsr #26]
    28c8:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    28cc:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
    28d0:	blmi	fea7c4e0 <__assert_fail@plt+0xfea7b618>
    28d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    28d8:	ldmdavc	r1, {r1, r3, r4, fp, sp, lr}
    28dc:	msreq	SPSR_s, #1073741864	; 0x40000028
    28e0:	vpadd.i8	d2, d0, d4
    28e4:	ldm	pc, {r1, r3, r8, pc}^	; <UNPREDICTABLE>
    28e8:	eorseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    28ec:	tsteq	r8, r8, lsl #2
    28f0:	tsteq	r8, r8, lsl #2
    28f4:	tsteq	r8, r8, lsl #2
    28f8:	tsteq	r8, r8, lsl #2
    28fc:	subeq	r0, r0, r8, lsl #2
    2900:	tsteq	r8, r3, lsr r0
    2904:	tsteq	r8, r8, lsl #2
    2908:	tsteq	r8, r8, lsl #2
    290c:	tsteq	r8, r8, lsl #2
    2910:	eorseq	r0, r3, r8, lsl #2
    2914:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    2918:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    291c:	stmiami	r4!, {r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    2920:			; <UNDEFINED> instruction: 0xf7ff4478
    2924:			; <UNDEFINED> instruction: 0xe6d7fcf5
    2928:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    292c:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    2930:	stmiami	r1!, {r1, r4, r6, r7, r9, sl, sp, lr, pc}
    2934:			; <UNDEFINED> instruction: 0xf7ff4478
    2938:	strb	pc, [sp], fp, ror #25	; <UNPREDICTABLE>
    293c:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    2940:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    2944:	ldmmi	lr, {r3, r6, r7, r9, sl, sp, lr, pc}
    2948:			; <UNDEFINED> instruction: 0xf7ff4478
    294c:	strb	pc, [r3], r1, ror #25	; <UNPREDICTABLE>
    2950:			; <UNDEFINED> instruction: 0xf8584b86
    2954:	ldmdavs	fp, {r0, r1, ip, sp}
    2958:	stmdbvs	r0, {r3, r4, r6, fp, sp, lr}^
    295c:	ldmdavs	fp, {r0, r6, r7, r8, ip, sp, lr}
    2960:	ldmdavs	fp, {r1, r4, fp, ip, sp, lr}^
    2964:	bicsvc	r6, sl, fp, asr r9
    2968:	bmi	fe03c448 <__assert_fail@plt+0xfe03b580>
    296c:			; <UNDEFINED> instruction: 0xf8584b95
    2970:	ldrbtmi	r2, [fp], #-2
    2974:	ldmib	r2, {r1, r4, fp, sp, lr}^
    2978:	stmdavs	r2, {r8}^
    297c:	cmpvs	r3, pc, asr #2
    2980:	subeq	lr, r9, #178257920	; 0xaa00000
    2984:	mcrrcs	10, 4, lr, r0, cr15
    2988:	bicspl	lr, r0, r1, asr #20
    298c:	smlabtgt	r0, r3, r9, lr
    2990:	addeq	lr, r9, #19136512	; 0x1240000
    2994:	vstmiacs	r0, {s28-s106}
    2998:	orrspl	lr, r0, r1, asr #20
    299c:	smlabtgt	r0, r3, r9, lr
    29a0:	stccs	7, cr14, [r1], {65}	; 0x41
    29a4:			; <UNDEFINED> instruction: 0xf8d2d028
    29a8:			; <UNDEFINED> instruction: 0xf8999004
    29ac:	svccs	0x002b7000
    29b0:	stccs	0, cr13, [r1], {41}	; 0x29
    29b4:	mrcge	7, 7, APSR_nzcv, cr8, cr15, {3}
    29b8:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29bc:			; <UNDEFINED> instruction: 0xf8326802
    29c0:	ldreq	r3, [ip, #-23]	; 0xffffffe9
    29c4:	svccs	0x0078d427
    29c8:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    29cc:	mulcc	r1, r9, r8
    29d0:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    29d4:	vst3.<illegal width 64>	{d0-d2}, [r3 :64], r8
    29d8:			; <UNDEFINED> instruction: 0xf57f5180
    29dc:			; <UNDEFINED> instruction: 0xf109aee5
    29e0:	strbmi	r0, [lr], -r1, lsl #18
    29e4:			; <UNDEFINED> instruction: 0xf0002900
    29e8:			; <UNDEFINED> instruction: 0xf816808d
    29ec:			; <UNDEFINED> instruction: 0xf8323f01
    29f0:	vst4.8	{d3-d6}, [r3 :64], r3
    29f4:	ldrb	r5, [r5, r0, lsl #3]!
    29f8:	eorls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    29fc:	mulcc	r0, r9, r8
    2a00:			; <UNDEFINED> instruction: 0xf47f2b2b
    2a04:			; <UNDEFINED> instruction: 0xf7feaed1
    2a08:			; <UNDEFINED> instruction: 0xf109e9ce
    2a0c:			; <UNDEFINED> instruction: 0xf8990301
    2a10:	ldrmi	r7, [r9], r1
    2a14:	svccs	0x00786802
    2a18:	svccs	0x0030d076
    2a1c:	strbmi	sp, [lr], -r4, lsr #32
    2a20:			; <UNDEFINED> instruction: 0xf816e001
    2a24:			; <UNDEFINED> instruction: 0xf8327f01
    2a28:			; <UNDEFINED> instruction: 0xf4133017
    2a2c:	mvnsle	r6, r0, lsl #6
    2a30:	strbmi	r4, [lr, #-1564]	; 0xfffff9e4
    2a34:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    2a38:	blcs	ba0b0c <__assert_fail@plt+0xb9fc44>
    2a3c:	stccs	0, cr13, [r0], {67}	; 0x43
    2a40:	qadd16mi	fp, r2, r4
    2a44:	stmdbge	r4, {r3, r9, sp}
    2a48:			; <UNDEFINED> instruction: 0xf7fe4648
    2a4c:	blmi	133d014 <__assert_fail@plt+0x133c14c>
    2a50:			; <UNDEFINED> instruction: 0xf8589a04
    2a54:	addsmi	r3, r6, #3
    2a58:	smlabteq	r0, r3, r9, lr
    2a5c:	andcs	sp, r0, r7, lsl r0
    2a60:	stmib	r3, {r8, sp}^
    2a64:	ldr	r0, [pc], r0, lsl #2
    2a68:	mulcc	r1, r9, r8
    2a6c:	bicsle	r2, r6, r8, ror fp
    2a70:	mulcc	r2, r9, r8
    2a74:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    2a78:			; <UNDEFINED> instruction: 0xf832464e
    2a7c:	vst4.8	{d3-d6}, [r3 :64], r3
    2a80:	str	r5, [pc, r0, lsl #3]!
    2a84:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    2a88:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    2a8c:	ldmdavc	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    2a90:	bcs	10af040 <__assert_fail@plt+0x10ae178>
    2a94:	bcs	18b6bd4 <__assert_fail@plt+0x18b5d0c>
    2a98:	strcc	sp, [r1], -r1, ror #3
    2a9c:	b	10433c8 <__assert_fail@plt+0x1042500>
    2aa0:	subeq	r5, r0, #208, 2	; 0x34
    2aa4:	smlabteq	r0, r3, r9, lr
    2aa8:	bcs	20b78 <__assert_fail@plt+0x1fcb0>
    2aac:	ldfcsd	f5, [r0], {215}	; 0xd7
    2ab0:	stmdavs	sl!, {r2, r8, r9, sl, fp, ip, sp, pc}
    2ab4:	eorsle	r2, r5, r8, ror r3
    2ab8:	eorsle	r2, r1, sl, lsl #24
    2abc:	ldrdcc	pc, [r0], -sl
    2ac0:	subsvs	r2, sl, r0, lsl #4
    2ac4:	stccs	6, cr14, [r0], {112}	; 0x70
    2ac8:	mcrge	4, 3, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    2acc:	strtmi	r2, [r2], -sl, lsl #8
    2ad0:	blmi	fbc9bc <__assert_fail@plt+0xfbbaf4>
    2ad4:	ldmdami	lr!, {r0, r2, r3, r6, r9, sp}
    2ad8:			; <UNDEFINED> instruction: 0xf8582101
    2adc:	ldrbtmi	r4, [r8], #-3
    2ae0:			; <UNDEFINED> instruction: 0xf7fe6823
    2ae4:	ldmdami	fp!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    2ae8:	eorcs	r6, r8, #2293760	; 0x230000
    2aec:	tstcs	r1, r8, ror r4
    2af0:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2af4:			; <UNDEFINED> instruction: 0xf7fe2001
    2af8:	ldmdbmi	r7!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    2afc:	ldrbtmi	r2, [r9], #-1
    2b00:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b04:			; <UNDEFINED> instruction: 0xe7942410
    2b08:	mulcc	r1, r9, r8
    2b0c:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    2b10:	orrpl	pc, r0, r3, lsl #8
    2b14:			; <UNDEFINED> instruction: 0xf53f04db
    2b18:			; <UNDEFINED> instruction: 0xf899af62
    2b1c:	ldrb	r7, [lr, -r0]!
    2b20:	cmncs	r4, #2752512	; 0x2a0000
    2b24:	stmdbvs	r9, {r0, r4, r6, fp, sp, lr}^
    2b28:	ldmdavs	r2, {r0, r1, r3, r6, r7, r8, ip, sp, lr}
    2b2c:	ldmdbvs	r2, {r1, r4, r6, fp, sp, lr}^
    2b30:			; <UNDEFINED> instruction: 0xe7c371d3
    2b34:	strcc	r0, [r1], -r9, lsl #5
    2b38:	orrspl	lr, r0, r1, asr #20
    2b3c:	stmib	r3, {r7, r9}^
    2b40:	ldr	r0, [r1, r0, lsl #2]!
    2b44:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b48:	andeq	r2, r1, ip, asr #16
    2b4c:	andeq	r0, r0, ip, ror #1
    2b50:	andeq	r1, r0, r2, ror #22
    2b54:	andeq	r2, r1, r4, lsr #16
    2b58:	andeq	r1, r0, r2, asr fp
    2b5c:	andeq	r2, r1, r8, lsl #19
    2b60:	andeq	r1, r0, lr, asr #24
    2b64:	andeq	r0, r0, r0, lsl #2
    2b68:	andeq	r0, r0, r8, lsl #2
    2b6c:	andeq	r0, r0, r4, lsl r1
    2b70:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b74:	andeq	r2, r1, r8, lsr #14
    2b78:	andeq	r0, r0, r4, lsr #2
    2b7c:	andeq	r1, r0, r4, asr #21
    2b80:	ldrdeq	r0, [r0], -ip
    2b84:	andeq	r1, r0, r8, lsl sl
    2b88:	andeq	r1, r0, ip, lsl #20
    2b8c:	strdeq	r1, [r0], -sl
    2b90:	andeq	r0, r0, r8, ror #1
    2b94:	andeq	r1, r0, r2, ror #19
    2b98:			; <UNDEFINED> instruction: 0x000019ba
    2b9c:	andeq	r1, r0, r8, lsr #19
    2ba0:	muleq	r0, r6, r9
    2ba4:	andeq	r1, r0, r8, lsl #19
    2ba8:	andeq	r1, r0, lr, ror #18
    2bac:	andeq	r1, r0, sl, lsr #18
    2bb0:	andeq	r1, r0, ip, lsl r9
    2bb4:	andeq	r1, r0, r6, lsr #18
    2bb8:	andeq	r1, r0, r0, lsl r9
    2bbc:	strdeq	r1, [r0], -r6
    2bc0:	andeq	r1, r0, r8, asr #18
    2bc4:	andeq	r2, r1, r2, lsr #13
    2bc8:	andeq	r1, r0, lr, lsr #17
    2bcc:	strdeq	r0, [r0], -ip
    2bd0:			; <UNDEFINED> instruction: 0x000017ba
    2bd4:	strdeq	r1, [r0], -ip
    2bd8:	andeq	r1, r0, sl, lsl r7
    2bdc:	svcmi	0x00f0e92d
    2be0:			; <UNDEFINED> instruction: 0xf8d0b083
    2be4:			; <UNDEFINED> instruction: 0xf1b88004
    2be8:			; <UNDEFINED> instruction: 0xf0000f00
    2bec:	mcrmi	1, 4, r8, cr15, cr9, {0}
    2bf0:	streq	pc, [r1, -r2, asr #4]
    2bf4:	bleq	3ed38 <__assert_fail@plt+0x3de70>
    2bf8:	streq	pc, [r4, -r0, asr #5]
    2bfc:			; <UNDEFINED> instruction: 0x3601447e
    2c00:			; <UNDEFINED> instruction: 0xf8d8e008
    2c04:			; <UNDEFINED> instruction: 0xf8d8300c
    2c08:	blx	e2c12 <__assert_fail@plt+0xe1d4a>
    2c0c:			; <UNDEFINED> instruction: 0xf1b8bb09
    2c10:	andsle	r0, pc, r0, lsl #30
    2c14:			; <UNDEFINED> instruction: 0x9010f8d8
    2c18:	svceq	0x0000f1b9
    2c1c:			; <UNDEFINED> instruction: 0xf8d8d1f1
    2c20:	ldmdavc	sl, {r2, r4, ip, sp}
    2c24:			; <UNDEFINED> instruction: 0xf0002a00
    2c28:			; <UNDEFINED> instruction: 0xf8cd80f4
    2c2c:	bcs	966c34 <__assert_fail@plt+0x965d6c>
    2c30:	mulge	r1, r3, r8
    2c34:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    2c38:			; <UNDEFINED> instruction: 0x4652d010
    2c3c:	mvnsle	r2, r0, lsl #20
    2c40:	ldrdcc	pc, [ip], -r8
    2c44:	blx	e944e <__assert_fail@plt+0xe8586>
    2c48:			; <UNDEFINED> instruction: 0xf8d8bb02
    2c4c:			; <UNDEFINED> instruction: 0xf1b88000
    2c50:	bicsle	r0, pc, r0, lsl #30
    2c54:	andlt	r4, r3, r8, asr r6
    2c58:	svchi	0x00f0e8bd
    2c5c:			; <UNDEFINED> instruction: 0x46304651
    2c60:	mrcne	6, 2, r4, cr13, cr12, {0}
    2c64:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c68:	stclne	6, cr4, [r3], #-848	; 0xfffffcb0
    2c6c:	mulge	r1, r4, r8
    2c70:	mvnsle	r2, r0, lsl #16
    2c74:	svceq	0x002ef1bc
    2c78:	adchi	pc, r9, r0
    2c7c:	stfeqp	f7, [r5], {172}	; 0xac
    2c80:			; <UNDEFINED> instruction: 0xf1bc1c63
    2c84:	ldmle	r8, {r0, r1, r4, r5, r8, r9, sl, fp}^
    2c88:			; <UNDEFINED> instruction: 0xf852a202
    2c8c:	strmi	r1, [sl], #-44	; 0xffffffd4
    2c90:	svclt	0x00004710
    2c94:	andeq	r0, r0, r1, ror #1
    2c98:			; <UNDEFINED> instruction: 0xffffffa7
    2c9c:	andeq	r0, r0, r1, ror #1
    2ca0:			; <UNDEFINED> instruction: 0xffffffa7
    2ca4:			; <UNDEFINED> instruction: 0xffffffa7
    2ca8:			; <UNDEFINED> instruction: 0xffffffa7
    2cac:			; <UNDEFINED> instruction: 0xffffffa7
    2cb0:			; <UNDEFINED> instruction: 0xffffffa7
    2cb4:			; <UNDEFINED> instruction: 0xffffffa7
    2cb8:			; <UNDEFINED> instruction: 0xffffffa7
    2cbc:			; <UNDEFINED> instruction: 0xffffffa7
    2cc0:			; <UNDEFINED> instruction: 0xffffffa7
    2cc4:			; <UNDEFINED> instruction: 0xffffffa7
    2cc8:			; <UNDEFINED> instruction: 0xffffffa7
    2ccc:			; <UNDEFINED> instruction: 0xffffffa7
    2cd0:			; <UNDEFINED> instruction: 0xffffffa7
    2cd4:			; <UNDEFINED> instruction: 0xffffffa7
    2cd8:			; <UNDEFINED> instruction: 0xffffffa7
    2cdc:			; <UNDEFINED> instruction: 0xffffffa7
    2ce0:	ldrdeq	r0, [r0], -r1
    2ce4:			; <UNDEFINED> instruction: 0xffffffa7
    2ce8:			; <UNDEFINED> instruction: 0xffffffa7
    2cec:			; <UNDEFINED> instruction: 0xffffffa7
    2cf0:			; <UNDEFINED> instruction: 0xffffffa7
    2cf4:			; <UNDEFINED> instruction: 0xffffffa7
    2cf8:			; <UNDEFINED> instruction: 0xffffffa7
    2cfc:	andeq	r0, r0, r1, lsl r1
    2d00:			; <UNDEFINED> instruction: 0xffffffa7
    2d04:			; <UNDEFINED> instruction: 0xffffffa7
    2d08:			; <UNDEFINED> instruction: 0xffffffa7
    2d0c:	andeq	r0, r0, r1, lsl #2
    2d10:	ldrdeq	r0, [r0], -r1
    2d14:	andeq	r0, r0, r1, ror #1
    2d18:	andeq	r0, r0, r1, ror #1
    2d1c:	andeq	r0, r0, r1, ror #1
    2d20:			; <UNDEFINED> instruction: 0xffffffa7
    2d24:	ldrdeq	r0, [r0], -r1
    2d28:			; <UNDEFINED> instruction: 0xffffffa7
    2d2c:			; <UNDEFINED> instruction: 0xffffffa7
    2d30:			; <UNDEFINED> instruction: 0xffffffa7
    2d34:			; <UNDEFINED> instruction: 0xffffffa7
    2d38:			; <UNDEFINED> instruction: 0xffffffa7
    2d3c:	ldrdeq	r0, [r0], -r1
    2d40:			; <UNDEFINED> instruction: 0xffffffa7
    2d44:			; <UNDEFINED> instruction: 0xffffffa7
    2d48:			; <UNDEFINED> instruction: 0xffffffa7
    2d4c:	strdeq	r0, [r0], -r1
    2d50:			; <UNDEFINED> instruction: 0xffffffa7
    2d54:	ldrdeq	r0, [r0], -r1
    2d58:			; <UNDEFINED> instruction: 0xffffffa7
    2d5c:			; <UNDEFINED> instruction: 0xffffffa7
    2d60:	ldrdeq	r0, [r0], -r1
    2d64:	andcc	r9, r4, #0, 20
    2d68:	ldrbmi	r9, [r2], -r0, lsl #4
    2d6c:			; <UNDEFINED> instruction: 0xf47f2a00
    2d70:			; <UNDEFINED> instruction: 0xe765af5e
    2d74:	andcc	r9, r8, #0, 20
    2d78:	ldrbmi	r9, [r2], -r0, lsl #4
    2d7c:			; <UNDEFINED> instruction: 0xf47f2a00
    2d80:			; <UNDEFINED> instruction: 0xe75daf56
    2d84:	strbmi	r9, [sl], #-2560	; 0xfffff600
    2d88:	ldrbmi	r9, [r2], -r0, lsl #4
    2d8c:			; <UNDEFINED> instruction: 0xf47f2a00
    2d90:	ldrb	sl, [r5, -lr, asr #30]
    2d94:	andcc	r9, r1, #0, 20
    2d98:	ldrbmi	r9, [r2], -r0, lsl #4
    2d9c:			; <UNDEFINED> instruction: 0xf47f2a00
    2da0:	strb	sl, [sp, -r6, asr #30]
    2da4:	msreq	SPSR_xc, sl, lsr #3
    2da8:			; <UNDEFINED> instruction: 0xf8134623
    2dac:	sbclt	r2, r8, #2, 30
    2db0:			; <UNDEFINED> instruction: 0xf63f2812
    2db4:	tstcs	r1, r3, asr #30
    2db8:	eorsmi	r4, r9, #129	; 0x81
    2dbc:	svcge	0x003ef43f
    2dc0:	tstcc	r1, r0, lsl #18
    2dc4:	bcs	271cc <__assert_fail@plt+0x26304>
    2dc8:	svcge	0x0031f47f
    2dcc:	andls	lr, r1, r8, lsr r7
    2dd0:	svc	0x00e8f7fd
    2dd4:	stmdbls	r1, {r2, r3, r5, r7, sl, fp, ip}
    2dd8:	stmdavs	r0, {r0, r1, r9, sl, lr}
    2ddc:	andseq	pc, sl, r0, lsr r8	; <UNPREDICTABLE>
    2de0:	svcvs	0x0000f410
    2de4:	ldrbmi	sp, [r4], r3, lsl #2
    2de8:	mulge	r3, r5, r8
    2dec:	andcs	lr, sl, #18350080	; 0x1180000
    2df0:	movwls	r4, #5664	; 0x1620
    2df4:	svc	0x0052f7fd
    2df8:	ldmdavs	r9, {r0, r8, r9, fp, ip, pc}
    2dfc:	strtmi	r4, [r2], -r1, lsl #13
    2e00:	svcgt	0x0001f814
    2e04:	andscc	pc, ip, r1, lsr r8	; <UNPREDICTABLE>
    2e08:	ldrbtle	r0, [r8], #1307	; 0x51b
    2e0c:	mulge	r2, r2, r8
    2e10:	andls	lr, r0, #52, 14	; 0xd00000
    2e14:	ldrdcc	pc, [ip], -r8
    2e18:	blx	e9622 <__assert_fail@plt+0xe875a>
    2e1c:	ldr	fp, [r4, -r2, lsl #22]
    2e20:	ldrbmi	r4, [r8], -r3, asr #13
    2e24:	pop	{r0, r1, ip, sp, pc}
    2e28:	svclt	0x00008ff0
    2e2c:	andeq	r1, r0, ip, lsr r7
    2e30:	mvnsmi	lr, #737280	; 0xb4000
    2e34:			; <UNDEFINED> instruction: 0xf04f4602
    2e38:			; <UNDEFINED> instruction: 0xf04f080b
    2e3c:			; <UNDEFINED> instruction: 0xf04f0909
    2e40:			; <UNDEFINED> instruction: 0xf04f0e0d
    2e44:	strcs	r0, [ip, -sl, lsl #24]
    2e48:	strcs	r2, [r7, #-1544]	; 0xfffff9f8
    2e4c:	andsvc	lr, r3, r3
    2e50:	andcc	fp, r1, fp, lsl #7
    2e54:	stmdavc	r3, {r0, r9, ip, sp}
    2e58:	mvnsle	r2, ip, asr fp
    2e5c:	andcc	r7, r1, r1, asr #16
    2e60:			; <UNDEFINED> instruction: 0xf1a1b339
    2e64:	sbcslt	r0, ip, #-2080374783	; 0x84000001
    2e68:	stmdale	r0!, {r0, r2, r4, sl, fp, sp}
    2e6c:	ldmdale	lr, {r0, r2, r4, r8, r9, fp, sp}
    2e70:			; <UNDEFINED> instruction: 0xf003e8df
    2e74:	vldrne.16	s2, [sp, #-54]	; 0xffffffca	; <UNPREDICTABLE>
    2e78:	ldcne	7, cr1, [sp, #-116]	; 0xffffff8c
    2e7c:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    2e80:	cfldrsne	mvf1, [sp, #-116]	; 0xffffff8c
    2e84:	mrceq	1, 0, r1, cr13, cr13, {0}
    2e88:			; <UNDEFINED> instruction: 0xf8820b1d
    2e8c:	strb	r8, [r0, r0]!
    2e90:	andls	pc, r0, r2, lsl #17
    2e94:			; <UNDEFINED> instruction: 0xf882e7dd
    2e98:	ldrb	lr, [sl, r0]
    2e9c:	andgt	pc, r0, r2, lsl #17
    2ea0:			; <UNDEFINED> instruction: 0x7017e7d7
    2ea4:			; <UNDEFINED> instruction: 0x7016e7d5
    2ea8:			; <UNDEFINED> instruction: 0x7015e7d3
    2eac:			; <UNDEFINED> instruction: 0x7011e7d1
    2eb0:	andsvc	lr, r3, pc, asr #15
    2eb4:	pop	{r0, r4, r6, ip, sp, lr}
    2eb8:	svclt	0x000083f0
    2ebc:	strmi	r4, [r2], -r3, lsl #18
    2ec0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2ec4:			; <UNDEFINED> instruction: 0xf7fd2001
    2ec8:	svclt	0x0000efdc
    2ecc:	andeq	r1, r0, r6, lsl #9
    2ed0:	andcs	r4, r1, r2, lsl #18
    2ed4:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2ed8:	svc	0x00d2f7fd
    2edc:	andeq	r1, r0, r6, lsl #9
    2ee0:	strmi	r4, [r2], -r3, lsl #18
    2ee4:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2ee8:			; <UNDEFINED> instruction: 0xf7fd2001
    2eec:	svclt	0x0000efca
    2ef0:	andeq	r1, r0, r2, lsr #9
    2ef4:	svcmi	0x00f0e92d
    2ef8:	strmi	fp, [r1], r3, lsl #1
    2efc:	andcs	r2, r1, ip, lsl #2
    2f00:	andls	pc, r4, sp, asr #17
    2f04:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    2f08:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    2f0c:			; <UNDEFINED> instruction: 0xf0002800
    2f10:	bmi	17a31f4 <__assert_fail@plt+0x17a232c>
    2f14:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
    2f18:	blmi	176f368 <__assert_fail@plt+0x176e4a0>
    2f1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f20:	stcne	0, cr6, [r6, #-96]	; 0xffffffa0
    2f24:			; <UNDEFINED> instruction: 0x9c014b5b
    2f28:	andsvs	r4, r8, fp, ror r4
    2f2c:	svc	0x003af7fd
    2f30:	ldrdlt	pc, [r0], -r0
    2f34:	stmdavc	r5!, {r0, r1, r2, r9, sl, lr}
    2f38:	andshi	pc, r5, fp, lsr r8	; <UNPREDICTABLE>
    2f3c:			; <UNDEFINED> instruction: 0xf985fa0f
    2f40:	svcpl	0x0000f418
    2f44:	stfcsd	f5, [r0, #-412]	; 0xfffffe64
    2f48:	addshi	pc, r4, r0
    2f4c:	andcs	r2, r1, r8, lsl r1
    2f50:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    2f54:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2f58:	addshi	pc, r2, r0
    2f5c:	svcvs	0x0000f418
    2f60:			; <UNDEFINED> instruction: 0xf04f6030
    2f64:	strmi	r0, [r6], -r1, lsl #6
    2f68:	cmple	r6, r3, asr #1
    2f6c:	svclt	0x00182d2f
    2f70:	andscc	pc, r9, fp, lsr r8	; <UNPREDICTABLE>
    2f74:	ldreq	sp, [fp, #-66]	; 0xffffffbe
    2f78:			; <UNDEFINED> instruction: 0x4625d51e
    2f7c:			; <UNDEFINED> instruction: 0xf81546ac
    2f80:			; <UNDEFINED> instruction: 0xf83b3f01
    2f84:			; <UNDEFINED> instruction: 0xf4133013
    2f88:	mvnsle	r6, r0, lsl #2
    2f8c:	ldrble	r0, [r4, #-1176]!	; 0xfffffb68
    2f90:	andcs	r4, sl, #32, 12	; 0x2000000
    2f94:	streq	pc, [r2], #-268	; 0xfffffef4
    2f98:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    2f9c:	ldmdavs	sl!, {r0, r2, r3, r5, r6, fp, ip, sp, lr}
    2fa0:	andscc	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    2fa4:			; <UNDEFINED> instruction: 0xf8ca0499
    2fa8:	strle	r0, [r5, #-16]
    2fac:	svcpl	0x0001f814
    2fb0:	andscc	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    2fb4:	ldrbtle	r0, [r9], #1179	; 0x49b
    2fb8:	cmple	lr, r2, lsr #26
    2fbc:	strtmi	r1, [fp], -r5, ror #24
    2fc0:	bcs	3afcc <__assert_fail@plt+0x3a104>
    2fc4:			; <UNDEFINED> instruction: 0x461cd059
    2fc8:	blcs	8101c <__assert_fail@plt+0x80154>
    2fcc:	mvnsle	r2, r2, lsr #20
    2fd0:	andcc	r1, r1, #100352	; 0x18800
    2fd4:	ldrmi	r9, [r0], -r0, lsl #4
    2fd8:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    2fdc:	andseq	pc, r4, sl, asr #17
    2fe0:	suble	r2, sp, r0, lsl #16
    2fe4:	strtmi	r9, [r9], -r0, lsl #20
    2fe8:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2fec:			; <UNDEFINED> instruction: 0x0014f8da
    2ff0:			; <UNDEFINED> instruction: 0xff1ef7ff
    2ff4:			; <UNDEFINED> instruction: 0xf8d73401
    2ff8:	ldr	fp, [ip, r0]
    2ffc:	svcpl	0x0001f814
    3000:	andscc	pc, r5, fp, lsr r8	; <UNPREDICTABLE>
    3004:	ldrle	r0, [r6, #1178]!	; 0x49a
    3008:	svcpl	0x0001f814
    300c:	andscc	pc, r5, fp, lsr r8	; <UNPREDICTABLE>
    3010:	ldrbtle	r0, [r3], #1178	; 0x49a
    3014:	strcc	lr, [r1], #-1967	; 0xfffff851
    3018:	strtmi	lr, [r5], -sp, lsl #15
    301c:			; <UNDEFINED> instruction: 0xf81546ac
    3020:			; <UNDEFINED> instruction: 0xf83b3f01
    3024:	ldreq	r2, [r1, #-19]	; 0xffffffed
    3028:	blcc	bf8410 <__assert_fail@plt+0xbf7548>
    302c:	andpl	pc, r0, #-2113929216	; 0x82000000
    3030:	movwcs	fp, #7960	; 0x1f18
    3034:	cmpcc	r2, r3, lsl sl
    3038:			; <UNDEFINED> instruction: 0x4620d11f
    303c:			; <UNDEFINED> instruction: 0xf10c220a
    3040:			; <UNDEFINED> instruction: 0xf7fd0402
    3044:	stmdavc	sp!, {r2, r3, r5, r9, sl, fp, sp, lr, pc}^
    3048:			; <UNDEFINED> instruction: 0xf8d72202
    304c:			; <UNDEFINED> instruction: 0xf8cab000
    3050:	blx	3cb078 <__assert_fail@plt+0x3ca1b0>
    3054:			; <UNDEFINED> instruction: 0xf83bf985
    3058:			; <UNDEFINED> instruction: 0xf8ca2019
    305c:	ldreq	r0, [r0], #12
    3060:			; <UNDEFINED> instruction: 0xf814d584
    3064:	blx	3dac70 <__assert_fail@plt+0x3d9da8>
    3068:			; <UNDEFINED> instruction: 0xf83bf985
    306c:	ldreq	r2, [r1], #25
    3070:			; <UNDEFINED> instruction: 0xe77bd4f7
    3074:	pop	{r0, r1, ip, sp, pc}
    3078:	stmdals	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    307c:			; <UNDEFINED> instruction: 0xff30f7ff
    3080:	andcs	r2, r1, r0, lsl #2
    3084:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3088:	andeq	r1, r1, sl, asr #31
    308c:	andeq	r0, r0, r4, lsl r1
    3090:	andeq	r2, r1, r8, lsr r1
    3094:	andeq	r2, r1, ip, lsr #2
    3098:	blmi	d95974 <__assert_fail@plt+0xd94aac>
    309c:	ldmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
    30a0:	mvnsmi	lr, sp, lsr #18
    30a4:	stceq	6, cr15, [r8, #-692]	; 0xfffffd4c
    30a8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    30ac:	svcmi	0x00334604
    30b0:			; <UNDEFINED> instruction: 0xf8cd681b
    30b4:			; <UNDEFINED> instruction: 0xf04f3804
    30b8:			; <UNDEFINED> instruction: 0xf7fd0300
    30bc:	ldrbtmi	lr, [pc], #-3828	; 30c4 <__assert_fail@plt+0x21fc>
    30c0:	suble	r2, ip, r0, lsl #16
    30c4:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    30c8:	strbtmi	r4, [sp], -r6, lsl #12
    30cc:			; <UNDEFINED> instruction: 0x463244f8
    30d0:	tsteq	r1, r0, asr #12	; <UNPREDICTABLE>
    30d4:			; <UNDEFINED> instruction: 0xf7fd4628
    30d8:	tstlt	r0, #244, 26	; 0x3d00
    30dc:	strtmi	r2, [r8], -sl, lsl #2
    30e0:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    30e4:	movwcs	fp, #872	; 0x368
    30e8:	stmdavc	ip!, {r0, r1, ip, sp, lr}
    30ec:	rscle	r2, lr, r0, lsl #24
    30f0:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    30f4:	strtmi	r6, [r8], -r2, lsl #16
    30f8:			; <UNDEFINED> instruction: 0xf810e003
    30fc:	stccs	15, cr4, [r0], {1}
    3100:			; <UNDEFINED> instruction: 0xf832d0e5
    3104:	ldreq	r3, [fp], #20
    3108:	cfstrscs	mvf13, [r3], #-988	; 0xfffffc24
    310c:			; <UNDEFINED> instruction: 0xf7ffd0df
    3110:			; <UNDEFINED> instruction: 0x4632fef1
    3114:	tsteq	r1, r0, asr #12	; <UNPREDICTABLE>
    3118:			; <UNDEFINED> instruction: 0xf7fd4628
    311c:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3120:			; <UNDEFINED> instruction: 0x4630d1dc
    3124:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    3128:	blmi	495988 <__assert_fail@plt+0x494ac0>
    312c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3130:			; <UNDEFINED> instruction: 0xf8dd681a
    3134:	subsmi	r3, sl, r4, lsl #16
    3138:			; <UNDEFINED> instruction: 0xf60dd117
    313c:	pop	{r3, r8, sl, fp}
    3140:			; <UNDEFINED> instruction: 0x464081f0
    3144:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    3148:	ldmpl	ip!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    314c:			; <UNDEFINED> instruction: 0xf7fd6820
    3150:	stmdacs	sl, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3154:			; <UNDEFINED> instruction: 0xf1b0bf18
    3158:	ldrshle	r3, [r7, #255]!	; 0xff
    315c:	stmdbmi	fp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3160:	andcs	r4, r1, r2, lsr #12
    3164:			; <UNDEFINED> instruction: 0xf7fd4479
    3168:			; <UNDEFINED> instruction: 0xf7fdedca
    316c:	svclt	0x0000edbc
    3170:	andeq	r1, r1, r8, lsr lr
    3174:	andeq	r0, r0, ip, ror #1
    3178:	andeq	r1, r0, lr, asr #2
    317c:	andeq	r1, r1, r6, lsl lr
    3180:	ldrdeq	r1, [r0], -r0
    3184:	andeq	r1, r1, r8, lsr #27
    3188:	andeq	r0, r0, ip, lsl #2
    318c:	andeq	r0, r0, r8, lsl #27
    3190:	strmi	r4, [r2], -r3, lsl #18
    3194:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    3198:			; <UNDEFINED> instruction: 0xf7fd2001
    319c:	svclt	0x0000ee72
    31a0:	andeq	r1, r0, r6, lsl r2
    31a4:	svcmi	0x00f0e92d
    31a8:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    31ac:	blhi	be668 <__assert_fail@plt+0xbd7a0>
    31b0:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    31b4:			; <UNDEFINED> instruction: 0xf8d0447a
    31b8:	ldmpl	r3, {r2, sp, pc}^
    31bc:	ldmdavs	fp, {r0, r1, r3, r7, ip, sp, pc}
    31c0:			; <UNDEFINED> instruction: 0xf04f9309
    31c4:			; <UNDEFINED> instruction: 0xf8df0300
    31c8:	andls	r3, r7, r4, asr #9
    31cc:	movwls	r4, #25723	; 0x647b
    31d0:	svceq	0x0000f1ba
    31d4:	andshi	pc, pc, #0
    31d8:	movwls	r2, #21248	; 0x5300
    31dc:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    31e0:	ldrthi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    31e4:	ldrtls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    31e8:	ldrbtmi	r4, [r8], #1147	; 0x47b
    31ec:	mcr	4, 0, r4, cr8, cr9, {7}
    31f0:			; <UNDEFINED> instruction: 0xf1083a10
    31f4:			; <UNDEFINED> instruction: 0xf8da0801
    31f8:			; <UNDEFINED> instruction: 0xf10a5014
    31fc:	stmdavc	fp!, {r2, sl}
    3200:			; <UNDEFINED> instruction: 0xf0002b00
    3204:			; <UNDEFINED> instruction: 0x21248215
    3208:	movwcs	r2, #1
    320c:			; <UNDEFINED> instruction: 0xf7fd9303
    3210:	strmi	lr, [r6], -lr, lsr #26
    3214:			; <UNDEFINED> instruction: 0xf0002800
    3218:	eorvs	r8, r0, pc, lsr #2
    321c:	stmdavc	fp!, {r2, r3, r5, r9, sl, lr}
    3220:	svclt	0x00182b25
    3224:	andle	r2, r5, r0, lsl #22
    3228:	svccc	0x0001f814
    322c:	svclt	0x00182b00
    3230:	mvnsle	r2, r5, lsr #22
    3234:			; <UNDEFINED> instruction: 0x2010f8da
    3238:			; <UNDEFINED> instruction: 0xf0002b00
    323c:			; <UNDEFINED> instruction: 0xb1aa81a2
    3240:			; <UNDEFINED> instruction: 0xf8971c67
    3244:	strbmi	fp, [r8], -r0
    3248:	smladxcc	r1, ip, r6, r4
    324c:			; <UNDEFINED> instruction: 0xf7fd4659
    3250:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3254:	strdcs	sp, [r1, -r5]
    3258:	svceq	0x0000f1bb
    325c:			; <UNDEFINED> instruction: 0xf8add134
    3260:	movwcs	fp, #32
    3264:	rsbvc	r4, r3, r0, lsr #12
    3268:			; <UNDEFINED> instruction: 0xff92f7ff
    326c:			; <UNDEFINED> instruction: 0xf8144627
    3270:	strbmi	fp, [r0], -r1, lsl #30
    3274:			; <UNDEFINED> instruction: 0xf7fd4659
    3278:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    327c:			; <UNDEFINED> instruction: 0xf1bbd1f6
    3280:	strmi	r0, [r1], -lr, lsr #30
    3284:	andls	sp, r4, r8, ror #3
    3288:	stc	7, cr15, [ip, #1012]	; 0x3f4
    328c:	mullt	r1, r4, r8
    3290:	stmdbls	r4, {r2, r3, r4, r5, r7, sl, fp, ip}
    3294:			; <UNDEFINED> instruction: 0xf8326802
    3298:			; <UNDEFINED> instruction: 0xf412201b
    329c:	svclt	0x00086200
    32a0:	sbcsle	r4, r9, r1, lsl r6
    32a4:	andls	r2, r4, sl, lsl #4
    32a8:			; <UNDEFINED> instruction: 0xf7fd4620
    32ac:	blls	13e694 <__assert_fail@plt+0x13d7cc>
    32b0:	andls	r6, r5, sl, lsl r8
    32b4:	svclt	0x0001f814
    32b8:	andscc	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    32bc:	ldrbtle	r0, [r9], #1305	; 0x519
    32c0:			; <UNDEFINED> instruction: 0xf1bb2102
    32c4:	sbcle	r0, sl, r0, lsl #30
    32c8:	movteq	pc, #20907	; 0x51ab	; <UNPREDICTABLE>
    32cc:	sfmne	f2, 2, [r7], #-0
    32d0:	eorlt	pc, r0, sp, lsl #17
    32d4:	eorcs	pc, r1, sp, lsl #17
    32d8:	stmiale	r2, {r0, r1, r4, r5, r8, r9, fp, sp}^
    32dc:			; <UNDEFINED> instruction: 0xf852a202
    32e0:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    32e4:	svclt	0x00004710
    32e8:	ldrdeq	r0, [r0], -r1
    32ec:			; <UNDEFINED> instruction: 0xffffff7b
    32f0:	ldrdeq	r0, [r0], -r1
    32f4:			; <UNDEFINED> instruction: 0xffffff7b
    32f8:			; <UNDEFINED> instruction: 0xffffff7b
    32fc:			; <UNDEFINED> instruction: 0xffffff7b
    3300:			; <UNDEFINED> instruction: 0xffffff7b
    3304:			; <UNDEFINED> instruction: 0xffffff7b
    3308:			; <UNDEFINED> instruction: 0xffffff7b
    330c:			; <UNDEFINED> instruction: 0xffffff7b
    3310:			; <UNDEFINED> instruction: 0xffffff7b
    3314:			; <UNDEFINED> instruction: 0xffffff7b
    3318:			; <UNDEFINED> instruction: 0xffffff7b
    331c:			; <UNDEFINED> instruction: 0xffffff7b
    3320:			; <UNDEFINED> instruction: 0xffffff7b
    3324:			; <UNDEFINED> instruction: 0xffffff7b
    3328:			; <UNDEFINED> instruction: 0xffffff7b
    332c:			; <UNDEFINED> instruction: 0xffffff7b
    3330:			; <UNDEFINED> instruction: 0xffffff7b
    3334:	strdeq	r0, [r0], -r1
    3338:			; <UNDEFINED> instruction: 0xffffff7b
    333c:			; <UNDEFINED> instruction: 0xffffff7b
    3340:			; <UNDEFINED> instruction: 0xffffff7b
    3344:			; <UNDEFINED> instruction: 0xffffff7b
    3348:			; <UNDEFINED> instruction: 0xffffff7b
    334c:			; <UNDEFINED> instruction: 0xffffff7b
    3350:	andeq	r0, r0, r9, asr #3
    3354:			; <UNDEFINED> instruction: 0xffffff7b
    3358:			; <UNDEFINED> instruction: 0xffffff7b
    335c:			; <UNDEFINED> instruction: 0xffffff7b
    3360:	muleq	r0, r9, r1
    3364:			; <UNDEFINED> instruction: 0x000001b1
    3368:	ldrdeq	r0, [r0], -r1
    336c:	ldrdeq	r0, [r0], -r1
    3370:	ldrdeq	r0, [r0], -r1
    3374:			; <UNDEFINED> instruction: 0xffffff7b
    3378:			; <UNDEFINED> instruction: 0x000001b1
    337c:			; <UNDEFINED> instruction: 0xffffff7b
    3380:			; <UNDEFINED> instruction: 0xffffff7b
    3384:			; <UNDEFINED> instruction: 0xffffff7b
    3388:			; <UNDEFINED> instruction: 0xffffff7b
    338c:			; <UNDEFINED> instruction: 0xffffff7b
    3390:	strdeq	r0, [r0], -r1
    3394:			; <UNDEFINED> instruction: 0xffffff7b
    3398:			; <UNDEFINED> instruction: 0xffffff7b
    339c:			; <UNDEFINED> instruction: 0xffffff7b
    33a0:			; <UNDEFINED> instruction: 0x000001b7
    33a4:			; <UNDEFINED> instruction: 0xffffff7b
    33a8:	strdeq	r0, [r0], -r1
    33ac:			; <UNDEFINED> instruction: 0xffffff7b
    33b0:			; <UNDEFINED> instruction: 0xffffff7b
    33b4:	strdeq	r0, [r0], -r1
    33b8:			; <UNDEFINED> instruction: 0x3010f8da
    33bc:	rsbsvs	r2, r2, r0, lsl r2
    33c0:			; <UNDEFINED> instruction: 0xf0002b04
    33c4:			; <UNDEFINED> instruction: 0xf03380d0
    33c8:			; <UNDEFINED> instruction: 0xf0000308
    33cc:	movwcs	r8, #215	; 0xd7
    33d0:	rsbvc	r4, r3, r0, lsr #12
    33d4:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    33d8:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    33dc:			; <UNDEFINED> instruction: 0xf8da6073
    33e0:	andcs	r3, r0, #16
    33e4:	eorlt	pc, r1, sp, lsl #17
    33e8:	eorcs	pc, r2, sp, lsl #17
    33ec:			; <UNDEFINED> instruction: 0xf88d2271
    33f0:	blcs	10b478 <__assert_fail@plt+0x10a5b0>
    33f4:	andge	sp, r2, #15400960	; 0xeb0000
    33f8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    33fc:			; <UNDEFINED> instruction: 0x4710441a
    3400:	andeq	r0, r0, r5, lsl r0
    3404:	andeq	r0, r0, sp, lsl #1
    3408:	muleq	r0, r3, r0
    340c:			; <UNDEFINED> instruction: 0xffffffcf
    3410:	andeq	r0, r0, r5, lsl r0
    3414:	adcsvs	r2, r3, r4, lsl #6
    3418:	mullt	r0, r7, r8
    341c:	movwcs	sl, #2568	; 0xa08
    3420:	andseq	pc, r0, r6, lsl #2
    3424:	tstcs	r1, r3, lsr #32
    3428:	strtmi	r9, [fp], -r0, lsl #4
    342c:	bcs	43ec94 <__assert_fail@plt+0x43ddcc>
    3430:	ldc	7, cr15, [r4], {253}	; 0xfd
    3434:	andsle	r3, pc, r1
    3438:	andlt	pc, r0, r7, lsl #17
    343c:	ldmdavs	r2!, {r2, r5, r6, r8, r9, fp, ip}^
    3440:			; <UNDEFINED> instruction: 0x07d26933
    3444:	rscsvs	r4, r3, r3, lsr #8
    3448:			; <UNDEFINED> instruction: 0xf8dad408
    344c:			; <UNDEFINED> instruction: 0xb12b3010
    3450:	blcs	2a064 <__assert_fail@plt+0x2919c>
    3454:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    3458:	movwls	r2, #13057	; 0x3301
    345c:			; <UNDEFINED> instruction: 0x4634783b
    3460:			; <UNDEFINED> instruction: 0xf0002b00
    3464:			; <UNDEFINED> instruction: 0x212480e5
    3468:			; <UNDEFINED> instruction: 0xf7fd2001
    346c:	ldrtmi	lr, [sp], -r0, lsl #24
    3470:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3474:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    3478:	andcs	r2, r1, r0, lsl #2
    347c:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    3480:			; <UNDEFINED> instruction: 0x3010f8da
    3484:	rsbsvs	r2, r2, r8, lsl #4
    3488:	stmiale	r0!, {r0, r8, r9, fp, sp}
    348c:	adcsvs	r2, r3, r1, lsl #6
    3490:	movwcs	lr, #10178	; 0x27c2
    3494:			; <UNDEFINED> instruction: 0xe7bf60b3
    3498:	rsbsvs	r2, r3, r0, lsr #6
    349c:	stmdbcs	r1, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    34a0:	orreq	pc, r0, #79	; 0x4f
    34a4:	cmple	sl, r3, ror r0
    34a8:			; <UNDEFINED> instruction: 0x3010f8da
    34ac:			; <UNDEFINED> instruction: 0xe7b360b3
    34b0:	blcs	1061644 <__assert_fail@plt+0x106077c>
    34b4:	blcc	1877534 <__assert_fail@plt+0x187666c>
    34b8:	bcs	530028 <__assert_fail@plt+0x52f160>
    34bc:	sbchi	pc, lr, r0, lsl #4
    34c0:	vpadd.i8	d2, d0, d4
    34c4:	ldm	pc, {r0, r1, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    34c8:	eoreq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    34cc:	subeq	r0, r7, r9, asr #1
    34d0:	sbceq	r0, r9, r9, asr #1
    34d4:	sbceq	r0, r9, r9, asr #1
    34d8:	sbceq	r0, r9, r9, asr #1
    34dc:	sbceq	r0, r9, r9, asr #1
    34e0:	sbceq	r0, r9, r9, asr #1
    34e4:	sbceq	r0, r9, r9, asr #1
    34e8:	sbceq	r0, r9, r1, asr #32
    34ec:	sbceq	r0, r9, r9, asr #1
    34f0:	eorseq	r0, r5, r9, asr #1
    34f4:	stmdbls	r6, {r0, r3, r5, r6, r9, fp, lr}
    34f8:	ldrdcc	pc, [r8], -sl
    34fc:			; <UNDEFINED> instruction: 0xf043588a
    3500:			; <UNDEFINED> instruction: 0xf8ca0301
    3504:			; <UNDEFINED> instruction: 0xf8c23008
    3508:	movwcs	sl, #4096	; 0x1000
    350c:	stmiavc	r1!, {r0, r1, r4, r5, r6, sp, lr}
    3510:			; <UNDEFINED> instruction: 0xf1a11ce7
    3514:	sbcslt	r0, r2, #100, 4	; 0x40000006
    3518:	stmdale	r6, {r2, r4, r9, fp, sp}
    351c:			; <UNDEFINED> instruction: 0xf6404093
    3520:	vsubl.s8	q8, d0, d1
    3524:	andsmi	r0, r3, #16, 4
    3528:	movwcs	sp, #287	; 0x11f
    352c:	rscvc	r4, r3, r0, lsr #12
    3530:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3534:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3538:			; <UNDEFINED> instruction: 0xf8da6073
    353c:	blcs	4f584 <__assert_fail@plt+0x4e6bc>
    3540:	addshi	pc, sl, r0, lsl #4
    3544:	stcne	3, cr2, [r7], #4
    3548:			; <UNDEFINED> instruction: 0xe76560b3
    354c:	cmncs	r3, #64, 4
    3550:			; <UNDEFINED> instruction: 0xf88d6072
    3554:	ldrb	r3, [r0, r0, lsr #32]!
    3558:	rsbsvs	r2, r3, r4, lsl #6
    355c:	stmdbcs	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3560:	addhi	pc, r8, r0, asr #32
    3564:	adcsvs	r9, r3, r5, lsl #22
    3568:	cmncs	r1, #22544384	; 0x1580000
    356c:	eorne	pc, r1, sp, lsl #17
    3570:	eorcc	pc, r0, sp, lsl #17
    3574:			; <UNDEFINED> instruction: 0xf88d2300
    3578:	strb	r3, [sp, -r2, lsr #32]
    357c:	adcsvs	r2, r3, r8, lsl #6
    3580:	vst1.16	{d30}, [pc], sl
    3584:	teqvs	r5, r0, lsl #7
    3588:	bcs	1b75c <__assert_fail@plt+0x1a894>
    358c:			; <UNDEFINED> instruction: 0xf8dad054
    3590:			; <UNDEFINED> instruction: 0xf1baa000
    3594:			; <UNDEFINED> instruction: 0xf47f0f00
    3598:	blls	1eee58 <__assert_fail@plt+0x1edf90>
    359c:	stccs	8, cr6, [r0], {92}	; 0x5c
    35a0:	blmi	ff768c <__assert_fail@plt+0xff67c4>
    35a4:	stmdavs	r6!, {r1, r2, r9, fp, ip, pc}
    35a8:	ldmpl	r3, {r0, r2, r5, r6, r7, fp, sp, lr}^
    35ac:	cmplt	r6, pc, lsl r8
    35b0:	stcle	13, cr2, [r1, #-4]
    35b4:	ldmiblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    35b8:	stmdavs	r6!, {r2, r4, r5, r9, sl, lr}
    35bc:	cdpcs	8, 0, cr6, cr0, cr5, {7}
    35c0:	blls	1f7da0 <__assert_fail@plt+0x1f6ed8>
    35c4:	adcsmi	r6, r8, #152, 16	; 0x980000
    35c8:	stmiavs	r3!, {r0, r2, r9, fp, ip, lr, pc}
    35cc:	strle	r0, [r2], #-1947	; 0xfffff865
    35d0:	stmdbcs	r0, {r0, r5, r8, fp, sp, lr}
    35d4:	stfcsd	f5, [r1, #-240]	; 0xffffff10
    35d8:	stmdavs	r3!, {r0, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    35dc:			; <UNDEFINED> instruction: 0x4698b1db
    35e0:	blcs	1d654 <__assert_fail@plt+0x1c78c>
    35e4:			; <UNDEFINED> instruction: 0xf8d8d1fb
    35e8:	stmdavc	ip!, {r4, ip, lr}
    35ec:			; <UNDEFINED> instruction: 0xf7fdb18c
    35f0:	stmdavs	r2, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    35f4:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    35f8:	svcpl	0x0000f413
    35fc:	qadd16mi	fp, fp, r8
    3600:	svcmi	0x0001f815
    3604:	movwcs	fp, #3848	; 0xf08
    3608:	mvnsle	r2, r0, lsl #24
    360c:			; <UNDEFINED> instruction: 0xf8c8b10b
    3610:	mcrcs	0, 0, r3, cr0, cr4, {0}
    3614:	bmi	8f7d5c <__assert_fail@plt+0x8f6e94>
    3618:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    361c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3620:	subsmi	r9, sl, r9, lsl #22
    3624:	andlt	sp, fp, pc, lsl r1
    3628:	blhi	be924 <__assert_fail@plt+0xbda5c>
    362c:	svchi	0x00f0e8bd
    3630:			; <UNDEFINED> instruction: 0x2010f8da
    3634:			; <UNDEFINED> instruction: 0xd1aa2a00
    3638:	ldrdcc	pc, [r4], -sl
    363c:	adcle	r2, r6, r0, lsl #22
    3640:	ldmdavs	fp, {r0, r3, r4, r7, fp, sp, lr}
    3644:	blcs	14674 <__assert_fail@plt+0x137ac>
    3648:			; <UNDEFINED> instruction: 0xf8cad1fa
    364c:			; <UNDEFINED> instruction: 0xe79e2010
    3650:			; <UNDEFINED> instruction: 0xf0001a38
    3654:	strmi	pc, [r5], #-2409	; 0xfffff697
    3658:	ldr	r6, [ip, r5, ror #1]!
    365c:	strtmi	r2, [r0], -r0, lsl #6
    3660:			; <UNDEFINED> instruction: 0xf7ff70a3
    3664:			; <UNDEFINED> instruction: 0xf7fdfd95
    3668:	stmdbmi	pc, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    366c:	ldrbtmi	r2, [r9], #-1
    3670:	stc	7, cr15, [r6], {253}	; 0xfd
    3674:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
    3678:	strtmi	r2, [r0], -r0, lsl #6
    367c:			; <UNDEFINED> instruction: 0xf7ff70a3
    3680:	svclt	0x0000fc1d
    3684:	andeq	r1, r1, r0, lsr #26
    3688:	andeq	r0, r0, ip, ror #1
    368c:	andeq	r1, r1, r8, lsl #26
    3690:	andeq	r1, r0, r4, ror #3
    3694:	andeq	r1, r0, lr, asr #2
    3698:	andeq	r1, r0, ip, asr #2
    369c:	strdeq	r0, [r0], -r8
    36a0:	andeq	r0, r0, ip, lsl r1
    36a4:			; <UNDEFINED> instruction: 0x000118ba
    36a8:	andeq	r0, r0, r6, ror #26
    36ac:	andeq	r0, r0, r0
    36b0:	svclt	0x00081e4a
    36b4:			; <UNDEFINED> instruction: 0xf0c04770
    36b8:	addmi	r8, r8, #36, 2
    36bc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    36c0:			; <UNDEFINED> instruction: 0xf0004211
    36c4:	blx	fec23b28 <__assert_fail@plt+0xfec22c60>
    36c8:	blx	fec804d0 <__assert_fail@plt+0xfec7f608>
    36cc:	bl	fe8c00d8 <__assert_fail@plt+0xfe8bf210>
    36d0:			; <UNDEFINED> instruction: 0xf1c30303
    36d4:	andge	r0, r4, #2080374784	; 0x7c000000
    36d8:	movwne	lr, #15106	; 0x3b02
    36dc:	andeq	pc, r0, #79	; 0x4f
    36e0:	svclt	0x0000469f
    36e4:	andhi	pc, r0, pc, lsr #7
    36e8:	svcvc	0x00c1ebb0
    36ec:	bl	10b32f4 <__assert_fail@plt+0x10b242c>
    36f0:	svclt	0x00280202
    36f4:	sbcvc	lr, r1, r0, lsr #23
    36f8:	svcvc	0x0081ebb0
    36fc:	bl	10b3304 <__assert_fail@plt+0x10b243c>
    3700:	svclt	0x00280202
    3704:	addvc	lr, r1, r0, lsr #23
    3708:	svcvc	0x0041ebb0
    370c:	bl	10b3314 <__assert_fail@plt+0x10b244c>
    3710:	svclt	0x00280202
    3714:	subvc	lr, r1, r0, lsr #23
    3718:	svcvc	0x0001ebb0
    371c:	bl	10b3324 <__assert_fail@plt+0x10b245c>
    3720:	svclt	0x00280202
    3724:	andvc	lr, r1, r0, lsr #23
    3728:	svcvs	0x00c1ebb0
    372c:	bl	10b3334 <__assert_fail@plt+0x10b246c>
    3730:	svclt	0x00280202
    3734:	sbcvs	lr, r1, r0, lsr #23
    3738:	svcvs	0x0081ebb0
    373c:	bl	10b3344 <__assert_fail@plt+0x10b247c>
    3740:	svclt	0x00280202
    3744:	addvs	lr, r1, r0, lsr #23
    3748:	svcvs	0x0041ebb0
    374c:	bl	10b3354 <__assert_fail@plt+0x10b248c>
    3750:	svclt	0x00280202
    3754:	subvs	lr, r1, r0, lsr #23
    3758:	svcvs	0x0001ebb0
    375c:	bl	10b3364 <__assert_fail@plt+0x10b249c>
    3760:	svclt	0x00280202
    3764:	andvs	lr, r1, r0, lsr #23
    3768:	svcpl	0x00c1ebb0
    376c:	bl	10b3374 <__assert_fail@plt+0x10b24ac>
    3770:	svclt	0x00280202
    3774:	sbcpl	lr, r1, r0, lsr #23
    3778:	svcpl	0x0081ebb0
    377c:	bl	10b3384 <__assert_fail@plt+0x10b24bc>
    3780:	svclt	0x00280202
    3784:	addpl	lr, r1, r0, lsr #23
    3788:	svcpl	0x0041ebb0
    378c:	bl	10b3394 <__assert_fail@plt+0x10b24cc>
    3790:	svclt	0x00280202
    3794:	subpl	lr, r1, r0, lsr #23
    3798:	svcpl	0x0001ebb0
    379c:	bl	10b33a4 <__assert_fail@plt+0x10b24dc>
    37a0:	svclt	0x00280202
    37a4:	andpl	lr, r1, r0, lsr #23
    37a8:	svcmi	0x00c1ebb0
    37ac:	bl	10b33b4 <__assert_fail@plt+0x10b24ec>
    37b0:	svclt	0x00280202
    37b4:	sbcmi	lr, r1, r0, lsr #23
    37b8:	svcmi	0x0081ebb0
    37bc:	bl	10b33c4 <__assert_fail@plt+0x10b24fc>
    37c0:	svclt	0x00280202
    37c4:	addmi	lr, r1, r0, lsr #23
    37c8:	svcmi	0x0041ebb0
    37cc:	bl	10b33d4 <__assert_fail@plt+0x10b250c>
    37d0:	svclt	0x00280202
    37d4:	submi	lr, r1, r0, lsr #23
    37d8:	svcmi	0x0001ebb0
    37dc:	bl	10b33e4 <__assert_fail@plt+0x10b251c>
    37e0:	svclt	0x00280202
    37e4:	andmi	lr, r1, r0, lsr #23
    37e8:	svccc	0x00c1ebb0
    37ec:	bl	10b33f4 <__assert_fail@plt+0x10b252c>
    37f0:	svclt	0x00280202
    37f4:	sbccc	lr, r1, r0, lsr #23
    37f8:	svccc	0x0081ebb0
    37fc:	bl	10b3404 <__assert_fail@plt+0x10b253c>
    3800:	svclt	0x00280202
    3804:	addcc	lr, r1, r0, lsr #23
    3808:	svccc	0x0041ebb0
    380c:	bl	10b3414 <__assert_fail@plt+0x10b254c>
    3810:	svclt	0x00280202
    3814:	subcc	lr, r1, r0, lsr #23
    3818:	svccc	0x0001ebb0
    381c:	bl	10b3424 <__assert_fail@plt+0x10b255c>
    3820:	svclt	0x00280202
    3824:	andcc	lr, r1, r0, lsr #23
    3828:	svccs	0x00c1ebb0
    382c:	bl	10b3434 <__assert_fail@plt+0x10b256c>
    3830:	svclt	0x00280202
    3834:	sbccs	lr, r1, r0, lsr #23
    3838:	svccs	0x0081ebb0
    383c:	bl	10b3444 <__assert_fail@plt+0x10b257c>
    3840:	svclt	0x00280202
    3844:	addcs	lr, r1, r0, lsr #23
    3848:	svccs	0x0041ebb0
    384c:	bl	10b3454 <__assert_fail@plt+0x10b258c>
    3850:	svclt	0x00280202
    3854:	subcs	lr, r1, r0, lsr #23
    3858:	svccs	0x0001ebb0
    385c:	bl	10b3464 <__assert_fail@plt+0x10b259c>
    3860:	svclt	0x00280202
    3864:	andcs	lr, r1, r0, lsr #23
    3868:	svcne	0x00c1ebb0
    386c:	bl	10b3474 <__assert_fail@plt+0x10b25ac>
    3870:	svclt	0x00280202
    3874:	sbcne	lr, r1, r0, lsr #23
    3878:	svcne	0x0081ebb0
    387c:	bl	10b3484 <__assert_fail@plt+0x10b25bc>
    3880:	svclt	0x00280202
    3884:	addne	lr, r1, r0, lsr #23
    3888:	svcne	0x0041ebb0
    388c:	bl	10b3494 <__assert_fail@plt+0x10b25cc>
    3890:	svclt	0x00280202
    3894:	subne	lr, r1, r0, lsr #23
    3898:	svcne	0x0001ebb0
    389c:	bl	10b34a4 <__assert_fail@plt+0x10b25dc>
    38a0:	svclt	0x00280202
    38a4:	andne	lr, r1, r0, lsr #23
    38a8:	svceq	0x00c1ebb0
    38ac:	bl	10b34b4 <__assert_fail@plt+0x10b25ec>
    38b0:	svclt	0x00280202
    38b4:	sbceq	lr, r1, r0, lsr #23
    38b8:	svceq	0x0081ebb0
    38bc:	bl	10b34c4 <__assert_fail@plt+0x10b25fc>
    38c0:	svclt	0x00280202
    38c4:	addeq	lr, r1, r0, lsr #23
    38c8:	svceq	0x0041ebb0
    38cc:	bl	10b34d4 <__assert_fail@plt+0x10b260c>
    38d0:	svclt	0x00280202
    38d4:	subeq	lr, r1, r0, lsr #23
    38d8:	svceq	0x0001ebb0
    38dc:	bl	10b34e4 <__assert_fail@plt+0x10b261c>
    38e0:	svclt	0x00280202
    38e4:	andeq	lr, r1, r0, lsr #23
    38e8:			; <UNDEFINED> instruction: 0x47704610
    38ec:	andcs	fp, r1, ip, lsl #30
    38f0:	ldrbmi	r2, [r0, -r0]!
    38f4:			; <UNDEFINED> instruction: 0xf281fab1
    38f8:	andseq	pc, pc, #-2147483600	; 0x80000030
    38fc:			; <UNDEFINED> instruction: 0xf002fa20
    3900:	tstlt	r8, r0, ror r7
    3904:	rscscc	pc, pc, pc, asr #32
    3908:	ldmiblt	r6!, {ip, sp, lr, pc}
    390c:	rscsle	r2, r8, r0, lsl #18
    3910:	andmi	lr, r3, sp, lsr #18
    3914:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3918:			; <UNDEFINED> instruction: 0x4006e8bd
    391c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3920:	smlatbeq	r3, r1, fp, lr
    3924:	svclt	0x00004770
    3928:			; <UNDEFINED> instruction: 0xf0002900
    392c:	b	fe023e2c <__assert_fail@plt+0xfe022f64>
    3930:	svclt	0x00480c01
    3934:	cdpne	2, 4, cr4, cr10, cr9, {2}
    3938:	tsthi	pc, r0	; <UNPREDICTABLE>
    393c:	svclt	0x00480003
    3940:	addmi	r4, fp, #805306372	; 0x30000004
    3944:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    3948:			; <UNDEFINED> instruction: 0xf0004211
    394c:	blx	fece3de0 <__assert_fail@plt+0xfece2f18>
    3950:	blx	fec80364 <__assert_fail@plt+0xfec7f49c>
    3954:	bl	fe83fb60 <__assert_fail@plt+0xfe83ec98>
    3958:			; <UNDEFINED> instruction: 0xf1c20202
    395c:	andge	r0, r4, pc, lsl r2
    3960:	andne	lr, r2, #0, 22
    3964:	andeq	pc, r0, pc, asr #32
    3968:	svclt	0x00004697
    396c:	andhi	pc, r0, pc, lsr #7
    3970:	svcvc	0x00c1ebb3
    3974:	bl	103357c <__assert_fail@plt+0x10326b4>
    3978:	svclt	0x00280000
    397c:	bicvc	lr, r1, #166912	; 0x28c00
    3980:	svcvc	0x0081ebb3
    3984:	bl	103358c <__assert_fail@plt+0x10326c4>
    3988:	svclt	0x00280000
    398c:	orrvc	lr, r1, #166912	; 0x28c00
    3990:	svcvc	0x0041ebb3
    3994:	bl	103359c <__assert_fail@plt+0x10326d4>
    3998:	svclt	0x00280000
    399c:	movtvc	lr, #7075	; 0x1ba3
    39a0:	svcvc	0x0001ebb3
    39a4:	bl	10335ac <__assert_fail@plt+0x10326e4>
    39a8:	svclt	0x00280000
    39ac:	movwvc	lr, #7075	; 0x1ba3
    39b0:	svcvs	0x00c1ebb3
    39b4:	bl	10335bc <__assert_fail@plt+0x10326f4>
    39b8:	svclt	0x00280000
    39bc:	bicvs	lr, r1, #166912	; 0x28c00
    39c0:	svcvs	0x0081ebb3
    39c4:	bl	10335cc <__assert_fail@plt+0x1032704>
    39c8:	svclt	0x00280000
    39cc:	orrvs	lr, r1, #166912	; 0x28c00
    39d0:	svcvs	0x0041ebb3
    39d4:	bl	10335dc <__assert_fail@plt+0x1032714>
    39d8:	svclt	0x00280000
    39dc:	movtvs	lr, #7075	; 0x1ba3
    39e0:	svcvs	0x0001ebb3
    39e4:	bl	10335ec <__assert_fail@plt+0x1032724>
    39e8:	svclt	0x00280000
    39ec:	movwvs	lr, #7075	; 0x1ba3
    39f0:	svcpl	0x00c1ebb3
    39f4:	bl	10335fc <__assert_fail@plt+0x1032734>
    39f8:	svclt	0x00280000
    39fc:	bicpl	lr, r1, #166912	; 0x28c00
    3a00:	svcpl	0x0081ebb3
    3a04:	bl	103360c <__assert_fail@plt+0x1032744>
    3a08:	svclt	0x00280000
    3a0c:	orrpl	lr, r1, #166912	; 0x28c00
    3a10:	svcpl	0x0041ebb3
    3a14:	bl	103361c <__assert_fail@plt+0x1032754>
    3a18:	svclt	0x00280000
    3a1c:	movtpl	lr, #7075	; 0x1ba3
    3a20:	svcpl	0x0001ebb3
    3a24:	bl	103362c <__assert_fail@plt+0x1032764>
    3a28:	svclt	0x00280000
    3a2c:	movwpl	lr, #7075	; 0x1ba3
    3a30:	svcmi	0x00c1ebb3
    3a34:	bl	103363c <__assert_fail@plt+0x1032774>
    3a38:	svclt	0x00280000
    3a3c:	bicmi	lr, r1, #166912	; 0x28c00
    3a40:	svcmi	0x0081ebb3
    3a44:	bl	103364c <__assert_fail@plt+0x1032784>
    3a48:	svclt	0x00280000
    3a4c:	orrmi	lr, r1, #166912	; 0x28c00
    3a50:	svcmi	0x0041ebb3
    3a54:	bl	103365c <__assert_fail@plt+0x1032794>
    3a58:	svclt	0x00280000
    3a5c:	movtmi	lr, #7075	; 0x1ba3
    3a60:	svcmi	0x0001ebb3
    3a64:	bl	103366c <__assert_fail@plt+0x10327a4>
    3a68:	svclt	0x00280000
    3a6c:	movwmi	lr, #7075	; 0x1ba3
    3a70:	svccc	0x00c1ebb3
    3a74:	bl	103367c <__assert_fail@plt+0x10327b4>
    3a78:	svclt	0x00280000
    3a7c:	biccc	lr, r1, #166912	; 0x28c00
    3a80:	svccc	0x0081ebb3
    3a84:	bl	103368c <__assert_fail@plt+0x10327c4>
    3a88:	svclt	0x00280000
    3a8c:	orrcc	lr, r1, #166912	; 0x28c00
    3a90:	svccc	0x0041ebb3
    3a94:	bl	103369c <__assert_fail@plt+0x10327d4>
    3a98:	svclt	0x00280000
    3a9c:	movtcc	lr, #7075	; 0x1ba3
    3aa0:	svccc	0x0001ebb3
    3aa4:	bl	10336ac <__assert_fail@plt+0x10327e4>
    3aa8:	svclt	0x00280000
    3aac:	movwcc	lr, #7075	; 0x1ba3
    3ab0:	svccs	0x00c1ebb3
    3ab4:	bl	10336bc <__assert_fail@plt+0x10327f4>
    3ab8:	svclt	0x00280000
    3abc:	biccs	lr, r1, #166912	; 0x28c00
    3ac0:	svccs	0x0081ebb3
    3ac4:	bl	10336cc <__assert_fail@plt+0x1032804>
    3ac8:	svclt	0x00280000
    3acc:	orrcs	lr, r1, #166912	; 0x28c00
    3ad0:	svccs	0x0041ebb3
    3ad4:	bl	10336dc <__assert_fail@plt+0x1032814>
    3ad8:	svclt	0x00280000
    3adc:	movtcs	lr, #7075	; 0x1ba3
    3ae0:	svccs	0x0001ebb3
    3ae4:	bl	10336ec <__assert_fail@plt+0x1032824>
    3ae8:	svclt	0x00280000
    3aec:	movwcs	lr, #7075	; 0x1ba3
    3af0:	svcne	0x00c1ebb3
    3af4:	bl	10336fc <__assert_fail@plt+0x1032834>
    3af8:	svclt	0x00280000
    3afc:	bicne	lr, r1, #166912	; 0x28c00
    3b00:	svcne	0x0081ebb3
    3b04:	bl	103370c <__assert_fail@plt+0x1032844>
    3b08:	svclt	0x00280000
    3b0c:	orrne	lr, r1, #166912	; 0x28c00
    3b10:	svcne	0x0041ebb3
    3b14:	bl	103371c <__assert_fail@plt+0x1032854>
    3b18:	svclt	0x00280000
    3b1c:	movtne	lr, #7075	; 0x1ba3
    3b20:	svcne	0x0001ebb3
    3b24:	bl	103372c <__assert_fail@plt+0x1032864>
    3b28:	svclt	0x00280000
    3b2c:	movwne	lr, #7075	; 0x1ba3
    3b30:	svceq	0x00c1ebb3
    3b34:	bl	103373c <__assert_fail@plt+0x1032874>
    3b38:	svclt	0x00280000
    3b3c:	biceq	lr, r1, #166912	; 0x28c00
    3b40:	svceq	0x0081ebb3
    3b44:	bl	103374c <__assert_fail@plt+0x1032884>
    3b48:	svclt	0x00280000
    3b4c:	orreq	lr, r1, #166912	; 0x28c00
    3b50:	svceq	0x0041ebb3
    3b54:	bl	103375c <__assert_fail@plt+0x1032894>
    3b58:	svclt	0x00280000
    3b5c:	movteq	lr, #7075	; 0x1ba3
    3b60:	svceq	0x0001ebb3
    3b64:	bl	103376c <__assert_fail@plt+0x10328a4>
    3b68:	svclt	0x00280000
    3b6c:	movweq	lr, #7075	; 0x1ba3
    3b70:	svceq	0x0000f1bc
    3b74:	submi	fp, r0, #72, 30	; 0x120
    3b78:	b	fe715940 <__assert_fail@plt+0xfe714a78>
    3b7c:	svclt	0x00480f00
    3b80:	ldrbmi	r4, [r0, -r0, asr #4]!
    3b84:	andcs	fp, r0, r8, lsr pc
    3b88:	b	13f37a0 <__assert_fail@plt+0x13f28d8>
    3b8c:			; <UNDEFINED> instruction: 0xf04070ec
    3b90:	ldrbmi	r0, [r0, -r1]!
    3b94:			; <UNDEFINED> instruction: 0xf281fab1
    3b98:	andseq	pc, pc, #-2147483600	; 0x80000030
    3b9c:	svceq	0x0000f1bc
    3ba0:			; <UNDEFINED> instruction: 0xf002fa23
    3ba4:	submi	fp, r0, #72, 30	; 0x120
    3ba8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    3bac:			; <UNDEFINED> instruction: 0xf06fbfc8
    3bb0:	svclt	0x00b84000
    3bb4:	andmi	pc, r0, pc, asr #32
    3bb8:	ldmdalt	lr, {ip, sp, lr, pc}^
    3bbc:	rscsle	r2, r4, r0, lsl #18
    3bc0:	andmi	lr, r3, sp, lsr #18
    3bc4:	mrc2	7, 5, pc, cr3, cr15, {7}
    3bc8:			; <UNDEFINED> instruction: 0x4006e8bd
    3bcc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3bd0:	smlatbeq	r3, r1, fp, lr
    3bd4:	svclt	0x00004770
    3bd8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3bdc:	svclt	0x00be2900
    3be0:			; <UNDEFINED> instruction: 0xf04f2000
    3be4:	and	r4, r6, r0, lsl #2
    3be8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3bec:			; <UNDEFINED> instruction: 0xf06fbf1c
    3bf0:			; <UNDEFINED> instruction: 0xf04f4100
    3bf4:			; <UNDEFINED> instruction: 0xf00030ff
    3bf8:			; <UNDEFINED> instruction: 0xf1adb83f
    3bfc:	stmdb	sp!, {r3, sl, fp}^
    3c00:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3c04:	blcs	3a830 <__assert_fail@plt+0x39968>
    3c08:			; <UNDEFINED> instruction: 0xf000db1a
    3c0c:			; <UNDEFINED> instruction: 0xf8ddf83b
    3c10:	ldmib	sp, {r2, sp, lr, pc}^
    3c14:	andlt	r2, r4, r2, lsl #6
    3c18:	submi	r4, r0, #112, 14	; 0x1c00000
    3c1c:	cmpeq	r1, r1, ror #22
    3c20:	blle	6ce828 <__assert_fail@plt+0x6cd960>
    3c24:			; <UNDEFINED> instruction: 0xf82ef000
    3c28:	ldrd	pc, [r4], -sp
    3c2c:	movwcs	lr, #10717	; 0x29dd
    3c30:	submi	fp, r0, #4
    3c34:	cmpeq	r1, r1, ror #22
    3c38:	bl	18d4588 <__assert_fail@plt+0x18d36c0>
    3c3c:	ldrbmi	r0, [r0, -r3, asr #6]!
    3c40:	bl	18d4590 <__assert_fail@plt+0x18d36c8>
    3c44:			; <UNDEFINED> instruction: 0xf0000343
    3c48:			; <UNDEFINED> instruction: 0xf8ddf81d
    3c4c:	ldmib	sp, {r2, sp, lr, pc}^
    3c50:	andlt	r2, r4, r2, lsl #6
    3c54:	bl	185455c <__assert_fail@plt+0x1853694>
    3c58:	ldrbmi	r0, [r0, -r1, asr #2]!
    3c5c:	bl	18d45ac <__assert_fail@plt+0x18d36e4>
    3c60:			; <UNDEFINED> instruction: 0xf0000343
    3c64:			; <UNDEFINED> instruction: 0xf8ddf80f
    3c68:	ldmib	sp, {r2, sp, lr, pc}^
    3c6c:	andlt	r2, r4, r2, lsl #6
    3c70:	bl	18d45c0 <__assert_fail@plt+0x18d36f8>
    3c74:	ldrbmi	r0, [r0, -r3, asr #6]!
    3c78:			; <UNDEFINED> instruction: 0xf04fb502
    3c7c:			; <UNDEFINED> instruction: 0xf7fc0008
    3c80:	stclt	15, cr14, [r2, #-1008]	; 0xfffffc10
    3c84:	svclt	0x00084299
    3c88:	push	{r4, r7, r9, lr}
    3c8c:			; <UNDEFINED> instruction: 0x46044ff0
    3c90:	andcs	fp, r0, r8, lsr pc
    3c94:			; <UNDEFINED> instruction: 0xf8dd460d
    3c98:	svclt	0x0038c024
    3c9c:	cmnle	fp, #1048576	; 0x100000
    3ca0:			; <UNDEFINED> instruction: 0x46994690
    3ca4:			; <UNDEFINED> instruction: 0xf283fab3
    3ca8:	rsbsle	r2, r0, r0, lsl #22
    3cac:			; <UNDEFINED> instruction: 0xf385fab5
    3cb0:	rsble	r2, r8, r0, lsl #26
    3cb4:			; <UNDEFINED> instruction: 0xf1a21ad2
    3cb8:	blx	247540 <__assert_fail@plt+0x246678>
    3cbc:	blx	2428cc <__assert_fail@plt+0x241a04>
    3cc0:			; <UNDEFINED> instruction: 0xf1c2f30e
    3cc4:	b	12c594c <__assert_fail@plt+0x12c4a84>
    3cc8:	blx	a068dc <__assert_fail@plt+0xa05a14>
    3ccc:	b	13008f0 <__assert_fail@plt+0x12ffa28>
    3cd0:	blx	2068e4 <__assert_fail@plt+0x205a1c>
    3cd4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3cd8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3cdc:	andcs	fp, r0, ip, lsr pc
    3ce0:	movwle	r4, #42497	; 0xa601
    3ce4:	bl	fed0bcf0 <__assert_fail@plt+0xfed0ae28>
    3ce8:	blx	4d18 <__assert_fail@plt+0x3e50>
    3cec:	blx	84012c <__assert_fail@plt+0x83f264>
    3cf0:	bl	1980914 <__assert_fail@plt+0x197fa4c>
    3cf4:	tstmi	r9, #46137344	; 0x2c00000
    3cf8:	bcs	13f40 <__assert_fail@plt+0x13078>
    3cfc:	b	13f7df4 <__assert_fail@plt+0x13f6f2c>
    3d00:	b	13c5e70 <__assert_fail@plt+0x13c4fa8>
    3d04:	b	1206278 <__assert_fail@plt+0x12053b0>
    3d08:	ldrmi	r7, [r6], -fp, asr #17
    3d0c:	bl	fed3bd40 <__assert_fail@plt+0xfed3ae78>
    3d10:	bl	1944938 <__assert_fail@plt+0x1943a70>
    3d14:	ldmne	fp, {r0, r3, r9, fp}^
    3d18:	beq	2bea48 <__assert_fail@plt+0x2bdb80>
    3d1c:			; <UNDEFINED> instruction: 0xf14a1c5c
    3d20:	cfsh32cc	mvfx0, mvfx1, #0
    3d24:	strbmi	sp, [sp, #-7]
    3d28:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3d2c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3d30:	adfccsz	f4, f1, #5.0
    3d34:	blx	178518 <__assert_fail@plt+0x177650>
    3d38:	blx	94195c <__assert_fail@plt+0x940a94>
    3d3c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3d40:	vseleq.f32	s30, s28, s11
    3d44:	blx	94a14c <__assert_fail@plt+0x949284>
    3d48:	b	1101d58 <__assert_fail@plt+0x1100e90>
    3d4c:			; <UNDEFINED> instruction: 0xf1a2040e
    3d50:			; <UNDEFINED> instruction: 0xf1c20720
    3d54:	blx	2055dc <__assert_fail@plt+0x204714>
    3d58:	blx	140968 <__assert_fail@plt+0x13faa0>
    3d5c:	blx	141980 <__assert_fail@plt+0x140ab8>
    3d60:	b	1100570 <__assert_fail@plt+0x10ff6a8>
    3d64:	blx	904988 <__assert_fail@plt+0x903ac0>
    3d68:	bl	1181588 <__assert_fail@plt+0x11806c0>
    3d6c:	teqmi	r3, #1073741824	; 0x40000000
    3d70:	strbmi	r1, [r5], -r0, lsl #21
    3d74:	tsteq	r3, r1, ror #22
    3d78:	svceq	0x0000f1bc
    3d7c:	stmib	ip, {r0, ip, lr, pc}^
    3d80:	pop	{r8, sl, lr}
    3d84:	blx	fed27d4c <__assert_fail@plt+0xfed26e84>
    3d88:	msrcc	CPSR_, #132, 6	; 0x10000002
    3d8c:	blx	fee3dbdc <__assert_fail@plt+0xfee3cd14>
    3d90:	blx	fed807b8 <__assert_fail@plt+0xfed7f8f0>
    3d94:	eorcc	pc, r0, #335544322	; 0x14000002
    3d98:	orrle	r2, fp, r0, lsl #26
    3d9c:	svclt	0x0000e7f3
    3da0:	mvnsmi	lr, #737280	; 0xb4000
    3da4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3da8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3dac:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3db0:	svc	0x004cf7fc
    3db4:	blne	1d94fb0 <__assert_fail@plt+0x1d940e8>
    3db8:	strhle	r1, [sl], -r6
    3dbc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3dc0:	svccc	0x0004f855
    3dc4:	strbmi	r3, [sl], -r1, lsl #8
    3dc8:	ldrtmi	r4, [r8], -r1, asr #12
    3dcc:	adcmi	r4, r6, #152, 14	; 0x2600000
    3dd0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3dd4:	svclt	0x000083f8
    3dd8:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    3ddc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    3de0:	svclt	0x00004770

Disassembly of section .fini:

00003de4 <.fini>:
    3de4:	push	{r3, lr}
    3de8:	pop	{r3, pc}
