# Reading pref.tcl
# OpenFile C:/Users/stele/AppData/Local/quartus/Fifth_les/Fifth_testbench.v
vsim altera_mf.alt3pram
# vsim altera_mf.alt3pram 
# Start time: 11:13:55 on Oct 08,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.alt3pram(behavior)
# ** Fatal: (vsim-3350) Generic "width" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /alt3pram File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd Line: 43324
# FATAL ERROR while loading design
# Error loading design
# End time: 11:13:56 on Oct 08,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
