v 20110115 2
N 46400 49000 46700 49000 4
{
T 46400 49000 5 10 1 1 0 0 1
net=A0
}
C 46700 49000 1 270 0 busripper-1.sym
{
T 47100 49000 5 8 0 0 270 0 1
device=none
}
N 46400 48600 46700 48600 4
{
T 46400 48600 5 10 1 1 0 0 1
net=A1
}
C 46700 48600 1 270 0 busripper-1.sym
{
T 47100 48600 5 8 0 0 270 0 1
device=none
}
N 46400 48200 46700 48200 4
{
T 46400 48200 5 10 1 1 0 0 1
net=A2
}
C 46700 48200 1 270 0 busripper-1.sym
{
T 47100 48200 5 8 0 0 270 0 1
device=none
}
N 46400 47800 46700 47800 4
{
T 46400 47800 5 10 1 1 0 0 1
net=A3
}
C 46700 47800 1 270 0 busripper-1.sym
{
T 47100 47800 5 8 0 0 270 0 1
device=none
}
N 46400 47400 46700 47400 4
{
T 46400 47400 5 10 1 1 0 0 1
net=A4
}
C 46700 47400 1 270 0 busripper-1.sym
{
T 47100 47400 5 8 0 0 270 0 1
device=none
}
N 46400 47000 46700 47000 4
{
T 46400 47000 5 10 1 1 0 0 1
net=A5
}
C 46700 47000 1 270 0 busripper-1.sym
{
T 47100 47000 5 8 0 0 270 0 1
device=none
}
N 46400 46600 46700 46600 4
{
T 46400 46600 5 10 1 1 0 0 1
net=A6
}
C 46700 46600 1 270 0 busripper-1.sym
{
T 47100 46600 5 8 0 0 270 0 1
device=none
}
N 46400 46200 46700 46200 4
{
T 46400 46200 5 10 1 1 0 0 1
net=A7
}
C 46700 46200 1 270 0 busripper-1.sym
{
T 47100 46200 5 8 0 0 270 0 1
device=none
}
N 46400 45800 46700 45800 4
{
T 46400 45800 5 10 1 1 0 0 1
net=A8
}
C 46700 45800 1 270 0 busripper-1.sym
{
T 47100 45800 5 8 0 0 270 0 1
device=none
}
N 46400 45400 46700 45400 4
{
T 46400 45400 5 10 1 1 0 0 1
net=A9
}
C 46700 45400 1 270 0 busripper-1.sym
{
T 47100 45400 5 8 0 0 270 0 1
device=none
}
N 46400 45000 46700 45000 4
{
T 46400 45000 5 10 1 1 0 0 1
net=A10
}
C 46700 45000 1 270 0 busripper-1.sym
{
T 47100 45000 5 8 0 0 270 0 1
device=none
}
N 46400 44600 46700 44600 4
{
T 46400 44600 5 10 1 1 0 0 1
net=A11
}
C 46700 44600 1 270 0 busripper-1.sym
{
T 47100 44600 5 8 0 0 270 0 1
device=none
}
N 46400 44200 46700 44200 4
{
T 46400 44200 5 10 1 1 0 0 1
net=A12
}
C 46700 44200 1 270 0 busripper-1.sym
{
T 47100 44200 5 8 0 0 270 0 1
device=none
}
N 46400 43800 46700 43800 4
{
T 46400 43800 5 10 1 1 0 0 1
net=A13
}
C 46700 43800 1 270 0 busripper-1.sym
{
T 47100 43800 5 8 0 0 270 0 1
device=none
}
N 46400 43400 46700 43400 4
{
T 46400 43400 5 10 1 1 0 0 1
net=A14
}
C 46700 43400 1 270 0 busripper-1.sym
{
T 47100 43400 5 8 0 0 270 0 1
device=none
}
N 45000 49000 44700 49000 4
{
T 45000 49000 5 10 1 1 0 6 1
net=D0
}
C 44700 49000 1 90 1 busripper-1.sym
{
T 44300 49000 5 8 0 0 270 2 1
device=none
}
N 45000 48600 44700 48600 4
{
T 45000 48600 5 10 1 1 0 6 1
net=D1
}
C 44700 48600 1 90 1 busripper-1.sym
{
T 44300 48600 5 8 0 0 270 2 1
device=none
}
N 45000 48200 44700 48200 4
{
T 45000 48200 5 10 1 1 0 6 1
net=D2
}
C 44700 48200 1 90 1 busripper-1.sym
{
T 44300 48200 5 8 0 0 270 2 1
device=none
}
N 45000 47800 44700 47800 4
{
T 45000 47800 5 10 1 1 0 6 1
net=D3
}
C 44700 47800 1 90 1 busripper-1.sym
{
T 44300 47800 5 8 0 0 270 2 1
device=none
}
N 45000 47400 44700 47400 4
{
T 45000 47400 5 10 1 1 0 6 1
net=D4
}
C 44700 47400 1 90 1 busripper-1.sym
{
T 44300 47400 5 8 0 0 270 2 1
device=none
}
N 45000 47000 44700 47000 4
{
T 45000 47000 5 10 1 1 0 6 1
net=D5
}
C 44700 47000 1 90 1 busripper-1.sym
{
T 44300 47000 5 8 0 0 270 2 1
device=none
}
N 45000 46600 44700 46600 4
{
T 45000 46600 5 10 1 1 0 6 1
net=D6
}
C 44700 46600 1 90 1 busripper-1.sym
{
T 44300 46600 5 8 0 0 270 2 1
device=none
}
N 45000 46200 44700 46200 4
{
T 45000 46200 5 10 1 1 0 6 1
net=D7
}
C 44700 46200 1 90 1 busripper-1.sym
{
T 44300 46200 5 8 0 0 270 2 1
device=none
}
N 46400 43000 46700 43000 4
{
T 46400 43000 5 10 1 1 0 0 1
net=A15
}
C 46700 43000 1 270 0 busripper-1.sym
{
T 47100 43000 5 8 0 0 270 0 1
device=none
}
C 45000 41200 1 0 0 header40-2.sym
{
T 45250 49700 5 10 0 1 0 0 1
device=HEADER40
T 45600 49300 5 10 1 1 0 0 1
refdes=BUS
}
U 46900 50000 46900 42700 10 0
U 44500 50000 44500 45900 10 0
C 45000 41600 1 90 0 vcc-1.sym
C 44700 42300 1 270 0 gnd-1.sym
C 44100 44900 1 0 0 resistor-1.sym
{
T 44400 45300 5 10 0 0 0 0 1
device=RESISTOR
T 44100 45100 5 10 1 1 0 0 1
refdes=R0
}
C 44100 44500 1 0 0 resistor-1.sym
{
T 44400 44900 5 10 0 0 0 0 1
device=RESISTOR
T 44100 44700 5 10 1 1 0 0 1
refdes=R1
}
C 44100 44100 1 0 0 resistor-1.sym
{
T 44400 44500 5 10 0 0 0 0 1
device=RESISTOR
T 44100 44300 5 10 1 1 0 0 1
refdes=R2
}
C 44100 43700 1 0 0 resistor-1.sym
{
T 44400 44100 5 10 0 0 0 0 1
device=RESISTOR
T 44100 43900 5 10 1 1 0 0 1
refdes=R3
}
C 44100 43300 1 0 0 resistor-1.sym
{
T 44400 43700 5 10 0 0 0 0 1
device=RESISTOR
T 44100 43500 5 10 1 1 0 0 1
refdes=R4
}
C 44100 42900 1 0 0 resistor-1.sym
{
T 44400 43300 5 10 0 0 0 0 1
device=RESISTOR
T 44100 43100 5 10 1 1 0 0 1
refdes=R5
}
C 44100 42500 1 0 0 resistor-1.sym
{
T 44400 42900 5 10 0 0 0 0 1
device=RESISTOR
T 44100 42700 5 10 1 1 0 0 1
refdes=R6
}
C 44100 44800 1 90 0 vcc-1.sym
C 44100 44400 1 90 0 vcc-1.sym
C 44100 44000 1 90 0 vcc-1.sym
C 44100 43600 1 90 0 vcc-1.sym
C 44100 43200 1 90 0 vcc-1.sym
C 44100 42800 1 90 0 vcc-1.sym
C 44100 42400 1 90 0 vcc-1.sym
C 47300 41700 1 0 1 resistor-1.sym
{
T 47000 42100 5 10 0 0 0 6 1
device=RESISTOR
T 47300 41900 5 10 1 1 0 6 1
refdes=R8
}
C 47300 41600 1 270 1 vcc-1.sym
C 44100 41300 1 0 0 resistor-1.sym
{
T 44400 41700 5 10 0 0 0 0 1
device=RESISTOR
T 44100 41500 5 10 1 1 0 0 1
refdes=R7
}
C 44100 41200 1 90 0 vcc-1.sym
C 45200 40100 1 90 0 capacitor-1.sym
{
T 44500 40300 5 10 0 0 90 0 1
device=CAPACITOR
T 44700 40300 5 10 1 1 90 0 1
refdes=Cr
T 44300 40300 5 10 0 0 90 0 1
symversion=0.1
}
N 45000 41000 45000 41400 4
C 44900 39500 1 0 0 gnd-1.sym
N 45000 39800 45000 40100 4
C 45500 41000 1 270 0 switch-spst-1.sym
{
T 46200 40600 5 10 0 0 270 0 1
device=SPST
T 45800 40700 5 10 1 1 270 0 1
refdes=Sr
}
N 45000 40100 45500 40100 4
N 45500 40100 45500 40200 4
C 39500 46900 1 0 0 lm7805-1.sym
{
T 41100 48200 5 10 0 0 0 0 1
device=7805
T 40900 47900 5 10 1 1 0 6 1
refdes=U1
}
C 39200 46600 1 90 0 capacitor-1.sym
{
T 38500 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 38700 46800 5 10 1 1 90 0 1
refdes=C1
T 38300 46800 5 10 0 0 90 0 1
symversion=0.1
}
C 41700 46600 1 90 0 capacitor-1.sym
{
T 41000 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 46800 5 10 1 1 90 0 1
refdes=C2
T 40800 46800 5 10 0 0 90 0 1
symversion=0.1
}
C 38200 47500 1 90 1 capacitor-4.sym
{
T 37100 47300 5 10 0 0 90 6 1
device=POLARIZED_CAPACITOR
T 37700 47100 5 10 1 1 90 6 1
refdes=C0
T 37500 47300 5 10 0 0 90 6 1
symversion=0.1
}
N 37500 47500 39500 47500 4
C 37900 46300 1 0 0 gnd-1.sym
C 38900 46300 1 0 0 gnd-1.sym
C 40200 46600 1 0 0 gnd-1.sym
C 41400 46300 1 0 0 gnd-1.sym
N 41100 47500 41500 47500 4
C 41300 47500 1 0 0 vcc-1.sym
C 34500 45700 1 0 1 connector2-2.sym
{
T 33800 47000 5 10 1 1 0 0 1
refdes=PWR
T 34200 46950 5 10 0 0 0 6 1
device=CONNECTOR_2
T 34200 47150 5 10 0 0 0 6 1
footprint=SIP2N
}
C 37000 47500 1 180 0 diode-bridge-1.sym
{
T 36100 46525 5 10 1 1 180 0 1
refdes=B1
T 35800 47425 5 8 0 0 180 0 1
device=DIODE-BRIDGE
}
N 34500 46500 35000 46500 4
N 37000 46500 37000 45000 4
N 37000 45000 34500 45000 4
N 34500 45000 34500 46100 4
C 35900 45200 1 0 0 gnd-1.sym
C 37500 47500 1 0 1 switch-spst-1.sym
{
T 37100 48200 5 10 0 0 0 6 1
device=SPST
T 37200 47800 5 10 1 1 0 6 1
refdes=Sp
}
N 36700 47500 36000 47500 4
N 45000 41000 45500 41000 4
