{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 14:14:50 2022 " "Info: Processing started: Sat Nov 26 14:14:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } } { "d:/2345downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/2345downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "C\[5\] rwba\[1\] clk 7.110 ns register " "Info: tsu for register \"C\[5\]\" (data pin = \"rwba\[1\]\", clock pin = \"clk\") is 7.110 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.885 ns + Longest pin register " "Info: + Longest pin to register delay is 9.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns rwba\[1\] 1 PIN PIN_3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 11; PIN Node = 'rwba\[1\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.494 ns) + CELL(0.206 ns) 7.665 ns Decoder0~0 2 COMB LCCOMB_X1_Y2_N18 8 " "Info: 2: + IC(6.494 ns) + CELL(0.206 ns) = 7.665 ns; Loc. = LCCOMB_X1_Y2_N18; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { rwba[1] Decoder0~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.855 ns) 9.885 ns C\[5\] 3 REG LCFF_X3_Y4_N17 2 " "Info: 3: + IC(1.365 ns) + CELL(0.855 ns) = 9.885 ns; Loc. = LCFF_X3_Y4_N17; Fanout = 2; REG Node = 'C\[5\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { Decoder0~0 C[5] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 20.50 % ) " "Info: Total cell delay = 2.026 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.859 ns ( 79.50 % ) " "Info: Total interconnect delay = 7.859 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { rwba[1] Decoder0~0 C[5] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "9.885 ns" { rwba[1] {} rwba[1]~combout {} Decoder0~0 {} C[5] {} } { 0.000ns 0.000ns 6.494ns 1.365ns } { 0.000ns 0.965ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.735 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns C\[5\] 3 REG LCFF_X3_Y4_N17 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X3_Y4_N17; Fanout = 2; REG Node = 'C\[5\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk~clkctrl C[5] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl C[5] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { rwba[1] Decoder0~0 C[5] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "9.885 ns" { rwba[1] {} rwba[1]~combout {} Decoder0~0 {} C[5] {} } { 0.000ns 0.000ns 6.494ns 1.365ns } { 0.000ns 0.965ns 0.206ns 0.855ns } "" } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl C[5] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[1\] B\[1\] 13.487 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[1\]\" through register \"B\[1\]\" is 13.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns B\[1\] 3 REG LCFF_X1_Y2_N7 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X1_Y2_N7; Fanout = 2; REG Node = 'B\[1\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl B[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[1] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.441 ns + Longest register pin " "Info: + Longest register to pin delay is 10.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B\[1\] 1 REG LCFF_X1_Y2_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N7; Fanout = 2; REG Node = 'B\[1\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.206 ns) 1.737 ns Mux14~0 2 COMB LCCOMB_X3_Y3_N10 1 " "Info: 2: + IC(1.531 ns) + CELL(0.206 ns) = 1.737 ns; Loc. = LCCOMB_X3_Y3_N10; Fanout = 1; COMB Node = 'Mux14~0'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { B[1] Mux14~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.206 ns) 3.307 ns Mux14~1 3 COMB LCCOMB_X1_Y2_N12 1 " "Info: 3: + IC(1.364 ns) + CELL(0.206 ns) = 3.307 ns; Loc. = LCCOMB_X1_Y2_N12; Fanout = 1; COMB Node = 'Mux14~1'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Mux14~0 Mux14~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(3.056 ns) 10.441 ns d\[1\] 4 PIN PIN_92 0 " "Info: 4: + IC(4.078 ns) + CELL(3.056 ns) = 10.441 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "7.134 ns" { Mux14~1 d[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.468 ns ( 33.22 % ) " "Info: Total cell delay = 3.468 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.973 ns ( 66.78 % ) " "Info: Total interconnect delay = 6.973 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.441 ns" { B[1] Mux14~0 Mux14~1 d[1] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "10.441 ns" { B[1] {} Mux14~0 {} Mux14~1 {} d[1] {} } { 0.000ns 1.531ns 1.364ns 4.078ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[1] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.441 ns" { B[1] Mux14~0 Mux14~1 d[1] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "10.441 ns" { B[1] {} Mux14~0 {} Mux14~1 {} d[1] {} } { 0.000ns 1.531ns 1.364ns 4.078ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rwba\[0\] d\[1\] 16.353 ns Longest " "Info: Longest tpd from source pin \"rwba\[0\]\" to destination pin \"d\[1\]\" is 16.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rwba\[0\] 1 PIN PIN_25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 11; PIN Node = 'rwba\[0\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(0.589 ns) 7.649 ns Mux14~0 2 COMB LCCOMB_X3_Y3_N10 1 " "Info: 2: + IC(6.115 ns) + CELL(0.589 ns) = 7.649 ns; Loc. = LCCOMB_X3_Y3_N10; Fanout = 1; COMB Node = 'Mux14~0'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { rwba[0] Mux14~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.206 ns) 9.219 ns Mux14~1 3 COMB LCCOMB_X1_Y2_N12 1 " "Info: 3: + IC(1.364 ns) + CELL(0.206 ns) = 9.219 ns; Loc. = LCCOMB_X1_Y2_N12; Fanout = 1; COMB Node = 'Mux14~1'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Mux14~0 Mux14~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(3.056 ns) 16.353 ns d\[1\] 4 PIN PIN_92 0 " "Info: 4: + IC(4.078 ns) + CELL(3.056 ns) = 16.353 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "7.134 ns" { Mux14~1 d[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.796 ns ( 29.33 % ) " "Info: Total cell delay = 4.796 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.557 ns ( 70.67 % ) " "Info: Total interconnect delay = 11.557 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "16.353 ns" { rwba[0] Mux14~0 Mux14~1 d[1] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "16.353 ns" { rwba[0] {} rwba[0]~combout {} Mux14~0 {} Mux14~1 {} d[1] {} } { 0.000ns 0.000ns 6.115ns 1.364ns 4.078ns } { 0.000ns 0.945ns 0.589ns 0.206ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "B\[0\] i\[0\] clk 0.479 ns register " "Info: th for register \"B\[0\]\" (data pin = \"i\[0\]\", clock pin = \"clk\") is 0.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns B\[0\] 3 REG LCFF_X1_Y2_N11 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 2; REG Node = 'B\[0\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl B[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[0] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.569 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns i\[0\] 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'i\[0\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.460 ns) 2.569 ns B\[0\] 2 REG LCFF_X1_Y2_N11 2 " "Info: 2: + IC(1.019 ns) + CELL(0.460 ns) = 2.569 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 2; REG Node = 'B\[0\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { i[0] B[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验四/孙照海/通用寄存器组/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 60.33 % ) " "Info: Total cell delay = 1.550 ns ( 60.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 39.67 % ) " "Info: Total interconnect delay = 1.019 ns ( 39.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { i[0] B[0] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { i[0] {} i[0]~combout {} B[0] {} } { 0.000ns 0.000ns 1.019ns } { 0.000ns 1.090ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[0] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { i[0] B[0] } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { i[0] {} i[0]~combout {} B[0] {} } { 0.000ns 0.000ns 1.019ns } { 0.000ns 1.090ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 14:14:51 2022 " "Info: Processing ended: Sat Nov 26 14:14:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
