# singleCycle
It's a single cycle with 32 bits in verilog description language.
