Analysis & Synthesis report for Timestamp
Mon Apr  1 15:32:15 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |Timestamp
 16. Parameter Settings for User Entity Instance: TDC:sc0
 17. Parameter Settings for User Entity Instance: TDC:sc0|Fine_Counter:sc1
 18. Parameter Settings for User Entity Instance: TDC:sc0|Fine_Counter:sc1|Carry_Chain_N:sc0
 19. Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2
 20. Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|Reg_N:sc0
 21. Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1
 22. Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0
 23. Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1
 24. Parameter Settings for User Entity Instance: TDC:sc0|restador_n:sc3
 25. Parameter Settings for User Entity Instance: Global_P:sc1
 26. Parameter Settings for User Entity Instance: Global_P:sc1|Coarse_Counter:sc0
 27. Parameter Settings for User Entity Instance: Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0
 28. Parameter Settings for User Entity Instance: Global_P:sc1|Fine_Counter:sc3
 29. Parameter Settings for User Entity Instance: Global_P:sc1|Fine_Counter:sc3|Carry_Chain_N:sc0
 30. Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4
 31. Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4|Reg_N:sc0
 32. Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4|Zero_Count:sc1
 33. Parameter Settings for User Entity Instance: PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: Shift_Left:sc3
 35. Parameter Settings for User Entity Instance: Shift_Left:sc4
 36. Parameter Settings for User Entity Instance: uart:sc6
 37. Parameter Settings for Inferred Entity Instance: ram_dual:sc5|altsyncram:ram_block_rtl_0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "uart:sc6"
 41. Port Connectivity Checks: "Global_P:sc1|FFD:sc6"
 42. Port Connectivity Checks: "Global_P:sc1|FFD:sc5"
 43. Port Connectivity Checks: "Global_P:sc1|Synchronizer:sc2"
 44. Port Connectivity Checks: "Global_P:sc1|FFD:sc1"
 45. Port Connectivity Checks: "Global_P:sc1"
 46. Port Connectivity Checks: "TDC:sc0|FFD:sc6"
 47. Port Connectivity Checks: "TDC:sc0|FFD:sc4"
 48. Port Connectivity Checks: "TDC:sc0|Synchronizer:sc0|FFD:sc0"
 49. Port Connectivity Checks: "TDC:sc0"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr  1 15:32:14 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; Timestamp                                      ;
; Top-level Entity Name              ; Timestamp                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,302                                          ;
;     Total combinational functions  ; 1,024                                          ;
;     Dedicated logic registers      ; 623                                            ;
; Total registers                    ; 623                                            ;
; Total pins                         ; 10                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,835,008                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Timestamp          ; Timestamp          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+-----------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd         ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd                      ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd           ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd                        ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd       ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd                    ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd           ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd                        ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd          ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd                       ;         ;
; ../PLL_400MHZ/PLL_400MHZ.vhd                                          ; yes             ; User Wizard-Generated File   ; C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd                                   ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd     ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd                  ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd     ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd                  ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd      ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd                   ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd            ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd                         ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd   ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd                ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd     ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd                  ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd           ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd                        ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd       ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd                    ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd          ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd                       ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd            ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd                         ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd        ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd                     ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd           ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd                        ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd   ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd                ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd            ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd                         ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd      ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd                   ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd              ;         ;
; ../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd  ; yes             ; User VHDL File               ; C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd               ;         ;
; altpll.tdf                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal231.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; stratix_pll.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_400mhz_altpll.v                                                ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v                            ;         ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6ch1.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Proyects/Timestamp/db/altsyncram_6ch1.tdf                            ;         ;
; db/decode_bua.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Proyects/Timestamp/db/decode_bua.tdf                                 ;         ;
; db/mux_8qb.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Proyects/Timestamp/db/mux_8qb.tdf                                    ;         ;
+-----------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,302     ;
;                                             ;           ;
; Total combinational functions               ; 1024      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 526       ;
;     -- 3 input functions                    ; 381       ;
;     -- <=2 input functions                  ; 117       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 707       ;
;     -- arithmetic mode                      ; 317       ;
;                                             ;           ;
; Total registers                             ; 623       ;
;     -- Dedicated logic registers            ; 623       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 1835008   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; RST~input ;
; Maximum fan-out                             ; 604       ;
; Total fan-out                               ; 11924     ;
; Average fan-out                             ; 6.30      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Timestamp                                     ; 1024 (0)            ; 623 (0)                   ; 1835008     ; 0            ; 0       ; 0         ; 10   ; 0            ; |Timestamp                                                                                           ; Timestamp         ; work         ;
;    |Global_P:sc1|                              ; 361 (2)             ; 145 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1                                                                              ; Global_P          ; work         ;
;       |AFFD:sc7|                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|AFFD:sc7                                                                     ; AFFD              ; work         ;
;       |AFFD:sc8|                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|AFFD:sc8                                                                     ; AFFD              ; work         ;
;       |Coarse_Counter:sc0|                     ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Coarse_Counter:sc0                                                           ; Coarse_Counter    ; work         ;
;          |Counter_N:sc0|                       ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0                                             ; Counter_N         ; work         ;
;       |FFD:sc1|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FFD:sc1                                                                      ; FFD               ; work         ;
;       |FFD:sc5|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FFD:sc5                                                                      ; FFD               ; work         ;
;       |FFD:sc6|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FFD:sc6                                                                      ; FFD               ; work         ;
;       |FReg:sc4|                               ; 216 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FReg:sc4                                                                     ; FReg              ; work         ;
;          |Reg_N:sc0|                           ; 0 (0)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FReg:sc4|Reg_N:sc0                                                           ; Reg_N             ; work         ;
;          |Zero_Count:sc1|                      ; 216 (216)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|FReg:sc4|Zero_Count:sc1                                                      ; Zero_Count        ; work         ;
;       |Fine_Counter:sc3|                       ; 130 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Fine_Counter:sc3                                                             ; Fine_Counter      ; work         ;
;          |Carry_Chain_N:sc0|                   ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Fine_Counter:sc3|Carry_Chain_N:sc0                                           ; Carry_Chain_N     ; work         ;
;       |Synchronizer:sc2|                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Synchronizer:sc2                                                             ; Synchronizer      ; work         ;
;          |FFD:sc0|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Synchronizer:sc2|FFD:sc0                                                     ; FFD               ; work         ;
;          |FFD_N:sc1|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Synchronizer:sc2|FFD_N:sc1                                                   ; FFD_N             ; work         ;
;          |FFD_N:sc2|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Global_P:sc1|Synchronizer:sc2|FFD_N:sc2                                                   ; FFD_N             ; work         ;
;    |PLL:sc2|                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|PLL:sc2                                                                                   ; PLL               ; work         ;
;       |PLL_400MHZ:sc0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|PLL:sc2|PLL_400MHZ:sc0                                                                    ; PLL_400MHZ        ; work         ;
;          |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component                                            ; altpll            ; work         ;
;             |PLL_400MHZ_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component|PLL_400MHZ_altpll:auto_generated           ; PLL_400MHZ_altpll ; work         ;
;       |mux_2a1:sc1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|PLL:sc2|mux_2a1:sc1                                                                       ; mux_2a1           ; work         ;
;    |Shift_Left:sc3|                            ; 0 (0)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Shift_Left:sc3                                                                            ; Shift_Left        ; work         ;
;    |Shift_Left:sc4|                            ; 0 (0)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|Shift_Left:sc4                                                                            ; Shift_Left        ; work         ;
;    |TDC:sc0|                                   ; 355 (1)             ; 141 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0                                                                                   ; TDC               ; work         ;
;       |AFFD:sc5|                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|AFFD:sc5                                                                          ; AFFD              ; work         ;
;       |FFD:sc4|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|FFD:sc4                                                                           ; FFD               ; work         ;
;       |FFD:sc6|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|FFD:sc6                                                                           ; FFD               ; work         ;
;       |Fine_Counter:sc1|                       ; 130 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Fine_Counter:sc1                                                                  ; Fine_Counter      ; work         ;
;          |Carry_Chain_N:sc0|                   ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Fine_Counter:sc1|Carry_Chain_N:sc0                                                ; Carry_Chain_N     ; work         ;
;       |Regs:sc2|                               ; 213 (0)             ; 134 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Regs:sc2                                                                          ; Regs              ; work         ;
;          |FReg:sc1|                            ; 213 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Regs:sc2|FReg:sc1                                                                 ; FReg              ; work         ;
;             |Reg_N:sc0|                        ; 0 (0)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0                                                       ; Reg_N             ; work         ;
;             |Zero_Count:sc1|                   ; 213 (213)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1                                                  ; Zero_Count        ; work         ;
;          |Reg_N:sc0|                           ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Regs:sc2|Reg_N:sc0                                                                ; Reg_N             ; work         ;
;       |Synchronizer:sc0|                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Synchronizer:sc0                                                                  ; Synchronizer      ; work         ;
;          |FFD:sc0|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Synchronizer:sc0|FFD:sc0                                                          ; FFD               ; work         ;
;          |FFD_N:sc1|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Synchronizer:sc0|FFD_N:sc1                                                        ; FFD_N             ; work         ;
;          |FFD_N:sc2|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|Synchronizer:sc0|FFD_N:sc2                                                        ; FFD_N             ; work         ;
;       |restador_n:sc3|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|TDC:sc0|restador_n:sc3                                                                    ; restador_n        ; work         ;
;    |fsm_wr:sc7|                                ; 60 (60)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|fsm_wr:sc7                                                                                ; fsm_wr            ; work         ;
;    |ram_dual:sc5|                              ; 192 (0)             ; 4 (0)                     ; 1835008     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|ram_dual:sc5                                                                              ; ram_dual          ; work         ;
;       |altsyncram:ram_block_rtl_0|             ; 192 (0)             ; 4 (0)                     ; 1835008     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|ram_dual:sc5|altsyncram:ram_block_rtl_0                                                   ; altsyncram        ; work         ;
;          |altsyncram_6ch1:auto_generated|      ; 192 (0)             ; 4 (4)                     ; 1835008     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated                    ; altsyncram_6ch1   ; work         ;
;             |decode_bua:decode2|               ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|decode_bua:decode2 ; decode_bua        ; work         ;
;             |mux_8qb:mux3|                     ; 174 (174)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|mux_8qb:mux3       ; mux_8qb           ; work         ;
;    |uart:sc6|                                  ; 55 (55)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timestamp|uart:sc6                                                                                  ; uart              ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 14           ; 131072       ; 14           ; 1835008 ; None ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ram_dual:sc5|q[6,7]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 600   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; uart:sc6|tx                             ; 1       ;
; Global_P:sc1|AFFD:sc8|qp[0]             ; 4       ;
; TDC:sc0|AFFD:sc5|qp[0]                  ; 5       ;
; uart:sc6|tx_buffer[0]                   ; 1       ;
; uart:sc6|tx_buffer[1]                   ; 1       ;
; uart:sc6|tx_buffer[2]                   ; 1       ;
; uart:sc6|tx_busy                        ; 3       ;
; uart:sc6|tx_buffer[3]                   ; 1       ;
; uart:sc6|tx_buffer[4]                   ; 1       ;
; uart:sc6|tx_buffer[5]                   ; 1       ;
; uart:sc6|tx_buffer[6]                   ; 1       ;
; uart:sc6|tx_buffer[7]                   ; 1       ;
; uart:sc6|tx_buffer[8]                   ; 1       ;
; uart:sc6|tx_buffer[9]                   ; 1       ;
; uart:sc6|tx_buffer[10]                  ; 1       ;
; uart:sc6|tx_buffer[11]                  ; 1       ;
; uart:sc6|tx_buffer[12]                  ; 1       ;
; uart:sc6|tx_buffer[13]                  ; 1       ;
; Global_P:sc1|AFFD:sc7|qp[0]             ; 3       ;
; uart:sc6|tx_buffer[14]                  ; 1       ;
; uart:sc6|tx_buffer[15]                  ; 1       ;
; uart:sc6|tx_buffer[16]                  ; 1       ;
; uart:sc6|tx_buffer[17]                  ; 1       ;
; uart:sc6|tx_buffer[18]                  ; 1       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                     ;
+----------------------------+------------------------------+------+
; Register Name              ; Megafunction                 ; Type ;
+----------------------------+------------------------------+------+
; ram_dual:sc5|q[0..5,8..15] ; ram_dual:sc5|ram_block_rtl_0 ; RAM  ;
+----------------------------+------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Timestamp|uart:sc6|tx_count[4]   ;
; 8:1                ; 17 bits   ; 85 LEs        ; 17 LEs               ; 68 LEs                 ; Yes        ; |Timestamp|fsm_wr:sc7|Q2p_reg[3]  ;
; 8:1                ; 17 bits   ; 85 LEs        ; 17 LEs               ; 68 LEs                 ; Yes        ; |Timestamp|fsm_wr:sc7|Q1p_reg[10] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Timestamp|uart:sc6|tx_buffer[1]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Timestamp|uart:sc6|tx_buffer[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Timestamp ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 128   ; Signed Integer                                   ;
; M              ; 8     ; Signed Integer                                   ;
; O              ; 6     ; Signed Integer                                   ;
; P              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 128   ; Signed Integer              ;
; m              ; 8     ; Signed Integer              ;
; o              ; 6     ; Signed Integer              ;
; p              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Fine_Counter:sc1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 128   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Fine_Counter:sc1|Carry_Chain_N:sc0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 128   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 128   ; Signed Integer                       ;
; m              ; 8     ; Signed Integer                       ;
; o              ; 6     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|Reg_N:sc0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 6     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 128   ; Signed Integer                                ;
; m              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 128   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 128   ; Signed Integer                                               ;
; m              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC:sc0|restador_n:sc3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 128   ; Signed Integer                   ;
; m              ; 8     ; Signed Integer                   ;
; o              ; 6     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|Coarse_Counter:sc0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 6     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|Fine_Counter:sc3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 128   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|Fine_Counter:sc3|Carry_Chain_N:sc0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 128   ; Signed Integer                            ;
; m              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4|Reg_N:sc0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 128   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Global_P:sc1|FReg:sc4|Zero_Count:sc1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 128   ; Signed Integer                                           ;
; m              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------+
; Parameter Name                ; Value                        ; Type                         ;
+-------------------------------+------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                         ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_400MHZ ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                      ;
; LOCK_HIGH                     ; 1                            ; Untyped                      ;
; LOCK_LOW                      ; 1                            ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                      ;
; SKIP_VCO                      ; OFF                          ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                      ;
; BANDWIDTH                     ; 0                            ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                      ;
; DOWN_SPREAD                   ; 0                            ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                           ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 8                            ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                      ;
; DPA_DIVIDER                   ; 0                            ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; VCO_MIN                       ; 0                            ; Untyped                      ;
; VCO_MAX                       ; 0                            ; Untyped                      ;
; VCO_CENTER                    ; 0                            ; Untyped                      ;
; PFD_MIN                       ; 0                            ; Untyped                      ;
; PFD_MAX                       ; 0                            ; Untyped                      ;
; M_INITIAL                     ; 0                            ; Untyped                      ;
; M                             ; 0                            ; Untyped                      ;
; N                             ; 1                            ; Untyped                      ;
; M2                            ; 1                            ; Untyped                      ;
; N2                            ; 1                            ; Untyped                      ;
; SS                            ; 1                            ; Untyped                      ;
; C0_HIGH                       ; 0                            ; Untyped                      ;
; C1_HIGH                       ; 0                            ; Untyped                      ;
; C2_HIGH                       ; 0                            ; Untyped                      ;
; C3_HIGH                       ; 0                            ; Untyped                      ;
; C4_HIGH                       ; 0                            ; Untyped                      ;
; C5_HIGH                       ; 0                            ; Untyped                      ;
; C6_HIGH                       ; 0                            ; Untyped                      ;
; C7_HIGH                       ; 0                            ; Untyped                      ;
; C8_HIGH                       ; 0                            ; Untyped                      ;
; C9_HIGH                       ; 0                            ; Untyped                      ;
; C0_LOW                        ; 0                            ; Untyped                      ;
; C1_LOW                        ; 0                            ; Untyped                      ;
; C2_LOW                        ; 0                            ; Untyped                      ;
; C3_LOW                        ; 0                            ; Untyped                      ;
; C4_LOW                        ; 0                            ; Untyped                      ;
; C5_LOW                        ; 0                            ; Untyped                      ;
; C6_LOW                        ; 0                            ; Untyped                      ;
; C7_LOW                        ; 0                            ; Untyped                      ;
; C8_LOW                        ; 0                            ; Untyped                      ;
; C9_LOW                        ; 0                            ; Untyped                      ;
; C0_INITIAL                    ; 0                            ; Untyped                      ;
; C1_INITIAL                    ; 0                            ; Untyped                      ;
; C2_INITIAL                    ; 0                            ; Untyped                      ;
; C3_INITIAL                    ; 0                            ; Untyped                      ;
; C4_INITIAL                    ; 0                            ; Untyped                      ;
; C5_INITIAL                    ; 0                            ; Untyped                      ;
; C6_INITIAL                    ; 0                            ; Untyped                      ;
; C7_INITIAL                    ; 0                            ; Untyped                      ;
; C8_INITIAL                    ; 0                            ; Untyped                      ;
; C9_INITIAL                    ; 0                            ; Untyped                      ;
; C0_MODE                       ; BYPASS                       ; Untyped                      ;
; C1_MODE                       ; BYPASS                       ; Untyped                      ;
; C2_MODE                       ; BYPASS                       ; Untyped                      ;
; C3_MODE                       ; BYPASS                       ; Untyped                      ;
; C4_MODE                       ; BYPASS                       ; Untyped                      ;
; C5_MODE                       ; BYPASS                       ; Untyped                      ;
; C6_MODE                       ; BYPASS                       ; Untyped                      ;
; C7_MODE                       ; BYPASS                       ; Untyped                      ;
; C8_MODE                       ; BYPASS                       ; Untyped                      ;
; C9_MODE                       ; BYPASS                       ; Untyped                      ;
; C0_PH                         ; 0                            ; Untyped                      ;
; C1_PH                         ; 0                            ; Untyped                      ;
; C2_PH                         ; 0                            ; Untyped                      ;
; C3_PH                         ; 0                            ; Untyped                      ;
; C4_PH                         ; 0                            ; Untyped                      ;
; C5_PH                         ; 0                            ; Untyped                      ;
; C6_PH                         ; 0                            ; Untyped                      ;
; C7_PH                         ; 0                            ; Untyped                      ;
; C8_PH                         ; 0                            ; Untyped                      ;
; C9_PH                         ; 0                            ; Untyped                      ;
; L0_HIGH                       ; 1                            ; Untyped                      ;
; L1_HIGH                       ; 1                            ; Untyped                      ;
; G0_HIGH                       ; 1                            ; Untyped                      ;
; G1_HIGH                       ; 1                            ; Untyped                      ;
; G2_HIGH                       ; 1                            ; Untyped                      ;
; G3_HIGH                       ; 1                            ; Untyped                      ;
; E0_HIGH                       ; 1                            ; Untyped                      ;
; E1_HIGH                       ; 1                            ; Untyped                      ;
; E2_HIGH                       ; 1                            ; Untyped                      ;
; E3_HIGH                       ; 1                            ; Untyped                      ;
; L0_LOW                        ; 1                            ; Untyped                      ;
; L1_LOW                        ; 1                            ; Untyped                      ;
; G0_LOW                        ; 1                            ; Untyped                      ;
; G1_LOW                        ; 1                            ; Untyped                      ;
; G2_LOW                        ; 1                            ; Untyped                      ;
; G3_LOW                        ; 1                            ; Untyped                      ;
; E0_LOW                        ; 1                            ; Untyped                      ;
; E1_LOW                        ; 1                            ; Untyped                      ;
; E2_LOW                        ; 1                            ; Untyped                      ;
; E3_LOW                        ; 1                            ; Untyped                      ;
; L0_INITIAL                    ; 1                            ; Untyped                      ;
; L1_INITIAL                    ; 1                            ; Untyped                      ;
; G0_INITIAL                    ; 1                            ; Untyped                      ;
; G1_INITIAL                    ; 1                            ; Untyped                      ;
; G2_INITIAL                    ; 1                            ; Untyped                      ;
; G3_INITIAL                    ; 1                            ; Untyped                      ;
; E0_INITIAL                    ; 1                            ; Untyped                      ;
; E1_INITIAL                    ; 1                            ; Untyped                      ;
; E2_INITIAL                    ; 1                            ; Untyped                      ;
; E3_INITIAL                    ; 1                            ; Untyped                      ;
; L0_MODE                       ; BYPASS                       ; Untyped                      ;
; L1_MODE                       ; BYPASS                       ; Untyped                      ;
; G0_MODE                       ; BYPASS                       ; Untyped                      ;
; G1_MODE                       ; BYPASS                       ; Untyped                      ;
; G2_MODE                       ; BYPASS                       ; Untyped                      ;
; G3_MODE                       ; BYPASS                       ; Untyped                      ;
; E0_MODE                       ; BYPASS                       ; Untyped                      ;
; E1_MODE                       ; BYPASS                       ; Untyped                      ;
; E2_MODE                       ; BYPASS                       ; Untyped                      ;
; E3_MODE                       ; BYPASS                       ; Untyped                      ;
; L0_PH                         ; 0                            ; Untyped                      ;
; L1_PH                         ; 0                            ; Untyped                      ;
; G0_PH                         ; 0                            ; Untyped                      ;
; G1_PH                         ; 0                            ; Untyped                      ;
; G2_PH                         ; 0                            ; Untyped                      ;
; G3_PH                         ; 0                            ; Untyped                      ;
; E0_PH                         ; 0                            ; Untyped                      ;
; E1_PH                         ; 0                            ; Untyped                      ;
; E2_PH                         ; 0                            ; Untyped                      ;
; E3_PH                         ; 0                            ; Untyped                      ;
; M_PH                          ; 0                            ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; CLK0_COUNTER                  ; G0                           ; Untyped                      ;
; CLK1_COUNTER                  ; G0                           ; Untyped                      ;
; CLK2_COUNTER                  ; G0                           ; Untyped                      ;
; CLK3_COUNTER                  ; G0                           ; Untyped                      ;
; CLK4_COUNTER                  ; G0                           ; Untyped                      ;
; CLK5_COUNTER                  ; G0                           ; Untyped                      ;
; CLK6_COUNTER                  ; E0                           ; Untyped                      ;
; CLK7_COUNTER                  ; E1                           ; Untyped                      ;
; CLK8_COUNTER                  ; E2                           ; Untyped                      ;
; CLK9_COUNTER                  ; E3                           ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; M_TIME_DELAY                  ; 0                            ; Untyped                      ;
; N_TIME_DELAY                  ; 0                            ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                      ;
; VCO_POST_SCALE                ; 0                            ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                      ;
; CBXI_PARAMETER                ; PLL_400MHZ_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE               ;
+-------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shift_Left:sc3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 128   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shift_Left:sc4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 128   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:sc6 ;
+----------------+-----------+--------------------------+
; Parameter Name ; Value     ; Type                     ;
+----------------+-----------+--------------------------+
; clk_freq       ; 400000000 ; Signed Integer           ;
; baud_rate      ; 115200    ; Signed Integer           ;
; os_rate        ; 16        ; Signed Integer           ;
; d_width        ; 16        ; Signed Integer           ;
; parity         ; 1         ; Signed Integer           ;
; parity_eo      ; '0'       ; Enumerated               ;
+----------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_dual:sc5|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 14                   ; Untyped                      ;
; WIDTHAD_A                          ; 17                   ; Untyped                      ;
; NUMWORDS_A                         ; 131072               ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 14                   ; Untyped                      ;
; WIDTHAD_B                          ; 17                   ; Untyped                      ;
; NUMWORDS_B                         ; 131072               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6ch1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; ram_dual:sc5|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 14                                      ;
;     -- NUMWORDS_A                         ; 131072                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 14                                      ;
;     -- NUMWORDS_B                         ; 131072                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:sc6"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rx       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_busy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Global_P:sc1|FFD:sc6" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Global_P:sc1|FFD:sc5" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Global_P:sc1|Synchronizer:sc2"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; st   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Global_P:sc1|FFD:sc1" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Global_P:sc1"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; tstop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "TDC:sc0|FFD:sc6" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; d    ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "TDC:sc0|FFD:sc4" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; d    ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "TDC:sc0|Synchronizer:sc0|FFD:sc0" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TDC:sc0"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rt1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 623                         ;
;     CLR               ; 549                         ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 5                           ;
;     ENA CLR SCLR      ; 34                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1025                        ;
;     arith             ; 317                         ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 265                         ;
;     normal            ; 708                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 116                         ;
;         4 data inputs ; 526                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 24.70                       ;
; Average LUT depth     ; 10.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Apr  1 15:30:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fsm_wr.vhd
    Info (12022): Found design unit 1: fsm_wr-fsm File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd Line: 22
    Info (12023): Found entity 1: fsm_wr File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/uart.vhd
    Info (12022): Found design unit 1: uart-logic File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd Line: 49
    Info (12023): Found entity 1: uart File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd Line: 28
Info (12021): Found 3 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ram_dual.vhd
    Info (12022): Found design unit 1: ram_package File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd Line: 3
    Info (12022): Found design unit 2: ram_dual-rtl File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd Line: 27
    Info (12023): Found entity 1: ram_dual File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/affd.vhd
    Info (12022): Found design unit 1: AFFD-fsm File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd Line: 14
    Info (12023): Found entity 1: AFFD File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd
    Info (12022): Found design unit 1: FFD_N-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd Line: 13
    Info (12023): Found entity 1: FFD_N File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd
    Info (12022): Found design unit 1: pll_400mhz-SYN File: C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd Line: 53
    Info (12023): Found entity 1: PLL_400MHZ File: C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd
    Info (12022): Found design unit 1: restador_n-aritmetica File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd Line: 17
    Info (12023): Found entity 1: restador_n File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd
    Info (12022): Found design unit 1: Zero_Count-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 17
    Info (12023): Found entity 1: Zero_Count File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd
    Info (12022): Found design unit 1: Timestamp-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 29
    Info (12023): Found entity 1: Timestamp File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/tdc.vhd
    Info (12022): Found design unit 1: TDC-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 33
    Info (12023): Found entity 1: TDC File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd
    Info (12022): Found design unit 1: Synchronizer-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd Line: 17
    Info (12023): Found entity 1: Synchronizer File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shifters.vhd
    Info (12022): Found design unit 1: Shifters-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd Line: 19
    Info (12023): Found entity 1: Shifters File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd
    Info (12022): Found design unit 1: Shift_Left-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd Line: 15
    Info (12023): Found entity 1: Shift_Left File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/regs.vhd
    Info (12022): Found design unit 1: Regs-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd Line: 21
    Info (12023): Found entity 1: Regs File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/global_p.vhd
    Info (12022): Found design unit 1: Global_P-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd Line: 27
    Info (12023): Found entity 1: Global_P File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd
    Info (12022): Found design unit 1: Reg_N-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd Line: 16
    Info (12023): Found entity 1: Reg_N File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/pll.vhd
    Info (12022): Found design unit 1: PLL-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd Line: 12
    Info (12023): Found entity 1: PLL File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd
    Info (12022): Found design unit 1: mux_2a1-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd Line: 14
    Info (12023): Found entity 1: mux_2a1 File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/freg.vhd
    Info (12022): Found design unit 1: FReg-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd Line: 18
    Info (12023): Found entity 1: FReg File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd
    Info (12022): Found design unit 1: Fine_Counter-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd Line: 22
    Info (12023): Found entity 1: Fine_Counter File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd.vhd
    Info (12022): Found design unit 1: FFD-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd Line: 13
    Info (12023): Found entity 1: FFD File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd
    Info (12022): Found design unit 1: Counter_N-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd Line: 18
    Info (12023): Found entity 1: Counter_N File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd
    Info (12022): Found design unit 1: Coarse_Counter-simple File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd Line: 20
    Info (12023): Found entity 1: Coarse_Counter File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd
    Info (12022): Found design unit 1: Carry_Chain_N-Behavioral File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd Line: 19
    Info (12023): Found entity 1: Carry_Chain_N File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd Line: 6
Info (12127): Elaborating entity "Timestamp" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Timestamp.vhd(145): object "TStop" assigned a value but never read File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at Timestamp.vhd(145): object "Start" assigned a value but never read File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at Timestamp.vhd(145): object "Stop" assigned a value but never read File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at Timestamp.vhd(148): object "RT1" assigned a value but never read File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 148
Info (12128): Elaborating entity "TDC" for hierarchy "TDC:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 162
Info (12128): Elaborating entity "Synchronizer" for hierarchy "TDC:sc0|Synchronizer:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 141
Info (12128): Elaborating entity "FFD" for hierarchy "TDC:sc0|Synchronizer:sc0|FFD:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd Line: 40
Info (12128): Elaborating entity "FFD_N" for hierarchy "TDC:sc0|Synchronizer:sc0|FFD_N:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd Line: 41
Info (12128): Elaborating entity "Fine_Counter" for hierarchy "TDC:sc0|Fine_Counter:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 142
Info (12128): Elaborating entity "Carry_Chain_N" for hierarchy "TDC:sc0|Fine_Counter:sc1|Carry_Chain_N:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd Line: 39
Info (12128): Elaborating entity "Regs" for hierarchy "TDC:sc0|Regs:sc2" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 143
Info (12128): Elaborating entity "Reg_N" for hierarchy "TDC:sc0|Regs:sc2|Reg_N:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd Line: 53
Info (12128): Elaborating entity "FReg" for hierarchy "TDC:sc0|Regs:sc2|FReg:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd Line: 54
Info (12128): Elaborating entity "Reg_N" for hierarchy "TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd Line: 49
Info (12128): Elaborating entity "Zero_Count" for hierarchy "TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Zero_Count.vhd(19): inferring latch(es) for signal or variable "count", which holds its previous value in one or more paths through the process File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 19
Info (10041): Inferred latch for "count[0]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[1]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[2]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[3]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[4]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[5]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[6]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (10041): Inferred latch for "count[7]" at Zero_Count.vhd(23) File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd Line: 23
Info (12128): Elaborating entity "restador_n" for hierarchy "TDC:sc0|restador_n:sc3" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 144
Info (12128): Elaborating entity "AFFD" for hierarchy "TDC:sc0|AFFD:sc5" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd Line: 146
Info (12128): Elaborating entity "Global_P" for hierarchy "Global_P:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 163
Info (12128): Elaborating entity "Coarse_Counter" for hierarchy "Global_P:sc1|Coarse_Counter:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd Line: 118
Info (12128): Elaborating entity "Counter_N" for hierarchy "Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd Line: 37
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:sc2" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 164
Info (12128): Elaborating entity "PLL_400MHZ" for hierarchy "PLL:sc2|PLL_400MHZ:sc0" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component" File: C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component" File: C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd Line: 139
Info (12133): Instantiated megafunction "PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component" with the following parameter: File: C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd Line: 139
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_400MHZ"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v
    Info (12023): Found entity 1: PLL_400MHZ_altpll File: C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_400MHZ_altpll" for hierarchy "PLL:sc2|PLL_400MHZ:sc0|altpll:altpll_component|PLL_400MHZ_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mux_2a1" for hierarchy "PLL:sc2|mux_2a1:sc1" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd Line: 37
Info (12128): Elaborating entity "Shift_Left" for hierarchy "Shift_Left:sc3" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 165
Info (12128): Elaborating entity "ram_dual" for hierarchy "ram_dual:sc5" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 167
Info (12128): Elaborating entity "uart" for hierarchy "uart:sc6" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 168
Warning (10492): VHDL Process Statement warning at uart.vhd(106): signal "os_pulse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd Line: 106
Info (12128): Elaborating entity "fsm_wr" for hierarchy "fsm_wr:sc7" File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd Line: 169
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_dual:sc5|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ram_dual:sc5|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "ram_dual:sc5|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ch1.tdf
    Info (12023): Found entity 1: altsyncram_6ch1 File: C:/Quartus_Proyects/Timestamp/db/altsyncram_6ch1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua File: C:/Quartus_Proyects/Timestamp/db/decode_bua.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8qb.tdf
    Info (12023): Found entity 1: mux_8qb File: C:/Quartus_Proyects/Timestamp/db/mux_8qb.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd Line: 46
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Global_P:sc1|AFFD:sc8|qp[0] will power up to High File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd Line: 58
    Critical Warning (18010): Register TDC:sc0|AFFD:sc5|qp[0] will power up to High File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd Line: 58
    Critical Warning (18010): Register Global_P:sc1|AFFD:sc7|qp[0] will power up to High File: C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd Line: 58
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1538 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1303 logic cells
    Info (21064): Implemented 224 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Mon Apr  1 15:32:15 2024
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:02:26


