Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Feb 26 12:41:26 2024
| Host         : tardis running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file wrap_adder_timing_summary_routed.rpt -pb wrap_adder_timing_summary_routed.pb -rpx wrap_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : wrap_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.319      -37.740                     27                  195        0.210        0.000                      0                  195        3.500        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.319      -37.740                     27                  195        0.210        0.000                      0                  195        3.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -2.319ns,  Total Violation      -37.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 3.432ns (33.509%)  route 6.810ns (66.491%))
  Logic Levels:           24  (LUT5=3 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.312    15.118    ripple_carry_inst/c_11
    SLICE_X111Y112       LUT5 (Prop_lut5_I0_O)        0.124    15.242 r  rResult[57]_i_3/O
                         net (fo=3, routed)           0.427    15.669    ripple_carry_inst/c_9
    SLICE_X111Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.793 r  rResult[57]_i_2/O
                         net (fo=3, routed)           0.455    16.248    ripple_carry_inst/c_7
    SLICE_X107Y113       LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  rResult[60]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    16.372    wResult[60]
    SLICE_X107Y113       FDRE                                         r  rResult_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X107Y113       FDRE                                         r  rResult_reg[60]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.031    14.053    rResult_reg[60]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -16.372    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oCarryOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.275ns  (logic 3.556ns (34.607%)  route 6.719ns (65.393%))
  Logic Levels:           25  (LUT5=1 LUT6=24)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.177    14.983    ripple_carry_inst/c_11
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  rResult[63]_i_7/O
                         net (fo=1, routed)           0.339    15.445    oCarry0__54
    SLICE_X113Y113       LUT6 (Prop_lut6_I1_O)        0.124    15.569 r  rResult[63]_i_5/O
                         net (fo=2, routed)           0.304    15.873    ripple_carry_inst/c_6
    SLICE_X113Y114       LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  oCarryOut_i_4/O
                         net (fo=1, routed)           0.284    16.281    oCarry0__59
    SLICE_X111Y114       LUT6 (Prop_lut6_I4_O)        0.124    16.405 r  oCarryOut_i_1_comp/O
                         net (fo=1, routed)           0.000    16.405    wCarryOut
    SLICE_X111Y114       FDRE                                         r  oCarryOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.855    13.620    iClk_IBUF_BUFG
    SLICE_X111Y114       FDRE                                         r  oCarryOut_reg/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDRE (Setup_fdre_C_D)        0.031    14.096    oCarryOut_reg
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -16.405    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 3.556ns (34.597%)  route 6.722ns (65.403%))
  Logic Levels:           25  (LUT5=2 LUT6=23)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.177    14.983    ripple_carry_inst/c_11
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  rResult[63]_i_7/O
                         net (fo=1, routed)           0.339    15.445    oCarry0__54
    SLICE_X113Y113       LUT6 (Prop_lut6_I1_O)        0.124    15.569 r  rResult[63]_i_5/O
                         net (fo=2, routed)           0.164    15.733    ripple_carry_inst/c_6
    SLICE_X113Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.857 r  rResult[63]_i_4/O
                         net (fo=2, routed)           0.427    16.284    ripple_carry_inst/c_4
    SLICE_X112Y114       LUT6 (Prop_lut6_I4_O)        0.124    16.408 r  rResult[63]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.408    wResult[63]
    SLICE_X112Y114       FDRE                                         r  rResult_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.855    13.620    iClk_IBUF_BUFG
    SLICE_X112Y114       FDRE                                         r  rResult_reg[63]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y114       FDRE (Setup_fdre_C_D)        0.077    14.142    rResult_reg[63]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                 -2.266    

Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 3.432ns (33.898%)  route 6.692ns (66.101%))
  Logic Levels:           24  (LUT5=4 LUT6=20)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.312    15.118    ripple_carry_inst/c_11
    SLICE_X111Y112       LUT5 (Prop_lut5_I0_O)        0.124    15.242 r  rResult[57]_i_3/O
                         net (fo=3, routed)           0.427    15.669    ripple_carry_inst/c_9
    SLICE_X111Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.793 r  rResult[57]_i_2/O
                         net (fo=3, routed)           0.337    16.130    ripple_carry_inst/c_7
    SLICE_X106Y113       LUT5 (Prop_lut5_I2_O)        0.124    16.254 r  rResult[59]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.254    wResult[59]
    SLICE_X106Y113       FDRE                                         r  rResult_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  rResult_reg[59]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X106Y113       FDRE (Setup_fdre_C_D)        0.032    14.054    rResult_reg[59]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -16.254    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 3.432ns (33.909%)  route 6.689ns (66.090%))
  Logic Levels:           24  (LUT3=1 LUT5=5 LUT6=18)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.469    14.551    ripple_carry_inst/c_16
    SLICE_X108Y114       LUT5 (Prop_lut5_I0_O)        0.124    14.675 r  rResult[52]_i_3/O
                         net (fo=1, routed)           0.451    15.126    ripple_carry_inst/c_14
    SLICE_X107Y114       LUT5 (Prop_lut5_I0_O)        0.124    15.250 r  rResult[52]_i_2/O
                         net (fo=2, routed)           0.165    15.415    ripple_carry_inst/c_12
    SLICE_X107Y114       LUT5 (Prop_lut5_I0_O)        0.124    15.539 r  rResult[54]_i_2/O
                         net (fo=4, routed)           0.315    15.854    ripple_carry_inst/c_10
    SLICE_X109Y114       LUT5 (Prop_lut5_I0_O)        0.124    15.978 r  rResult[56]_i_2/O
                         net (fo=1, routed)           0.149    16.127    ripple_carry_inst/c_8
    SLICE_X109Y114       LUT3 (Prop_lut3_I0_O)        0.124    16.251 r  rResult[55]_i_1/O
                         net (fo=1, routed)           0.000    16.251    wResult[55]
    SLICE_X109Y114       FDRE                                         r  rResult_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  rResult_reg[55]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X109Y114       FDRE (Setup_fdre_C_D)        0.031    14.053    rResult_reg[55]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.193ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.159ns  (logic 3.556ns (35.002%)  route 6.603ns (64.998%))
  Logic Levels:           25  (LUT5=3 LUT6=22)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.177    14.983    ripple_carry_inst/c_11
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    15.107 r  rResult[63]_i_7/O
                         net (fo=1, routed)           0.339    15.445    oCarry0__54
    SLICE_X113Y113       LUT6 (Prop_lut6_I1_O)        0.124    15.569 r  rResult[63]_i_5/O
                         net (fo=2, routed)           0.164    15.733    ripple_carry_inst/c_6
    SLICE_X113Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.857 r  rResult[63]_i_4/O
                         net (fo=2, routed)           0.308    16.165    ripple_carry_inst/c_4
    SLICE_X111Y114       LUT5 (Prop_lut5_I2_O)        0.124    16.289 r  rResult[62]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.289    wResult[62]
    SLICE_X111Y114       FDRE                                         r  rResult_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.855    13.620    iClk_IBUF_BUFG
    SLICE_X111Y114       FDRE                                         r  rResult_reg[62]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDRE (Setup_fdre_C_D)        0.031    14.096    rResult_reg[62]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                 -2.193    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 3.432ns (34.407%)  route 6.543ns (65.593%))
  Logic Levels:           24  (LUT3=1 LUT5=2 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.312    15.118    ripple_carry_inst/c_11
    SLICE_X111Y112       LUT5 (Prop_lut5_I0_O)        0.124    15.242 r  rResult[57]_i_3/O
                         net (fo=3, routed)           0.466    15.707    ripple_carry_inst/c_9
    SLICE_X109Y113       LUT6 (Prop_lut6_I3_O)        0.124    15.831 r  rResult[59]_i_2_comp_6/O
                         net (fo=1, routed)           0.149    15.980    ripple_carry_inst/c_5
    SLICE_X109Y113       LUT3 (Prop_lut3_I0_O)        0.124    16.104 r  rResult[58]_i_1/O
                         net (fo=1, routed)           0.000    16.104    wResult[58]
    SLICE_X109Y113       FDRE                                         r  rResult_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X109Y113       FDRE                                         r  rResult_reg[58]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X109Y113       FDRE (Setup_fdre_C_D)        0.031    14.053    rResult_reg[58]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -1.997ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.965ns  (logic 3.432ns (34.441%)  route 6.533ns (65.559%))
  Logic Levels:           24  (LUT5=4 LUT6=20)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.315    14.397    ripple_carry_inst/c_16
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  rResult[57]_i_6/O
                         net (fo=1, routed)           0.161    14.682    oCarry0__49
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124    14.806 r  rResult[57]_i_4/O
                         net (fo=2, routed)           0.312    15.118    ripple_carry_inst/c_11
    SLICE_X111Y112       LUT5 (Prop_lut5_I0_O)        0.124    15.242 r  rResult[57]_i_3/O
                         net (fo=3, routed)           0.427    15.669    ripple_carry_inst/c_9
    SLICE_X111Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.793 r  rResult[57]_i_2/O
                         net (fo=3, routed)           0.178    15.970    ripple_carry_inst/c_7
    SLICE_X111Y113       LUT5 (Prop_lut5_I2_O)        0.124    16.094 r  rResult[57]_i_1/O
                         net (fo=1, routed)           0.000    16.094    wResult[57]
    SLICE_X111Y113       FDRE                                         r  rResult_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.855    13.620    iClk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  rResult_reg[57]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y113       FDRE (Setup_fdre_C_D)        0.032    14.097    rResult_reg[57]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 3.308ns (33.391%)  route 6.599ns (66.609%))
  Logic Levels:           23  (LUT5=5 LUT6=18)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.166    13.540    ripple_carry_inst/c_21
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  rResult[52]_i_6/O
                         net (fo=1, routed)           0.294    13.958    oCarry0__44
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  rResult[52]_i_4/O
                         net (fo=2, routed)           0.469    14.551    ripple_carry_inst/c_16
    SLICE_X108Y114       LUT5 (Prop_lut5_I0_O)        0.124    14.675 r  rResult[52]_i_3/O
                         net (fo=1, routed)           0.451    15.126    ripple_carry_inst/c_14
    SLICE_X107Y114       LUT5 (Prop_lut5_I0_O)        0.124    15.250 r  rResult[52]_i_2/O
                         net (fo=2, routed)           0.165    15.415    ripple_carry_inst/c_12
    SLICE_X107Y114       LUT5 (Prop_lut5_I0_O)        0.124    15.539 r  rResult[54]_i_2/O
                         net (fo=4, routed)           0.374    15.913    ripple_carry_inst/c_10
    SLICE_X106Y114       LUT5 (Prop_lut5_I2_O)        0.124    16.037 r  rResult[56]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.037    wResult[56]
    SLICE_X106Y114       FDRE                                         r  rResult_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X106Y114       FDRE                                         r  rResult_reg[56]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X106Y114       FDRE (Setup_fdre_C_D)        0.029    14.051    rResult_reg[56]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (VIOLATED) :        -1.910ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 3.184ns (32.386%)  route 6.647ns (67.613%))
  Logic Levels:           22  (LUT5=6 LUT6=16)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.056     6.130    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  rCnt_reg[0]/Q
                         net (fo=4, routed)           0.669     7.255    rCnt_reg[0]
    SLICE_X111Y107       LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.173     7.552    ripple_carry_inst/c_61
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  rResult[12]_i_6/O
                         net (fo=1, routed)           0.292     7.968    oCarry0__4
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.161     8.253    ripple_carry_inst/c_56
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  rResult[17]_i_6/O
                         net (fo=1, routed)           0.311     8.688    oCarry0__9
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  rResult[17]_i_4/O
                         net (fo=2, routed)           0.173     8.985    ripple_carry_inst/c_51
    SLICE_X108Y108       LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  rResult[22]_i_6/O
                         net (fo=1, routed)           0.308     9.417    oCarry0__14
    SLICE_X106Y109       LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  rResult[22]_i_4/O
                         net (fo=2, routed)           0.296     9.837    ripple_carry_inst/c_46
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  rResult[27]_i_6/O
                         net (fo=1, routed)           0.151    10.113    oCarry0__19
    SLICE_X109Y109       LUT6 (Prop_lut6_I1_O)        0.124    10.237 r  rResult[27]_i_4/O
                         net (fo=2, routed)           0.166    10.402    ripple_carry_inst/c_41
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.124    10.526 r  rResult[32]_i_6/O
                         net (fo=1, routed)           0.338    10.865    oCarry0__24
    SLICE_X109Y110       LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  rResult[32]_i_4/O
                         net (fo=2, routed)           0.305    11.293    ripple_carry_inst/c_36
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124    11.417 r  rResult[37]_i_6/O
                         net (fo=2, routed)           0.310    11.727    oCarry0__29
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  rResult[37]_i_4/O
                         net (fo=1, routed)           0.154    12.005    ripple_carry_inst/c_31
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  rResult[42]_i_6/O
                         net (fo=1, routed)           0.287    12.416    oCarry0__34
    SLICE_X113Y111       LUT6 (Prop_lut6_I1_O)        0.124    12.540 r  rResult[42]_i_4/O
                         net (fo=2, routed)           0.294    12.834    ripple_carry_inst/c_26
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.124    12.958 r  rResult[47]_i_6/O
                         net (fo=1, routed)           0.292    13.250    oCarry0__39
    SLICE_X111Y112       LUT6 (Prop_lut6_I1_O)        0.124    13.374 r  rResult[47]_i_4/O
                         net (fo=2, routed)           0.431    13.805    ripple_carry_inst/c_21
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124    13.929 r  rResult[47]_i_3/O
                         net (fo=1, routed)           0.171    14.100    ripple_carry_inst/c_19
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124    14.224 r  rResult[47]_i_2/O
                         net (fo=2, routed)           0.560    14.784    ripple_carry_inst/c_17
    SLICE_X107Y112       LUT5 (Prop_lut5_I0_O)        0.124    14.908 r  rResult[49]_i_2/O
                         net (fo=3, routed)           0.310    15.218    ripple_carry_inst/c_15
    SLICE_X106Y113       LUT5 (Prop_lut5_I0_O)        0.124    15.342 r  rResult[51]_i_2/O
                         net (fo=2, routed)           0.495    15.837    ripple_carry_inst/c_13
    SLICE_X107Y113       LUT5 (Prop_lut5_I2_O)        0.124    15.961 r  rResult[51]_i_1/O
                         net (fo=1, routed)           0.000    15.961    wResult[51]
    SLICE_X107Y113       FDRE                                         r  rResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.852    13.617    iClk_IBUF_BUFG
    SLICE_X107Y113       FDRE                                         r  rResult_reg[51]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029    14.051    rResult_reg[51]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                 -1.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.221%)  route 0.133ns (41.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[3]/Q
                         net (fo=5, routed)           0.133     2.078    rCnt_reg[3]
    SLICE_X111Y106       LUT3 (Prop_lut3_I2_O)        0.045     2.123 r  rResult[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    wResult[2]
    SLICE_X111Y106       FDRE                                         r  rResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.994     2.336    iClk_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  rResult_reg[2]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.092     1.913    rResult_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rCnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.218%)  route 0.170ns (47.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.714     1.801    iClk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  rCnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  rCnt_reg[52]/Q
                         net (fo=5, routed)           0.170     2.112    rCnt_reg[52]
    SLICE_X107Y113       LUT5 (Prop_lut5_I4_O)        0.045     2.157 r  rResult[51]_i_1/O
                         net (fo=1, routed)           0.000     2.157    wResult[51]
    SLICE_X107Y113       FDRE                                         r  rResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.986     2.328    iClk_IBUF_BUFG
    SLICE_X107Y113       FDRE                                         r  rResult_reg[51]/C
                         clock pessimism             -0.494     1.835    
    SLICE_X107Y113       FDRE (Hold_fdre_C_D)         0.091     1.926    rResult_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rCnt_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.494%)  route 0.182ns (49.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  rCnt_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[73]/Q
                         net (fo=6, routed)           0.182     2.127    rCnt_reg[73]
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.045     2.172 r  rResult[8]_i_1/O
                         net (fo=1, routed)           0.000     2.172    wResult[8]
    SLICE_X109Y108       FDRE                                         r  rResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.990     2.332    iClk_IBUF_BUFG
    SLICE_X109Y108       FDRE                                         r  rResult_reg[8]/C
                         clock pessimism             -0.494     1.839    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.091     1.930    rResult_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rCnt_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.450%)  route 0.214ns (53.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.716     1.803    iClk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  rCnt_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  rCnt_reg[43]/Q
                         net (fo=5, routed)           0.214     2.158    rCnt_reg[43]
    SLICE_X108Y112       LUT5 (Prop_lut5_I4_O)        0.045     2.203 r  rResult[42]_i_1/O
                         net (fo=1, routed)           0.000     2.203    wResult[42]
    SLICE_X108Y112       FDRE                                         r  rResult_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.987     2.329    iClk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  rResult_reg[42]/C
                         clock pessimism             -0.494     1.836    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.121     1.957    rResult_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rCnt_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.588%)  route 0.189ns (50.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.714     1.801    iClk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  rCnt_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  rCnt_reg[53]/Q
                         net (fo=5, routed)           0.189     2.131    rCnt_reg[53]
    SLICE_X107Y114       LUT5 (Prop_lut5_I4_O)        0.045     2.176 r  rResult[52]_i_1/O
                         net (fo=1, routed)           0.000     2.176    wResult[52]
    SLICE_X107Y114       FDRE                                         r  rResult_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.986     2.328    iClk_IBUF_BUFG
    SLICE_X107Y114       FDRE                                         r  rResult_reg[52]/C
                         clock pessimism             -0.494     1.835    
    SLICE_X107Y114       FDRE (Hold_fdre_C_D)         0.091     1.926    rResult_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rCnt_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.483%)  route 0.214ns (53.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.715     1.802    iClk_IBUF_BUFG
    SLICE_X110Y112       FDRE                                         r  rCnt_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  rCnt_reg[48]/Q
                         net (fo=5, routed)           0.214     2.157    rCnt_reg[48]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.045     2.202 r  rResult[47]_i_1/O
                         net (fo=1, routed)           0.000     2.202    wResult[47]
    SLICE_X112Y112       FDRE                                         r  rResult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.990     2.332    iClk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  rResult_reg[47]/C
                         clock pessimism             -0.516     1.817    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     1.937    rResult_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rCnt_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.715     1.802    iClk_IBUF_BUFG
    SLICE_X110Y112       FDRE                                         r  rCnt_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  rCnt_reg[50]/Q
                         net (fo=6, routed)           0.134     2.076    rCnt_reg[50]
    SLICE_X110Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.187 r  rCnt_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.187    rCnt_reg[48]_i_1_n_5
    SLICE_X110Y112       FDRE                                         r  rCnt_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.990     2.332    iClk_IBUF_BUFG
    SLICE_X110Y112       FDRE                                         r  rCnt_reg[50]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X110Y112       FDRE (Hold_fdre_C_D)         0.105     1.907    rCnt_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rCnt_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.706     1.793    iClk_IBUF_BUFG
    SLICE_X110Y126       FDRE                                         r  rCnt_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141     1.934 r  rCnt_reg[106]/Q
                         net (fo=5, routed)           0.134     2.067    rCnt_reg[106]
    SLICE_X110Y126       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.178 r  rCnt_reg[104]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    rCnt_reg[104]_i_1_n_5
    SLICE_X110Y126       FDRE                                         r  rCnt_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.979     2.321    iClk_IBUF_BUFG
    SLICE_X110Y126       FDRE                                         r  rCnt_reg[106]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.105     1.898    rCnt_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rCnt_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.708     1.795    iClk_IBUF_BUFG
    SLICE_X110Y128       FDRE                                         r  rCnt_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  rCnt_reg[114]/Q
                         net (fo=6, routed)           0.134     2.069    rCnt_reg[114]
    SLICE_X110Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.180 r  rCnt_reg[112]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.180    rCnt_reg[112]_i_1_n_5
    SLICE_X110Y128       FDRE                                         r  rCnt_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.982     2.324    iClk_IBUF_BUFG
    SLICE_X110Y128       FDRE                                         r  rCnt_reg[114]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X110Y128       FDRE (Hold_fdre_C_D)         0.105     1.900    rCnt_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rCnt_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  rCnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[34]/Q
                         net (fo=6, routed)           0.134     2.078    rCnt_reg[34]
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.189 r  rCnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    rCnt_reg[32]_i_1_n_5
    SLICE_X110Y108       FDRE                                         r  rCnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.993     2.335    iClk_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  rCnt_reg[34]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.105     1.909    rCnt_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y114  oCarryOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y125  rCnt_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y126  rCnt_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y126  rCnt_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y126  rCnt_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y126  rCnt_reg[107]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y127  rCnt_reg[108]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y127  rCnt_reg[109]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y102  rCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  rResult_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  rResult_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  rResult_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  rResult_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y112  rResult_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y112  rResult_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y112  rResult_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y112  rResult_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  rResult_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  rResult_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  oCarryOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y125  rCnt_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y125  rCnt_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  rCnt_reg[104]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  rCnt_reg[105]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  rCnt_reg[106]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  rCnt_reg[107]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y127  rCnt_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y127  rCnt_reg[109]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y102  rCnt_reg[10]/C



