$date
   Tue Dec  3 20:37:42 2024
$end
$version
  2019.2
$end
$timescale
  1ps
$end
$scope module DataMemory_sim $end
$var reg 1 ! CLK $end
$var reg 32 " DAddr [31:0] $end
$var reg 32 # DataIn [31:0] $end
$var reg 1 $ RD $end
$var reg 1 % WR $end
$var wire 32 & DataOut [31:0] $end
$scope module uut $end
$var wire 1 ' CLK $end
$var wire 32 ( DAddr [31:0] $end
$var wire 32 ) DataIn [31:0] $end
$var wire 1 * RD $end
$var wire 1 + WR $end
$var wire 32 & DataOut [31:0] $end
$var wire 32 , address [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
0$
0%
bz &
0'
b0 (
b0 )
0*
0+
b0 ,
$end
#15000
1!
1'
#30000
0!
b1 "
b1000 #
1%
0'
b1 (
b1000 )
1+
b100 ,
#45000
1!
1'
#60000
0!
b10 "
b1100 #
0'
b10 (
b1100 )
b1000 ,
#75000
1!
1'
#90000
0!
b1 "
1$
0%
b1000 &
0'
b1 (
1*
0+
b100 ,
#105000
1!
1'
#120000
0!
b10 "
b1100 &
0'
b10 (
b1000 ,
#135000
1!
1'
