#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002084369dd50 .scope module, "tb_alu" "tb_alu" 2 2;
 .timescale 0 0;
v00000208436f7f90_0 .var "ALU_OPCODE", 4 0;
v00000208436f71d0_0 .net "Output", 31 0, v0000020843694230_0;  1 drivers
v00000208436f7450_0 .var "data1", 31 0;
v00000208436f7130_0 .var "data2", 31 0;
S_000002084369dee0 .scope module, "uut" "alu" 2 9, 3 3 0, S_000002084369dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "ALU_OPCODE";
    .port_info 3 /OUTPUT 32 "Output";
v0000020843687010_0 .net "ALU_OPCODE", 4 0, v00000208436f7f90_0;  1 drivers
v000002084369e070_0 .net "MULHSU_result", 31 0, L_00000208437414b0;  1 drivers
v000002084369e110_0 .net "MULHU_result", 31 0, L_0000020843740f10;  1 drivers
v0000020843694190_0 .net "MULH_result", 31 0, L_00000208436f73b0;  1 drivers
v0000020843694230_0 .var "Output", 31 0;
v00000208436942d0_0 .net/s *"_ivl_0", 63 0, L_00000208436f76d0;  1 drivers
L_00000208436f8058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208436f74f0_0 .net *"_ivl_11", 31 0, L_00000208436f8058;  1 drivers
v00000208436f7770_0 .net *"_ivl_12", 63 0, L_00000208436f78b0;  1 drivers
L_00000208436f80a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208436f7d10_0 .net *"_ivl_15", 31 0, L_00000208436f80a0;  1 drivers
v00000208436f7db0_0 .net/s *"_ivl_2", 63 0, L_00000208436f7270;  1 drivers
v00000208436f7630_0 .net *"_ivl_20", 63 0, L_0000020843740510;  1 drivers
L_00000208436f80e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208436f7a90_0 .net *"_ivl_23", 31 0, L_00000208436f80e8;  1 drivers
v00000208436f7b30_0 .net *"_ivl_24", 63 0, L_00000208437410f0;  1 drivers
L_00000208436f8130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000208436f7590_0 .net *"_ivl_27", 31 0, L_00000208436f8130;  1 drivers
v00000208436f7e50_0 .net *"_ivl_8", 63 0, L_00000208436f7810;  1 drivers
v00000208436f7bd0_0 .net "data1", 31 0, v00000208436f7450_0;  1 drivers
v00000208436f7c70_0 .net "data2", 31 0, v00000208436f7130_0;  1 drivers
v00000208436f7310_0 .net "mulh_result", 63 0, L_00000208436f79f0;  1 drivers
v00000208436f7ef0_0 .net "mulhsu_result", 63 0, L_0000020843740d30;  1 drivers
v00000208436f7090_0 .net "mulhu_result", 63 0, L_00000208436f7950;  1 drivers
E_000002084368cc90/0 .event anyedge, v0000020843687010_0, v00000208436f7bd0_0, v00000208436f7c70_0, v0000020843694190_0;
E_000002084368cc90/1 .event anyedge, v000002084369e110_0, v000002084369e070_0;
E_000002084368cc90 .event/or E_000002084368cc90/0, E_000002084368cc90/1;
L_00000208436f76d0 .extend/s 64, v00000208436f7450_0;
L_00000208436f7270 .extend/s 64, v00000208436f7130_0;
L_00000208436f79f0 .arith/mult 64, L_00000208436f76d0, L_00000208436f7270;
L_00000208436f73b0 .part L_00000208436f79f0, 32, 32;
L_00000208436f7810 .concat [ 32 32 0 0], v00000208436f7450_0, L_00000208436f8058;
L_00000208436f78b0 .concat [ 32 32 0 0], v00000208436f7130_0, L_00000208436f80a0;
L_00000208436f7950 .arith/mult 64, L_00000208436f7810, L_00000208436f78b0;
L_0000020843740f10 .part L_00000208436f7950, 32, 32;
L_0000020843740510 .concat [ 32 32 0 0], v00000208436f7450_0, L_00000208436f80e8;
L_00000208437410f0 .concat [ 32 32 0 0], v00000208436f7130_0, L_00000208436f8130;
L_0000020843740d30 .arith/mult 64, L_0000020843740510, L_00000208437410f0;
L_00000208437414b0 .part L_0000020843740d30, 32, 32;
    .scope S_000002084369dee0;
T_0 ;
    %wait E_000002084368cc90;
    %load/vec4 v0000020843687010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %add;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %sub;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %delay 1, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %or;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %delay 1, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %xor;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %delay 1, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %and;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %ix/getv 4, v00000208436f7c70_0;
    %shiftr 4;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %ix/getv 4, v00000208436f7c70_0;
    %shiftl 4;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %ix/getv 4, v00000208436f7c70_0;
    %shiftr 4;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %delay 3, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %mul;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %delay 3, 0;
    %load/vec4 v0000020843694190_0;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %delay 3, 0;
    %load/vec4 v000002084369e110_0;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %delay 3, 0;
    %load/vec4 v000002084369e070_0;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %delay 3, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %div/s;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %delay 3, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %div;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %delay 4, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %mod/s;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %delay 4, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %mod;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %delay 2, 0;
    %load/vec4 v00000208436f7bd0_0;
    %load/vec4 v00000208436f7c70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %delay 1, 0;
    %load/vec4 v00000208436f7c70_0;
    %store/vec4 v0000020843694230_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002084369dd50;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time: %0t | ALU_OPCODE: %b | data1: %d | data2: %d | Output: %d", $time, v00000208436f7f90_0, v00000208436f7450_0, v00000208436f7130_0, v00000208436f71d0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000208436f7450_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000208436f7130_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000208436f7f90_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALUtestbench.v";
    "ALU.v";
