Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  7 12:02:06 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PRESCALER_1Hz_timing_summary_routed.rpt -pb PRESCALER_1Hz_timing_summary_routed.pb -rpx PRESCALER_1Hz_timing_summary_routed.rpx -warn_on_violation
| Design       : PRESCALER_1Hz
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.873        0.000                      0                   28        0.296        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.873        0.000                      0                   28        0.296        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 2.271ns (54.310%)  route 1.911ns (45.690%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.947     6.710    COUNTER_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.290 r  COUNTER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.290    COUNTER_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  COUNTER_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.404    COUNTER_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  COUNTER_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    COUNTER_reg[12]_i_2_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  COUNTER_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    COUNTER_reg[16]_i_2_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  COUNTER_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    COUNTER_reg[20]_i_2_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  COUNTER_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    COUNTER_reg[24]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.194 r  COUNTER_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.963     9.157    data0[26]
    SLICE_X2Y117         LUT3 (Prop_lut3_I2_O)        0.331     9.488 r  COUNTER[26]_i_1/O
                         net (fo=1, routed)           0.000     9.488    COUNTER[26]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[26]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.118    15.361    COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 2.155ns (52.618%)  route 1.941ns (47.382%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.947     6.710    COUNTER_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.290 r  COUNTER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.290    COUNTER_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  COUNTER_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.404    COUNTER_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  COUNTER_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    COUNTER_reg[12]_i_2_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  COUNTER_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    COUNTER_reg[16]_i_2_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  COUNTER_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    COUNTER_reg[20]_i_2_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  COUNTER_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    COUNTER_reg[24]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.082 r  COUNTER_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.993     9.075    data0[25]
    SLICE_X0Y117         LUT3 (Prop_lut3_I2_O)        0.327     9.402 r  COUNTER[25]_i_1/O
                         net (fo=1, routed)           0.000     9.402    COUNTER[25]
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[25]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.075    15.318    COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.021ns (25.801%)  route 2.936ns (74.199%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          1.132     9.135    COUNTER[26]_i_2_n_0
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     9.259 r  COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     9.259    COUNTER[14]
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[14]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.029    15.272    COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.047ns (26.285%)  route 2.936ns (73.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          1.132     9.135    COUNTER[26]_i_2_n_0
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.150     9.285 r  COUNTER[24]_i_1/O
                         net (fo=1, routed)           0.000     9.285    COUNTER[24]
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[24]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.075    15.318    COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.041ns (51.669%)  route 1.909ns (48.331%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.947     6.710    COUNTER_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.290 r  COUNTER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.290    COUNTER_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  COUNTER_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.404    COUNTER_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  COUNTER_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    COUNTER_reg[12]_i_2_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  COUNTER_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    COUNTER_reg[16]_i_2_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  COUNTER_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    COUNTER_reg[20]_i_2_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  COUNTER_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.962     8.929    data0[21]
    SLICE_X0Y116         LUT3 (Prop_lut3_I2_O)        0.327     9.256 r  COUNTER[21]_i_1/O
                         net (fo=1, routed)           0.000     9.256    COUNTER[21]
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.582    15.004    CLK_i_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[21]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.075    15.319    COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.021ns (25.701%)  route 2.952ns (74.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          1.147     9.151    COUNTER[26]_i_2_n_0
    SLICE_X2Y117         LUT3 (Prop_lut3_I1_O)        0.124     9.275 r  COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     9.275    COUNTER[20]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[20]/C
                         clock pessimism              0.299    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.081    15.348    COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.021ns (26.407%)  route 2.845ns (73.593%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          1.041     9.045    COUNTER[26]_i_2_n_0
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     9.169    COUNTER[0]
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.029    15.275    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 2.155ns (54.770%)  route 1.780ns (45.230%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.947     6.710    COUNTER_reg_n_0_[0]
    SLICE_X1Y113         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.290 r  COUNTER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.290    COUNTER_reg[4]_i_2_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  COUNTER_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.404    COUNTER_reg[8]_i_2_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  COUNTER_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.518    COUNTER_reg[12]_i_2_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  COUNTER_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    COUNTER_reg[16]_i_2_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  COUNTER_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    COUNTER_reg[20]_i_2_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.080 r  COUNTER_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.832     8.912    data0[22]
    SLICE_X2Y117         LUT3 (Prop_lut3_I2_O)        0.329     9.241 r  COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     9.241    COUNTER[22]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.581    15.003    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.118    15.361    COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.047ns (26.899%)  route 2.845ns (73.101%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          1.041     9.045    COUNTER[26]_i_2_n_0
    SLICE_X0Y113         LUT3 (Prop_lut3_I1_O)        0.150     9.195 r  clk_o_i_1/O
                         net (fo=1, routed)           0.000     9.195    clk_o_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  clk_o_reg/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.075    15.321    clk_o_reg
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 COUNTER_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.021ns (26.818%)  route 2.786ns (73.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.700     5.302    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.478     5.780 f  COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.810     6.591    COUNTER_reg_n_0_[22]
    SLICE_X0Y117         LUT4 (Prop_lut4_I2_O)        0.295     6.886 r  COUNTER[26]_i_5/O
                         net (fo=1, routed)           0.994     7.879    COUNTER[26]_i_5_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  COUNTER[26]_i_2/O
                         net (fo=28, routed)          0.982     8.985    COUNTER[26]_i_2_n_0
    SLICE_X0Y116         LUT3 (Prop_lut3_I1_O)        0.124     9.109 r  COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     9.109    COUNTER[13]
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.582    15.004    CLK_i_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[13]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.029    15.273    COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.128     1.641 r  clk_o_reg/Q
                         net (fo=2, routed)           0.173     1.815    CLK_1Hz_o_OBUF
    SLICE_X0Y113         LUT3 (Prop_lut3_I2_O)        0.102     1.917 r  clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.917    clk_o_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  clk_o_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.107     1.620    clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.184ns (38.173%)  route 0.298ns (61.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.298     1.952    COUNTER_reg_n_0_[0]
    SLICE_X2Y115         LUT3 (Prop_lut3_I0_O)        0.043     1.995 r  COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     1.995    COUNTER[9]
    SLICE_X2Y115         FDCE                                         r  COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    CLK_i_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  COUNTER_reg[9]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.131     1.658    COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.428%)  route 0.298ns (61.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.298     1.952    COUNTER_reg_n_0_[0]
    SLICE_X2Y115         LUT3 (Prop_lut3_I0_O)        0.045     1.997 r  COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     1.997    COUNTER[8]
    SLICE_X2Y115         FDCE                                         r  COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    CLK_i_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  COUNTER_reg[8]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.120     1.647    COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.185ns (35.708%)  route 0.333ns (64.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.333     1.988    COUNTER_reg_n_0_[0]
    SLICE_X0Y114         LUT3 (Prop_lut3_I0_O)        0.044     2.032 r  COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     2.032    COUNTER[7]
    SLICE_X0Y114         FDCE                                         r  COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    CLK_i_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  COUNTER_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.107     1.635    COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.184ns (33.375%)  route 0.367ns (66.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.367     2.022    COUNTER_reg_n_0_[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.043     2.065 r  COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     2.065    COUNTER[22]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[22]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.131     1.656    COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.832%)  route 0.333ns (64.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.333     1.988    COUNTER_reg_n_0_[0]
    SLICE_X0Y114         LUT3 (Prop_lut3_I0_O)        0.045     2.033 r  COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     2.033    COUNTER[5]
    SLICE_X0Y114         FDCE                                         r  COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    CLK_i_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  COUNTER_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.091     1.619    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.616%)  route 0.367ns (66.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.367     2.022    COUNTER_reg_n_0_[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.045     2.067 r  COUNTER[17]_i_1/O
                         net (fo=1, routed)           0.000     2.067    COUNTER[17]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[17]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.120     1.645    COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.183ns (31.756%)  route 0.393ns (68.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.393     2.048    COUNTER_reg_n_0_[0]
    SLICE_X0Y116         LUT3 (Prop_lut3_I0_O)        0.042     2.090 r  COUNTER[23]_i_1/O
                         net (fo=1, routed)           0.000     2.090    COUNTER[23]
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    CLK_i_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  COUNTER_reg[23]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.107     1.633    COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 COUNTER_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.395ns (66.232%)  route 0.201ns (33.768%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    CLK_i_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  COUNTER_reg[19]/Q
                         net (fo=2, routed)           0.062     1.714    COUNTER_reg_n_0_[19]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  COUNTER_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.140     1.998    data0[20]
    SLICE_X2Y117         LUT3 (Prop_lut3_I2_O)        0.110     2.108 r  COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     2.108    COUNTER[20]
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    CLK_i_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  COUNTER_reg[20]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.121     1.646    COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.883%)  route 0.397ns (68.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    CLK_i_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  COUNTER_reg[0]/Q
                         net (fo=29, routed)          0.397     2.052    COUNTER_reg_n_0_[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.045     2.097 r  COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     2.097    COUNTER[6]
    SLICE_X0Y115         FDCE                                         r  COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    CLK_i_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  COUNTER_reg[6]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.107     1.634    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    COUNTER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    COUNTER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    COUNTER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    COUNTER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    COUNTER_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    COUNTER_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    COUNTER_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    COUNTER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    COUNTER_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    COUNTER_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    COUNTER_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    COUNTER_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    COUNTER_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    COUNTER_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    COUNTER_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    COUNTER_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    COUNTER_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    COUNTER_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    COUNTER_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    COUNTER_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    COUNTER_reg[14]/C



