// Seed: 231860254
module module_0 (
    id_1
);
  output wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3,
    output wor  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (id_6);
endmodule
module module_2 ();
  logic id_1;
  assign id_1 = 1;
  assign id_1 = -1;
  initial id_1 = 1;
  wire id_2;
endmodule
module module_3 (
    output logic id_0
);
  assign id_0 = 1 * "";
  module_2 modCall_1 ();
  wire  id_2;
  logic id_3;
  ;
  initial begin : LABEL_0
    id_0 <= id_3 == id_3[-1];
  end
  wire [-1  ==  1 : 1] id_4;
endmodule
