Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Wed Dec  6 12:59:41 2023
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: a_counter_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: a_counter_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  a_counter_reg[19]/CK (DFF_X1)          0.0000     0.0000 r
  a_counter_reg[19]/Q (DFF_X1)           0.0513     0.0513 r
  U43216/ZN (AOI22_X1)                   0.0166     0.0680 f
  a_counter_reg[19]/D (DFF_X1)           0.0000     0.0680 f
  data arrival time                                 0.0680

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  a_counter_reg[19]/CK (DFF_X1)          0.0000     0.0500 r
  library hold time                      0.0004     0.0504
  data required time                                0.0504
  -----------------------------------------------------------
  data required time                                0.0504
  data arrival time                                -0.0680
  -----------------------------------------------------------
  slack (MET)                                       0.0176


1
