/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [3:0] _02_;
  wire [35:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [22:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire [22:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [24:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[150] | celloutsig_1_3z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z[18] | celloutsig_0_14z[3]);
  assign celloutsig_0_20z = ~(celloutsig_0_9z | celloutsig_0_1z);
  assign celloutsig_0_36z = celloutsig_0_8z ^ celloutsig_0_30z[0];
  assign celloutsig_1_0z = in_data[163] ^ in_data[165];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_1z[0];
  assign celloutsig_1_7z = celloutsig_1_5z ^ celloutsig_1_4z;
  assign celloutsig_0_8z = in_data[32] ^ celloutsig_0_0z[35];
  assign celloutsig_0_1z = celloutsig_0_0z[25] ^ in_data[50];
  assign celloutsig_1_1z = { in_data[138:137], celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_13z } + { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_6z[8:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_14z } + { celloutsig_1_8z[2], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, _01_[2], _00_, _01_[0], celloutsig_0_4z } + { celloutsig_0_0z[32:27], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[73:69], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z } + { celloutsig_0_2z, _01_[2], _00_, _01_[0], celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_10z } + { celloutsig_0_14z[2:1], celloutsig_0_1z, celloutsig_0_15z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 3'h0;
    else _18_ <= in_data[40:38];
  assign { _01_[2], _00_, _01_[0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_14z;
  assign celloutsig_0_3z = in_data[69:60] == { celloutsig_0_0z[33:26], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[116:111], celloutsig_1_2z, celloutsig_1_0z } == in_data[179:172];
  assign celloutsig_0_5z = { in_data[66:54], celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_0z[25:19], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = { _01_[2], _00_, _01_[0] } == { celloutsig_0_7z[2:1], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_3z, _01_[2], _00_, _01_[0] } == celloutsig_0_13z[13:10];
  assign celloutsig_0_25z = { _01_[2], _00_, _01_[0], celloutsig_0_8z } == { _02_[3:1], celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_7z[7:1], celloutsig_0_5z } && { celloutsig_0_0z[21:15], celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_0z[33:30] && { in_data[51], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[35:33] && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_27z[10:9], celloutsig_0_7z } && celloutsig_0_27z[21:12];
  assign celloutsig_0_37z = { in_data[86:71], _01_[2], _00_, _01_[0], celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_29z } >> { celloutsig_0_27z[18:3], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z } >> { celloutsig_1_6z[3], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[111:107] <<< { in_data[175:172], celloutsig_1_5z };
  assign celloutsig_0_27z = { _02_[3], celloutsig_0_20z, celloutsig_0_13z, _02_ } <<< { in_data[94], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, _02_, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[86:51] - in_data[70:35];
  assign celloutsig_1_6z = { celloutsig_1_1z[2:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } - { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z } - { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_0z[22:13], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z } - { celloutsig_0_7z[7:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[37:36], celloutsig_0_4z, celloutsig_0_2z } - { celloutsig_0_12z[11:10], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_30z = { _02_[2:0], celloutsig_0_10z } - { _01_[2], _00_, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[2] & in_data[98]) | celloutsig_1_1z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_0z[35]) | in_data[75]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_3z) | celloutsig_1_8z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_15z[15]) | celloutsig_1_13z[4]);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_11z[3]) | celloutsig_1_7z);
  assign { _01_[3], _01_[1] } = { celloutsig_0_25z, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
