// Seed: 1376887026
module module_0 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3
    , id_6,
    input uwire id_4
);
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd6,
    parameter id_4 = 32'd16,
    parameter id_6 = 32'd18
) (
    output wor id_0,
    output wand id_1,
    input wor id_2,
    input wand _id_3,
    input tri0 _id_4,
    input tri1 id_5,
    input tri0 _id_6,
    output tri id_7,
    input wire id_8,
    output supply0 id_9,
    output supply0 id_10
);
  logic id_12 = -1;
  assign id_10 = -1 << -1;
  assign id_10 = 1 && id_8 == id_4;
  parameter id_13 = 1;
  wire [1 : id_3] id_14;
  tri0 id_15;
  parameter [id_6 : id_4] id_16 = 1;
  parameter id_17 = -1 + -1;
  wire id_18;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_2,
      id_5,
      id_2
  );
  assign id_15 = 1;
  wire id_19;
  assign id_9 = id_13;
  wire id_20;
  ;
  wire  id_21;
  logic id_22;
  ;
endmodule
