// Seed: 4082965182
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    output wand id_10,
    input wor id_11,
    output tri0 id_12,
    input wand id_13,
    output wire id_14,
    input uwire id_15
);
  wire id_17;
  uwire id_18;
  logic [7:0] id_19;
  assign id_18 = 1'd0;
  tri0  id_20;
  uwire id_21 = 1 == id_20;
  assign id_19[1] = (1'b0);
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    input wand module_1,
    output uwire id_4,
    output logic id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    output logic id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wand id_15
);
  always
  fork
    id_5 <= 1;
    begin
      id_11 <= 1;
    end
    $display;
  join : id_17
  module_0(
      id_6,
      id_10,
      id_14,
      id_10,
      id_13,
      id_2,
      id_4,
      id_12,
      id_14,
      id_4,
      id_1,
      id_8,
      id_6,
      id_10,
      id_1,
      id_14
  );
endmodule
