

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Sat Dec  9 20:27:40 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_1  |        ?|        ?|        73|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    255|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    517|    -|
|Register         |        -|    -|     571|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     571|    836|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln174_1_fu_193_p2                |         +|   0|  0|    9|           2|           2|
    |add_ln174_fu_168_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln193_fu_149_p2                  |         +|   0|  0|   39|          32|           1|
    |ap_block_state145_pp0_stage0_iter71  |       and|   0|  0|    2|           1|           1|
    |ap_block_state146_pp0_stage0_iter72  |       and|   0|  0|    2|           1|           1|
    |ap_block_state75_io                  |       and|   0|  0|    2|           1|           1|
    |icmp_ln193_fu_155_p2                 |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln174_fu_209_p2                 |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                      |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|    2|           2|           1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  255|         171|         140|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |HP1_blk_n_AR              |    9|          2|    1|          2|
    |HP1_blk_n_R               |    9|          2|    1|          2|
    |ap_NS_fsm                 |  404|         76|    1|         76|
    |ap_done                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter72  |    9|          2|    1|          2|
    |i_reg_114                 |    9|          2|   32|         64|
    |input_r_blk_n             |    9|          2|    1|          2|
    |input_size_blk_n          |    9|          2|    1|          2|
    |inputsize_blk_n           |    9|          2|    1|          2|
    |m_axi_HP1_ARADDR          |   14|          3|   64|        192|
    |real_start                |    9|          2|    1|          2|
    |s1_blk_n                  |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  517|        101|  107|        352|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |HP1_addr_1_read_reg_261   |  32|   0|   32|          0|
    |HP1_addr_1_reg_250        |  64|   0|   64|          0|
    |HP1_addr_read_reg_235     |  32|   0|   32|          0|
    |HP1_addr_reg_224          |  64|   0|   64|          0|
    |add_ln174_1_reg_256       |   2|   0|    2|          0|
    |ap_CS_fsm                 |  75|   0|   75|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_114                 |  32|   0|   32|          0|
    |icmp_ln193_reg_246        |   1|   0|    1|          0|
    |s1_read_reg_219           |  64|   0|   64|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln174_reg_230       |   2|   0|    2|          0|
    |add_ln174_1_reg_256       |  64|  32|    2|          0|
    |icmp_ln193_reg_246        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 571|  64|  446|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|m_axi_HP1_AWVALID   |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWREADY   |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWADDR    |  out|   64|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWID      |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWLEN     |  out|   32|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWSIZE    |  out|    3|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWBURST   |  out|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWLOCK    |  out|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWCACHE   |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWPROT    |  out|    3|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWQOS     |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWREGION  |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_AWUSER    |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_WVALID    |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_WREADY    |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_WDATA     |  out|   32|       m_axi|           HP1|       pointer|
|m_axi_HP1_WSTRB     |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_WLAST     |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_WID       |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_WUSER     |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARVALID   |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARREADY   |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARADDR    |  out|   64|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARID      |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARLEN     |  out|   32|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARSIZE    |  out|    3|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARBURST   |  out|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARLOCK    |  out|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARCACHE   |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARPROT    |  out|    3|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARQOS     |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARREGION  |  out|    4|       m_axi|           HP1|       pointer|
|m_axi_HP1_ARUSER    |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RVALID    |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RREADY    |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RDATA     |   in|   32|       m_axi|           HP1|       pointer|
|m_axi_HP1_RLAST     |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RID       |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RUSER     |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_RRESP     |   in|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_BVALID    |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_BREADY    |  out|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_BRESP     |   in|    2|       m_axi|           HP1|       pointer|
|m_axi_HP1_BID       |   in|    1|       m_axi|           HP1|       pointer|
|m_axi_HP1_BUSER     |   in|    1|       m_axi|           HP1|       pointer|
|input_r_din         |  out|    8|     ap_fifo|       input_r|       pointer|
|input_r_full_n      |   in|    1|     ap_fifo|       input_r|       pointer|
|input_r_write       |  out|    1|     ap_fifo|       input_r|       pointer|
|inputsize_din       |  out|   32|     ap_fifo|     inputsize|       pointer|
|inputsize_full_n    |   in|    1|     ap_fifo|     inputsize|       pointer|
|inputsize_write     |  out|    1|     ap_fifo|     inputsize|       pointer|
|s1_dout             |   in|   64|     ap_fifo|            s1|       pointer|
|s1_empty_n          |   in|    1|     ap_fifo|            s1|       pointer|
|s1_read             |  out|    1|     ap_fifo|            s1|       pointer|
|input_size_dout     |   in|   64|     ap_fifo|    input_size|       pointer|
|input_size_empty_n  |   in|    1|     ap_fifo|    input_size|       pointer|
|input_size_read     |  out|    1|     ap_fifo|    input_size|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

