// Seed: 294442170
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_5;
  always @(posedge 1 or id_5) id_5 <= id_5;
  logic id_6;
  type_10 id_7 (
      .id_0(1),
      .id_1(id_4)
  );
  assign id_5 = 1;
  assign id_2 = id_3 - id_5;
  logic id_8;
endmodule
