Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Aug  5 16:47:07 2022
| Host         : DESKTOP-17MUC71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file control_timing_summary_routed.rpt -rpx control_timing_summary_routed.rpx -warn_on_violation
| Design       : control
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 116 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Bird/clk_g_reg/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: ClkDivider/clk_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: dp/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 750 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.766        0.000                      0                   40        0.218        0.000                      0                   40        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
vga/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1       {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1            33.766        0.000                      0                   40        0.218        0.000                      0                   40       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_1                                                                                                                                                        37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_inst/inst/clk_in1
  To Clock:  vga/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       33.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.002ns (18.851%)  route 4.313ns (81.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          1.040     6.865    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y74         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.002ns (18.851%)  route 4.313ns (81.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          1.040     6.865    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[4]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y74         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.002ns (18.851%)  route 4.313ns (81.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          1.040     6.865    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[7]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y74         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[1]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[2]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[5]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[6]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[8]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.075ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.002ns (20.016%)  route 4.004ns (79.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.146 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.730     6.556    vga/y_cnt[9]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.421    41.146    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[9]/C
                         clock pessimism              0.078    41.224    
                         clock uncertainty           -0.164    41.060    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    40.631    vga/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.631    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 34.075    

Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_1 rise@39.725ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.002ns (20.783%)  route 3.819ns (79.217%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 41.151 - 39.725 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.575     1.575    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          2.313     4.381    vga/y_cnt_reg[9]_0[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     4.533 r  vga/y_cnt[9]_i_5/O
                         net (fo=1, routed)           0.961     5.494    vga/y_cnt[9]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.826 r  vga/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.546     6.371    vga/y_cnt[9]_i_1_n_0
    SLICE_X48Y76         FDRE                                         r  vga/y_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.457    41.182    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.725 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.426    41.151    vga/vga_clk
    SLICE_X48Y76         FDRE                                         r  vga/y_cnt_reg[0]/C
                         clock pessimism              0.078    41.229    
                         clock uncertainty           -0.164    41.065    
    SLICE_X48Y76         FDRE (Setup_fdre_C_R)       -0.429    40.636    vga/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 34.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.845%)  route 0.136ns (42.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.554     0.554    vga/vga_clk
    SLICE_X48Y77         FDRE                                         r  vga/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  vga/x_cnt_reg[7]/Q
                         net (fo=29, routed)          0.136     0.830    vga/y_cnt_reg[9]_0[7]
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  vga/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.875    vga/x_cnt[8]
    SLICE_X49Y77         FDRE                                         r  vga/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.820     0.820    vga/vga_clk
    SLICE_X49Y77         FDRE                                         r  vga/x_cnt_reg[8]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.091     0.658    vga/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.549     0.549    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  vga/y_cnt_reg[2]/Q
                         net (fo=21, routed)          0.115     0.792    vga/Q[2]
    SLICE_X47Y75         LUT6 (Prop_lut6_I2_O)        0.099     0.891 r  vga/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.891    vga/p_0_in__0[6]
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.816     0.816    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[6]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.092     0.641    vga/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.556    vga/vga_clk
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vga/x_cnt_reg[0]/Q
                         net (fo=32, routed)          0.175     0.895    vga/y_cnt_reg[9]_0[0]
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.043     0.938 r  vga/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    vga/x_cnt[2]
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.824    vga/vga_clk
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[2]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.131     0.687    vga/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.368%)  route 0.163ns (46.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.549     0.549    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  vga/y_cnt_reg[5]/Q
                         net (fo=17, routed)          0.163     0.852    vga/Q[5]
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.897 r  vga/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.897    vga/p_0_in__0[5]
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.816     0.816    vga/vga_clk
    SLICE_X47Y75         FDRE                                         r  vga/y_cnt_reg[5]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.092     0.641    vga/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.556    vga/vga_clk
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  vga/x_cnt_reg[0]/Q
                         net (fo=32, routed)          0.175     0.895    vga/y_cnt_reg[9]_0[0]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.940 r  vga/x_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vga/x_cnt[0]
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.824    vga/vga_clk
    SLICE_X54Y80         FDRE                                         r  vga/x_cnt_reg[0]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     0.676    vga/x_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.183ns (48.552%)  route 0.194ns (51.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.549     0.549    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  vga/y_cnt_reg[3]/Q
                         net (fo=20, routed)          0.194     0.884    vga/Q[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.042     0.926 r  vga/y_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.926    vga/p_0_in__0[4]
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.816     0.816    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[4]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.107     0.656    vga/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  vga/x_cnt_reg[1]/Q
                         net (fo=31, routed)          0.187     0.909    vga/y_cnt_reg[9]_0[1]
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.954 r  vga/x_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga/x_cnt[1]
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    vga/vga_clk
    SLICE_X52Y82         FDRE                                         r  vga/x_cnt_reg[1]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.120     0.678    vga/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.084%)  route 0.193ns (50.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.551     0.551    vga/vga_clk
    SLICE_X49Y75         FDRE                                         r  vga/x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vga/x_cnt_reg[6]/Q
                         net (fo=29, routed)          0.193     0.885    vga/y_cnt_reg[9]_0[6]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.930 r  vga/x_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.930    vga/x_cnt[6]
    SLICE_X49Y75         FDRE                                         r  vga/x_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.817     0.817    vga/vga_clk
    SLICE_X49Y75         FDRE                                         r  vga/x_cnt_reg[6]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091     0.642    vga/x_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.959%)  route 0.194ns (51.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.549     0.549    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  vga/y_cnt_reg[3]/Q
                         net (fo=20, routed)          0.194     0.884    vga/Q[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.045     0.929 r  vga/y_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    vga/p_0_in__0[3]
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.816     0.816    vga/vga_clk
    SLICE_X47Y74         FDRE                                         r  vga/y_cnt_reg[3]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.091     0.640    vga/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/x_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.133%)  route 0.222ns (54.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.549     0.549    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.554     0.554    vga/vga_clk
    SLICE_X48Y77         FDRE                                         r  vga/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  vga/x_cnt_reg[7]/Q
                         net (fo=29, routed)          0.222     0.917    vga/y_cnt_reg[9]_0[7]
    SLICE_X48Y77         LUT4 (Prop_lut4_I0_O)        0.042     0.959 r  vga/x_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.959    vga/x_cnt[7]
    SLICE_X48Y77         FDRE                                         r  vga/x_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.817     0.817    vga/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.820     0.820    vga/vga_clk
    SLICE_X48Y77         FDRE                                         r  vga/x_cnt_reg[7]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.105     0.659    vga/x_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y3    vga/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X54Y80     vga/x_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X52Y82     vga/x_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X54Y80     vga/x_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X49Y76     vga/x_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X49Y76     vga/x_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X49Y75     vga/x_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X49Y75     vga/x_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X48Y77     vga/x_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y75     vga/x_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y75     vga/x_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y77     vga/x_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y77     vga/x_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y75     vga/y_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y75     vga/y_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y75     vga/y_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y75     vga/y_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y82     vga/x_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y82     vga/x_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y80     vga/x_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y76     vga/x_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y76     vga/x_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y75     vga/x_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X49Y75     vga/x_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    vga/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



