/*
 * Copyright (C) 2012-2020  ASPEED Technology Inc.
 * Copyright 2016 IBM Corporation
 * Copyright 2016 Google, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
#ifndef __AST_I2C_H_
#define __AST_I2C_H_

struct ast_i2c_regs {
	uint32_t fcr;
	uint32_t cactcr1;
	uint32_t cactcr2;
	uint32_t icr;
	uint32_t isr;
	uint32_t csr;
	uint32_t sdar;
	uint32_t pbcr;
	uint32_t trbbr;
#ifdef CONFIG_TARGET_AST_G5
	uint32_t dma_mbar;
	uint32_t dma_tlr;
#endif
};

/* Device Register Definition */
/* 0x00 : I2CD Function Control Register  */
#define AST_I2CD_BUFF_SEL_MASK				(0x7 << 20)
#define AST_I2CD_BUFF_SEL(x) 				(x << 20)	// page 0 ~ 7
#define AST_I2CD_M_SDA_LOCK_EN			(0x1 << 16)
#define AST_I2CD_MULTI_MASTER_DIS			(0x1 << 15)
#define AST_I2CD_M_SCL_DRIVE_EN		(0x1 << 14)
#define AST_I2CD_MSB_STS					(0x1 << 9)
#define AST_I2CD_SDA_DRIVE_1T_EN			(0x1 << 8)
#define AST_I2CD_M_SDA_DRIVE_1T_EN		(0x1 << 7)
#define AST_I2CD_M_HIGH_SPEED_EN		(0x1 << 6)
#define AST_I2CD_DEF_ADDR_EN				(0x1 << 5)
#define AST_I2CD_DEF_ALERT_EN				(0x1 << 4)
#define AST_I2CD_DEF_ARP_EN					(0x1 << 3)
#define AST_I2CD_DEF_GCALL_EN				(0x1 << 2)
#define AST_I2CD_SLAVE_EN					(0x1 << 1)
#define AST_I2CD_MASTER_EN					(0x1 )

/* 0x04 : I2CD Clock and AC Timing Control Register #1 */
#define AST_I2CD_tBUF						(0x1 << 28)	// 0~7
#define AST_I2CD_tHDSTA						(0x1 << 24)	// 0~7
#define AST_I2CD_tACST						(0x1 << 20)	// 0~7
#define AST_I2CD_tCKHIGH					(0x1 << 16)	// 0~7
#define AST_I2CD_tCKLOW						(0x1 << 12)	// 0~7
#define AST_I2CD_tHDDAT						(0x1 << 10)	// 0~7
#define AST_I2CD_CLK_TO_BASE_DIV			(0x1 << 8)	// 0~3
#define AST_I2CD_CLK_BASE_DIV				(0x1 )	// 0~0xf

/* 0x08 : I2CD Clock and AC Timing Control Register #2 */
#define AST_I2CD_tTIMEOUT					(0x1 )	// 0~7
#define AST_NO_TIMEOUT_CTRL					0x0

/* 0x0c : I2CD Interrupt Control Register &
 * 0x10 : I2CD Interrupt Status Register
 *
 * These share bit definitions, so use the same values for the enable &
 * status bits.
 */
#define AST_I2CD_INTR_SDA_DL_TIMEOUT			(0x1 << 14)
#define AST_I2CD_INTR_BUS_RECOVER_DONE			(0x1 << 13)
#define AST_I2CD_INTR_SMBUS_ALERT			(0x1 << 12)
#define AST_I2CD_INTR_SMBUS_ARP_ADDR			(0x1 << 11)
#define AST_I2CD_INTR_SMBUS_DEV_ALERT_ADDR		(0x1 << 10)
#define AST_I2CD_INTR_SMBUS_DEF_ADDR			(0x1 << 9)
#define AST_I2CD_INTR_GCALL_ADDR			(0x1 << 8)
#define AST_I2CD_INTR_SLAVE_MATCH			(0x1 << 7)
#define AST_I2CD_INTR_SCL_TIMEOUT			(0x1 << 6)
#define AST_I2CD_INTR_ABNORMAL				(0x1 << 5)
#define AST_I2CD_INTR_NORMAL_STOP			(0x1 << 4)
#define AST_I2CD_INTR_ARBIT_LOSS			(0x1 << 3)
#define AST_I2CD_INTR_RX_DONE				(0x1 << 2)
#define AST_I2CD_INTR_TX_NAK				(0x1 << 1)
#define AST_I2CD_INTR_TX_ACK				(0x1 << 0)

/* 0x14 : I2CD Command/Status Register   */
#define AST_I2CD_SDA_OE					(0x1 << 28)
#define AST_I2CD_SDA_O					(0x1 << 27)
#define AST_I2CD_SCL_OE					(0x1 << 26)
#define AST_I2CD_SCL_O					(0x1 << 25)
#define AST_I2CD_TX_TIMING				(0x1 << 24)	// 0 ~3
#define AST_I2CD_TX_STATUS				(0x1 << 23)

// Tx State Machine
#define AST_I2CD_IDLE	 				0x0
#define AST_I2CD_MACTIVE				0x8
#define AST_I2CD_MSTART					0x9
#define AST_I2CD_MSTARTR				0xa
#define AST_I2CD_MSTOP					0xb
#define AST_I2CD_MTXD					0xc
#define AST_I2CD_MRXACK					0xd
#define AST_I2CD_MRXD 					0xe
#define AST_I2CD_MTXACK 				0xf
#define AST_I2CD_SWAIT					0x1
#define AST_I2CD_SRXD 					0x4
#define AST_I2CD_STXACK 				0x5
#define AST_I2CD_STXD					0x6
#define AST_I2CD_SRXACK 				0x7
#define AST_I2CD_RECOVER 				0x3

#define AST_I2CD_SCL_LINE_STS				(0x1 << 18)
#define AST_I2CD_SDA_LINE_STS				(0x1 << 17)
#define AST_I2CD_BUS_BUSY_STS				(0x1 << 16)
#define AST_I2CD_SDA_OE_OUT_DIR				(0x1 << 15)
#define AST_I2CD_SDA_O_OUT_DIR				(0x1 << 14)
#define AST_I2CD_SCL_OE_OUT_DIR				(0x1 << 13)
#define AST_I2CD_SCL_O_OUT_DIR				(0x1 << 12)
#define AST_I2CD_BUS_RECOVER_CMD			(0x1 << 11)
#define AST_I2CD_S_ALT_EN				(0x1 << 10)
// 0 : DMA Buffer, 1: Pool Buffer
//AST1070 DMA register
#define AST_I2CD_RX_DMA_ENABLE				(0x1 << 9)
#define AST_I2CD_TX_DMA_ENABLE				(0x1 << 8)

/* Command Bit */
#define AST_I2CD_RX_BUFF_ENABLE				(0x1 << 7)
#define AST_I2CD_TX_BUFF_ENABLE				(0x1 << 6)
#define AST_I2CD_M_STOP_CMD					(0x1 << 5)
#define AST_I2CD_M_S_RX_CMD_LAST			(0x1 << 4)
#define AST_I2CD_M_RX_CMD					(0x1 << 3)
#define AST_I2CD_S_TX_CMD					(0x1 << 2)
#define AST_I2CD_M_TX_CMD					(0x1 << 1)
#define AST_I2CD_M_START_CMD				(0x1 )

/* 0x18 : I2CD Slave Device Address Register   */

/* 0x1C : I2CD Pool Buffer Control Register   */
#define AST_I2CD_RX_BUF_ADDR_GET(x)				(((x) >> 24) & 0xff)
#define AST_I2CD_RX_BUF_END_ADDR_SET(x)			((x) << 16)
#define AST_I2CD_TX_DATA_BUF_END_SET(x)			(((x) & 0xff) << 8)
#define AST_I2CD_RX_DATA_BUF_GET(x)			(((x) >> 8) & 0xff)
#define AST_I2CD_BUF_BASE_ADDR_SET(x)			((x) & 0x3f)

/* 0x20 : I2CD Transmit/Receive Byte Buffer Register   */
#define AST_I2CD_GET_MODE(x)					(((x) >> 8) & 0x1)

#define AST_I2CD_RX_BYTE_BUFFER					(0xff << 8)
#define AST_I2CD_TX_BYTE_BUFFER					(0xff )

//1. usage flag , 2 size,       3. request address
/* Use platform_data instead of module parameters */
/* Fast Mode = 400 kHz, Standard = 100 kHz */
//static int clock = 100; /* Default: 100 kHz */

#define AST_I2CD_CMDS	(AST_I2CD_BUS_RECOVER_CMD_EN | \
			 AST_I2CD_M_STOP_CMD | \
			 AST_I2CD_M_S_RX_CMD_LAST | \
			 AST_I2CD_M_RX_CMD | \
			 AST_I2CD_M_TX_CMD | \
			 AST_I2CD_M_START_CMD)

#endif				/* __AST_I2C_H_ */
