[2025-09-17 06:02:18] START suite=qualcomm_srv trace=srv383_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv383_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2602685 heartbeat IPC: 3.842 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5056066 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5056066 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5056067 heartbeat IPC: 4.076 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 13935142 heartbeat IPC: 1.126 cumulative IPC: 1.126 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 22708547 heartbeat IPC: 1.14 cumulative IPC: 1.133 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 31544834 heartbeat IPC: 1.132 cumulative IPC: 1.133 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 40311277 heartbeat IPC: 1.141 cumulative IPC: 1.135 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 49173676 heartbeat IPC: 1.128 cumulative IPC: 1.133 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57895702 heartbeat IPC: 1.147 cumulative IPC: 1.136 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 66687667 heartbeat IPC: 1.137 cumulative IPC: 1.136 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 75477656 heartbeat IPC: 1.138 cumulative IPC: 1.136 (Simulation time: 00 hr 10 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv383_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 84224849 heartbeat IPC: 1.143 cumulative IPC: 1.137 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 87915525 cumulative IPC: 1.137 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 87915525 cumulative IPC: 1.137 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv383_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.137 instructions: 100000004 cycles: 87915525
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 15.91 Average ROB Occupancy at Mispredict: 26.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3808
BRANCH_INDIRECT: 0.4195
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9133
BRANCH_INDIRECT_CALL: 0.6007
BRANCH_RETURN: 0.6104


====Backend Stall Breakdown====
ROB_STALL: 34922
LQ_STALL: 0
SQ_STALL: 497138


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 135.54167
REPLAY_LOAD: 50.057144
NON_REPLAY_LOAD: 8.216699

== Total ==
ADDR_TRANS: 3253
REPLAY_LOAD: 1752
NON_REPLAY_LOAD: 29917

== Counts ==
ADDR_TRANS: 24
REPLAY_LOAD: 35
NON_REPLAY_LOAD: 3641

cpu0->cpu0_STLB TOTAL        ACCESS:    1860621 HIT:    1856705 MISS:       3916 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1860621 HIT:    1856705 MISS:       3916 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 213.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8287852 HIT:    7423531 MISS:     864321 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6745307 HIT:    6028835 MISS:     716472 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     552342 HIT:     421220 MISS:     131122 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983134 HIT:     973029 MISS:      10105 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7069 HIT:        447 MISS:       6622 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15012170 HIT:    8027984 MISS:    6984186 MSHR_MERGE:    1667470
cpu0->cpu0_L1I LOAD         ACCESS:   15012170 HIT:    8027984 MISS:    6984186 MSHR_MERGE:    1667470
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30387653 HIT:   26925939 MISS:    3461714 MSHR_MERGE:    1473710
cpu0->cpu0_L1D LOAD         ACCESS:   17052305 HIT:   15250514 MISS:    1801791 MSHR_MERGE:     373199
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13327447 HIT:   11674690 MISS:    1652757 MSHR_MERGE:    1100414
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7901 HIT:        735 MISS:       7166 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12464482 HIT:   10555408 MISS:    1909074 MSHR_MERGE:     958388
cpu0->cpu0_ITLB LOAD         ACCESS:   12464482 HIT:   10555408 MISS:    1909074 MSHR_MERGE:     958388
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.055 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28788905 HIT:   27568116 MISS:    1220789 MSHR_MERGE:     310854
cpu0->cpu0_DTLB LOAD         ACCESS:   28788905 HIT:   27568116 MISS:    1220789 MSHR_MERGE:     310854
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.867 cycles
cpu0->LLC TOTAL        ACCESS:    1052723 HIT:    1008287 MISS:      44436 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     716472 HIT:     699909 MISS:      16563 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     131122 HIT:     107054 MISS:      24068 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198507 HIT:     198366 MISS:        141 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6622 HIT:       2958 MISS:       3664 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2509
  ROW_BUFFER_MISS:      41786
  AVG DBUS CONGESTED CYCLE: 3.427
Channel 0 WQ ROW_BUFFER_HIT:        594
  ROW_BUFFER_MISS:      16393
  FULL:          0
Channel 0 REFRESHES ISSUED:       7326

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515149       446142        68706         2237
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          145          350          238
  STLB miss resolved @ L2C                0           34           94          184           68
  STLB miss resolved @ LLC                0          156          323         1555          567
  STLB miss resolved @ MEM                0            0          257         2253         1974

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164729        49006      1298762       100173          203
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           51           86           12
  STLB miss resolved @ L2C                0           45           42           46            1
  STLB miss resolved @ LLC                0           45          170          320           23
  STLB miss resolved @ MEM                0            0           54          140           70
[2025-09-17 06:14:44] END   suite=qualcomm_srv trace=srv383_ap (rc=0)
