<profile>

<section name = "Vitis HLS Report for 'srcnn'" level="0">
<item name = "Date">Mon Oct 30 23:02:08 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.542 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">196421668, 196421668, 1.964 sec, 1.964 sec, 196421669, 196421669, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_srcnn_Pipeline_1_fu_316">srcnn_Pipeline_1, 4161602, 4161602, 41.616 ms, 41.616 ms, 4161602, 4161602, no</column>
<column name="grp_srcnn_Pipeline_2_fu_323">srcnn_Pipeline_2, 2080802, 2080802, 20.808 ms, 20.808 ms, 2080802, 2080802, no</column>
<column name="grp_srcnn_Pipeline_3_fu_330">srcnn_Pipeline_3, 65027, 65027, 0.650 ms, 0.650 ms, 65027, 65027, no</column>
<column name="grp_conv2_fu_337">conv2, 121281526, 121281526, 1.213 sec, 1.213 sec, 121281526, 121281526, no</column>
<column name="grp_srcnn_Pipeline_5_fu_367">srcnn_Pipeline_5, 18498, 18498, 0.185 ms, 0.185 ms, 18498, 18498, no</column>
<column name="grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373">srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, 303, 303, 3.030 us, 3.030 us, 303, 303, no</column>
<column name="grp_conv3_fu_390">conv3, 60247126, 60247126, 0.602 sec, 0.602 sec, 60247126, 60247126, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_J_TILE_I">8585550, 8585550, 38158, -, -, 225, no</column>
<column name=" + OUT_BUFFER_NOUT">19649, 19649, 307, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">51, 14, 45769, 38812, 0</column>
<column name="Memory">38, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 898, -</column>
<column name="Register">-, -, 1061, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">30, 1, 19, 34, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 736, 1320, 0</column>
<column name="grp_conv2_fu_337">conv2, 38, 7, 2969, 5085, 0</column>
<column name="grp_conv3_fu_390">conv3, 9, 2, 40195, 30206, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U128">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U129">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U130">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 694, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_316">srcnn_Pipeline_1, 0, 0, 25, 107, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_323">srcnn_Pipeline_2, 0, 0, 24, 105, 0</column>
<column name="grp_srcnn_Pipeline_3_fu_330">srcnn_Pipeline_3, 0, 0, 19, 95, 0</column>
<column name="grp_srcnn_Pipeline_5_fu_367">srcnn_Pipeline_5, 0, 0, 17, 71, 0</column>
<column name="grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373">srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, 0, 0, 599, 780, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_fm_buffer_1_U">output_fm_buffer_1_RAM_AUTO_1R1W, 38, 0, 0, 0, 18496, 32, 1, 591872</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln114_1_fu_595_p2">+, 0, 0, 31, 24, 18</column>
<column name="add_ln114_fu_589_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln118_5_fu_635_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln30_1_fu_508_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln30_fu_539_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln31_fu_601_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_state34">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln114_fu_583_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln30_fu_502_p2">icmp, 0, 0, 15, 8, 6</column>
<column name="icmp_ln31_fu_545_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="select_ln30_1_fu_559_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln30_fu_551_p3">select, 0, 0, 4, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">225, 50, 1, 50</column>
<column name="gmem_ARADDR">26, 5, 64, 320</column>
<column name="gmem_ARLEN">26, 5, 32, 160</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">54, 10, 64, 640</column>
<column name="gmem_AWLEN">54, 10, 32, 320</column>
<column name="gmem_AWVALID">43, 8, 1, 8</column>
<column name="gmem_BREADY">43, 8, 1, 8</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WDATA">37, 7, 32, 224</column>
<column name="gmem_WSTRB">37, 7, 4, 28</column>
<column name="gmem_WVALID">37, 7, 1, 7</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_822_ce">20, 4, 1, 4</column>
<column name="grp_fu_822_p0">20, 4, 32, 128</column>
<column name="grp_fu_822_p1">20, 4, 32, 128</column>
<column name="grp_fu_826_ce">14, 3, 1, 3</column>
<column name="grp_fu_826_opcode">14, 3, 5, 15</column>
<column name="grp_fu_826_p0">14, 3, 32, 96</column>
<column name="grp_fu_826_p1">14, 3, 32, 96</column>
<column name="grp_fu_830_ce">14, 3, 1, 3</column>
<column name="grp_fu_830_p0">14, 3, 32, 96</column>
<column name="grp_fu_830_p1">14, 3, 32, 96</column>
<column name="indvar_flatten7_fu_192">9, 2, 8, 16</column>
<column name="nout_reg_292">9, 2, 7, 14</column>
<column name="output_fm_buffer_1_address0">14, 3, 15, 45</column>
<column name="output_fm_buffer_1_ce0">14, 3, 1, 3</column>
<column name="output_fm_buffer_1_we0">9, 2, 1, 2</column>
<column name="phi_mul_reg_304">9, 2, 24, 48</column>
<column name="ti_fu_184">9, 2, 4, 8</column>
<column name="tj_fu_188">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln114_1_reg_792">24, 0, 24, 0</column>
<column name="add_ln114_reg_787">7, 0, 7, 0</column>
<column name="add_ln118_5_reg_802">12, 0, 12, 0</column>
<column name="add_ln30_1_reg_750">8, 0, 8, 0</column>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="conv1_output_ftmap_read_reg_702">64, 0, 64, 0</column>
<column name="conv2_biases_read_reg_692">64, 0, 64, 0</column>
<column name="conv2_output_ftmap_read_reg_686">64, 0, 64, 0</column>
<column name="conv2_weights_read_reg_697">64, 0, 64, 0</column>
<column name="conv3_biases_read_reg_676">64, 0, 64, 0</column>
<column name="conv3_weights_read_reg_681">64, 0, 64, 0</column>
<column name="empty_48_reg_807">32, 0, 32, 0</column>
<column name="empty_50_reg_817">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_797">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_726">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_812">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_755">64, 0, 64, 0</column>
<column name="grp_conv2_fu_337_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_fu_390_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_316_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_323_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_3_fu_330_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_5_fu_367_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln114_reg_783">1, 0, 1, 0</column>
<column name="indvar_flatten7_fu_192">8, 0, 8, 0</column>
<column name="nout_reg_292">7, 0, 7, 0</column>
<column name="output_ftmap_read_reg_671">64, 0, 64, 0</column>
<column name="p_shl_mid2_reg_773">4, 0, 8, 4</column>
<column name="phi_mul_reg_304">24, 0, 24, 0</column>
<column name="select_ln30_1_reg_767">4, 0, 4, 0</column>
<column name="select_ln30_reg_761">4, 0, 4, 0</column>
<column name="ti_fu_184">4, 0, 4, 0</column>
<column name="tj_fu_188">4, 0, 4, 0</column>
<column name="tmp_3_reg_778">4, 0, 8, 4</column>
<column name="trunc_ln1_reg_714">62, 0, 62, 0</column>
<column name="trunc_ln2_reg_720">62, 0, 62, 0</column>
<column name="trunc_ln_reg_708">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
