
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2860.516 ; gain = 0.023 ; free physical = 5418 ; free virtual = 8745
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/course-lab_2/axi_master_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.516 ; gain = 0.000 ; free physical = 5364 ; free virtual = 8691
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8185
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3143.312 ; gain = 218.797 ; free physical = 4115 ; free virtual = 7442
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_n11_maxi_0_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_fir_n11_maxi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_n11_maxi_0_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_fir_n11_maxi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_fir_n11_maxi_0_0' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_fir_n11_maxi_0_0' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_fir_n11_maxi_0_0' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7023] instance 'fir_n11_maxi_0' of module 'design_1_fir_n11_maxi_0_0' has 55 connections declared, but only 52 given [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:526]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1170]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1170]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1302]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1302]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1712]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1712]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1129]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1129]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:526]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:399]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/.Xil/Vivado-8133-ubuntu2004/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 124 connections declared, but only 117 given [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:406]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3209.250 ; gain = 284.734 ; free physical = 4153 ; free virtual = 7481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3227.062 ; gain = 302.547 ; free physical = 4153 ; free virtual = 7481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3227.062 ; gain = 302.547 ; free physical = 4153 ; free virtual = 7481
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3227.062 ; gain = 0.000 ; free physical = 4153 ; free virtual = 7481
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3260.883 ; gain = 0.000 ; free physical = 4092 ; free virtual = 7420
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0_in_context.xdc] for cell 'design_1_i/fir_n11_maxi_0'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0_in_context.xdc] for cell 'design_1_i/fir_n11_maxi_0'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3260.883 ; gain = 0.000 ; free physical = 4092 ; free virtual = 7420
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3260.883 ; gain = 0.000 ; free physical = 4092 ; free virtual = 7420
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3260.883 ; gain = 336.367 ; free physical = 4135 ; free virtual = 7463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3260.883 ; gain = 336.367 ; free physical = 4135 ; free virtual = 7463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fir_n11_maxi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3260.883 ; gain = 336.367 ; free physical = 4135 ; free virtual = 7463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 3260.883 ; gain = 336.367 ; free physical = 4135 ; free virtual = 7464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3260.883 ; gain = 336.367 ; free physical = 4135 ; free virtual = 7468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3694.016 ; gain = 769.500 ; free physical = 3566 ; free virtual = 6899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3694.016 ; gain = 769.500 ; free physical = 3566 ; free virtual = 6899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3715.062 ; gain = 790.547 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_fir_n11_maxi_0_0    |         1|
|8     |design_1_rst_ps8_0_99M_0     |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_smc           |     1|
|6     |design_1_fir_n11_maxi_0    |     1|
|7     |design_1_rst_ps8_0_99M     |     1|
|8     |design_1_xbar              |     1|
|9     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.000 ; gain = 796.484 ; free physical = 3547 ; free virtual = 6880
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3721.000 ; gain = 762.664 ; free physical = 3580 ; free virtual = 6913
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3721.008 ; gain = 796.484 ; free physical = 3580 ; free virtual = 6913
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3721.008 ; gain = 0.000 ; free physical = 3681 ; free virtual = 7014
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3755.656 ; gain = 0.000 ; free physical = 3628 ; free virtual = 6961
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 506ee8db
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 3761.594 ; gain = 901.078 ; free physical = 3795 ; free virtual = 7129
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/axi_master_vvd/axi_master_vvd.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 04:45:45 2023...
