17:07:28 INFO  : Registering command handlers for SDK TCF services
17:07:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
17:07:29 INFO  : XSCT server has started successfully.
17:07:29 INFO  : Successfully done setting XSCT server connection channel  
17:07:29 INFO  : Successfully done setting SDK workspace  
17:07:29 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
17:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:16:49 INFO  : 'fpga -state' command is executed.
17:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:49 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:16:49 INFO  : 'jtag frequency' command is executed.
17:16:49 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:49 INFO  : Context for 'APU' is selected.
17:16:49 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:49 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : 'stop' command is executed.
17:16:50 INFO  : 'ps7_init' command is executed.
17:16:50 INFO  : 'ps7_post_config' command is executed.
17:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:50 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:51 INFO  : Memory regions updated for context APU
17:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:51 INFO  : 'con' command is executed.
17:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:16:51 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:17:56 INFO  : Disconnected from the channel tcfchan#1.
17:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:57 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:17:57 INFO  : 'jtag frequency' command is executed.
17:17:57 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:57 INFO  : Context for 'APU' is selected.
17:17:57 INFO  : System reset is completed.
17:18:00 INFO  : 'after 3000' command is executed.
17:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:18:05 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:05 INFO  : Context for 'APU' is selected.
17:18:06 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:06 INFO  : Context for 'APU' is selected.
17:18:06 INFO  : 'ps7_init' command is executed.
17:18:06 INFO  : 'ps7_post_config' command is executed.
17:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:07 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:07 INFO  : Memory regions updated for context APU
17:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:07 INFO  : 'con' command is executed.
17:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:18:07 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:19:06 INFO  : Disconnected from the channel tcfchan#2.
17:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:07 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:19:07 INFO  : 'jtag frequency' command is executed.
17:19:07 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:07 INFO  : Context for 'APU' is selected.
17:19:08 INFO  : System reset is completed.
17:19:11 INFO  : 'after 3000' command is executed.
17:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:19:15 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:15 INFO  : Context for 'APU' is selected.
17:19:16 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:16 INFO  : Context for 'APU' is selected.
17:19:16 INFO  : 'ps7_init' command is executed.
17:19:17 INFO  : 'ps7_post_config' command is executed.
17:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:17 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:17 INFO  : Memory regions updated for context APU
17:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:17 INFO  : 'con' command is executed.
17:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:19:17 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:19:50 INFO  : Disconnected from the channel tcfchan#3.
17:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:51 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:19:51 INFO  : 'jtag frequency' command is executed.
17:19:51 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:51 INFO  : Context for 'APU' is selected.
17:19:52 INFO  : System reset is completed.
17:19:55 INFO  : 'after 3000' command is executed.
17:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:19:59 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:59 INFO  : Context for 'APU' is selected.
17:20:00 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:00 INFO  : Context for 'APU' is selected.
17:20:01 INFO  : 'ps7_init' command is executed.
17:20:01 INFO  : 'ps7_post_config' command is executed.
17:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:01 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:01 INFO  : Memory regions updated for context APU
17:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:01 INFO  : 'con' command is executed.
17:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:20:01 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:20:28 INFO  : Disconnected from the channel tcfchan#4.
17:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:29 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:20:29 INFO  : 'jtag frequency' command is executed.
17:20:29 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:29 INFO  : Context for 'APU' is selected.
17:20:30 INFO  : System reset is completed.
17:20:33 INFO  : 'after 3000' command is executed.
17:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:20:37 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:37 INFO  : Context for 'APU' is selected.
17:20:38 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:38 INFO  : Context for 'APU' is selected.
17:20:38 INFO  : 'ps7_init' command is executed.
17:20:38 INFO  : 'ps7_post_config' command is executed.
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:39 INFO  : Memory regions updated for context APU
17:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:39 INFO  : 'con' command is executed.
17:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:20:39 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:20:54 INFO  : Disconnected from the channel tcfchan#5.
17:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:55 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:20:55 INFO  : 'jtag frequency' command is executed.
17:20:55 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:55 INFO  : Context for 'APU' is selected.
17:20:55 INFO  : System reset is completed.
17:20:58 INFO  : 'after 3000' command is executed.
17:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:21:03 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:03 INFO  : Context for 'APU' is selected.
17:21:04 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:04 INFO  : Context for 'APU' is selected.
17:21:04 INFO  : 'ps7_init' command is executed.
17:21:04 INFO  : 'ps7_post_config' command is executed.
17:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:05 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:05 INFO  : Memory regions updated for context APU
17:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:05 INFO  : 'con' command is executed.
17:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:21:05 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:21:20 INFO  : Disconnected from the channel tcfchan#6.
17:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:21 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:21:21 INFO  : 'jtag frequency' command is executed.
17:21:21 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:21 INFO  : Context for 'APU' is selected.
17:21:21 INFO  : System reset is completed.
17:21:24 INFO  : 'after 3000' command is executed.
17:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:21:29 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:29 INFO  : Context for 'APU' is selected.
17:21:30 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:30 INFO  : Context for 'APU' is selected.
17:21:30 INFO  : 'ps7_init' command is executed.
17:21:30 INFO  : 'ps7_post_config' command is executed.
17:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:31 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:31 INFO  : Memory regions updated for context APU
17:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:31 INFO  : 'con' command is executed.
17:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:21:31 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:21:42 INFO  : Disconnected from the channel tcfchan#7.
17:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:43 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:21:43 INFO  : 'jtag frequency' command is executed.
17:21:43 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:43 INFO  : Context for 'APU' is selected.
17:21:44 INFO  : System reset is completed.
17:21:47 INFO  : 'after 3000' command is executed.
17:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:21:51 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:51 INFO  : Context for 'APU' is selected.
17:21:52 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:52 INFO  : Context for 'APU' is selected.
17:21:53 INFO  : 'ps7_init' command is executed.
17:21:53 INFO  : 'ps7_post_config' command is executed.
17:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:53 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:53 INFO  : Memory regions updated for context APU
17:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:53 INFO  : 'con' command is executed.
17:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:21:53 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:22:13 INFO  : Disconnected from the channel tcfchan#8.
17:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:14 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:22:14 INFO  : 'jtag frequency' command is executed.
17:22:14 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:14 INFO  : Context for 'APU' is selected.
17:22:15 INFO  : System reset is completed.
17:22:18 INFO  : 'after 3000' command is executed.
17:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:22:22 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:22 INFO  : Context for 'APU' is selected.
17:22:23 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:23 INFO  : Context for 'APU' is selected.
17:22:24 INFO  : 'ps7_init' command is executed.
17:22:24 INFO  : 'ps7_post_config' command is executed.
17:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:24 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:24 INFO  : Memory regions updated for context APU
17:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:24 INFO  : 'con' command is executed.
17:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:22:24 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:22:35 INFO  : Disconnected from the channel tcfchan#9.
17:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:36 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:22:36 INFO  : 'jtag frequency' command is executed.
17:22:36 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:36 INFO  : Context for 'APU' is selected.
17:22:36 INFO  : System reset is completed.
17:22:39 INFO  : 'after 3000' command is executed.
17:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:22:44 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:44 INFO  : Context for 'APU' is selected.
17:22:45 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:45 INFO  : Context for 'APU' is selected.
17:22:45 INFO  : 'ps7_init' command is executed.
17:22:45 INFO  : 'ps7_post_config' command is executed.
17:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:46 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:46 INFO  : Memory regions updated for context APU
17:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:46 INFO  : 'con' command is executed.
17:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:22:46 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:28:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678962487526,  Project:1678961211849
17:28:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:28:47 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:28:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:51 INFO  : 
17:28:51 INFO  : Updating hardware inferred compiler options for ad9283.
17:28:51 INFO  : Clearing existing target manager status.
17:28:51 INFO  : Closing and re-opening the MSS file of ther project ad9283_bsp
17:28:52 INFO  : Closing and re-opening the MSS file of ther project ad9283_bsp
17:28:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:28:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:29:09 INFO  : Disconnected from the channel tcfchan#10.
17:29:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:10 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:29:10 INFO  : 'jtag frequency' command is executed.
17:29:10 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:10 INFO  : Context for 'APU' is selected.
17:29:10 INFO  : System reset is completed.
17:29:13 INFO  : 'after 3000' command is executed.
17:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:29:18 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:18 INFO  : Context for 'APU' is selected.
17:29:18 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:18 INFO  : Context for 'APU' is selected.
17:29:18 INFO  : 'ps7_init' command is executed.
17:29:18 INFO  : 'ps7_post_config' command is executed.
17:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:19 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:19 INFO  : Memory regions updated for context APU
17:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:19 INFO  : 'con' command is executed.
17:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:29:19 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:29:37 INFO  : Disconnected from the channel tcfchan#11.
17:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:38 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:29:38 INFO  : 'jtag frequency' command is executed.
17:29:38 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:38 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : System reset is completed.
17:29:42 INFO  : 'after 3000' command is executed.
17:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:29:46 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:46 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:47 INFO  : Context for 'APU' is selected.
17:29:48 INFO  : 'ps7_init' command is executed.
17:29:48 INFO  : 'ps7_post_config' command is executed.
17:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:48 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:48 INFO  : Memory regions updated for context APU
17:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:48 INFO  : 'con' command is executed.
17:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:29:48 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:24:01 INFO  : Disconnected from the channel tcfchan#12.
23:41:59 INFO  : Registering command handlers for SDK TCF services
23:42:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
23:42:02 INFO  : XSCT server has started successfully.
23:42:04 INFO  : Successfully done setting XSCT server connection channel  
23:42:04 INFO  : Successfully done setting SDK workspace  
23:42:04 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
23:42:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:24 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
00:06:24 INFO  : 'jtag frequency' command is executed.
00:06:24 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:24 INFO  : Context for 'APU' is selected.
00:06:24 INFO  : System reset is completed.
00:06:27 INFO  : 'after 3000' command is executed.
00:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
00:06:32 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:32 INFO  : Context for 'APU' is selected.
00:06:32 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:32 INFO  : Context for 'APU' is selected.
00:06:32 INFO  : 'ps7_init' command is executed.
00:06:32 INFO  : 'ps7_post_config' command is executed.
00:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:33 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:33 INFO  : Memory regions updated for context APU
00:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:33 INFO  : 'con' command is executed.
00:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

00:06:33 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
00:06:53 INFO  : Disconnected from the channel tcfchan#1.
00:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:54 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
00:06:54 INFO  : 'jtag frequency' command is executed.
00:06:54 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:54 INFO  : Context for 'APU' is selected.
00:06:54 INFO  : System reset is completed.
00:06:57 INFO  : 'after 3000' command is executed.
00:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
00:07:02 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:07:02 INFO  : Context for 'APU' is selected.
00:07:03 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:03 INFO  : Context for 'APU' is selected.
00:07:03 INFO  : 'ps7_init' command is executed.
00:07:04 INFO  : 'ps7_post_config' command is executed.
00:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:04 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:04 INFO  : Memory regions updated for context APU
00:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:04 INFO  : 'con' command is executed.
00:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

00:07:04 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
00:11:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678986689811,  Project:1678962487526
00:11:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:12:20 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:12:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:12:23 INFO  : 
00:12:24 INFO  : Updating hardware inferred compiler options for ad9283.
00:12:24 INFO  : Clearing existing target manager status.
00:16:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678986957280,  Project:1678986689811
00:16:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:16:24 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:16:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:16:27 INFO  : 
00:16:28 INFO  : Updating hardware inferred compiler options for ad9283.
00:16:28 INFO  : Clearing existing target manager status.
00:17:10 INFO  : Disconnected from the channel tcfchan#2.
00:17:23 INFO  : Registering command handlers for SDK TCF services
00:17:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
00:17:26 INFO  : XSCT server has started successfully.
00:17:26 INFO  : Successfully done setting XSCT server connection channel  
00:17:26 INFO  : Successfully done setting SDK workspace  
00:17:26 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
00:17:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:07 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
00:18:07 INFO  : 'jtag frequency' command is executed.
00:18:07 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:07 INFO  : Context for 'APU' is selected.
00:18:07 INFO  : System reset is completed.
00:18:10 INFO  : 'after 3000' command is executed.
00:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
00:18:15 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:18:15 INFO  : Context for 'APU' is selected.
00:18:15 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:15 INFO  : Context for 'APU' is selected.
00:18:15 INFO  : 'ps7_init' command is executed.
00:18:15 INFO  : 'ps7_post_config' command is executed.
00:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:16 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:16 INFO  : Memory regions updated for context APU
00:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:16 INFO  : 'con' command is executed.
00:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

00:18:16 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
00:54:56 INFO  : Disconnected from the channel tcfchan#1.
00:57:54 INFO  : Registering command handlers for SDK TCF services
00:57:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
00:57:56 INFO  : XSCT server has started successfully.
00:57:56 INFO  : Successfully done setting XSCT server connection channel  
00:57:56 INFO  : Successfully done setting SDK workspace  
00:57:56 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
00:57:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:57:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678989396460,  Project:1678986957280
00:57:59 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
00:57:59 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:58:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:58:03 INFO  : 
00:58:04 INFO  : Updating hardware inferred compiler options for ad9283.
00:58:04 INFO  : Clearing existing target manager status.
00:59:45 INFO  : Registering command handlers for SDK TCF services
00:59:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
00:59:48 INFO  : XSCT server has started successfully.
00:59:48 INFO  : Successfully done setting XSCT server connection channel  
00:59:48 INFO  : Successfully done setting SDK workspace  
00:59:48 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
00:59:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:09 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:00:09 INFO  : 'jtag frequency' command is executed.
01:00:09 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:09 INFO  : Context for 'APU' is selected.
01:00:10 INFO  : System reset is completed.
01:00:13 INFO  : 'after 3000' command is executed.
01:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:00:17 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:17 INFO  : Context for 'APU' is selected.
01:00:18 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:18 INFO  : Context for 'APU' is selected.
01:00:18 INFO  : 'ps7_init' command is executed.
01:00:18 INFO  : 'ps7_post_config' command is executed.
01:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:19 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:19 INFO  : Memory regions updated for context APU
01:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:19 INFO  : 'con' command is executed.
01:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:00:19 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:01:43 INFO  : Disconnected from the channel tcfchan#1.
01:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:44 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:01:44 INFO  : 'jtag frequency' command is executed.
01:01:44 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:44 INFO  : Context for 'APU' is selected.
01:01:45 INFO  : System reset is completed.
01:01:48 INFO  : 'after 3000' command is executed.
01:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:01:52 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:01:52 INFO  : Context for 'APU' is selected.
01:01:53 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:53 INFO  : Context for 'APU' is selected.
01:01:53 INFO  : 'ps7_init' command is executed.
01:01:53 INFO  : 'ps7_post_config' command is executed.
01:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:54 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:54 INFO  : Memory regions updated for context APU
01:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:54 INFO  : 'con' command is executed.
01:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:01:54 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:02:16 INFO  : Disconnected from the channel tcfchan#2.
01:13:28 INFO  : Registering command handlers for SDK TCF services
01:13:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:13:30 INFO  : XSCT server has started successfully.
01:13:30 INFO  : Successfully done setting XSCT server connection channel  
01:13:30 INFO  : Successfully done setting SDK workspace  
01:13:30 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:13:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:13:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678990356868,  Project:1678989396460
01:13:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:13:33 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:13:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:13:37 INFO  : 
01:13:38 INFO  : Updating hardware inferred compiler options for ad9283.
01:13:38 INFO  : Clearing existing target manager status.
01:14:01 INFO  : Registering command handlers for SDK TCF services
01:14:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:14:03 INFO  : XSCT server has started successfully.
01:14:03 INFO  : Successfully done setting XSCT server connection channel  
01:14:03 INFO  : Successfully done setting SDK workspace  
01:14:03 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:14:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:42 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:14:42 INFO  : 'jtag frequency' command is executed.
01:14:42 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:42 INFO  : Context for 'APU' is selected.
01:14:42 INFO  : System reset is completed.
01:14:45 INFO  : 'after 3000' command is executed.
01:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:14:50 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:14:50 INFO  : Context for 'APU' is selected.
01:14:50 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:50 INFO  : Context for 'APU' is selected.
01:14:51 INFO  : 'ps7_init' command is executed.
01:14:51 INFO  : 'ps7_post_config' command is executed.
01:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:51 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:51 INFO  : Memory regions updated for context APU
01:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:51 INFO  : 'con' command is executed.
01:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:14:51 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:28:02 INFO  : Disconnected from the channel tcfchan#1.
01:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:04 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:28:04 INFO  : 'jtag frequency' command is executed.
01:28:04 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:04 INFO  : Context for 'APU' is selected.
01:28:04 INFO  : System reset is completed.
01:28:07 INFO  : 'after 3000' command is executed.
01:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:28:12 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:12 INFO  : Context for 'APU' is selected.
01:28:13 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:13 INFO  : Context for 'APU' is selected.
01:28:13 INFO  : 'ps7_init' command is executed.
01:28:13 INFO  : 'ps7_post_config' command is executed.
01:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:14 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:14 INFO  : Memory regions updated for context APU
01:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:14 INFO  : 'con' command is executed.
01:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:28:14 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:28:46 INFO  : Disconnected from the channel tcfchan#2.
01:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:47 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:28:47 INFO  : 'jtag frequency' command is executed.
01:28:47 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:47 INFO  : Context for 'APU' is selected.
01:28:48 INFO  : System reset is completed.
01:28:51 INFO  : 'after 3000' command is executed.
01:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:28:55 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:56 INFO  : Context for 'APU' is selected.
01:28:56 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:56 INFO  : Context for 'APU' is selected.
01:28:57 INFO  : 'ps7_init' command is executed.
01:28:57 INFO  : 'ps7_post_config' command is executed.
01:28:57 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:57 INFO  : 'jtag frequency' command is executed.
01:28:57 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:57 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:57 INFO  : Context for 'APU' is selected.
01:28:57 INFO  : Memory regions updated for context APU
01:28:58 INFO  : System reset is completed.
01:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:01 INFO  : 'after 3000' command is executed.
01:29:01 INFO  : 'con' command is executed.
01:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:29:01 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:29:05 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:05 INFO  : Context for 'APU' is selected.
01:29:05 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:05 INFO  : Context for 'APU' is selected.
01:29:06 INFO  : 'ps7_init' command is executed.
01:29:06 INFO  : 'ps7_post_config' command is executed.
01:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:06 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:06 INFO  : Memory regions updated for context APU
01:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:07 INFO  : 'con' command is executed.
01:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:29:07 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:29:10 INFO  : Disconnected from the channel tcfchan#3.
01:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:11 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:29:11 INFO  : 'jtag frequency' command is executed.
01:29:11 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:11 INFO  : Context for 'APU' is selected.
01:29:11 INFO  : System reset is completed.
01:29:14 INFO  : 'after 3000' command is executed.
01:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:29:19 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:19 INFO  : Context for 'APU' is selected.
01:29:20 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:20 INFO  : Context for 'APU' is selected.
01:29:20 INFO  : 'ps7_init' command is executed.
01:29:20 INFO  : 'ps7_post_config' command is executed.
01:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:20 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:21 INFO  : Memory regions updated for context APU
01:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:21 INFO  : 'con' command is executed.
01:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:29:21 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:38:53 INFO  : Disconnected from the channel tcfchan#4.
01:42:29 INFO  : Registering command handlers for SDK TCF services
01:42:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:42:32 INFO  : XSCT server has started successfully.
01:42:32 INFO  : Successfully done setting XSCT server connection channel  
01:42:32 INFO  : Successfully done setting SDK workspace  
01:42:32 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:42:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:42:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678992065189,  Project:1678990356868
01:42:34 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:42:34 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:42:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:42:38 INFO  : 
01:42:39 INFO  : Updating hardware inferred compiler options for ad9283.
01:42:39 INFO  : Clearing existing target manager status.
01:43:04 INFO  : Registering command handlers for SDK TCF services
01:43:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:43:06 INFO  : XSCT server has started successfully.
01:43:06 INFO  : Successfully done setting XSCT server connection channel  
01:43:06 INFO  : Successfully done setting SDK workspace  
01:43:06 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:43:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:39 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:43:39 INFO  : 'jtag frequency' command is executed.
01:43:39 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:39 INFO  : Context for 'APU' is selected.
01:43:39 INFO  : System reset is completed.
01:43:42 INFO  : 'after 3000' command is executed.
01:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:43:47 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:43:47 INFO  : Context for 'APU' is selected.
01:43:47 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:47 INFO  : Context for 'APU' is selected.
01:43:47 INFO  : 'ps7_init' command is executed.
01:43:47 INFO  : 'ps7_post_config' command is executed.
01:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:48 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:48 INFO  : Memory regions updated for context APU
01:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:48 INFO  : 'con' command is executed.
01:43:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:43:48 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:44:29 INFO  : Disconnected from the channel tcfchan#1.
01:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:37 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:44:37 INFO  : 'jtag frequency' command is executed.
01:44:37 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:37 INFO  : Context for 'APU' is selected.
01:44:37 INFO  : System reset is completed.
01:44:40 INFO  : 'after 3000' command is executed.
01:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:44:45 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:44:45 INFO  : Context for 'APU' is selected.
01:44:46 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:46 INFO  : Context for 'APU' is selected.
01:44:46 INFO  : 'ps7_init' command is executed.
01:44:46 INFO  : 'ps7_post_config' command is executed.
01:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:47 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:47 INFO  : Memory regions updated for context APU
01:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:47 INFO  : 'con' command is executed.
01:44:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:44:47 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:44:56 INFO  : Disconnected from the channel tcfchan#2.
01:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:57 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:44:57 INFO  : 'jtag frequency' command is executed.
01:44:57 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:57 INFO  : Context for 'APU' is selected.
01:44:57 INFO  : System reset is completed.
01:45:00 INFO  : 'after 3000' command is executed.
01:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:45:05 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:05 INFO  : Context for 'APU' is selected.
01:45:06 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:06 INFO  : Context for 'APU' is selected.
01:45:06 INFO  : 'ps7_init' command is executed.
01:45:06 INFO  : 'ps7_post_config' command is executed.
01:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:07 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:07 INFO  : Memory regions updated for context APU
01:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:07 INFO  : 'con' command is executed.
01:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:45:07 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:03:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678993411110,  Project:1678992065189
02:03:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:04:03 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:04:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:04:06 INFO  : 
02:04:07 INFO  : Updating hardware inferred compiler options for ad9283.
02:04:07 INFO  : Clearing existing target manager status.
02:04:18 INFO  : Disconnected from the channel tcfchan#3.
02:04:29 INFO  : Registering command handlers for SDK TCF services
02:04:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:04:31 INFO  : XSCT server has started successfully.
02:04:31 INFO  : Successfully done setting XSCT server connection channel  
02:04:31 INFO  : Successfully done setting SDK workspace  
02:04:31 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:04:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:06 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:05:06 INFO  : 'jtag frequency' command is executed.
02:05:06 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:06 INFO  : Context for 'APU' is selected.
02:05:06 INFO  : System reset is completed.
02:05:09 INFO  : 'after 3000' command is executed.
02:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:05:14 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:05:14 INFO  : Context for 'APU' is selected.
02:05:14 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:14 INFO  : Context for 'APU' is selected.
02:05:15 INFO  : 'ps7_init' command is executed.
02:05:15 INFO  : 'ps7_post_config' command is executed.
02:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:15 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:15 INFO  : Memory regions updated for context APU
02:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:15 INFO  : 'con' command is executed.
02:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:05:15 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:05:35 INFO  : Disconnected from the channel tcfchan#1.
17:34:49 INFO  : Registering command handlers for SDK TCF services
17:34:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
17:34:51 INFO  : XSCT server has started successfully.
17:34:51 INFO  : Successfully done setting XSCT server connection channel  
17:34:51 INFO  : Successfully done setting SDK workspace  
17:34:51 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
17:34:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:34:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679048075692,  Project:1678993411110
17:34:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
17:34:54 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:34:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:34:58 INFO  : 
17:34:59 INFO  : Updating hardware inferred compiler options for ad9283.
17:34:59 INFO  : Clearing existing target manager status.
17:36:37 INFO  : Registering command handlers for SDK TCF services
17:36:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
17:36:39 INFO  : XSCT server has started successfully.
17:36:40 INFO  : Successfully done setting XSCT server connection channel  
17:36:40 INFO  : Successfully done setting SDK workspace  
17:36:40 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
17:36:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:11 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:37:11 INFO  : 'jtag frequency' command is executed.
17:37:11 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:11 INFO  : Context for 'APU' is selected.
17:37:11 INFO  : System reset is completed.
17:37:14 INFO  : 'after 3000' command is executed.
17:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:37:19 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:19 INFO  : Context for 'APU' is selected.
17:37:19 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:19 INFO  : 'ps7_init' command is executed.
17:37:19 INFO  : 'ps7_post_config' command is executed.
17:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:20 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:20 INFO  : Memory regions updated for context APU
17:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:20 INFO  : 'con' command is executed.
17:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:37:20 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:37:52 INFO  : Disconnected from the channel tcfchan#1.
17:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:53 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
17:37:53 INFO  : 'jtag frequency' command is executed.
17:37:53 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:53 INFO  : Context for 'APU' is selected.
17:37:53 INFO  : System reset is completed.
17:37:56 INFO  : 'after 3000' command is executed.
17:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
17:38:01 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:01 INFO  : Context for 'APU' is selected.
17:38:02 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:02 INFO  : Context for 'APU' is selected.
17:38:02 INFO  : 'ps7_init' command is executed.
17:38:02 INFO  : 'ps7_post_config' command is executed.
17:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:02 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:03 INFO  : Memory regions updated for context APU
17:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:03 INFO  : 'con' command is executed.
17:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

17:38:03 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
17:38:28 INFO  : Disconnected from the channel tcfchan#2.
18:09:22 INFO  : Registering command handlers for SDK TCF services
18:09:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:09:24 INFO  : XSCT server has started successfully.
18:09:24 INFO  : Successfully done setting XSCT server connection channel  
18:09:24 INFO  : Successfully done setting SDK workspace  
18:09:24 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:09:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:09:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679051332518,  Project:1679048075692
18:09:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:09:27 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:09:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:09:31 INFO  : 
18:09:32 INFO  : Updating hardware inferred compiler options for ad9283.
18:09:32 INFO  : Clearing existing target manager status.
18:09:54 INFO  : Registering command handlers for SDK TCF services
18:09:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:09:56 INFO  : XSCT server has started successfully.
18:09:56 INFO  : Successfully done setting XSCT server connection channel  
18:09:56 INFO  : Successfully done setting SDK workspace  
18:09:56 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:09:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:19 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:10:19 INFO  : 'jtag frequency' command is executed.
18:10:19 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:19 INFO  : Context for 'APU' is selected.
18:10:19 INFO  : System reset is completed.
18:10:22 INFO  : 'after 3000' command is executed.
18:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:10:27 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:27 INFO  : Context for 'APU' is selected.
18:10:27 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:27 INFO  : Context for 'APU' is selected.
18:10:27 INFO  : 'ps7_init' command is executed.
18:10:27 INFO  : 'ps7_post_config' command is executed.
18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:28 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:28 INFO  : Memory regions updated for context APU
18:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:28 INFO  : 'con' command is executed.
18:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:10:28 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:10:40 INFO  : Disconnected from the channel tcfchan#1.
18:14:30 INFO  : Registering command handlers for SDK TCF services
18:14:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:14:33 INFO  : XSCT server has started successfully.
18:14:33 INFO  : Successfully done setting XSCT server connection channel  
18:14:33 INFO  : Successfully done setting SDK workspace  
18:14:33 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:14:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:14:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679051642809,  Project:1679051332518
18:14:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:14:35 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:14:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:14:40 INFO  : 
18:14:41 INFO  : Updating hardware inferred compiler options for ad9283.
18:14:41 INFO  : Clearing existing target manager status.
18:14:59 INFO  : Registering command handlers for SDK TCF services
18:15:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:15:02 INFO  : XSCT server has started successfully.
18:15:02 INFO  : Successfully done setting XSCT server connection channel  
18:15:02 INFO  : Successfully done setting SDK workspace  
18:15:02 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:15:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:20 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:15:20 INFO  : 'jtag frequency' command is executed.
18:15:20 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:20 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : System reset is completed.
18:15:23 INFO  : 'after 3000' command is executed.
18:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:15:28 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:15:28 INFO  : Context for 'APU' is selected.
18:15:28 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:28 INFO  : Context for 'APU' is selected.
18:15:28 INFO  : 'ps7_init' command is executed.
18:15:28 INFO  : 'ps7_post_config' command is executed.
18:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:29 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:29 INFO  : Memory regions updated for context APU
18:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:29 INFO  : 'con' command is executed.
18:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:15:29 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:17:25 INFO  : Disconnected from the channel tcfchan#1.
18:22:45 INFO  : Registering command handlers for SDK TCF services
18:22:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:22:47 INFO  : XSCT server has started successfully.
18:22:47 INFO  : Successfully done setting XSCT server connection channel  
18:22:47 INFO  : Successfully done setting SDK workspace  
18:22:47 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:22:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:05 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:23:05 INFO  : 'jtag frequency' command is executed.
18:23:05 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : System reset is completed.
18:23:08 INFO  : 'after 3000' command is executed.
18:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:23:13 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:13 INFO  : Context for 'APU' is selected.
18:23:13 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:13 INFO  : Context for 'APU' is selected.
18:23:13 INFO  : 'ps7_init' command is executed.
18:23:13 INFO  : 'ps7_post_config' command is executed.
18:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:14 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:14 INFO  : Memory regions updated for context APU
18:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:14 INFO  : 'con' command is executed.
18:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:23:14 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:23:28 INFO  : Disconnected from the channel tcfchan#1.
18:23:58 INFO  : Registering command handlers for SDK TCF services
18:23:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:23:59 INFO  : XSCT server has started successfully.
18:23:59 INFO  : Successfully done setting XSCT server connection channel  
18:24:00 INFO  : Successfully done setting SDK workspace  
18:24:00 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:24:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:24:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679052070300,  Project:1679051642809
18:24:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:24:02 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:24:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:24:07 INFO  : 
18:24:08 INFO  : Updating hardware inferred compiler options for ad9283.
18:24:08 INFO  : Clearing existing target manager status.
18:24:35 INFO  : Registering command handlers for SDK TCF services
18:24:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:24:37 INFO  : XSCT server has started successfully.
18:24:37 INFO  : Successfully done setting XSCT server connection channel  
18:24:37 INFO  : Successfully done setting SDK workspace  
18:24:37 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:24:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:57 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:24:57 INFO  : 'jtag frequency' command is executed.
18:24:57 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:57 INFO  : Context for 'APU' is selected.
18:24:57 INFO  : System reset is completed.
18:25:00 INFO  : 'after 3000' command is executed.
18:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:25:05 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:05 INFO  : Context for 'APU' is selected.
18:25:05 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:05 INFO  : Context for 'APU' is selected.
18:25:05 INFO  : 'ps7_init' command is executed.
18:25:05 INFO  : 'ps7_post_config' command is executed.
18:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:05 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:06 INFO  : Memory regions updated for context APU
18:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:06 INFO  : 'con' command is executed.
18:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:25:06 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:25:31 INFO  : Disconnected from the channel tcfchan#1.
18:28:26 INFO  : Registering command handlers for SDK TCF services
18:28:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:28:29 INFO  : XSCT server has started successfully.
18:28:29 INFO  : Successfully done setting XSCT server connection channel  
18:28:29 INFO  : Successfully done setting SDK workspace  
18:28:29 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:28:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:28:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679052449771,  Project:1679052070300
18:28:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:28:31 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:28:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:28:36 INFO  : 
18:28:36 INFO  : Updating hardware inferred compiler options for ad9283.
18:28:36 INFO  : Clearing existing target manager status.
18:28:54 INFO  : Registering command handlers for SDK TCF services
18:28:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:28:57 INFO  : XSCT server has started successfully.
18:28:57 INFO  : Successfully done setting XSCT server connection channel  
18:28:57 INFO  : Successfully done setting SDK workspace  
18:28:57 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:28:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:29:11 INFO  : Registering command handlers for SDK TCF services
18:29:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:29:14 INFO  : XSCT server has started successfully.
18:29:14 INFO  : Successfully done setting XSCT server connection channel  
18:29:14 INFO  : Successfully done setting SDK workspace  
18:29:14 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:29:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:56 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:29:56 INFO  : 'jtag frequency' command is executed.
18:29:56 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:56 INFO  : Context for 'APU' is selected.
18:29:56 INFO  : System reset is completed.
18:29:59 INFO  : 'after 3000' command is executed.
18:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:30:04 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:04 INFO  : Context for 'APU' is selected.
18:30:04 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:04 INFO  : Context for 'APU' is selected.
18:30:04 INFO  : 'ps7_init' command is executed.
18:30:04 INFO  : 'ps7_post_config' command is executed.
18:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:04 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:05 INFO  : Memory regions updated for context APU
18:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:05 INFO  : 'con' command is executed.
18:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:30:05 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:32:53 INFO  : Disconnected from the channel tcfchan#1.
18:37:14 INFO  : Registering command handlers for SDK TCF services
18:37:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:37:16 INFO  : XSCT server has started successfully.
18:37:16 INFO  : Successfully done setting XSCT server connection channel  
18:37:16 INFO  : Successfully done setting SDK workspace  
18:37:16 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:37:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:37:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679052955170,  Project:1679052449771
18:37:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:37:19 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:37:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:37:23 INFO  : 
18:37:24 INFO  : Updating hardware inferred compiler options for ad9283.
18:37:24 INFO  : Clearing existing target manager status.
18:37:42 INFO  : Registering command handlers for SDK TCF services
18:37:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:37:45 INFO  : XSCT server has started successfully.
18:37:45 INFO  : Successfully done setting XSCT server connection channel  
18:37:45 INFO  : Successfully done setting SDK workspace  
18:37:45 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:37:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:03 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:38:03 INFO  : 'jtag frequency' command is executed.
18:38:03 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:03 INFO  : Context for 'APU' is selected.
18:38:03 INFO  : System reset is completed.
18:38:06 INFO  : 'after 3000' command is executed.
18:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:38:11 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:11 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:11 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : 'ps7_init' command is executed.
18:38:11 INFO  : 'ps7_post_config' command is executed.
18:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:12 INFO  : Memory regions updated for context APU
18:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : 'con' command is executed.
18:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:38:12 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:39:14 INFO  : Disconnected from the channel tcfchan#1.
18:47:20 INFO  : Registering command handlers for SDK TCF services
18:47:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:47:22 INFO  : XSCT server has started successfully.
18:47:22 INFO  : Successfully done setting XSCT server connection channel  
18:47:22 INFO  : Successfully done setting SDK workspace  
18:47:22 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:47:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:43 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:47:43 INFO  : 'jtag frequency' command is executed.
18:47:43 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:43 INFO  : Context for 'APU' is selected.
18:47:43 INFO  : System reset is completed.
18:47:47 INFO  : 'after 3000' command is executed.
18:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:47:51 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:51 INFO  : Context for 'APU' is selected.
18:47:51 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:51 INFO  : Context for 'APU' is selected.
18:47:52 INFO  : 'ps7_init' command is executed.
18:47:52 INFO  : 'ps7_post_config' command is executed.
18:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:52 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:52 INFO  : Memory regions updated for context APU
18:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:52 INFO  : 'con' command is executed.
18:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:47:52 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:48:17 INFO  : Disconnected from the channel tcfchan#1.
18:51:56 INFO  : Registering command handlers for SDK TCF services
18:51:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:51:58 INFO  : XSCT server has started successfully.
18:51:58 INFO  : Successfully done setting XSCT server connection channel  
18:51:58 INFO  : Successfully done setting SDK workspace  
18:51:58 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:51:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:52:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679053879727,  Project:1679052955170
18:52:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:52:01 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:52:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:52:06 INFO  : 
18:52:06 INFO  : Updating hardware inferred compiler options for ad9283.
18:52:06 INFO  : Clearing existing target manager status.
18:52:38 INFO  : Registering command handlers for SDK TCF services
18:52:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:52:40 INFO  : XSCT server has started successfully.
18:52:40 INFO  : Successfully done setting XSCT server connection channel  
18:52:40 INFO  : Successfully done setting SDK workspace  
18:52:40 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:52:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:05 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:53:05 INFO  : 'jtag frequency' command is executed.
18:53:05 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:05 INFO  : Context for 'APU' is selected.
18:53:05 INFO  : System reset is completed.
18:53:08 INFO  : 'after 3000' command is executed.
18:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:53:13 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:13 INFO  : Context for 'APU' is selected.
18:53:13 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:13 INFO  : Context for 'APU' is selected.
18:53:13 INFO  : 'ps7_init' command is executed.
18:53:13 INFO  : 'ps7_post_config' command is executed.
18:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:14 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:14 INFO  : Memory regions updated for context APU
18:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:14 INFO  : 'con' command is executed.
18:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:53:14 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
18:53:28 INFO  : Disconnected from the channel tcfchan#1.
18:57:42 INFO  : Registering command handlers for SDK TCF services
18:57:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:57:45 INFO  : XSCT server has started successfully.
18:57:45 INFO  : Successfully done setting XSCT server connection channel  
18:57:45 INFO  : Successfully done setting SDK workspace  
18:57:45 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:57:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:57:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679054201955,  Project:1679053879727
18:57:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:57:47 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:57:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:57:52 INFO  : 
18:57:53 INFO  : Updating hardware inferred compiler options for ad9283.
18:57:53 INFO  : Clearing existing target manager status.
18:58:34 INFO  : Registering command handlers for SDK TCF services
18:58:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
18:58:36 INFO  : XSCT server has started successfully.
18:58:36 INFO  : Successfully done setting XSCT server connection channel  
18:58:36 INFO  : Successfully done setting SDK workspace  
18:58:36 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
18:58:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:25 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
18:59:25 INFO  : 'jtag frequency' command is executed.
18:59:25 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:25 INFO  : Context for 'APU' is selected.
18:59:25 INFO  : System reset is completed.
18:59:28 INFO  : 'after 3000' command is executed.
18:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
18:59:33 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:33 INFO  : Context for 'APU' is selected.
18:59:33 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:33 INFO  : Context for 'APU' is selected.
18:59:33 INFO  : 'ps7_init' command is executed.
18:59:33 INFO  : 'ps7_post_config' command is executed.
18:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:34 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:34 INFO  : Memory regions updated for context APU
18:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:34 INFO  : 'con' command is executed.
18:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

18:59:34 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:02:22 INFO  : Disconnected from the channel tcfchan#1.
19:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:24 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:02:24 INFO  : 'jtag frequency' command is executed.
19:02:24 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:24 INFO  : Context for 'APU' is selected.
19:02:24 INFO  : System reset is completed.
19:02:27 INFO  : 'after 3000' command is executed.
19:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:02:32 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:32 INFO  : Context for 'APU' is selected.
19:02:32 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:32 INFO  : Context for 'APU' is selected.
19:02:33 INFO  : 'ps7_init' command is executed.
19:02:33 INFO  : 'ps7_post_config' command is executed.
19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:33 INFO  : Memory regions updated for context APU
19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : 'con' command is executed.
19:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:02:33 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:04:15 INFO  : Disconnected from the channel tcfchan#2.
19:10:11 INFO  : Registering command handlers for SDK TCF services
19:10:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:10:13 INFO  : XSCT server has started successfully.
19:10:13 INFO  : Successfully done setting XSCT server connection channel  
19:10:13 INFO  : Successfully done setting SDK workspace  
19:10:13 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:10:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:10:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679054963937,  Project:1679054201955
19:10:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:10:16 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:10:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:10:21 INFO  : 
19:10:21 INFO  : Updating hardware inferred compiler options for ad9283.
19:10:21 INFO  : Clearing existing target manager status.
19:10:37 INFO  : Registering command handlers for SDK TCF services
19:10:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:10:39 INFO  : XSCT server has started successfully.
19:10:40 INFO  : Successfully done setting XSCT server connection channel  
19:10:40 INFO  : Successfully done setting SDK workspace  
19:10:40 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:10:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:58 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:10:58 INFO  : 'jtag frequency' command is executed.
19:10:58 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:58 INFO  : Context for 'APU' is selected.
19:10:58 INFO  : System reset is completed.
19:11:01 INFO  : 'after 3000' command is executed.
19:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:11:06 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:06 INFO  : Context for 'APU' is selected.
19:11:06 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:06 INFO  : Context for 'APU' is selected.
19:11:06 INFO  : 'ps7_init' command is executed.
19:11:06 INFO  : 'ps7_post_config' command is executed.
19:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:07 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:07 INFO  : Memory regions updated for context APU
19:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:07 INFO  : 'con' command is executed.
19:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:11:07 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:12:47 INFO  : Disconnected from the channel tcfchan#1.
19:34:55 INFO  : Registering command handlers for SDK TCF services
19:34:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:34:57 INFO  : XSCT server has started successfully.
19:34:57 INFO  : Successfully done setting XSCT server connection channel  
19:34:57 INFO  : Successfully done setting SDK workspace  
19:34:58 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:34:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:35:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679055839324,  Project:1679054963937
19:35:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:35:00 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:35:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:35:05 INFO  : 
19:35:05 INFO  : Updating hardware inferred compiler options for ad9283.
19:35:05 INFO  : Clearing existing target manager status.
19:35:29 INFO  : Registering command handlers for SDK TCF services
19:35:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:35:31 INFO  : XSCT server has started successfully.
19:35:31 INFO  : Successfully done setting XSCT server connection channel  
19:35:31 INFO  : Successfully done setting SDK workspace  
19:35:31 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:35:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:49 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:35:49 INFO  : 'jtag frequency' command is executed.
19:35:49 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:49 INFO  : Context for 'APU' is selected.
19:35:49 INFO  : System reset is completed.
19:35:52 INFO  : 'after 3000' command is executed.
19:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:35:57 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:35:57 INFO  : Context for 'APU' is selected.
19:35:57 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:57 INFO  : Context for 'APU' is selected.
19:35:57 INFO  : 'ps7_init' command is executed.
19:35:57 INFO  : 'ps7_post_config' command is executed.
19:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:57 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:57 INFO  : Memory regions updated for context APU
19:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:58 INFO  : 'con' command is executed.
19:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:35:58 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:40:43 INFO  : Disconnected from the channel tcfchan#1.
19:47:51 INFO  : Registering command handlers for SDK TCF services
19:47:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:47:54 INFO  : XSCT server has started successfully.
19:47:54 INFO  : Successfully done setting XSCT server connection channel  
19:47:54 INFO  : Successfully done setting SDK workspace  
19:47:54 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:47:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:47:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679057243251,  Project:1679055839324
19:47:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:47:57 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:47:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:48:01 INFO  : 
19:48:02 INFO  : Updating hardware inferred compiler options for ad9283.
19:48:02 INFO  : Clearing existing target manager status.
19:48:30 INFO  : Registering command handlers for SDK TCF services
19:48:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:48:32 INFO  : XSCT server has started successfully.
19:48:32 INFO  : Successfully done setting XSCT server connection channel  
19:48:32 INFO  : Successfully done setting SDK workspace  
19:48:32 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:48:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:53 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:48:53 INFO  : 'jtag frequency' command is executed.
19:48:53 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:53 INFO  : Context for 'APU' is selected.
19:48:53 INFO  : System reset is completed.
19:48:56 INFO  : 'after 3000' command is executed.
19:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:49:01 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:01 INFO  : Context for 'APU' is selected.
19:49:01 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:01 INFO  : Context for 'APU' is selected.
19:49:01 INFO  : 'ps7_init' command is executed.
19:49:01 INFO  : 'ps7_post_config' command is executed.
19:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:02 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:02 INFO  : Memory regions updated for context APU
19:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:02 INFO  : 'con' command is executed.
19:49:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:49:02 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:52:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679057550071,  Project:1679057243251
19:52:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:53:23 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:53:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:53:26 INFO  : 
19:53:27 INFO  : Updating hardware inferred compiler options for ad9283.
19:53:27 INFO  : Clearing existing target manager status.
19:53:44 INFO  : Disconnected from the channel tcfchan#1.
19:53:53 INFO  : Registering command handlers for SDK TCF services
19:53:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:53:56 INFO  : XSCT server has started successfully.
19:53:56 INFO  : Successfully done setting XSCT server connection channel  
19:53:56 INFO  : Successfully done setting SDK workspace  
19:53:56 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
19:53:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:13 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:54:13 INFO  : 'jtag frequency' command is executed.
19:54:13 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:13 INFO  : Context for 'APU' is selected.
19:54:14 INFO  : System reset is completed.
19:54:17 INFO  : 'after 3000' command is executed.
19:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:54:21 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:54:21 INFO  : Context for 'APU' is selected.
19:54:21 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:21 INFO  : Context for 'APU' is selected.
19:54:22 INFO  : 'ps7_init' command is executed.
19:54:22 INFO  : 'ps7_post_config' command is executed.
19:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:22 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:22 INFO  : Memory regions updated for context APU
19:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:22 INFO  : 'con' command is executed.
19:54:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:54:22 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
19:54:57 INFO  : Disconnected from the channel tcfchan#1.
19:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:58 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
19:54:58 INFO  : 'jtag frequency' command is executed.
19:54:58 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:59 INFO  : Context for 'APU' is selected.
19:54:59 INFO  : System reset is completed.
19:55:02 INFO  : 'after 3000' command is executed.
19:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
19:55:06 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:55:06 INFO  : Context for 'APU' is selected.
19:55:07 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:07 INFO  : Context for 'APU' is selected.
19:55:08 INFO  : 'ps7_init' command is executed.
19:55:08 INFO  : 'ps7_post_config' command is executed.
19:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:08 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:08 INFO  : Memory regions updated for context APU
19:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:08 INFO  : 'con' command is executed.
19:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

19:55:08 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:01:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679058054455,  Project:1679057550071
20:01:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:01:28 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:01:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:01:31 INFO  : 
20:01:32 INFO  : Updating hardware inferred compiler options for ad9283.
20:01:32 INFO  : Clearing existing target manager status.
20:01:45 INFO  : Disconnected from the channel tcfchan#2.
20:01:55 INFO  : Registering command handlers for SDK TCF services
20:01:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
20:01:58 INFO  : XSCT server has started successfully.
20:01:58 INFO  : Successfully done setting XSCT server connection channel  
20:01:58 INFO  : Successfully done setting SDK workspace  
20:01:58 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
20:01:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:20 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:02:20 INFO  : 'jtag frequency' command is executed.
20:02:20 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:20 INFO  : Context for 'APU' is selected.
20:02:21 INFO  : System reset is completed.
20:02:24 INFO  : 'after 3000' command is executed.
20:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:02:28 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:28 INFO  : Context for 'APU' is selected.
20:02:28 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:28 INFO  : Context for 'APU' is selected.
20:02:29 INFO  : 'ps7_init' command is executed.
20:02:29 INFO  : 'ps7_post_config' command is executed.
20:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:29 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:29 INFO  : Memory regions updated for context APU
20:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:29 INFO  : 'con' command is executed.
20:02:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:02:29 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:03:50 INFO  : Disconnected from the channel tcfchan#1.
20:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:51 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:03:51 INFO  : 'jtag frequency' command is executed.
20:03:51 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:51 INFO  : Context for 'APU' is selected.
20:03:52 INFO  : System reset is completed.
20:03:55 INFO  : 'after 3000' command is executed.
20:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:03:59 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:59 INFO  : Context for 'APU' is selected.
20:04:00 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:00 INFO  : Context for 'APU' is selected.
20:04:01 INFO  : 'ps7_init' command is executed.
20:04:01 INFO  : 'ps7_post_config' command is executed.
20:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:01 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:01 INFO  : Memory regions updated for context APU
20:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:01 INFO  : 'con' command is executed.
20:04:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:04:01 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:09:04 INFO  : Disconnected from the channel tcfchan#2.
20:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:05 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:09:05 INFO  : 'jtag frequency' command is executed.
20:09:05 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:05 INFO  : Context for 'APU' is selected.
20:09:05 INFO  : System reset is completed.
20:09:08 INFO  : 'after 3000' command is executed.
20:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:09:13 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:13 INFO  : Context for 'APU' is selected.
20:09:13 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:13 INFO  : Context for 'APU' is selected.
20:09:14 INFO  : 'ps7_init' command is executed.
20:09:14 INFO  : 'ps7_post_config' command is executed.
20:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:14 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:14 INFO  : Memory regions updated for context APU
20:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:15 INFO  : 'con' command is executed.
20:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:09:15 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:11:21 INFO  : Disconnected from the channel tcfchan#3.
20:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:22 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:11:22 INFO  : 'jtag frequency' command is executed.
20:11:22 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:22 INFO  : Context for 'APU' is selected.
20:11:23 INFO  : System reset is completed.
20:11:26 INFO  : 'after 3000' command is executed.
20:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:11:30 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:30 INFO  : Context for 'APU' is selected.
20:11:31 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:31 INFO  : Context for 'APU' is selected.
20:11:32 INFO  : 'ps7_init' command is executed.
20:11:32 INFO  : 'ps7_post_config' command is executed.
20:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:32 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:32 INFO  : Memory regions updated for context APU
20:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:32 INFO  : 'con' command is executed.
20:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:11:32 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:12:03 INFO  : Disconnected from the channel tcfchan#4.
20:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:05 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:12:05 INFO  : 'jtag frequency' command is executed.
20:12:05 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:05 INFO  : Context for 'APU' is selected.
20:12:05 INFO  : System reset is completed.
20:12:08 INFO  : 'after 3000' command is executed.
20:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:12:12 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:12 INFO  : Context for 'APU' is selected.
20:12:13 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:13 INFO  : Context for 'APU' is selected.
20:12:14 INFO  : 'ps7_init' command is executed.
20:12:14 INFO  : 'ps7_post_config' command is executed.
20:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:14 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:14 INFO  : Memory regions updated for context APU
20:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:14 INFO  : 'con' command is executed.
20:12:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:12:14 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:12:20 INFO  : Disconnected from the channel tcfchan#5.
20:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:22 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:12:22 INFO  : 'jtag frequency' command is executed.
20:12:22 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:22 INFO  : Context for 'APU' is selected.
20:12:22 INFO  : System reset is completed.
20:12:25 INFO  : 'after 3000' command is executed.
20:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:12:29 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:29 INFO  : Context for 'APU' is selected.
20:12:30 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:31 INFO  : Context for 'APU' is selected.
20:12:31 INFO  : 'ps7_init' command is executed.
20:12:31 INFO  : 'ps7_post_config' command is executed.
20:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:31 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:31 INFO  : Memory regions updated for context APU
20:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:32 INFO  : 'con' command is executed.
20:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:12:32 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:13:35 INFO  : Disconnected from the channel tcfchan#6.
20:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:36 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:13:36 INFO  : 'jtag frequency' command is executed.
20:13:36 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:36 INFO  : Context for 'APU' is selected.
20:13:37 INFO  : System reset is completed.
20:13:40 INFO  : 'after 3000' command is executed.
20:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:13:44 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:44 INFO  : Context for 'APU' is selected.
20:13:45 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:45 INFO  : Context for 'APU' is selected.
20:13:46 INFO  : 'ps7_init' command is executed.
20:13:46 INFO  : 'ps7_post_config' command is executed.
20:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:46 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:46 INFO  : Memory regions updated for context APU
20:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:46 INFO  : 'con' command is executed.
20:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:13:46 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:19:07 INFO  : Disconnected from the channel tcfchan#7.
20:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:08 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:19:08 INFO  : 'jtag frequency' command is executed.
20:19:08 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:08 INFO  : Context for 'APU' is selected.
20:19:08 INFO  : System reset is completed.
20:19:11 INFO  : 'after 3000' command is executed.
20:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:19:16 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:16 INFO  : Context for 'APU' is selected.
20:19:17 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:17 INFO  : Context for 'APU' is selected.
20:19:17 INFO  : 'ps7_init' command is executed.
20:19:17 INFO  : 'ps7_post_config' command is executed.
20:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:18 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:18 INFO  : Memory regions updated for context APU
20:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:18 INFO  : 'con' command is executed.
20:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:19:18 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
20:20:42 INFO  : Disconnected from the channel tcfchan#8.
20:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:43 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
20:20:43 INFO  : 'jtag frequency' command is executed.
20:20:43 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:43 INFO  : Context for 'APU' is selected.
20:20:43 INFO  : System reset is completed.
20:20:46 INFO  : 'after 3000' command is executed.
20:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
20:20:51 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:51 INFO  : Context for 'APU' is selected.
20:20:52 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:52 INFO  : Context for 'APU' is selected.
20:20:52 INFO  : 'ps7_init' command is executed.
20:20:52 INFO  : 'ps7_post_config' command is executed.
20:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:53 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:53 INFO  : Memory regions updated for context APU
20:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:53 INFO  : 'con' command is executed.
20:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

20:20:53 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
21:15:44 INFO  : Disconnected from the channel tcfchan#9.
21:18:33 INFO  : Registering command handlers for SDK TCF services
21:18:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:18:36 INFO  : XSCT server has started successfully.
21:18:36 INFO  : Successfully done setting XSCT server connection channel  
21:18:36 INFO  : Successfully done setting SDK workspace  
21:18:36 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:18:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:18:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679062688954,  Project:1679058054455
21:18:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:18:39 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:18:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:18:43 INFO  : 
21:18:44 INFO  : Updating hardware inferred compiler options for ad9283.
21:18:44 INFO  : Clearing existing target manager status.
21:18:57 INFO  : Registering command handlers for SDK TCF services
21:18:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:19:00 INFO  : XSCT server has started successfully.
21:19:00 INFO  : Successfully done setting XSCT server connection channel  
21:19:00 INFO  : Successfully done setting SDK workspace  
21:19:00 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:19:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:19 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
21:19:19 INFO  : 'jtag frequency' command is executed.
21:19:19 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:19 INFO  : Context for 'APU' is selected.
21:19:19 INFO  : System reset is completed.
21:19:22 INFO  : 'after 3000' command is executed.
21:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
21:19:27 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:27 INFO  : Context for 'APU' is selected.
21:19:27 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:27 INFO  : Context for 'APU' is selected.
21:19:27 INFO  : 'ps7_init' command is executed.
21:19:27 INFO  : 'ps7_post_config' command is executed.
21:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:28 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:28 INFO  : Memory regions updated for context APU
21:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:28 INFO  : 'con' command is executed.
21:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

21:19:28 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
21:25:01 INFO  : Disconnected from the channel tcfchan#1.
21:27:16 INFO  : Registering command handlers for SDK TCF services
21:27:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:27:19 INFO  : XSCT server has started successfully.
21:27:19 INFO  : Successfully done setting XSCT server connection channel  
21:27:19 INFO  : Successfully done setting SDK workspace  
21:27:19 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:27:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:27:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679063155337,  Project:1679062688954
21:27:21 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:27:21 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:27:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:27:26 INFO  : 
21:27:27 INFO  : Updating hardware inferred compiler options for ad9283.
21:27:27 INFO  : Clearing existing target manager status.
21:28:31 INFO  : Registering command handlers for SDK TCF services
21:28:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:28:33 INFO  : XSCT server has started successfully.
21:28:33 INFO  : Successfully done setting XSCT server connection channel  
21:28:33 INFO  : Successfully done setting SDK workspace  
21:28:33 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:28:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:59 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
21:28:59 INFO  : 'jtag frequency' command is executed.
21:28:59 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:59 INFO  : Context for 'APU' is selected.
21:28:59 INFO  : System reset is completed.
21:29:02 INFO  : 'after 3000' command is executed.
21:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
21:29:07 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:07 INFO  : Context for 'APU' is selected.
21:29:07 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:07 INFO  : Context for 'APU' is selected.
21:29:07 INFO  : 'ps7_init' command is executed.
21:29:07 INFO  : 'ps7_post_config' command is executed.
21:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:07 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:08 INFO  : Memory regions updated for context APU
21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : 'con' command is executed.
21:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

21:29:08 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
21:47:20 INFO  : Disconnected from the channel tcfchan#1.
21:49:43 INFO  : Registering command handlers for SDK TCF services
21:49:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:49:46 INFO  : XSCT server has started successfully.
21:49:46 INFO  : Successfully done setting XSCT server connection channel  
21:49:46 INFO  : Successfully done setting SDK workspace  
21:49:46 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:49:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:49:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679064551522,  Project:1679063155337
21:49:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:49:49 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:49:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:53 INFO  : 
21:49:54 INFO  : Updating hardware inferred compiler options for ad9283.
21:49:54 INFO  : Clearing existing target manager status.
21:50:11 INFO  : Registering command handlers for SDK TCF services
21:50:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
21:50:13 INFO  : XSCT server has started successfully.
21:50:13 INFO  : Successfully done setting XSCT server connection channel  
21:50:13 INFO  : Successfully done setting SDK workspace  
21:50:13 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
21:50:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:33 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
21:50:33 INFO  : 'jtag frequency' command is executed.
21:50:33 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:33 INFO  : Context for 'APU' is selected.
21:50:33 INFO  : System reset is completed.
21:50:36 INFO  : 'after 3000' command is executed.
21:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
21:50:41 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:41 INFO  : Context for 'APU' is selected.
21:50:41 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:41 INFO  : Context for 'APU' is selected.
21:50:41 INFO  : 'ps7_init' command is executed.
21:50:41 INFO  : 'ps7_post_config' command is executed.
21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:42 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:42 INFO  : Memory regions updated for context APU
21:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:42 INFO  : 'con' command is executed.
21:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

21:50:42 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
21:51:06 INFO  : Disconnected from the channel tcfchan#1.
21:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:07 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
21:51:07 INFO  : 'jtag frequency' command is executed.
21:51:07 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:07 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : System reset is completed.
21:51:11 INFO  : 'after 3000' command is executed.
21:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
21:51:15 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:15 INFO  : Context for 'APU' is selected.
21:51:16 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:16 INFO  : Context for 'APU' is selected.
21:51:16 INFO  : 'ps7_init' command is executed.
21:51:16 INFO  : 'ps7_post_config' command is executed.
21:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:17 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:17 INFO  : Memory regions updated for context APU
21:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:17 INFO  : 'con' command is executed.
21:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

21:51:17 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
21:51:20 INFO  : Disconnected from the channel tcfchan#2.
22:05:35 INFO  : Registering command handlers for SDK TCF services
22:05:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:05:37 INFO  : XSCT server has started successfully.
22:05:37 INFO  : Successfully done setting XSCT server connection channel  
22:05:37 INFO  : Successfully done setting SDK workspace  
22:05:37 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:05:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:05:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679065476507,  Project:1679064551522
22:05:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:05:40 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:05:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:05:44 INFO  : 
22:05:45 INFO  : Updating hardware inferred compiler options for ad9283.
22:05:45 INFO  : Clearing existing target manager status.
22:06:02 INFO  : Registering command handlers for SDK TCF services
22:06:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:06:05 INFO  : XSCT server has started successfully.
22:06:05 INFO  : Successfully done setting XSCT server connection channel  
22:06:05 INFO  : Successfully done setting SDK workspace  
22:06:05 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:06:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:25 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:06:25 INFO  : 'jtag frequency' command is executed.
22:06:25 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:25 INFO  : Context for 'APU' is selected.
22:06:25 INFO  : System reset is completed.
22:06:28 INFO  : 'after 3000' command is executed.
22:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:06:33 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:33 INFO  : Context for 'APU' is selected.
22:06:33 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:33 INFO  : Context for 'APU' is selected.
22:06:33 INFO  : 'ps7_init' command is executed.
22:06:33 INFO  : 'ps7_post_config' command is executed.
22:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:34 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:34 INFO  : Memory regions updated for context APU
22:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:34 INFO  : 'con' command is executed.
22:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:06:34 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:27:36 INFO  : Disconnected from the channel tcfchan#1.
22:27:58 INFO  : Registering command handlers for SDK TCF services
22:27:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:28:00 INFO  : XSCT server has started successfully.
22:28:00 INFO  : Successfully done setting XSCT server connection channel  
22:28:00 INFO  : Successfully done setting SDK workspace  
22:28:00 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:28:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:28:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679066798613,  Project:1679065476507
22:28:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:28:03 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:28:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:28:07 INFO  : 
22:28:08 INFO  : Updating hardware inferred compiler options for ad9283.
22:28:08 INFO  : Clearing existing target manager status.
22:28:38 INFO  : Registering command handlers for SDK TCF services
22:28:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:28:40 INFO  : XSCT server has started successfully.
22:28:40 INFO  : Successfully done setting XSCT server connection channel  
22:28:40 INFO  : Successfully done setting SDK workspace  
22:28:40 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:28:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:09 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:29:09 INFO  : 'jtag frequency' command is executed.
22:29:09 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:10 INFO  : Context for 'APU' is selected.
22:29:10 INFO  : System reset is completed.
22:29:13 INFO  : 'after 3000' command is executed.
22:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:29:17 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:17 INFO  : Context for 'APU' is selected.
22:29:17 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:18 INFO  : Context for 'APU' is selected.
22:29:18 INFO  : 'ps7_init' command is executed.
22:29:18 INFO  : 'ps7_post_config' command is executed.
22:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:18 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:18 INFO  : Memory regions updated for context APU
22:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:19 INFO  : 'con' command is executed.
22:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:29:19 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:29:49 INFO  : Disconnected from the channel tcfchan#1.
22:43:08 INFO  : Registering command handlers for SDK TCF services
22:43:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:43:11 INFO  : XSCT server has started successfully.
22:43:11 INFO  : Successfully done setting XSCT server connection channel  
22:43:11 INFO  : Successfully done setting SDK workspace  
22:43:11 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:43:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:43:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679067666891,  Project:1679066798613
22:43:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:43:14 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:43:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:43:18 INFO  : 
22:43:19 INFO  : Updating hardware inferred compiler options for ad9283.
22:43:19 INFO  : Clearing existing target manager status.
22:43:49 INFO  : Registering command handlers for SDK TCF services
22:43:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:43:52 INFO  : XSCT server has started successfully.
22:43:52 INFO  : Successfully done setting XSCT server connection channel  
22:43:52 INFO  : Successfully done setting SDK workspace  
22:43:52 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:43:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:12 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:44:12 INFO  : 'jtag frequency' command is executed.
22:44:12 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:12 INFO  : Context for 'APU' is selected.
22:44:12 INFO  : System reset is completed.
22:44:15 INFO  : 'after 3000' command is executed.
22:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:44:19 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:20 INFO  : Context for 'APU' is selected.
22:44:20 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:44:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:20 INFO  : Context for 'APU' is selected.
22:44:20 INFO  : 'ps7_init' command is executed.
22:44:20 INFO  : 'ps7_post_config' command is executed.
22:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:20 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:20 INFO  : Memory regions updated for context APU
22:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:21 INFO  : 'con' command is executed.
22:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:44:21 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:51:51 INFO  : Disconnected from the channel tcfchan#1.
22:57:00 INFO  : Registering command handlers for SDK TCF services
22:57:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:57:02 INFO  : XSCT server has started successfully.
22:57:02 INFO  : Successfully done setting XSCT server connection channel  
22:57:02 INFO  : Successfully done setting SDK workspace  
22:57:02 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:57:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:57:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679068600094,  Project:1679067666891
22:57:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:57:05 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:57:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:57:09 INFO  : 
22:57:10 INFO  : Updating hardware inferred compiler options for ad9283.
22:57:10 INFO  : Clearing existing target manager status.
22:57:23 INFO  : Registering command handlers for SDK TCF services
22:57:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
22:57:25 INFO  : XSCT server has started successfully.
22:57:25 INFO  : Successfully done setting XSCT server connection channel  
22:57:25 INFO  : Successfully done setting SDK workspace  
22:57:25 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
22:57:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:44 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:57:44 INFO  : 'jtag frequency' command is executed.
22:57:44 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:45 INFO  : Context for 'APU' is selected.
22:57:45 INFO  : System reset is completed.
22:57:48 INFO  : 'after 3000' command is executed.
22:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:57:52 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:57:52 INFO  : Context for 'APU' is selected.
22:57:52 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:52 INFO  : Context for 'APU' is selected.
22:57:53 INFO  : 'ps7_init' command is executed.
22:57:53 INFO  : 'ps7_post_config' command is executed.
22:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:53 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:53 INFO  : Memory regions updated for context APU
22:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:53 INFO  : 'con' command is executed.
22:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:57:53 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:58:35 INFO  : Disconnected from the channel tcfchan#1.
22:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:36 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:58:36 INFO  : 'jtag frequency' command is executed.
22:58:36 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:36 INFO  : Context for 'APU' is selected.
22:58:36 INFO  : System reset is completed.
22:58:39 INFO  : 'after 3000' command is executed.
22:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:58:44 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:44 INFO  : Context for 'APU' is selected.
22:58:45 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:45 INFO  : Context for 'APU' is selected.
22:58:45 INFO  : 'ps7_init' command is executed.
22:58:45 INFO  : 'ps7_post_config' command is executed.
22:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:45 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:46 INFO  : Memory regions updated for context APU
22:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:46 INFO  : 'con' command is executed.
22:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:58:46 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:59:08 INFO  : Disconnected from the channel tcfchan#2.
22:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:09 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
22:59:09 INFO  : 'jtag frequency' command is executed.
22:59:09 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:09 INFO  : Context for 'APU' is selected.
22:59:09 INFO  : System reset is completed.
22:59:12 INFO  : 'after 3000' command is executed.
22:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
22:59:17 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:17 INFO  : Context for 'APU' is selected.
22:59:18 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:18 INFO  : Context for 'APU' is selected.
22:59:18 INFO  : 'ps7_init' command is executed.
22:59:18 INFO  : 'ps7_post_config' command is executed.
22:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:19 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:19 INFO  : Memory regions updated for context APU
22:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:19 INFO  : 'con' command is executed.
22:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

22:59:19 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
22:59:55 INFO  : Disconnected from the channel tcfchan#3.
01:35:08 INFO  : Registering command handlers for SDK TCF services
01:35:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:35:10 INFO  : XSCT server has started successfully.
01:35:10 INFO  : Successfully done setting XSCT server connection channel  
01:35:13 INFO  : Successfully done setting SDK workspace  
01:35:13 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:35:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:35:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679078012531,  Project:1679068600094
01:35:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:35:16 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:35:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:35:20 INFO  : 
01:35:21 INFO  : Updating hardware inferred compiler options for ad9283.
01:35:21 INFO  : Clearing existing target manager status.
01:35:39 INFO  : Registering command handlers for SDK TCF services
01:35:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:35:42 INFO  : XSCT server has started successfully.
01:35:42 INFO  : Successfully done setting XSCT server connection channel  
01:35:42 INFO  : Successfully done setting SDK workspace  
01:35:42 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:35:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:14 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:36:14 INFO  : 'jtag frequency' command is executed.
01:36:14 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:14 INFO  : Context for 'APU' is selected.
01:36:15 INFO  : System reset is completed.
01:36:18 INFO  : 'after 3000' command is executed.
01:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:36:22 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:22 INFO  : Context for 'APU' is selected.
01:36:22 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:22 INFO  : Context for 'APU' is selected.
01:36:23 INFO  : 'ps7_init' command is executed.
01:36:23 INFO  : 'ps7_post_config' command is executed.
01:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:23 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:23 INFO  : Memory regions updated for context APU
01:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:23 INFO  : 'con' command is executed.
01:36:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:36:23 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:37:23 INFO  : Disconnected from the channel tcfchan#1.
01:44:26 INFO  : Registering command handlers for SDK TCF services
01:44:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:44:28 INFO  : XSCT server has started successfully.
01:44:28 INFO  : Successfully done setting XSCT server connection channel  
01:44:28 INFO  : Successfully done setting SDK workspace  
01:44:28 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:44:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:44:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679078583712,  Project:1679078012531
01:44:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:44:31 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:44:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:44:35 INFO  : 
01:44:36 INFO  : Updating hardware inferred compiler options for ad9283.
01:44:36 INFO  : Clearing existing target manager status.
01:45:00 INFO  : Registering command handlers for SDK TCF services
01:45:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:45:02 INFO  : XSCT server has started successfully.
01:45:02 INFO  : Successfully done setting XSCT server connection channel  
01:45:02 INFO  : Successfully done setting SDK workspace  
01:45:02 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
01:45:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:20 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:45:20 INFO  : 'jtag frequency' command is executed.
01:45:20 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:20 INFO  : Context for 'APU' is selected.
01:45:20 INFO  : System reset is completed.
01:45:23 INFO  : 'after 3000' command is executed.
01:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:45:28 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:28 INFO  : Context for 'APU' is selected.
01:45:28 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:28 INFO  : Context for 'APU' is selected.
01:45:28 INFO  : 'ps7_init' command is executed.
01:45:28 INFO  : 'ps7_post_config' command is executed.
01:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:28 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:29 INFO  : Memory regions updated for context APU
01:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:29 INFO  : 'con' command is executed.
01:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:45:29 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:45:48 INFO  : Disconnected from the channel tcfchan#1.
01:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:49 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
01:45:49 INFO  : 'jtag frequency' command is executed.
01:45:49 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:49 INFO  : Context for 'APU' is selected.
01:45:50 INFO  : System reset is completed.
01:45:53 INFO  : 'after 3000' command is executed.
01:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
01:45:57 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:57 INFO  : Context for 'APU' is selected.
01:45:58 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:58 INFO  : Context for 'APU' is selected.
01:45:58 INFO  : 'ps7_init' command is executed.
01:45:58 INFO  : 'ps7_post_config' command is executed.
01:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:59 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:59 INFO  : Memory regions updated for context APU
01:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:59 INFO  : 'con' command is executed.
01:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

01:45:59 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
01:46:15 INFO  : Disconnected from the channel tcfchan#2.
02:06:22 INFO  : Registering command handlers for SDK TCF services
02:06:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:06:25 INFO  : XSCT server has started successfully.
02:06:25 INFO  : Successfully done setting XSCT server connection channel  
02:06:25 INFO  : Successfully done setting SDK workspace  
02:06:25 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:06:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:06:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679079955210,  Project:1679078583712
02:06:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:06:27 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:06:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:06:31 INFO  : 
02:06:32 INFO  : Updating hardware inferred compiler options for ad9283.
02:06:32 INFO  : Clearing existing target manager status.
02:06:55 INFO  : Registering command handlers for SDK TCF services
02:06:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:06:57 INFO  : XSCT server has started successfully.
02:06:57 INFO  : Successfully done setting XSCT server connection channel  
02:06:57 INFO  : Successfully done setting SDK workspace  
02:06:57 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:06:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:17 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:07:17 INFO  : 'jtag frequency' command is executed.
02:07:17 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:17 INFO  : Context for 'APU' is selected.
02:07:17 INFO  : System reset is completed.
02:07:20 INFO  : 'after 3000' command is executed.
02:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:07:25 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:07:25 INFO  : Context for 'APU' is selected.
02:07:25 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:25 INFO  : Context for 'APU' is selected.
02:07:25 INFO  : 'ps7_init' command is executed.
02:07:25 INFO  : 'ps7_post_config' command is executed.
02:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:26 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:26 INFO  : Memory regions updated for context APU
02:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:26 INFO  : 'con' command is executed.
02:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:07:26 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:33:23 INFO  : Disconnected from the channel tcfchan#1.
02:34:23 INFO  : Registering command handlers for SDK TCF services
02:34:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:34:26 INFO  : XSCT server has started successfully.
02:34:28 INFO  : Successfully done setting XSCT server connection channel  
02:34:28 INFO  : Successfully done setting SDK workspace  
02:34:28 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:34:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:34:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679081605302,  Project:1679079955210
02:34:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:34:32 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:34:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:34:36 INFO  : 
02:34:37 INFO  : Updating hardware inferred compiler options for ad9283.
02:34:37 INFO  : Clearing existing target manager status.
02:35:00 INFO  : Registering command handlers for SDK TCF services
02:35:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:35:03 INFO  : XSCT server has started successfully.
02:35:03 INFO  : Successfully done setting XSCT server connection channel  
02:35:03 INFO  : Successfully done setting SDK workspace  
02:35:03 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:35:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:25 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:35:25 INFO  : 'jtag frequency' command is executed.
02:35:25 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:25 INFO  : Context for 'APU' is selected.
02:35:26 INFO  : System reset is completed.
02:35:29 INFO  : 'after 3000' command is executed.
02:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:35:33 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:35:33 INFO  : Context for 'APU' is selected.
02:35:33 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:33 INFO  : Context for 'APU' is selected.
02:35:34 INFO  : 'ps7_init' command is executed.
02:35:34 INFO  : 'ps7_post_config' command is executed.
02:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:34 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:34 INFO  : Memory regions updated for context APU
02:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:34 INFO  : 'con' command is executed.
02:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:35:34 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:36:29 INFO  : Disconnected from the channel tcfchan#1.
02:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:30 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:36:30 INFO  : 'jtag frequency' command is executed.
02:36:30 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:30 INFO  : Context for 'APU' is selected.
02:36:31 INFO  : System reset is completed.
02:36:34 INFO  : 'after 3000' command is executed.
02:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:36:38 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:36:38 INFO  : Context for 'APU' is selected.
02:36:39 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:39 INFO  : Context for 'APU' is selected.
02:36:40 INFO  : 'ps7_init' command is executed.
02:36:40 INFO  : 'ps7_post_config' command is executed.
02:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:40 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:40 INFO  : Memory regions updated for context APU
02:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:40 INFO  : 'con' command is executed.
02:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:36:40 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:37:42 INFO  : Disconnected from the channel tcfchan#2.
02:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:43 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:37:43 INFO  : 'jtag frequency' command is executed.
02:37:43 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:43 INFO  : Context for 'APU' is selected.
02:37:43 INFO  : System reset is completed.
02:37:46 INFO  : 'after 3000' command is executed.
02:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:37:51 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:37:51 INFO  : Context for 'APU' is selected.
02:37:52 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:52 INFO  : Context for 'APU' is selected.
02:37:52 INFO  : 'ps7_init' command is executed.
02:37:52 INFO  : 'ps7_post_config' command is executed.
02:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:53 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:53 INFO  : Memory regions updated for context APU
02:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:53 INFO  : 'con' command is executed.
02:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:37:53 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:38:12 INFO  : Disconnected from the channel tcfchan#3.
02:48:12 INFO  : Registering command handlers for SDK TCF services
02:48:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:48:13 INFO  : XSCT server has started successfully.
02:48:13 INFO  : Successfully done setting XSCT server connection channel  
02:48:13 INFO  : Successfully done setting SDK workspace  
02:48:13 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:48:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:48:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679082442898,  Project:1679081605302
02:48:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:48:16 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:48:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:48:20 INFO  : 
02:48:21 INFO  : Updating hardware inferred compiler options for ad9283.
02:48:21 INFO  : Clearing existing target manager status.
02:48:38 INFO  : Registering command handlers for SDK TCF services
02:48:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:48:40 INFO  : XSCT server has started successfully.
02:48:40 INFO  : Successfully done setting XSCT server connection channel  
02:48:40 INFO  : Successfully done setting SDK workspace  
02:48:40 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:48:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:02 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:49:02 INFO  : 'jtag frequency' command is executed.
02:49:02 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:49:02 INFO  : Context for 'APU' is selected.
02:49:02 INFO  : System reset is completed.
02:49:05 INFO  : 'after 3000' command is executed.
02:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:49:10 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:49:10 INFO  : Context for 'APU' is selected.
02:49:10 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:49:10 INFO  : Context for 'APU' is selected.
02:49:10 INFO  : 'ps7_init' command is executed.
02:49:10 INFO  : 'ps7_post_config' command is executed.
02:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:10 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:49:11 INFO  : Memory regions updated for context APU
02:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:11 INFO  : 'con' command is executed.
02:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:49:11 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:49:49 INFO  : Disconnected from the channel tcfchan#1.
02:54:03 INFO  : Registering command handlers for SDK TCF services
02:54:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:54:06 INFO  : XSCT server has started successfully.
02:54:06 INFO  : Successfully done setting XSCT server connection channel  
02:54:06 INFO  : Successfully done setting SDK workspace  
02:54:06 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:54:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:54:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679082807298,  Project:1679082442898
02:54:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:54:08 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:54:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:54:13 INFO  : 
02:54:14 INFO  : Updating hardware inferred compiler options for ad9283.
02:54:14 INFO  : Clearing existing target manager status.
02:54:28 INFO  : Registering command handlers for SDK TCF services
02:54:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:54:31 INFO  : XSCT server has started successfully.
02:54:31 INFO  : Successfully done setting XSCT server connection channel  
02:54:31 INFO  : Successfully done setting SDK workspace  
02:54:31 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:54:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:53 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
02:54:53 INFO  : 'jtag frequency' command is executed.
02:54:53 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:53 INFO  : Context for 'APU' is selected.
02:54:53 INFO  : System reset is completed.
02:54:56 INFO  : 'after 3000' command is executed.
02:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
02:55:01 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:55:01 INFO  : Context for 'APU' is selected.
02:55:01 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:01 INFO  : Context for 'APU' is selected.
02:55:01 INFO  : 'ps7_init' command is executed.
02:55:01 INFO  : 'ps7_post_config' command is executed.
02:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:02 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:02 INFO  : Memory regions updated for context APU
02:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:02 INFO  : 'con' command is executed.
02:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

02:55:02 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
02:55:26 INFO  : Disconnected from the channel tcfchan#1.
02:59:41 INFO  : Registering command handlers for SDK TCF services
02:59:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
02:59:44 INFO  : XSCT server has started successfully.
02:59:44 INFO  : Successfully done setting XSCT server connection channel  
02:59:44 INFO  : Successfully done setting SDK workspace  
02:59:44 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:59:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:59:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679083160558,  Project:1679082807298
02:59:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
02:59:46 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:59:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:59:51 INFO  : 
02:59:51 INFO  : Updating hardware inferred compiler options for ad9283.
02:59:51 INFO  : Clearing existing target manager status.
03:00:06 INFO  : Registering command handlers for SDK TCF services
03:00:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
03:00:09 INFO  : XSCT server has started successfully.
03:00:09 INFO  : Successfully done setting XSCT server connection channel  
03:00:09 INFO  : Successfully done setting SDK workspace  
03:00:09 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
03:00:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:27 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
03:00:27 INFO  : 'jtag frequency' command is executed.
03:00:27 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:27 INFO  : Context for 'APU' is selected.
03:00:28 INFO  : System reset is completed.
03:00:31 INFO  : 'after 3000' command is executed.
03:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
03:00:35 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:35 INFO  : Context for 'APU' is selected.
03:00:35 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:35 INFO  : Context for 'APU' is selected.
03:00:36 INFO  : 'ps7_init' command is executed.
03:00:36 INFO  : 'ps7_post_config' command is executed.
03:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:36 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:36 INFO  : Memory regions updated for context APU
03:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:36 INFO  : 'con' command is executed.
03:00:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

03:00:36 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
03:03:54 INFO  : Disconnected from the channel tcfchan#1.
03:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:56 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
03:03:56 INFO  : 'jtag frequency' command is executed.
03:03:56 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:56 INFO  : Context for 'APU' is selected.
03:03:56 INFO  : System reset is completed.
03:03:59 INFO  : 'after 3000' command is executed.
03:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
03:04:03 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:04:04 INFO  : Context for 'APU' is selected.
03:04:04 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
03:04:04 INFO  : Context for 'APU' is selected.
03:04:05 INFO  : 'ps7_init' command is executed.
03:04:05 INFO  : 'ps7_post_config' command is executed.
03:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:05 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
03:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

03:04:05 INFO  : Memory regions updated for context APU
03:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:05 INFO  : 'con' command is executed.
03:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

03:04:05 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
03:21:43 INFO  : Disconnected from the channel tcfchan#2.
03:24:26 INFO  : Registering command handlers for SDK TCF services
03:24:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
03:24:29 INFO  : XSCT server has started successfully.
03:24:29 INFO  : Successfully done setting XSCT server connection channel  
03:24:29 INFO  : Successfully done setting SDK workspace  
03:24:29 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
03:24:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:24:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679084615619,  Project:1679083160558
03:24:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
03:24:31 INFO  : Copied contents of C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:24:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:24:36 INFO  : 
03:24:36 INFO  : Updating hardware inferred compiler options for ad9283.
03:24:36 INFO  : Clearing existing target manager status.
03:25:02 INFO  : Registering command handlers for SDK TCF services
03:25:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
03:25:04 INFO  : XSCT server has started successfully.
03:25:04 INFO  : Successfully done setting XSCT server connection channel  
03:25:04 INFO  : Successfully done setting SDK workspace  
03:25:04 INFO  : Processing command line option -hwspec C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper.hdf.
03:25:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:20 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
03:25:20 INFO  : 'jtag frequency' command is executed.
03:25:20 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:20 INFO  : Context for 'APU' is selected.
03:25:21 INFO  : System reset is completed.
03:25:24 INFO  : 'after 3000' command is executed.
03:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
03:25:28 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:25:28 INFO  : Context for 'APU' is selected.
03:25:28 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:28 INFO  : Context for 'APU' is selected.
03:25:29 INFO  : 'ps7_init' command is executed.
03:25:29 INFO  : 'ps7_post_config' command is executed.
03:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:29 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:29 INFO  : Memory regions updated for context APU
03:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:29 INFO  : 'con' command is executed.
03:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

03:25:29 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
03:26:47 INFO  : Disconnected from the channel tcfchan#1.
03:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:48 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
03:26:48 INFO  : 'jtag frequency' command is executed.
03:26:48 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:26:48 INFO  : Context for 'APU' is selected.
03:26:48 INFO  : System reset is completed.
03:26:51 INFO  : 'after 3000' command is executed.
03:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
03:26:56 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:26:56 INFO  : Context for 'APU' is selected.
03:26:57 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:57 INFO  : Context for 'APU' is selected.
03:26:57 INFO  : 'ps7_init' command is executed.
03:26:57 INFO  : 'ps7_post_config' command is executed.
03:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:58 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:58 INFO  : Memory regions updated for context APU
03:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:58 INFO  : 'con' command is executed.
03:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

03:26:58 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
03:29:13 INFO  : Disconnected from the channel tcfchan#2.
03:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:14 INFO  : Jtag cable 'Platform Cable USB 13724327082d01' is selected.
03:29:14 INFO  : 'jtag frequency' command is executed.
03:29:14 INFO  : Sourcing of 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:29:14 INFO  : Context for 'APU' is selected.
03:29:15 INFO  : System reset is completed.
03:29:18 INFO  : 'after 3000' command is executed.
03:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1' command is executed.
03:29:22 INFO  : FPGA configured successfully with bitstream "C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:29:22 INFO  : Context for 'APU' is selected.
03:29:23 INFO  : Hardware design information is loaded from 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:23 INFO  : Context for 'APU' is selected.
03:29:24 INFO  : 'ps7_init' command is executed.
03:29:24 INFO  : 'ps7_post_config' command is executed.
03:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:24 INFO  : The application 'C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13724327082d01" && level==0} -index 1
fpga -file C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
loadhw -hw C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
dow C:/Programming/samplecode/FPGA/ExpansionModules/AD9283ADCExpansionModule/project_2/project_2.sdk/ad9283/Debug/ad9283.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:24 INFO  : Memory regions updated for context APU
03:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:24 INFO  : 'con' command is executed.
03:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13724327082d01"} -index 0
con
----------------End of Script----------------

03:29:24 INFO  : Launch script is exported to file 'C:\Programming\samplecode\FPGA\ExpansionModules\AD9283ADCExpansionModule\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ad9283.elf_on_local.tcl'
