Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 11 02:14:18 2025
| Host         : archLaptop running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   424 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              45 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2562 |          866 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                  Enable Signal                                 |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  internalClk_BUFG | ClockGenerator/currentlyDebugging0_out                                         | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_3                                      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/writeFromALU_EnReg                                              | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/parityBitRegister                      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/writeAddressBackEnReg                                           | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/buttonStable7_out                      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/buttonDown3_out                        | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/programmingModeShiftReg                                         | resetBtn_IBUF          |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/writeFromALU_EnReg_reg_6                                      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/writeFromALU_EnReg_reg_3                                      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/delayReg                                                        | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg10_out                                        | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[7]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[6]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[5]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[4]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[3]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[2]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[1]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/currentlyHaltingReg                                           | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[0]                     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/rxStable                               | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG |                                                                                |                        |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_3[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | ClockGenerator/useCPSR_EnReg                                                   | CPU_Core_inst/CU/AR[0] |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_2[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState[2]_i_1_n_0 | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_3[0]                                   | CPU_Core_inst/CU/reset |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_4[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/procState                                                     | CPU_Core_inst/CU/AR[0] |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_4[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_1[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_0[0]                                   | CPU_Core_inst/CU/reset |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_1[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_0[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_2[0]                                   | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsTransmitted                   | CPU_Core_inst/CU/reset |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regWritePtr               | CPU_Core_inst/CU/reset |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr                | CPU_Core_inst/CU/reset |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/CPSR_Reg                                                      | CPU_Core_inst/CU/AR[0] |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_writePtr               | CPU_Core_inst/CU/reset |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/sourceRegisterNumberReg                                       | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_regReadPtr[3]_i_1_n_0      | CPU_Core_inst/CU/reset |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsReceived                      | CPU_Core_inst/CU/reset |                1 |              4 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg                                  | CPU_Core_inst/CU/AR[0] |                2 |              5 |         2.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/memOperationReg                                               | CPU_Core_inst/CU/AR[0] |                2 |              6 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[9]_10                 | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[8]_9                  | CPU_Core_inst/CU/reset |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[7]_8                  | CPU_Core_inst/CU/reset |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[6]_7                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[5]_6                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[4]_5                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[3]_4                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[2]_3                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[1]_2                  | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[14]_15                | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[13]_14                | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[12]_13                | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[11]_12                | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[10]_11                | CPU_Core_inst/CU/reset |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[0][7]_i_1_n_0         | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[15]_16                | CPU_Core_inst/CU/reset |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[0]_31                  | CPU_Core_inst/CU/reset |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[10]_22                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[11]_21                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[12]_20                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[13]_19                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand2SelReg                                                | CPU_Core_inst/CU/AR[0] |                5 |              9 |         1.80 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[14]_18                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[15]_17                 | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[1]_30                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[2]_29                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[3]_28                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[4]_27                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[5]_26                  | CPU_Core_inst/CU/reset |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[6]_25                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[7]_1                   | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[8]_24                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[9]_23                  | CPU_Core_inst/CU/reset |                2 |              9 |         4.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/bitManipulationValSelReg                                      | CPU_Core_inst/CU/AR[0] |                3 |             13 |         4.33 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0                   | CPU_Core_inst/CU/reset |                3 |             13 |         4.33 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/debounceCount_0                        | CPU_Core_inst/CU/reset |                4 |             20 |         5.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countReceiveCycles                     | CPU_Core_inst/CU/reset |                4 |             31 |         7.75 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_13[0]                                  | CPU_Core_inst/CU/reset |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_11[0]                                  | CPU_Core_inst/CU/reset |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_12[0]                                  | CPU_Core_inst/CU/reset |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_9[0]                                   | CPU_Core_inst/CU/reset |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_4[0]                                   | CPU_Core_inst/CU/reset |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_6[0]                                   | CPU_Core_inst/CU/reset |               10 |             32 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_10[0]                                  | CPU_Core_inst/CU/reset |                9 |             32 |         3.56 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_13[0]                                    | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/instructionReg                                                | CPU_Core_inst/CU/AR[0] |               10 |             32 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_2[0]                                   | CPU_Core_inst/CU/reset |                7 |             32 |         4.57 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/writeFromALU_EnReg_reg_0[0]                             | CPU_Core_inst/CU/reset |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/writeFromALU_EnReg_reg[0]                               | CPU_Core_inst/CU/reset |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_1[0]                                   | CPU_Core_inst/CU/reset |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_14[0]                                  | CPU_Core_inst/CU/reset |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_3[0]                                   | CPU_Core_inst/CU/reset |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_9[0]                                     | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/countCyclesRegister                                             | CPU_Core_inst/CU/reset |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg[0]                                       | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_0[0]                                     | CPU_Core_inst/CU/AR[0] |               19 |             32 |         1.68 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_1[0]                                     | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_12[0]                                    | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_10[0]                                    | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_11[0]                                    | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_14[0]                                    | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_2[0]                                     | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_3[0]                                     | CPU_Core_inst/CU/AR[0] |               19 |             32 |         1.68 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_4[0]                                     | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_5[0]                                     | CPU_Core_inst/CU/AR[0] |               19 |             32 |         1.68 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_6[0]                                     | CPU_Core_inst/CU/AR[0] |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_7[0]                                     | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_8[0]                                     | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countTransmitCycles                    | CPU_Core_inst/CU/reset |                5 |             32 |         6.40 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_5[0]                                   | CPU_Core_inst/CU/reset |               15 |             33 |         2.20 |
|  internalClk_BUFG | CPU_Core_inst/CU/E[0]                                                          | CPU_Core_inst/CU/AR[0] |                9 |             35 |         3.89 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand1SelReg                                                | CPU_Core_inst/CU/AR[0] |               15 |             37 |         2.47 |
|  internalClk_BUFG |                                                                                | CPU_Core_inst/CU/reset |               15 |             45 |         3.00 |
|  internalClk_BUFG | ClockGenerator/E[0]                                                            | CPU_Core_inst/CU/reset |               11 |             58 |         5.27 |
|  internalClk_BUFG | ClockGenerator/enable                                                          | CPU_Core_inst/CU/reset |              281 |            913 |         3.25 |
+-------------------+--------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


