# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_clk_0/sim/emu_dma_pcie_clk_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/e4e0/hdl/verilog/CuDmaController_mbkb.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/e4e0/hdl/verilog/CuDmaController_CQDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/e4e0/hdl/verilog/CuDmaController_CUDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/e4e0/hdl/verilog/CuDmaController.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/8d9d/hdl/verilog/cuisr_a_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/8d9d/hdl/verilog/cuisr.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/embedded_scheduler_hw.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/CuDmaController.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/iob_static.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/isr_irq_handler.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/freq_counter.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/CuISR.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/4292/src/irq_handler.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_embedded_scheduler_hw_0_0/sim/emu_embedded_scheduler_hw_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/sim/emu_sim_embedded_scheduler_sw_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_0_0/sim/emu_xlconcat_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconstant_0_0/sim/emu_xlconstant_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim/emu_sim_ddr_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/sim/emu_sim_xdma_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_1/sim/emu_kernel2_clk_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_1/sim/emu_kernel_clk_1.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xtlm_simple_intercon_0_0/sim/emu_xtlm_simple_intercon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_memory_subsystem_0/bd_0/ip/ip_0/sim/bd_3a93_xtlm_simple_intercon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_memory_subsystem_0/bd_0/ip/ip_1/sim/bd_3a93_plram_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_memory_subsystem_0/bd_0/ip/ip_2/sim/bd_3a93_plram_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_memory_subsystem_0/bd_0/ip/ip_3/sim/bd_3a93_plram_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_memory_subsystem_0/sim/emu_memory_subsystem_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_0_0/sim/emu_sim_ddr_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_2_0/sim/emu_sim_ddr_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_3_0/sim/emu_sim_ddr_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/sim/emu_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_1_0/sim/emu_icn_pass_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_2_0/sim/emu_icn_pass_2_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ipshared/efc9/hdl/sim_axilite_slave_v1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_1_0/sim/emu_to_delete_kernel_ctrl_1_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_3_0/sim/emu_icn_pass_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_2_0/sim/emu_to_delete_kernel_ctrl_2_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_interrupt_0/sim/emu_xlconcat_interrupt_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_interrupt_0_0/sim/emu_xlconcat_interrupt_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_interrupt_1_0/sim/emu_xlconcat_interrupt_1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_interrupt_2_0/sim/emu_xlconcat_interrupt_2_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_interrupt_3_0/sim/emu_xlconcat_interrupt_3_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconstant_gnd_0/sim/emu_xlconstant_gnd_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_3/sim/emu_xbar_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_4/sim/emu_xbar_4.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_aximm0_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_aximm1_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_aximm2_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_gmem_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch_plram0_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/754d/hdl/verilog/table_serch.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_table_serch_1_0/sim/emu_table_serch_1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_6/sim/emu_xbar_6.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_hub_0/sim/emu_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon0_0/sim/emu_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon1_0/sim/emu_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon2_0/sim/emu_dpa_mon2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon3_0/sim/emu_dpa_mon3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon4_0/sim/emu_dpa_mon4_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dpa_mon5_0/sim/emu_dpa_mon5_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_0/sim/emu_auto_pc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_1/sim/emu_auto_pc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_4/sim/emu_auto_pc_4.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_5/sim/emu_auto_pc_5.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_2/sim/emu_auto_pc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_3/sim/emu_auto_pc_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_6/sim/emu_auto_pc_6.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m01_regslice_2/sim/emu_m01_regslice_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_0/sim/emu_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_7/sim/emu_auto_pc_7.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s00_regslice_0/sim/emu_s00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m00_regslice_0/sim/emu_m00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_1/sim/emu_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m01_regslice_3/sim/emu_m01_regslice_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_2/sim/emu_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m02_regslice_0/sim/emu_m02_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_3/sim/emu_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m03_regslice_0/sim/emu_m03_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_4/sim/emu_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m04_regslice_0/sim/emu_m04_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_5/sim/emu_auto_cc_5.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m05_regslice_0/sim/emu_m05_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_6/sim/emu_auto_cc_6.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m06_regslice_0/sim/emu_m06_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_7/sim/emu_auto_cc_7.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m07_regslice_0/sim/emu_m07_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_8/sim/emu_auto_cc_8.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.gen/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
