Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 22 23:22:33 2023
| Host         : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.548    -2727.146                    457                 1624        0.096        0.000                      0                 1624        4.500        0.000                       0                   857  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -23.548    -2727.146                    457                 1624        0.096        0.000                      0                 1624        4.500        0.000                       0                   857  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          457  Failing Endpoints,  Worst Slack      -23.548ns,  Total Violation    -2727.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.548ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.430ns  (logic 17.173ns (51.370%)  route 16.257ns (48.630%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.353    38.465    arty/railFG[24]_i_3_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    38.589 r  arty/railFG[4]_i_1/O
                         net (fo=1, routed)           0.000    38.589    arty/railFG[4]_i_1_n_0
    SLICE_X57Y18         FDRE                                         r  arty/railFG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.443    14.784    arty/clock_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  arty/railFG_reg[4]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.032    15.041    arty/railFG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -38.589    
  -------------------------------------------------------------------
                         slack                                -23.548    

Slack (VIOLATED) :        -23.544ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.425ns  (logic 17.173ns (51.378%)  route 16.252ns (48.622%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.348    38.460    arty/railFG[24]_i_3_n_0
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.124    38.584 r  arty/railFG[3]_i_1/O
                         net (fo=1, routed)           0.000    38.584    arty/railFG[3]_i_1_n_0
    SLICE_X57Y18         FDRE                                         r  arty/railFG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.443    14.784    arty/clock_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  arty/railFG_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    15.040    arty/railFG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -38.584    
  -------------------------------------------------------------------
                         slack                                -23.544    

Slack (VIOLATED) :        -23.514ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.441ns  (logic 17.173ns (51.353%)  route 16.268ns (48.647%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.364    38.476    arty/railFG[24]_i_3_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.124    38.600 r  arty/railFG[24]_i_1/O
                         net (fo=1, routed)           0.000    38.600    arty/railFG[24]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.443    14.784    arty/clock_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.077    15.086    arty/railFG_reg[24]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -38.600    
  -------------------------------------------------------------------
                         slack                                -23.514    

Slack (VIOLATED) :        -23.508ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.437ns  (logic 17.173ns (51.359%)  route 16.264ns (48.641%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.360    38.472    arty/railFG[24]_i_3_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    38.596 r  arty/railFG[9]_i_1/O
                         net (fo=1, routed)           0.000    38.596    arty/railFG[9]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.443    14.784    arty/clock_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.079    15.088    arty/railFG_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -38.596    
  -------------------------------------------------------------------
                         slack                                -23.508    

Slack (VIOLATED) :        -23.507ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.438ns  (logic 17.173ns (51.358%)  route 16.265ns (48.642%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.361    38.473    arty/railFG[24]_i_3_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124    38.597 r  arty/railFG[8]_i_1/O
                         net (fo=1, routed)           0.000    38.597    arty/railFG[8]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.443    14.784    arty/clock_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  arty/railFG_reg[8]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.081    15.090    arty/railFG_reg[8]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -38.597    
  -------------------------------------------------------------------
                         slack                                -23.507    

Slack (VIOLATED) :        -23.499ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.379ns  (logic 17.173ns (51.448%)  route 16.206ns (48.552%))
  Logic Levels:           45  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.377    37.745    arty/railFG_reg[7]_i_3_n_3
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.367    38.112 r  arty/railFG[24]_i_3/O
                         net (fo=6, routed)           0.303    38.414    arty/railFG[24]_i_3_n_0
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.124    38.538 r  arty/railFG[10]_i_1/O
                         net (fo=1, routed)           0.000    38.538    arty/railFG[10]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  arty/railFG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.442    14.783    arty/clock_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  arty/railFG_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.031    15.039    arty/railFG_reg[10]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -38.538    
  -------------------------------------------------------------------
                         slack                                -23.499    

Slack (VIOLATED) :        -23.484ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.394ns  (logic 16.899ns (50.605%)  route 16.495ns (49.395%))
  Logic Levels:           44  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.779    20.029    arty/A[16]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      3.841    23.870 r  arty/railFR2/P[4]
                         net (fo=26, routed)          1.121    24.991    arty/railFR2_n_101
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.124    25.115 r  arty/railFR[1]_i_114/O
                         net (fo=1, routed)           0.840    25.955    arty/railFR[1]_i_114_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.351 r  arty/railFR_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000    26.351    arty/railFR_reg[1]_i_79_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.468 r  arty/railFR_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000    26.468    arty/railFR_reg[1]_i_78_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.585 r  arty/railFR_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.585    arty/railFR_reg[1]_i_59_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.702 r  arty/railFR_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.702    arty/railFR_reg[1]_i_32_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.017 r  arty/railFR_reg[1]_i_21/O[3]
                         net (fo=3, routed)           0.810    27.827    arty/railFR_reg[1]_i_21_n_4
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.307    28.134 r  arty/railFR[1]_i_5/O
                         net (fo=1, routed)           0.696    28.830    arty/railFR[1]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.228 r  arty/railFR_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.228    arty/railFR_reg[1]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.562 r  arty/railFR_reg[5]_i_2/O[1]
                         net (fo=22, routed)          0.728    30.290    arty_n_89
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.303    30.593 r  railFR[6]_i_152/O
                         net (fo=1, routed)           0.768    31.360    railFR[6]_i_152_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    31.975 r  railFR_reg[6]_i_108/O[3]
                         net (fo=3, routed)           0.595    32.571    railFR_reg[6]_i_108_n_4
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.306    32.877 r  railFR[6]_i_110/O
                         net (fo=3, routed)           0.598    33.474    railFR[6]_i_110_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.124    33.598 r  railFR[6]_i_52/O
                         net (fo=2, routed)           0.431    34.029    railFR[6]_i_52_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.153 r  railFR[6]_i_56/O
                         net (fo=1, routed)           0.000    34.153    railFR[6]_i_56_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.686 r  railFR_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.686    railFR_reg[6]_i_25_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.009 r  railFR_reg[6]_i_6/O[1]
                         net (fo=3, routed)           0.678    35.687    arty/railFR2_16[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.306    35.993 r  arty/railFR[6]_i_44/O
                         net (fo=1, routed)           0.000    35.993    arty/railFR[6]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.543 r  arty/railFR_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.543    arty/railFR_reg[6]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.700 r  arty/railFR_reg[6]_i_4/CO[1]
                         net (fo=13, routed)          0.640    37.340    arty/railFR_reg[6]_i_4_n_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.329    37.669 r  arty/railFR[10]_i_5/O
                         net (fo=1, routed)           0.000    37.669    arty/railFR[10]_i_5_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.219 r  arty/railFR_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.219    arty/railFR_reg[10]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.553 r  arty/railFR_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000    38.553    arty/railFR0[26]
    SLICE_X53Y19         FDRE                                         r  arty/railFR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.441    14.782    arty/clock_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  arty/railFR_reg[26]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    15.069    arty/railFR_reg[26]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -38.553    
  -------------------------------------------------------------------
                         slack                                -23.484    

Slack (VIOLATED) :        -23.373ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.283ns  (logic 16.788ns (50.440%)  route 16.495ns (49.560%))
  Logic Levels:           44  (CARRY4=26 DSP48E1=1 LUT3=6 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.779    20.029    arty/A[16]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      3.841    23.870 r  arty/railFR2/P[4]
                         net (fo=26, routed)          1.121    24.991    arty/railFR2_n_101
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.124    25.115 r  arty/railFR[1]_i_114/O
                         net (fo=1, routed)           0.840    25.955    arty/railFR[1]_i_114_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.351 r  arty/railFR_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.000    26.351    arty/railFR_reg[1]_i_79_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.468 r  arty/railFR_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000    26.468    arty/railFR_reg[1]_i_78_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.585 r  arty/railFR_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.585    arty/railFR_reg[1]_i_59_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.702 r  arty/railFR_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.702    arty/railFR_reg[1]_i_32_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.017 r  arty/railFR_reg[1]_i_21/O[3]
                         net (fo=3, routed)           0.810    27.827    arty/railFR_reg[1]_i_21_n_4
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.307    28.134 r  arty/railFR[1]_i_5/O
                         net (fo=1, routed)           0.696    28.830    arty/railFR[1]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.228 r  arty/railFR_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.228    arty/railFR_reg[1]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.562 r  arty/railFR_reg[5]_i_2/O[1]
                         net (fo=22, routed)          0.728    30.290    arty_n_89
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.303    30.593 r  railFR[6]_i_152/O
                         net (fo=1, routed)           0.768    31.360    railFR[6]_i_152_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    31.975 r  railFR_reg[6]_i_108/O[3]
                         net (fo=3, routed)           0.595    32.571    railFR_reg[6]_i_108_n_4
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.306    32.877 r  railFR[6]_i_110/O
                         net (fo=3, routed)           0.598    33.474    railFR[6]_i_110_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.124    33.598 r  railFR[6]_i_52/O
                         net (fo=2, routed)           0.431    34.029    railFR[6]_i_52_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.153 r  railFR[6]_i_56/O
                         net (fo=1, routed)           0.000    34.153    railFR[6]_i_56_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.686 r  railFR_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.686    railFR_reg[6]_i_25_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.009 r  railFR_reg[6]_i_6/O[1]
                         net (fo=3, routed)           0.678    35.687    arty/railFR2_16[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.306    35.993 r  arty/railFR[6]_i_44/O
                         net (fo=1, routed)           0.000    35.993    arty/railFR[6]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.543 r  arty/railFR_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.543    arty/railFR_reg[6]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.700 r  arty/railFR_reg[6]_i_4/CO[1]
                         net (fo=13, routed)          0.640    37.340    arty/railFR_reg[6]_i_4_n_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.329    37.669 r  arty/railFR[10]_i_5/O
                         net (fo=1, routed)           0.000    37.669    arty/railFR[10]_i_5_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.219 r  arty/railFR_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.219    arty/railFR_reg[10]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    38.442 r  arty/railFR_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000    38.442    arty/railFR0[11]
    SLICE_X53Y19         FDRE                                         r  arty/railFR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.441    14.782    arty/clock_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  arty/railFR_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    15.069    arty/railFR_reg[11]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -38.442    
  -------------------------------------------------------------------
                         slack                                -23.373    

Slack (VIOLATED) :        -23.257ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.213ns  (logic 17.049ns (51.332%)  route 16.164ns (48.668%))
  Logic Levels:           44  (CARRY4=26 DSP48E1=1 LUT3=5 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.638    38.006    arty/railFG_reg[7]_i_3_n_3
    SLICE_X58Y19         LUT5 (Prop_lut5_I4_O)        0.367    38.373 r  arty/railFG[6]_i_1/O
                         net (fo=1, routed)           0.000    38.373    arty/railFG[6]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  arty/railFG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.507    14.848    arty/clock_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  arty/railFG_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_D)        0.029    15.116    arty/railFG_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -38.373    
  -------------------------------------------------------------------
                         slack                                -23.257    

Slack (VIOLATED) :        -23.252ns  (required time - arrival time)
  Source:                 arty/lost_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railFG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.210ns  (logic 17.049ns (51.336%)  route 16.161ns (48.664%))
  Logic Levels:           44  (CARRY4=26 DSP48E1=1 LUT3=5 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.638     5.159    arty/clock_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  arty/lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  arty/lost_reg/Q
                         net (fo=160, routed)         1.074     6.689    arty/lost
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.124     6.813 r  arty/railFR2_i_326/O
                         net (fo=2, routed)           0.605     7.418    arty/railFR2_i_326_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  arty/railFR2_i_330/O
                         net (fo=1, routed)           0.000     7.542    arty/railFR2_i_330_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.055 r  arty/railFR2_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.055    arty/railFR2_i_294_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.172 r  arty/railFR2_i_249/CO[3]
                         net (fo=1, routed)           0.000     8.172    arty/railFR2_i_249_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.289 r  arty/railFR2_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.289    arty/railFR2_i_197_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.604 r  arty/railFR2_i_140/O[3]
                         net (fo=3, routed)           0.452     9.055    arty/railFR2_i_140_n_4
    SLICE_X56Y5          LUT5 (Prop_lut5_I3_O)        0.307     9.362 f  arty/railFR2_i_138/O
                         net (fo=2, routed)           0.437     9.799    arty/railFR2_i_138_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.923 r  arty/railFR2_i_82/O
                         net (fo=2, routed)           0.856    10.779    arty/railFR2_i_82_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  arty/railFR2_i_86/O
                         net (fo=1, routed)           0.000    10.903    arty/railFR2_i_86_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  arty/railFR2_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.453    arty/railFR2_i_31_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  arty/railFR2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.567    arty/railFR2_i_29_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  arty/railFR2_i_27/O[3]
                         net (fo=17, routed)          0.952    12.832    arty_n_454
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.306    13.138 r  railFR2_i_281/O
                         net (fo=1, routed)           0.466    13.604    railFR2_i_281_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  railFR2_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.111    railFR2_i_228_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.424 r  railFR2_i_163/O[3]
                         net (fo=3, routed)           0.492    14.916    railFR2_i_163_n_4
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.306    15.222 r  railFR2_i_99/O
                         net (fo=1, routed)           0.494    15.716    railFR2_i_99_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.120 r  railFR2_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.120    railFR2_i_46_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.339 r  railFR2_i_22/O[0]
                         net (fo=3, routed)           0.740    17.078    arty/railCounter_reg[24]_0[0]
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.295    17.373 r  arty/railFR2_i_40/O
                         net (fo=1, routed)           0.348    17.721    arty/railFR2_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.228 r  arty/railFR2_i_20/CO[3]
                         net (fo=18, routed)          0.898    19.126    arty/railFR2_i_20_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.250 r  arty/railFR2_i_2/O
                         net (fo=3, routed)           0.638    19.888    arty/A[16]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    23.729 r  arty/railFG2/P[0]
                         net (fo=14, routed)          0.939    24.668    arty/railFG2_n_105
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    25.305 r  arty/railFG_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.305    arty/railFG_reg[4]_i_82_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.620 r  arty/railFG_reg[4]_i_83/O[3]
                         net (fo=2, routed)           0.959    26.579    arty/railFG_reg[4]_i_83_n_4
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.333    26.912 r  arty/railFG[4]_i_64/O
                         net (fo=2, routed)           0.843    27.754    arty/railFG[4]_i_64_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.348    28.102 r  arty/railFG[4]_i_68/O
                         net (fo=1, routed)           0.000    28.102    arty/railFG[4]_i_68_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.482 r  arty/railFG_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.482    arty/railFG_reg[4]_i_44_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.599 r  arty/railFG_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.599    arty/railFG_reg[4]_i_26_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.716 r  arty/railFG_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.716    arty/railFG_reg[4]_i_12_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.833 r  arty/railFG_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.833    arty/railFG_reg[4]_i_3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.148 r  arty/railFG_reg[4]_i_2/O[3]
                         net (fo=24, routed)          1.489    30.638    arty_n_287
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.335    30.973 r  railFG[7]_i_151/O
                         net (fo=2, routed)           0.281    31.253    railFG[7]_i_151_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.332    31.585 r  railFG[7]_i_154/O
                         net (fo=1, routed)           0.000    31.585    railFG[7]_i_154_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.983 r  railFG_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.983    railFG_reg[7]_i_112_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.206 r  railFG_reg[7]_i_74/O[0]
                         net (fo=2, routed)           0.639    32.845    railFG_reg[7]_i_74_n_7
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.327    33.172 r  railFG[7]_i_67/O
                         net (fo=2, routed)           0.872    34.044    railFG[7]_i_67_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.332    34.376 r  railFG[7]_i_71/O
                         net (fo=1, routed)           0.000    34.376    railFG[7]_i_71_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.774 r  railFG_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.774    railFG_reg[7]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.888 r  railFG_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.888    railFG_reg[7]_i_11_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.222 r  railFG_reg[7]_i_4/O[1]
                         net (fo=3, routed)           1.055    36.278    arty/railFG2_6[1]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.303    36.581 r  arty/railFG[7]_i_30/O
                         net (fo=1, routed)           0.000    36.581    arty/railFG[7]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.114 r  arty/railFG_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.114    arty/railFG_reg[7]_i_8_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.368 r  arty/railFG_reg[7]_i_3/CO[0]
                         net (fo=7, routed)           0.635    38.003    arty/railFG_reg[7]_i_3_n_3
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.367    38.370 r  arty/railFG[7]_i_1/O
                         net (fo=1, routed)           0.000    38.370    arty/railFG[7]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  arty/railFG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.507    14.848    arty/clock_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  arty/railFG_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_D)        0.031    15.118    arty/railFG_reg[7]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -38.370    
  -------------------------------------------------------------------
                         slack                                -23.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.231ns (47.490%)  route 0.255ns (52.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.561     1.444    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  naz/my_20KHz_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.101     1.686    naz/my_20KHz_clk/count_reg[19]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.731 r  naz/my_20KHz_clk/count[0]_i_5/O
                         net (fo=2, routed)           0.154     1.886    naz/my_20KHz_clk/count[0]_i_5_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  naz/my_20KHz_clk/my_clk_i_1/O
                         net (fo=1, routed)           0.000     1.931    naz/my_20KHz_clk/my_clk_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  naz/my_20KHz_clk/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  naz/my_20KHz_clk/my_clk_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     1.835    naz/my_20KHz_clk/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  clk6p25m_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25m_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25m_count_reg_n_0_[12]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25m_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25m_count_reg[12]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  clk6p25m_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    data0[13]
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.834     1.962    clock_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25m_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.563     1.446    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  naz/my_20KHz_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    naz/my_20KHz_clk/count_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  naz/my_20KHz_clk/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    naz/my_20KHz_clk/count_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.829     1.957    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    naz/my_20KHz_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  clk6p25m_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25m_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25m_count_reg_n_0_[12]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25m_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25m_count_reg[12]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  clk6p25m_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    data0[15]
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.834     1.962    clock_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25m_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.563     1.446    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  naz/my_20KHz_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    naz/my_20KHz_clk/count_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  naz/my_20KHz_clk/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    naz/my_20KHz_clk/count_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.829     1.957    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    naz/my_20KHz_clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  clk6p25m_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25m_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25m_count_reg_n_0_[12]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25m_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25m_count_reg[12]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  clk6p25m_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    data0[14]
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.834     1.962    clock_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25m_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  clk6p25m_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25m_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25m_count_reg_n_0_[12]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25m_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25m_count_reg[12]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  clk6p25m_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    data0[16]
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.834     1.962    clock_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  clk6p25m_count_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25m_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.563     1.446    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  naz/my_20KHz_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    naz/my_20KHz_clk/count_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  naz/my_20KHz_clk/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    naz/my_20KHz_clk/count_reg[16]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.829     1.957    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    naz/my_20KHz_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.563     1.446    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  naz/my_20KHz_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    naz/my_20KHz_clk/count_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  naz/my_20KHz_clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    naz/my_20KHz_clk/count_reg[16]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.829     1.957    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    naz/my_20KHz_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  clk6p25m_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25m_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25m_count_reg_n_0_[12]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25m_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25m_count_reg[12]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  clk6p25m_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    clk6p25m_count_reg[16]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  clk6p25m_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    data0[17]
    SLICE_X15Y51         FDRE                                         r  clk6p25m_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.834     1.962    clock_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  clk6p25m_count_reg[17]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25m_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y21   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y34   arty/spriteOffsetX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   arty/an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   arty/an_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   arty/spriteOffsetY_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   arty/spriteOffsetY_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    arty/ballExists_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y1    arty/ballRespawnTimer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y2    arty/ballRespawnTimer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y2    arty/ballRespawnTimer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    arty/ballRespawnTimer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    arty/ballRespawnTimer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    arty/ballRespawnTimer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    arty/ballRespawnTimer_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   JB1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   JB4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   arty/spriteOffsetX_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   arty/spriteOffsetX_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   arty/spriteOffsetX_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   arty/spriteOffsetX_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   arty/spriteOffsetX_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   arty/spriteOffsetX_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   arty/spriteState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   arty/spriteState_reg[0]_rep/C



