###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16112   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11393   # Number of read row buffer hits
num_read_cmds                  =        16112   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4724   # Number of ACT commands
num_pre_cmds                   =         4717   # Number of PRE commands
num_ondemand_pres              =          907   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2679188   # Cyles of rank active rank.0
rank_active_cycles.1           =      1995285   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7320812   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      8004715   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14855   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          230   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           50   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           36   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           31   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          883   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5128   # Read request latency (cycles)
read_latency[40-59]            =         3628   # Read request latency (cycles)
read_latency[60-79]            =         1980   # Read request latency (cycles)
read_latency[80-99]            =          925   # Read request latency (cycles)
read_latency[100-119]          =          638   # Read request latency (cycles)
read_latency[120-139]          =          406   # Read request latency (cycles)
read_latency[140-159]          =          288   # Read request latency (cycles)
read_latency[160-179]          =          212   # Read request latency (cycles)
read_latency[180-199]          =          189   # Read request latency (cycles)
read_latency[200-]             =         2718   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.49636e+07   # Read energy
act_energy                     =  1.29249e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.51399e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.84226e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.67181e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.24506e+09   # Active standby energy rank.1
average_read_latency           =      148.677   # Average read request latency (cycles)
average_interarrival           =      620.408   # Average request interarrival latency (cycles)
total_energy                   =  1.10557e+10   # Total energy (pJ)
average_power                  =      1105.57   # Average power (mW)
average_bandwidth              =     0.137489   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15842   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11828   # Number of read row buffer hits
num_read_cmds                  =        15842   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4022   # Number of ACT commands
num_pre_cmds                   =         4016   # Number of PRE commands
num_ondemand_pres              =           67   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2200521   # Cyles of rank active rank.0
rank_active_cycles.1           =      2181136   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7799479   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7818864   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14582   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          225   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           81   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           37   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           36   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          849   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5064   # Read request latency (cycles)
read_latency[40-59]            =         3503   # Read request latency (cycles)
read_latency[60-79]            =         1791   # Read request latency (cycles)
read_latency[80-99]            =          901   # Read request latency (cycles)
read_latency[100-119]          =          615   # Read request latency (cycles)
read_latency[120-139]          =          380   # Read request latency (cycles)
read_latency[140-159]          =          313   # Read request latency (cycles)
read_latency[160-179]          =          286   # Read request latency (cycles)
read_latency[180-199]          =          214   # Read request latency (cycles)
read_latency[200-]             =         2775   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.38749e+07   # Read energy
act_energy                     =  1.10042e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.74375e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.75305e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.37313e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36103e+09   # Active standby energy rank.1
average_read_latency           =      124.642   # Average read request latency (cycles)
average_interarrival           =      630.982   # Average request interarrival latency (cycles)
total_energy                   =  1.10105e+10   # Total energy (pJ)
average_power                  =      1101.05   # Average power (mW)
average_bandwidth              =     0.135185   # Average bandwidth
