

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s'
================================================================
* Date:           Thu Jun 22 09:34:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.078 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 2 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 3 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 4 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 5 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 6 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 7 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 8 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 9 'trunc' 'trunc_ln43' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i16 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 10 'trunc' 'trunc_ln43_1' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 11 'trunc' 'trunc_ln43_2' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 12 'trunc' 'trunc_ln43_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 13 'trunc' 'trunc_ln43_4' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 14 'trunc' 'trunc_ln43_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 15 'trunc' 'trunc_ln43_6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 16 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.29ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln43_6, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'select' 'datareg' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %datareg" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln45_1 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.29ns)   --->   "%datareg_1 = select i1 %icmp_ln45_1, i15 %trunc_ln43_5, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'datareg_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %datareg_1" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%icmp_ln45_2 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.29ns)   --->   "%datareg_2 = select i1 %icmp_ln45_2, i15 %trunc_ln43_4, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'select' 'datareg_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %datareg_2" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 25 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln45_3 = icmp_sgt  i16 %data_4_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%datareg_3 = select i1 %icmp_ln45_3, i15 %trunc_ln43_3, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'select' 'datareg_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i15 %datareg_3" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln45_4 = icmp_sgt  i16 %data_5_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.29ns)   --->   "%datareg_4 = select i1 %icmp_ln45_4, i15 %trunc_ln43_2, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'select' 'datareg_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i15 %datareg_4" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln45_5 = icmp_sgt  i16 %data_6_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.29ns)   --->   "%datareg_5 = select i1 %icmp_ln45_5, i15 %trunc_ln43_1, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'select' 'datareg_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i15 %datareg_5" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln45_6 = icmp_sgt  i16 %data_7_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.29ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i15 %trunc_ln43, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'select' 'datareg_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i15 %datareg_6" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret = insertvalue i112 <undef>, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i112 %newret, i16 %zext_ln45_1" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i112 %newret2, i16 %zext_ln45_2" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i112 %newret4, i16 %zext_ln45_3" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i112 %newret6, i16 %zext_ln45_4" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i112 %newret8, i16 %zext_ln45_5" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 43 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i112 %newret1, i16 %zext_ln45_6" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 44 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i112 %newret3" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.078ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:43) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:43) [14]  (0.000 ns)
	'icmp' operation ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45) [23]  (0.785 ns)
	'select' operation ('datareg', firmware/nnet_utils/nnet_activation.h:45) [24]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
