{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1725062842861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725062842861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 21:07:22 2024 " "Processing started: Fri Aug 30 21:07:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725062842861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1725062842861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NivelRT -c NivelRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off NivelRT -c NivelRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1725062842861 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1725062843142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-arq " "Found design unit 1: HA-arq" {  } { { "HA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/HA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-arq " "Found design unit 1: FA-arq" {  } { { "FA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/FA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8b-Arq " "Found design unit 1: Reg8b-Arq" {  } { { "Reg8b.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Reg8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8b " "Found entity 1: Reg8b" {  } { { "Reg8b.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Reg8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_1-arq " "Found design unit 1: MUX8_1-arq" {  } { { "Mux8_1.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Mux8_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8_1 " "Found entity 1: Mux8_1" {  } { { "Mux8_1.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arq " "Found design unit 1: MUX2_1-arq" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/MUX2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC3_8-arq " "Found design unit 1: DEC3_8-arq" {  } { { "DEC3_8.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/DEC3_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC3_8 " "Found entity 1: DEC3_8" {  } { { "DEC3_8.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/DEC3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deslc-arq " "Found design unit 1: Deslc-arq" {  } { { "Deslc.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Deslc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deslc " "Found entity 1: Deslc" {  } { { "Deslc.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Deslc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Arq " "Found design unit 1: ULA-Arq" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Arq " "Found design unit 1: Datapath-Arq" {  } { { "Datapath.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivelrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nivelrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NivelRT-arq " "Found design unit 1: NivelRT-arq" {  } { { "NivelRT.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/NivelRT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""} { "Info" "ISGN_ENTITY_NAME" "1 NivelRT " "Found entity 1: NivelRT" {  } { { "NivelRT.vhd" "" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/NivelRT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725062843564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NivelRT " "Elaborating entity \"NivelRT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1725062843595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM1\"" {  } { { "NivelRT.vhd" "FSM1" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/NivelRT.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DATAPATH0 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DATAPATH0\"" {  } { { "NivelRT.vhd" "DATAPATH0" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/NivelRT.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8b Datapath:DATAPATH0\|Reg8b:Re0 " "Elaborating entity \"Reg8b\" for hierarchy \"Datapath:DATAPATH0\|Reg8b:Re0\"" {  } { { "Datapath.vhd" "Re0" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC3_8 Datapath:DATAPATH0\|DEC3_8:DEC " "Elaborating entity \"DEC3_8\" for hierarchy \"Datapath:DATAPATH0\|DEC3_8:DEC\"" {  } { { "Datapath.vhd" "DEC" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_1 Datapath:DATAPATH0\|Mux8_1:MUXA " "Elaborating entity \"Mux8_1\" for hierarchy \"Datapath:DATAPATH0\|Mux8_1:MUXA\"" {  } { { "Datapath.vhd" "MUXA" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Datapath:DATAPATH0\|ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"Datapath:DATAPATH0\|ULA:ALU\"" {  } { { "Datapath.vhd" "ALU" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Datapath:DATAPATH0\|ULA:ALU\|FA:\\G1:0:Mx " "Elaborating entity \"FA\" for hierarchy \"Datapath:DATAPATH0\|ULA:ALU\|FA:\\G1:0:Mx\"" {  } { { "ULA.vhd" "\\G1:0:Mx" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deslc Datapath:DATAPATH0\|Deslc:shifter " "Elaborating entity \"Deslc\" for hierarchy \"Datapath:DATAPATH0\|Deslc:shifter\"" {  } { { "Datapath.vhd" "shifter" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Datapath:DATAPATH0\|Mux2_1:MUX_ULA_Shift " "Elaborating entity \"Mux2_1\" for hierarchy \"Datapath:DATAPATH0\|Mux2_1:MUX_ULA_Shift\"" {  } { { "Datapath.vhd" "MUX_ULA_Shift" { Text "C:/Users/alunos/Downloads/ProjetoFinal/ProjetoFinal/Datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725062843626 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1725062844079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1725062844220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725062844220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1725062844251 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1725062844251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1725062844251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1725062844251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725062844267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 21:07:24 2024 " "Processing ended: Fri Aug 30 21:07:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725062844267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725062844267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725062844267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725062844267 ""}
