#pragma once

namespace XedNet
{
    public enum class FlagActionType
    {
        Invalid = XED_FLAG_ACTION_INVALID,
        Undefined = XED_FLAG_ACTION_u, ///< undefined (treated as a write)
        Test = XED_FLAG_ACTION_tst, ///< test (read)
        Modify = XED_FLAG_ACTION_mod, ///< modification (write)
        Zero = XED_FLAG_ACTION_0, ///< value will be zero (write)
        Pop = XED_FLAG_ACTION_pop, ///< value comes from the stack (write)
        Ah = XED_FLAG_ACTION_ah, ///< value comes from AH (write)
        One = XED_FLAG_ACTION_1, ///< value will be 1 (write)
    };

    public enum class XedFlag
    {
        Invalid = XED_FLAG_INVALID,
        Of = XED_FLAG_of, ///<< overflow flag
        Sf = XED_FLAG_sf, ///< sign flag
        Zf = XED_FLAG_zf, ///< zero flag
        Af = XED_FLAG_af, ///< auxiliary flag
        Pf = XED_FLAG_pf, ///< parity flag
        Cf = XED_FLAG_cf, ///< carry flag
        Df = XED_FLAG_df, ///< direction flag
        Vif = XED_FLAG_vif, ///< virtual interrupt flag
        Iopl = XED_FLAG_iopl, ///< I/O privilege level
        If = XED_FLAG_if, ///< interrupt flag
        Ac = XED_FLAG_ac, ///< alignment check
        Vm = XED_FLAG_vm, ///< virtual-8086 mode
        Rf = XED_FLAG_rf, ///< resume flag
        Nt = XED_FLAG_nt, ///< nested task
        Tf = XED_FLAG_tf, ///< traf flag
        Id = XED_FLAG_id, ///< ID flag
        Vip = XED_FLAG_vip, ///< virtual interrupt pending
        Fc0 = XED_FLAG_fc0, ///< x87 FC0 flag
        Fc1 = XED_FLAG_fc1, ///< x87 FC1 flag
        Fc2 = XED_FLAG_fc2, ///< x87 FC2 flag
        Fc3 = XED_FLAG_fc3, ///< x87 FC3 flag
    };

    public enum class Register
    {
        Invalid = XED_REG_INVALID,
        Bndcfgu = XED_REG_BNDCFGU,
        Bndstatus = XED_REG_BNDSTATUS,
        Bnd0 = XED_REG_BND0,
        Bnd1 = XED_REG_BND1,
        Bnd2 = XED_REG_BND2,
        Bnd3 = XED_REG_BND3,
        Cr0 = XED_REG_CR0,
        Cr1 = XED_REG_CR1,
        Cr2 = XED_REG_CR2,
        Cr3 = XED_REG_CR3,
        Cr4 = XED_REG_CR4,
        Cr5 = XED_REG_CR5,
        Cr6 = XED_REG_CR6,
        Cr7 = XED_REG_CR7,
        Cr8 = XED_REG_CR8,
        Cr9 = XED_REG_CR9,
        Cr10 = XED_REG_CR10,
        Cr11 = XED_REG_CR11,
        Cr12 = XED_REG_CR12,
        Cr13 = XED_REG_CR13,
        Cr14 = XED_REG_CR14,
        Cr15 = XED_REG_CR15,
        Dr0 = XED_REG_DR0,
        Dr1 = XED_REG_DR1,
        Dr2 = XED_REG_DR2,
        Dr3 = XED_REG_DR3,
        Dr4 = XED_REG_DR4,
        Dr5 = XED_REG_DR5,
        Dr6 = XED_REG_DR6,
        Dr7 = XED_REG_DR7,
        Dr8 = XED_REG_DR8,
        Dr9 = XED_REG_DR9,
        Dr10 = XED_REG_DR10,
        Dr11 = XED_REG_DR11,
        Dr12 = XED_REG_DR12,
        Dr13 = XED_REG_DR13,
        Dr14 = XED_REG_DR14,
        Dr15 = XED_REG_DR15,
        Flags = XED_REG_FLAGS,
        Eflags = XED_REG_EFLAGS,
        Rflags = XED_REG_RFLAGS,
        Ax = XED_REG_AX,
        Cx = XED_REG_CX,
        Dx = XED_REG_DX,
        Bx = XED_REG_BX,
        Sp = XED_REG_SP,
        Bp = XED_REG_BP,
        Si = XED_REG_SI,
        Di = XED_REG_DI,
        R8w = XED_REG_R8W,
        R9w = XED_REG_R9W,
        R10w = XED_REG_R10W,
        R11w = XED_REG_R11W,
        R12w = XED_REG_R12W,
        R13w = XED_REG_R13W,
        R14w = XED_REG_R14W,
        R15w = XED_REG_R15W,
        Eax = XED_REG_EAX,
        Ecx = XED_REG_ECX,
        Edx = XED_REG_EDX,
        Ebx = XED_REG_EBX,
        Esp = XED_REG_ESP,
        Ebp = XED_REG_EBP,
        Esi = XED_REG_ESI,
        Edi = XED_REG_EDI,
        R8d = XED_REG_R8D,
        R9d = XED_REG_R9D,
        R10d = XED_REG_R10D,
        R11d = XED_REG_R11D,
        R12d = XED_REG_R12D,
        R13d = XED_REG_R13D,
        R14d = XED_REG_R14D,
        R15d = XED_REG_R15D,
        Rax = XED_REG_RAX,
        Rcx = XED_REG_RCX,
        Rdx = XED_REG_RDX,
        Rbx = XED_REG_RBX,
        Rsp = XED_REG_RSP,
        Rbp = XED_REG_RBP,
        Rsi = XED_REG_RSI,
        Rdi = XED_REG_RDI,
        R8 = XED_REG_R8,
        R9 = XED_REG_R9,
        R10 = XED_REG_R10,
        R11 = XED_REG_R11,
        R12 = XED_REG_R12,
        R13 = XED_REG_R13,
        R14 = XED_REG_R14,
        R15 = XED_REG_R15,
        Al = XED_REG_AL,
        Cl = XED_REG_CL,
        Dl = XED_REG_DL,
        Bl = XED_REG_BL,
        Spl = XED_REG_SPL,
        Bpl = XED_REG_BPL,
        Sil = XED_REG_SIL,
        Dil = XED_REG_DIL,
        R8b = XED_REG_R8B,
        R9b = XED_REG_R9B,
        R10b = XED_REG_R10B,
        R11b = XED_REG_R11B,
        R12b = XED_REG_R12B,
        R13b = XED_REG_R13B,
        R14b = XED_REG_R14B,
        R15b = XED_REG_R15B,
        Ah = XED_REG_AH,
        Ch = XED_REG_CH,
        Dh = XED_REG_DH,
        Bh = XED_REG_BH,
        Error = XED_REG_ERROR,
        Rip = XED_REG_RIP,
        Eip = XED_REG_EIP,
        Ip = XED_REG_IP,
        K0 = XED_REG_K0,
        K1 = XED_REG_K1,
        K2 = XED_REG_K2,
        K3 = XED_REG_K3,
        K4 = XED_REG_K4,
        K5 = XED_REG_K5,
        K6 = XED_REG_K6,
        K7 = XED_REG_K7,
        Mmx0 = XED_REG_MMX0,
        Mmx1 = XED_REG_MMX1,
        Mmx2 = XED_REG_MMX2,
        Mmx3 = XED_REG_MMX3,
        Mmx4 = XED_REG_MMX4,
        Mmx5 = XED_REG_MMX5,
        Mmx6 = XED_REG_MMX6,
        Mmx7 = XED_REG_MMX7,
        Ssp = XED_REG_SSP,
        Ia32_u_cet = XED_REG_IA32_U_CET,
        Mxcsr = XED_REG_MXCSR,
        Stackpush = XED_REG_STACKPUSH,
        Stackpop = XED_REG_STACKPOP,
        Gdtr = XED_REG_GDTR,
        Ldtr = XED_REG_LDTR,
        Idtr = XED_REG_IDTR,
        Tr = XED_REG_TR,
        Tsc = XED_REG_TSC,
        Tscaux = XED_REG_TSCAUX,
        Msrs = XED_REG_MSRS,
        Fsbase = XED_REG_FSBASE,
        Gsbase = XED_REG_GSBASE,
        X87control = XED_REG_X87CONTROL,
        X87status = XED_REG_X87STATUS,
        X87tag = XED_REG_X87TAG,
        X87push = XED_REG_X87PUSH,
        X87pop = XED_REG_X87POP,
        X87pop2 = XED_REG_X87POP2,
        X87opcode = XED_REG_X87OPCODE,
        X87lastcs = XED_REG_X87LASTCS,
        X87lastip = XED_REG_X87LASTIP,
        X87lastds = XED_REG_X87LASTDS,
        X87lastdp = XED_REG_X87LASTDP,
        Cs = XED_REG_CS,
        Ds = XED_REG_DS,
        Es = XED_REG_ES,
        Ss = XED_REG_SS,
        Fs = XED_REG_FS,
        Gs = XED_REG_GS,
        Tmp0 = XED_REG_TMP0,
        Tmp1 = XED_REG_TMP1,
        Tmp2 = XED_REG_TMP2,
        Tmp3 = XED_REG_TMP3,
        Tmp4 = XED_REG_TMP4,
        Tmp5 = XED_REG_TMP5,
        Tmp6 = XED_REG_TMP6,
        Tmp7 = XED_REG_TMP7,
        Tmp8 = XED_REG_TMP8,
        Tmp9 = XED_REG_TMP9,
        Tmp10 = XED_REG_TMP10,
        Tmp11 = XED_REG_TMP11,
        Tmp12 = XED_REG_TMP12,
        Tmp13 = XED_REG_TMP13,
        Tmp14 = XED_REG_TMP14,
        Tmp15 = XED_REG_TMP15,
        St0 = XED_REG_ST0,
        St1 = XED_REG_ST1,
        St2 = XED_REG_ST2,
        St3 = XED_REG_ST3,
        St4 = XED_REG_ST4,
        St5 = XED_REG_ST5,
        St6 = XED_REG_ST6,
        St7 = XED_REG_ST7,
        Xcr0 = XED_REG_XCR0,
        Xmm0 = XED_REG_XMM0,
        Xmm1 = XED_REG_XMM1,
        Xmm2 = XED_REG_XMM2,
        Xmm3 = XED_REG_XMM3,
        Xmm4 = XED_REG_XMM4,
        Xmm5 = XED_REG_XMM5,
        Xmm6 = XED_REG_XMM6,
        Xmm7 = XED_REG_XMM7,
        Xmm8 = XED_REG_XMM8,
        Xmm9 = XED_REG_XMM9,
        Xmm10 = XED_REG_XMM10,
        Xmm11 = XED_REG_XMM11,
        Xmm12 = XED_REG_XMM12,
        Xmm13 = XED_REG_XMM13,
        Xmm14 = XED_REG_XMM14,
        Xmm15 = XED_REG_XMM15,
        Xmm16 = XED_REG_XMM16,
        Xmm17 = XED_REG_XMM17,
        Xmm18 = XED_REG_XMM18,
        Xmm19 = XED_REG_XMM19,
        Xmm20 = XED_REG_XMM20,
        Xmm21 = XED_REG_XMM21,
        Xmm22 = XED_REG_XMM22,
        Xmm23 = XED_REG_XMM23,
        Xmm24 = XED_REG_XMM24,
        Xmm25 = XED_REG_XMM25,
        Xmm26 = XED_REG_XMM26,
        Xmm27 = XED_REG_XMM27,
        Xmm28 = XED_REG_XMM28,
        Xmm29 = XED_REG_XMM29,
        Xmm30 = XED_REG_XMM30,
        Xmm31 = XED_REG_XMM31,
        Ymm0 = XED_REG_YMM0,
        Ymm1 = XED_REG_YMM1,
        Ymm2 = XED_REG_YMM2,
        Ymm3 = XED_REG_YMM3,
        Ymm4 = XED_REG_YMM4,
        Ymm5 = XED_REG_YMM5,
        Ymm6 = XED_REG_YMM6,
        Ymm7 = XED_REG_YMM7,
        Ymm8 = XED_REG_YMM8,
        Ymm9 = XED_REG_YMM9,
        Ymm10 = XED_REG_YMM10,
        Ymm11 = XED_REG_YMM11,
        Ymm12 = XED_REG_YMM12,
        Ymm13 = XED_REG_YMM13,
        Ymm14 = XED_REG_YMM14,
        Ymm15 = XED_REG_YMM15,
        Ymm16 = XED_REG_YMM16,
        Ymm17 = XED_REG_YMM17,
        Ymm18 = XED_REG_YMM18,
        Ymm19 = XED_REG_YMM19,
        Ymm20 = XED_REG_YMM20,
        Ymm21 = XED_REG_YMM21,
        Ymm22 = XED_REG_YMM22,
        Ymm23 = XED_REG_YMM23,
        Ymm24 = XED_REG_YMM24,
        Ymm25 = XED_REG_YMM25,
        Ymm26 = XED_REG_YMM26,
        Ymm27 = XED_REG_YMM27,
        Ymm28 = XED_REG_YMM28,
        Ymm29 = XED_REG_YMM29,
        Ymm30 = XED_REG_YMM30,
        Ymm31 = XED_REG_YMM31,
        Zmm0 = XED_REG_ZMM0,
        Zmm1 = XED_REG_ZMM1,
        Zmm2 = XED_REG_ZMM2,
        Zmm3 = XED_REG_ZMM3,
        Zmm4 = XED_REG_ZMM4,
        Zmm5 = XED_REG_ZMM5,
        Zmm6 = XED_REG_ZMM6,
        Zmm7 = XED_REG_ZMM7,
        Zmm8 = XED_REG_ZMM8,
        Zmm9 = XED_REG_ZMM9,
        Zmm10 = XED_REG_ZMM10,
        Zmm11 = XED_REG_ZMM11,
        Zmm12 = XED_REG_ZMM12,
        Zmm13 = XED_REG_ZMM13,
        Zmm14 = XED_REG_ZMM14,
        Zmm15 = XED_REG_ZMM15,
        Zmm16 = XED_REG_ZMM16,
        Zmm17 = XED_REG_ZMM17,
        Zmm18 = XED_REG_ZMM18,
        Zmm19 = XED_REG_ZMM19,
        Zmm20 = XED_REG_ZMM20,
        Zmm21 = XED_REG_ZMM21,
        Zmm22 = XED_REG_ZMM22,
        Zmm23 = XED_REG_ZMM23,
        Zmm24 = XED_REG_ZMM24,
        Zmm25 = XED_REG_ZMM25,
        Zmm26 = XED_REG_ZMM26,
        Zmm27 = XED_REG_ZMM27,
        Zmm28 = XED_REG_ZMM28,
        Zmm29 = XED_REG_ZMM29,
        Zmm30 = XED_REG_ZMM30,
        Zmm31 = XED_REG_ZMM31,
    };

    public enum class OperandName
    {
        Invalid = XED_OPERAND_INVALID,
        Agen = XED_OPERAND_AGEN,
        Amd3dnow = XED_OPERAND_AMD3DNOW,
        Asz = XED_OPERAND_ASZ,
        Base0 = XED_OPERAND_BASE0,
        Base1 = XED_OPERAND_BASE1,
        Bcast = XED_OPERAND_BCAST,
        Bcrc = XED_OPERAND_BCRC,
        Brdisp_width = XED_OPERAND_BRDISP_WIDTH,
        Cet = XED_OPERAND_CET,
        Chip = XED_OPERAND_CHIP,
        Default_seg = XED_OPERAND_DEFAULT_SEG,
        Df32 = XED_OPERAND_DF32,
        Df64 = XED_OPERAND_DF64,
        Disp = XED_OPERAND_DISP,
        Disp_width = XED_OPERAND_DISP_WIDTH,
        Dummy = XED_OPERAND_DUMMY,
        Easz = XED_OPERAND_EASZ,
        Element_size = XED_OPERAND_ELEMENT_SIZE,
        Encoder_preferred = XED_OPERAND_ENCODER_PREFERRED,
        Eosz = XED_OPERAND_EOSZ,
        Error = XED_OPERAND_ERROR,
        Esrc = XED_OPERAND_ESRC,
        Evexrr = XED_OPERAND_EVEXRR,
        First_f2f3 = XED_OPERAND_FIRST_F2F3,
        Has_modrm = XED_OPERAND_HAS_MODRM,
        Has_sib = XED_OPERAND_HAS_SIB,
        Hint = XED_OPERAND_HINT,
        Iclass = XED_OPERAND_ICLASS,
        Ild_f2 = XED_OPERAND_ILD_F2,
        Ild_f3 = XED_OPERAND_ILD_F3,
        Ild_seg = XED_OPERAND_ILD_SEG,
        Imm0 = XED_OPERAND_IMM0,
        Imm0signed = XED_OPERAND_IMM0SIGNED,
        Imm1 = XED_OPERAND_IMM1,
        Imm1_bytes = XED_OPERAND_IMM1_BYTES,
        Imm_width = XED_OPERAND_IMM_WIDTH,
        Index = XED_OPERAND_INDEX,
        Last_f2f3 = XED_OPERAND_LAST_F2F3,
        Llrc = XED_OPERAND_LLRC,
        Lock = XED_OPERAND_LOCK,
        Lzcnt = XED_OPERAND_LZCNT,
        Map = XED_OPERAND_MAP,
        Mask = XED_OPERAND_MASK,
        Max_bytes = XED_OPERAND_MAX_BYTES,
        Mem0 = XED_OPERAND_MEM0,
        Mem1 = XED_OPERAND_MEM1,
        Mem_width = XED_OPERAND_MEM_WIDTH,
        Mod = XED_OPERAND_MOD,
        Mode = XED_OPERAND_MODE,
        Modep5 = XED_OPERAND_MODEP5,
        Modep55c = XED_OPERAND_MODEP55C,
        Mode_first_prefix = XED_OPERAND_MODE_FIRST_PREFIX,
        Modrm_byte = XED_OPERAND_MODRM_BYTE,
        Mpxmode = XED_OPERAND_MPXMODE,
        Needrex = XED_OPERAND_NEEDREX,
        Need_memdisp = XED_OPERAND_NEED_MEMDISP,
        Nelem = XED_OPERAND_NELEM,
        Nominal_opcode = XED_OPERAND_NOMINAL_OPCODE,
        Norex = XED_OPERAND_NOREX,
        No_scale_disp8 = XED_OPERAND_NO_SCALE_DISP8,
        Nprefixes = XED_OPERAND_NPREFIXES,
        Nrexes = XED_OPERAND_NREXES,
        Nseg_prefixes = XED_OPERAND_NSEG_PREFIXES,
        Osz = XED_OPERAND_OSZ,
        Outreg = XED_OPERAND_OUTREG,
        Out_of_bytes = XED_OPERAND_OUT_OF_BYTES,
        P4 = XED_OPERAND_P4,
        Pos_disp = XED_OPERAND_POS_DISP,
        Pos_imm = XED_OPERAND_POS_IMM,
        Pos_imm1 = XED_OPERAND_POS_IMM1,
        Pos_modrm = XED_OPERAND_POS_MODRM,
        Pos_nominal_opcode = XED_OPERAND_POS_NOMINAL_OPCODE,
        Pos_sib = XED_OPERAND_POS_SIB,
        Prefix66 = XED_OPERAND_PREFIX66,
        Ptr = XED_OPERAND_PTR,
        Realmode = XED_OPERAND_REALMODE,
        Reg = XED_OPERAND_REG,
        Reg0 = XED_OPERAND_REG0,
        Reg1 = XED_OPERAND_REG1,
        Reg2 = XED_OPERAND_REG2,
        Reg3 = XED_OPERAND_REG3,
        Reg4 = XED_OPERAND_REG4,
        Reg5 = XED_OPERAND_REG5,
        Reg6 = XED_OPERAND_REG6,
        Reg7 = XED_OPERAND_REG7,
        Reg8 = XED_OPERAND_REG8,
        Relbr = XED_OPERAND_RELBR,
        Rep = XED_OPERAND_REP,
        Rex = XED_OPERAND_REX,
        Rexb = XED_OPERAND_REXB,
        Rexr = XED_OPERAND_REXR,
        Rexrr = XED_OPERAND_REXRR,
        Rexw = XED_OPERAND_REXW,
        Rexx = XED_OPERAND_REXX,
        Rm = XED_OPERAND_RM,
        Roundc = XED_OPERAND_ROUNDC,
        Sae = XED_OPERAND_SAE,
        Scale = XED_OPERAND_SCALE,
        Seg0 = XED_OPERAND_SEG0,
        Seg1 = XED_OPERAND_SEG1,
        Seg_ovd = XED_OPERAND_SEG_OVD,
        Sib = XED_OPERAND_SIB,
        Sibbase = XED_OPERAND_SIBBASE,
        Sibindex = XED_OPERAND_SIBINDEX,
        Sibscale = XED_OPERAND_SIBSCALE,
        Skip_osz = XED_OPERAND_SKIP_OSZ,
        Smode = XED_OPERAND_SMODE,
        Srm = XED_OPERAND_SRM,
        Type = XED_OPERAND_TYPE,
        Tzcnt = XED_OPERAND_TZCNT,
        Ubit = XED_OPERAND_UBIT,
        Uimm0 = XED_OPERAND_UIMM0,
        Uimm1 = XED_OPERAND_UIMM1,
        Using_default_segment0 = XED_OPERAND_USING_DEFAULT_SEGMENT0,
        Using_default_segment1 = XED_OPERAND_USING_DEFAULT_SEGMENT1,
        Vexdest210 = XED_OPERAND_VEXDEST210,
        Vexdest3 = XED_OPERAND_VEXDEST3,
        Vexdest4 = XED_OPERAND_VEXDEST4,
        Vexvalid = XED_OPERAND_VEXVALID,
        Vex_c4 = XED_OPERAND_VEX_C4,
        Vex_prefix = XED_OPERAND_VEX_PREFIX,
        Vl = XED_OPERAND_VL,
        Zeroing = XED_OPERAND_ZEROING,
    };

    public enum class InstAttribute
    {
        Invalid = XED_ATTRIBUTE_INVALID,
        Att_operand_order_exception = XED_ATTRIBUTE_ATT_OPERAND_ORDER_EXCEPTION,
        Broadcast_enabled = XED_ATTRIBUTE_BROADCAST_ENABLED,
        Byteop = XED_ATTRIBUTE_BYTEOP,
        Disp8_eighthmem = XED_ATTRIBUTE_DISP8_EIGHTHMEM,
        Disp8_full = XED_ATTRIBUTE_DISP8_FULL,
        Disp8_fullmem = XED_ATTRIBUTE_DISP8_FULLMEM,
        Disp8_gpr_reader = XED_ATTRIBUTE_DISP8_GPR_READER,
        Disp8_gpr_reader_byte = XED_ATTRIBUTE_DISP8_GPR_READER_BYTE,
        Disp8_gpr_reader_word = XED_ATTRIBUTE_DISP8_GPR_READER_WORD,
        Disp8_gpr_writer_ldop_d = XED_ATTRIBUTE_DISP8_GPR_WRITER_LDOP_D,
        Disp8_gpr_writer_ldop_q = XED_ATTRIBUTE_DISP8_GPR_WRITER_LDOP_Q,
        Disp8_gpr_writer_store = XED_ATTRIBUTE_DISP8_GPR_WRITER_STORE,
        Disp8_gpr_writer_store_byte = XED_ATTRIBUTE_DISP8_GPR_WRITER_STORE_BYTE,
        Disp8_gpr_writer_store_word = XED_ATTRIBUTE_DISP8_GPR_WRITER_STORE_WORD,
        Disp8_gscat = XED_ATTRIBUTE_DISP8_GSCAT,
        Disp8_half = XED_ATTRIBUTE_DISP8_HALF,
        Disp8_halfmem = XED_ATTRIBUTE_DISP8_HALFMEM,
        Disp8_mem128 = XED_ATTRIBUTE_DISP8_MEM128,
        Disp8_movddup = XED_ATTRIBUTE_DISP8_MOVDDUP,
        Disp8_quartermem = XED_ATTRIBUTE_DISP8_QUARTERMEM,
        Disp8_scalar = XED_ATTRIBUTE_DISP8_SCALAR,
        Disp8_tuple1 = XED_ATTRIBUTE_DISP8_TUPLE1,
        Disp8_tuple1_4x = XED_ATTRIBUTE_DISP8_TUPLE1_4X,
        Disp8_tuple1_byte = XED_ATTRIBUTE_DISP8_TUPLE1_BYTE,
        Disp8_tuple1_word = XED_ATTRIBUTE_DISP8_TUPLE1_WORD,
        Disp8_tuple2 = XED_ATTRIBUTE_DISP8_TUPLE2,
        Disp8_tuple4 = XED_ATTRIBUTE_DISP8_TUPLE4,
        Disp8_tuple8 = XED_ATTRIBUTE_DISP8_TUPLE8,
        Double_wide_memop = XED_ATTRIBUTE_DOUBLE_WIDE_MEMOP,
        Double_wide_output = XED_ATTRIBUTE_DOUBLE_WIDE_OUTPUT,
        Dword_indices = XED_ATTRIBUTE_DWORD_INDICES,
        Element_size_d = XED_ATTRIBUTE_ELEMENT_SIZE_D,
        Element_size_q = XED_ATTRIBUTE_ELEMENT_SIZE_Q,
        Exception_br = XED_ATTRIBUTE_EXCEPTION_BR,
        Far_xfer = XED_ATTRIBUTE_FAR_XFER,
        Fixed_base0 = XED_ATTRIBUTE_FIXED_BASE0,
        Fixed_base1 = XED_ATTRIBUTE_FIXED_BASE1,
        Gather = XED_ATTRIBUTE_GATHER,
        Half_wide_output = XED_ATTRIBUTE_HALF_WIDE_OUTPUT,
        Hle_acq_able = XED_ATTRIBUTE_HLE_ACQ_ABLE,
        Hle_rel_able = XED_ATTRIBUTE_HLE_REL_ABLE,
        Ignores_osfxsr = XED_ATTRIBUTE_IGNORES_OSFXSR,
        Implicit_one = XED_ATTRIBUTE_IMPLICIT_ONE,
        Index_reg_is_pointer = XED_ATTRIBUTE_INDEX_REG_IS_POINTER,
        Indirect_branch = XED_ATTRIBUTE_INDIRECT_BRANCH,
        Kmask = XED_ATTRIBUTE_KMASK,
        Lockable = XED_ATTRIBUTE_LOCKABLE,
        Locked = XED_ATTRIBUTE_LOCKED,
        Maskop = XED_ATTRIBUTE_MASKOP,
        Maskop_evex = XED_ATTRIBUTE_MASKOP_EVEX,
        Mask_as_control = XED_ATTRIBUTE_MASK_AS_CONTROL,
        Mask_variable_memop = XED_ATTRIBUTE_MASK_VARIABLE_MEMOP,
        Memory_fault_suppression = XED_ATTRIBUTE_MEMORY_FAULT_SUPPRESSION,
        Mmx_except = XED_ATTRIBUTE_MMX_EXCEPT,
        Mpx_prefix_able = XED_ATTRIBUTE_MPX_PREFIX_ABLE,
        Multisource4 = XED_ATTRIBUTE_MULTISOURCE4,
        Mxcsr = XED_ATTRIBUTE_MXCSR,
        Mxcsr_rd = XED_ATTRIBUTE_MXCSR_RD,
        Nontemporal = XED_ATTRIBUTE_NONTEMPORAL,
        Nop = XED_ATTRIBUTE_NOP,
        Notsx = XED_ATTRIBUTE_NOTSX,
        Notsx_cond = XED_ATTRIBUTE_NOTSX_COND,
        No_rip_rel = XED_ATTRIBUTE_NO_RIP_REL,
        Prefetch = XED_ATTRIBUTE_PREFETCH,
        Protected_mode = XED_ATTRIBUTE_PROTECTED_MODE,
        Qword_indices = XED_ATTRIBUTE_QWORD_INDICES,
        Rep = XED_ATTRIBUTE_REP,
        Requires_alignment = XED_ATTRIBUTE_REQUIRES_ALIGNMENT,
        Ring0 = XED_ATTRIBUTE_RING0,
        Scalable = XED_ATTRIBUTE_SCALABLE,
        Scatter = XED_ATTRIBUTE_SCATTER,
        Simd_scalar = XED_ATTRIBUTE_SIMD_SCALAR,
        Skiplow32 = XED_ATTRIBUTE_SKIPLOW32,
        Skiplow64 = XED_ATTRIBUTE_SKIPLOW64,
        Special_agen_required = XED_ATTRIBUTE_SPECIAL_AGEN_REQUIRED,
        Stackpop0 = XED_ATTRIBUTE_STACKPOP0,
        Stackpop1 = XED_ATTRIBUTE_STACKPOP1,
        Stackpush0 = XED_ATTRIBUTE_STACKPUSH0,
        Stackpush1 = XED_ATTRIBUTE_STACKPUSH1,
        X87_control = XED_ATTRIBUTE_X87_CONTROL,
        X87_mmx_state_cw = XED_ATTRIBUTE_X87_MMX_STATE_CW,
        X87_mmx_state_r = XED_ATTRIBUTE_X87_MMX_STATE_R,
        X87_mmx_state_w = XED_ATTRIBUTE_X87_MMX_STATE_W,
        X87_nowait = XED_ATTRIBUTE_X87_NOWAIT,
        Xmm_state_cw = XED_ATTRIBUTE_XMM_STATE_CW,
        Xmm_state_r = XED_ATTRIBUTE_XMM_STATE_R,
        Xmm_state_w = XED_ATTRIBUTE_XMM_STATE_W,
    };

    public enum class InstCategory
    {
        Invalid = XED_CATEGORY_INVALID,
        _3dnow = XED_CATEGORY_3DNOW,
        Aes = XED_CATEGORY_AES,
        Avx = XED_CATEGORY_AVX,
        Avx2 = XED_CATEGORY_AVX2,
        Avx2gather = XED_CATEGORY_AVX2GATHER,
        Avx512 = XED_CATEGORY_AVX512,
        Avx512_4fmaps = XED_CATEGORY_AVX512_4FMAPS,
        Avx512_4vnniw = XED_CATEGORY_AVX512_4VNNIW,
        Avx512_bitalg = XED_CATEGORY_AVX512_BITALG,
        Avx512_vbmi = XED_CATEGORY_AVX512_VBMI,
        Bdw = XED_CATEGORY_BDW,
        Binary = XED_CATEGORY_BINARY,
        Bitbyte = XED_CATEGORY_BITBYTE,
        Blend = XED_CATEGORY_BLEND,
        Bmi1 = XED_CATEGORY_BMI1,
        Bmi2 = XED_CATEGORY_BMI2,
        Broadcast = XED_CATEGORY_BROADCAST,
        Call = XED_CATEGORY_CALL,
        Cet = XED_CATEGORY_CET,
        Clflushopt = XED_CATEGORY_CLFLUSHOPT,
        Clwb = XED_CATEGORY_CLWB,
        Clzero = XED_CATEGORY_CLZERO,
        Cmov = XED_CATEGORY_CMOV,
        Compress = XED_CATEGORY_COMPRESS,
        Cond_br = XED_CATEGORY_COND_BR,
        Conflict = XED_CATEGORY_CONFLICT,
        Convert = XED_CATEGORY_CONVERT,
        Dataxfer = XED_CATEGORY_DATAXFER,
        Decimal = XED_CATEGORY_DECIMAL,
        Expand = XED_CATEGORY_EXPAND,
        Fcmov = XED_CATEGORY_FCMOV,
        Flagop = XED_CATEGORY_FLAGOP,
        Fma4 = XED_CATEGORY_FMA4,
        Gather = XED_CATEGORY_GATHER,
        Gfni = XED_CATEGORY_GFNI,
        Ifma = XED_CATEGORY_IFMA,
        Interrupt = XED_CATEGORY_INTERRUPT,
        Io = XED_CATEGORY_IO,
        Iostringop = XED_CATEGORY_IOSTRINGOP,
        Kmask = XED_CATEGORY_KMASK,
        Logical = XED_CATEGORY_LOGICAL,
        Logical_fp = XED_CATEGORY_LOGICAL_FP,
        Lzcnt = XED_CATEGORY_LZCNT,
        Misc = XED_CATEGORY_MISC,
        Mmx = XED_CATEGORY_MMX,
        Mpx = XED_CATEGORY_MPX,
        Nop = XED_CATEGORY_NOP,
        Pclmulqdq = XED_CATEGORY_PCLMULQDQ,
        Pku = XED_CATEGORY_PKU,
        Pop = XED_CATEGORY_POP,
        Prefetch = XED_CATEGORY_PREFETCH,
        Prefetchwt1 = XED_CATEGORY_PREFETCHWT1,
        Pt = XED_CATEGORY_PT,
        Push = XED_CATEGORY_PUSH,
        Rdpid = XED_CATEGORY_RDPID,
        Rdrand = XED_CATEGORY_RDRAND,
        Rdseed = XED_CATEGORY_RDSEED,
        Rdwrfsgs = XED_CATEGORY_RDWRFSGS,
        Ret = XED_CATEGORY_RET,
        Rotate = XED_CATEGORY_ROTATE,
        Scatter = XED_CATEGORY_SCATTER,
        Segop = XED_CATEGORY_SEGOP,
        Semaphore = XED_CATEGORY_SEMAPHORE,
        Setcc = XED_CATEGORY_SETCC,
        Sgx = XED_CATEGORY_SGX,
        Sha = XED_CATEGORY_SHA,
        Shift = XED_CATEGORY_SHIFT,
        Smap = XED_CATEGORY_SMAP,
        Sse = XED_CATEGORY_SSE,
        Stringop = XED_CATEGORY_STRINGOP,
        Sttni = XED_CATEGORY_STTNI,
        Syscall = XED_CATEGORY_SYSCALL,
        Sysret = XED_CATEGORY_SYSRET,
        System = XED_CATEGORY_SYSTEM,
        Tbm = XED_CATEGORY_TBM,
        Uncond_br = XED_CATEGORY_UNCOND_BR,
        Vaes = XED_CATEGORY_VAES,
        Vbmi2 = XED_CATEGORY_VBMI2,
        Vfma = XED_CATEGORY_VFMA,
        Vpclmulqdq = XED_CATEGORY_VPCLMULQDQ,
        Vtx = XED_CATEGORY_VTX,
        Widenop = XED_CATEGORY_WIDENOP,
        X87_alu = XED_CATEGORY_X87_ALU,
        Xop = XED_CATEGORY_XOP,
        Xsave = XED_CATEGORY_XSAVE,
        Xsaveopt = XED_CATEGORY_XSAVEOPT,
    };

    public enum class InstExtension
    {
        Invalid = XED_EXTENSION_INVALID,
        _3dnow = XED_EXTENSION_3DNOW,
        Aes = XED_EXTENSION_AES,
        Avx = XED_EXTENSION_AVX,
        Avx2 = XED_EXTENSION_AVX2,
        Avx2gather = XED_EXTENSION_AVX2GATHER,
        Avx512evex = XED_EXTENSION_AVX512EVEX,
        Avx512vex = XED_EXTENSION_AVX512VEX,
        Avxaes = XED_EXTENSION_AVXAES,
        Base = XED_EXTENSION_BASE,
        Bdw = XED_EXTENSION_BDW,
        Bmi1 = XED_EXTENSION_BMI1,
        Bmi2 = XED_EXTENSION_BMI2,
        Cet = XED_EXTENSION_CET,
        Clflushopt = XED_EXTENSION_CLFLUSHOPT,
        Clfsh = XED_EXTENSION_CLFSH,
        Clwb = XED_EXTENSION_CLWB,
        Clzero = XED_EXTENSION_CLZERO,
        F16c = XED_EXTENSION_F16C,
        Fma = XED_EXTENSION_FMA,
        Fma4 = XED_EXTENSION_FMA4,
        Gfni = XED_EXTENSION_GFNI,
        Invpcid = XED_EXTENSION_INVPCID,
        Longmode = XED_EXTENSION_LONGMODE,
        Lzcnt = XED_EXTENSION_LZCNT,
        Mmx = XED_EXTENSION_MMX,
        Monitor = XED_EXTENSION_MONITOR,
        Movbe = XED_EXTENSION_MOVBE,
        Mpx = XED_EXTENSION_MPX,
        Pause = XED_EXTENSION_PAUSE,
        Pclmulqdq = XED_EXTENSION_PCLMULQDQ,
        Pku = XED_EXTENSION_PKU,
        Prefetchwt1 = XED_EXTENSION_PREFETCHWT1,
        Pt = XED_EXTENSION_PT,
        Rdpid = XED_EXTENSION_RDPID,
        Rdrand = XED_EXTENSION_RDRAND,
        Rdseed = XED_EXTENSION_RDSEED,
        Rdtscp = XED_EXTENSION_RDTSCP,
        Rdwrfsgs = XED_EXTENSION_RDWRFSGS,
        Rtm = XED_EXTENSION_RTM,
        Sgx = XED_EXTENSION_SGX,
        Sha = XED_EXTENSION_SHA,
        Smap = XED_EXTENSION_SMAP,
        Smx = XED_EXTENSION_SMX,
        Sse = XED_EXTENSION_SSE,
        Sse2 = XED_EXTENSION_SSE2,
        Sse3 = XED_EXTENSION_SSE3,
        Sse4 = XED_EXTENSION_SSE4,
        Sse4a = XED_EXTENSION_SSE4A,
        Ssse3 = XED_EXTENSION_SSSE3,
        Svm = XED_EXTENSION_SVM,
        Tbm = XED_EXTENSION_TBM,
        Vaes = XED_EXTENSION_VAES,
        Vmfunc = XED_EXTENSION_VMFUNC,
        Vpclmulqdq = XED_EXTENSION_VPCLMULQDQ,
        Vtx = XED_EXTENSION_VTX,
        X87 = XED_EXTENSION_X87,
        Xop = XED_EXTENSION_XOP,
        Xsave = XED_EXTENSION_XSAVE,
        Xsavec = XED_EXTENSION_XSAVEC,
        Xsaveopt = XED_EXTENSION_XSAVEOPT,
        Xsaves = XED_EXTENSION_XSAVES,
    };

    public enum class InstClass
    {
        Invalid = XED_ICLASS_INVALID,
        Aaa = XED_ICLASS_AAA,
        Aad = XED_ICLASS_AAD,
        Aam = XED_ICLASS_AAM,
        Aas = XED_ICLASS_AAS,
        Adc = XED_ICLASS_ADC,
        Adcx = XED_ICLASS_ADCX,
        Adc_lock = XED_ICLASS_ADC_LOCK,
        Add = XED_ICLASS_ADD,
        Addpd = XED_ICLASS_ADDPD,
        Addps = XED_ICLASS_ADDPS,
        Addsd = XED_ICLASS_ADDSD,
        Addss = XED_ICLASS_ADDSS,
        Addsubpd = XED_ICLASS_ADDSUBPD,
        Addsubps = XED_ICLASS_ADDSUBPS,
        Add_lock = XED_ICLASS_ADD_LOCK,
        Adox = XED_ICLASS_ADOX,
        Aesdec = XED_ICLASS_AESDEC,
        Aesdeclast = XED_ICLASS_AESDECLAST,
        Aesenc = XED_ICLASS_AESENC,
        Aesenclast = XED_ICLASS_AESENCLAST,
        Aesimc = XED_ICLASS_AESIMC,
        Aeskeygenassist = XED_ICLASS_AESKEYGENASSIST,
        And = XED_ICLASS_AND,
        Andn = XED_ICLASS_ANDN,
        Andnpd = XED_ICLASS_ANDNPD,
        Andnps = XED_ICLASS_ANDNPS,
        Andpd = XED_ICLASS_ANDPD,
        Andps = XED_ICLASS_ANDPS,
        And_lock = XED_ICLASS_AND_LOCK,
        Arpl = XED_ICLASS_ARPL,
        Bextr = XED_ICLASS_BEXTR,
        Bextr_xop = XED_ICLASS_BEXTR_XOP,
        Blcfill = XED_ICLASS_BLCFILL,
        Blci = XED_ICLASS_BLCI,
        Blcic = XED_ICLASS_BLCIC,
        Blcmsk = XED_ICLASS_BLCMSK,
        Blcs = XED_ICLASS_BLCS,
        Blendpd = XED_ICLASS_BLENDPD,
        Blendps = XED_ICLASS_BLENDPS,
        Blendvpd = XED_ICLASS_BLENDVPD,
        Blendvps = XED_ICLASS_BLENDVPS,
        Blsfill = XED_ICLASS_BLSFILL,
        Blsi = XED_ICLASS_BLSI,
        Blsic = XED_ICLASS_BLSIC,
        Blsmsk = XED_ICLASS_BLSMSK,
        Blsr = XED_ICLASS_BLSR,
        Bndcl = XED_ICLASS_BNDCL,
        Bndcn = XED_ICLASS_BNDCN,
        Bndcu = XED_ICLASS_BNDCU,
        Bndldx = XED_ICLASS_BNDLDX,
        Bndmk = XED_ICLASS_BNDMK,
        Bndmov = XED_ICLASS_BNDMOV,
        Bndstx = XED_ICLASS_BNDSTX,
        Bound = XED_ICLASS_BOUND,
        Bsf = XED_ICLASS_BSF,
        Bsr = XED_ICLASS_BSR,
        Bswap = XED_ICLASS_BSWAP,
        Bt = XED_ICLASS_BT,
        Btc = XED_ICLASS_BTC,
        Btc_lock = XED_ICLASS_BTC_LOCK,
        Btr = XED_ICLASS_BTR,
        Btr_lock = XED_ICLASS_BTR_LOCK,
        Bts = XED_ICLASS_BTS,
        Bts_lock = XED_ICLASS_BTS_LOCK,
        Bzhi = XED_ICLASS_BZHI,
        Call_far = XED_ICLASS_CALL_FAR,
        Call_near = XED_ICLASS_CALL_NEAR,
        Cbw = XED_ICLASS_CBW,
        Cdq = XED_ICLASS_CDQ,
        Cdqe = XED_ICLASS_CDQE,
        Clac = XED_ICLASS_CLAC,
        Clc = XED_ICLASS_CLC,
        Cld = XED_ICLASS_CLD,
        Clflush = XED_ICLASS_CLFLUSH,
        Clflushopt = XED_ICLASS_CLFLUSHOPT,
        Clgi = XED_ICLASS_CLGI,
        Cli = XED_ICLASS_CLI,
        Clrssbsy = XED_ICLASS_CLRSSBSY,
        Clts = XED_ICLASS_CLTS,
        Clwb = XED_ICLASS_CLWB,
        Clzero = XED_ICLASS_CLZERO,
        Cmc = XED_ICLASS_CMC,
        Cmovb = XED_ICLASS_CMOVB,
        Cmovbe = XED_ICLASS_CMOVBE,
        Cmovl = XED_ICLASS_CMOVL,
        Cmovle = XED_ICLASS_CMOVLE,
        Cmovnb = XED_ICLASS_CMOVNB,
        Cmovnbe = XED_ICLASS_CMOVNBE,
        Cmovnl = XED_ICLASS_CMOVNL,
        Cmovnle = XED_ICLASS_CMOVNLE,
        Cmovno = XED_ICLASS_CMOVNO,
        Cmovnp = XED_ICLASS_CMOVNP,
        Cmovns = XED_ICLASS_CMOVNS,
        Cmovnz = XED_ICLASS_CMOVNZ,
        Cmovo = XED_ICLASS_CMOVO,
        Cmovp = XED_ICLASS_CMOVP,
        Cmovs = XED_ICLASS_CMOVS,
        Cmovz = XED_ICLASS_CMOVZ,
        Cmp = XED_ICLASS_CMP,
        Cmppd = XED_ICLASS_CMPPD,
        Cmpps = XED_ICLASS_CMPPS,
        Cmpsb = XED_ICLASS_CMPSB,
        Cmpsd = XED_ICLASS_CMPSD,
        Cmpsd_xmm = XED_ICLASS_CMPSD_XMM,
        Cmpsq = XED_ICLASS_CMPSQ,
        Cmpss = XED_ICLASS_CMPSS,
        Cmpsw = XED_ICLASS_CMPSW,
        Cmpxchg = XED_ICLASS_CMPXCHG,
        Cmpxchg16b = XED_ICLASS_CMPXCHG16B,
        Cmpxchg16b_lock = XED_ICLASS_CMPXCHG16B_LOCK,
        Cmpxchg8b = XED_ICLASS_CMPXCHG8B,
        Cmpxchg8b_lock = XED_ICLASS_CMPXCHG8B_LOCK,
        Cmpxchg_lock = XED_ICLASS_CMPXCHG_LOCK,
        Comisd = XED_ICLASS_COMISD,
        Comiss = XED_ICLASS_COMISS,
        Cpuid = XED_ICLASS_CPUID,
        Cqo = XED_ICLASS_CQO,
        Crc32 = XED_ICLASS_CRC32,
        Cvtdq2pd = XED_ICLASS_CVTDQ2PD,
        Cvtdq2ps = XED_ICLASS_CVTDQ2PS,
        Cvtpd2dq = XED_ICLASS_CVTPD2DQ,
        Cvtpd2pi = XED_ICLASS_CVTPD2PI,
        Cvtpd2ps = XED_ICLASS_CVTPD2PS,
        Cvtpi2pd = XED_ICLASS_CVTPI2PD,
        Cvtpi2ps = XED_ICLASS_CVTPI2PS,
        Cvtps2dq = XED_ICLASS_CVTPS2DQ,
        Cvtps2pd = XED_ICLASS_CVTPS2PD,
        Cvtps2pi = XED_ICLASS_CVTPS2PI,
        Cvtsd2si = XED_ICLASS_CVTSD2SI,
        Cvtsd2ss = XED_ICLASS_CVTSD2SS,
        Cvtsi2sd = XED_ICLASS_CVTSI2SD,
        Cvtsi2ss = XED_ICLASS_CVTSI2SS,
        Cvtss2sd = XED_ICLASS_CVTSS2SD,
        Cvtss2si = XED_ICLASS_CVTSS2SI,
        Cvttpd2dq = XED_ICLASS_CVTTPD2DQ,
        Cvttpd2pi = XED_ICLASS_CVTTPD2PI,
        Cvttps2dq = XED_ICLASS_CVTTPS2DQ,
        Cvttps2pi = XED_ICLASS_CVTTPS2PI,
        Cvttsd2si = XED_ICLASS_CVTTSD2SI,
        Cvttss2si = XED_ICLASS_CVTTSS2SI,
        Cwd = XED_ICLASS_CWD,
        Cwde = XED_ICLASS_CWDE,
        Daa = XED_ICLASS_DAA,
        Das = XED_ICLASS_DAS,
        Dec = XED_ICLASS_DEC,
        Dec_lock = XED_ICLASS_DEC_LOCK,
        Div = XED_ICLASS_DIV,
        Divpd = XED_ICLASS_DIVPD,
        Divps = XED_ICLASS_DIVPS,
        Divsd = XED_ICLASS_DIVSD,
        Divss = XED_ICLASS_DIVSS,
        Dppd = XED_ICLASS_DPPD,
        Dpps = XED_ICLASS_DPPS,
        Emms = XED_ICLASS_EMMS,
        Encls = XED_ICLASS_ENCLS,
        Enclu = XED_ICLASS_ENCLU,
        Endbr32 = XED_ICLASS_ENDBR32,
        Endbr64 = XED_ICLASS_ENDBR64,
        Enter = XED_ICLASS_ENTER,
        Extractps = XED_ICLASS_EXTRACTPS,
        Extrq = XED_ICLASS_EXTRQ,
        F2xm1 = XED_ICLASS_F2XM1,
        Fabs = XED_ICLASS_FABS,
        Fadd = XED_ICLASS_FADD,
        Faddp = XED_ICLASS_FADDP,
        Fbld = XED_ICLASS_FBLD,
        Fbstp = XED_ICLASS_FBSTP,
        Fchs = XED_ICLASS_FCHS,
        Fcmovb = XED_ICLASS_FCMOVB,
        Fcmovbe = XED_ICLASS_FCMOVBE,
        Fcmove = XED_ICLASS_FCMOVE,
        Fcmovnb = XED_ICLASS_FCMOVNB,
        Fcmovnbe = XED_ICLASS_FCMOVNBE,
        Fcmovne = XED_ICLASS_FCMOVNE,
        Fcmovnu = XED_ICLASS_FCMOVNU,
        Fcmovu = XED_ICLASS_FCMOVU,
        Fcom = XED_ICLASS_FCOM,
        Fcomi = XED_ICLASS_FCOMI,
        Fcomip = XED_ICLASS_FCOMIP,
        Fcomp = XED_ICLASS_FCOMP,
        Fcompp = XED_ICLASS_FCOMPP,
        Fcos = XED_ICLASS_FCOS,
        Fdecstp = XED_ICLASS_FDECSTP,
        Fdisi8087_nop = XED_ICLASS_FDISI8087_NOP,
        Fdiv = XED_ICLASS_FDIV,
        Fdivp = XED_ICLASS_FDIVP,
        Fdivr = XED_ICLASS_FDIVR,
        Fdivrp = XED_ICLASS_FDIVRP,
        Femms = XED_ICLASS_FEMMS,
        Feni8087_nop = XED_ICLASS_FENI8087_NOP,
        Ffree = XED_ICLASS_FFREE,
        Ffreep = XED_ICLASS_FFREEP,
        Fiadd = XED_ICLASS_FIADD,
        Ficom = XED_ICLASS_FICOM,
        Ficomp = XED_ICLASS_FICOMP,
        Fidiv = XED_ICLASS_FIDIV,
        Fidivr = XED_ICLASS_FIDIVR,
        Fild = XED_ICLASS_FILD,
        Fimul = XED_ICLASS_FIMUL,
        Fincstp = XED_ICLASS_FINCSTP,
        Fist = XED_ICLASS_FIST,
        Fistp = XED_ICLASS_FISTP,
        Fisttp = XED_ICLASS_FISTTP,
        Fisub = XED_ICLASS_FISUB,
        Fisubr = XED_ICLASS_FISUBR,
        Fld = XED_ICLASS_FLD,
        Fld1 = XED_ICLASS_FLD1,
        Fldcw = XED_ICLASS_FLDCW,
        Fldenv = XED_ICLASS_FLDENV,
        Fldl2e = XED_ICLASS_FLDL2E,
        Fldl2t = XED_ICLASS_FLDL2T,
        Fldlg2 = XED_ICLASS_FLDLG2,
        Fldln2 = XED_ICLASS_FLDLN2,
        Fldpi = XED_ICLASS_FLDPI,
        Fldz = XED_ICLASS_FLDZ,
        Fmul = XED_ICLASS_FMUL,
        Fmulp = XED_ICLASS_FMULP,
        Fnclex = XED_ICLASS_FNCLEX,
        Fninit = XED_ICLASS_FNINIT,
        Fnop = XED_ICLASS_FNOP,
        Fnsave = XED_ICLASS_FNSAVE,
        Fnstcw = XED_ICLASS_FNSTCW,
        Fnstenv = XED_ICLASS_FNSTENV,
        Fnstsw = XED_ICLASS_FNSTSW,
        Fpatan = XED_ICLASS_FPATAN,
        Fprem = XED_ICLASS_FPREM,
        Fprem1 = XED_ICLASS_FPREM1,
        Fptan = XED_ICLASS_FPTAN,
        Frndint = XED_ICLASS_FRNDINT,
        Frstor = XED_ICLASS_FRSTOR,
        Fscale = XED_ICLASS_FSCALE,
        Fsetpm287_nop = XED_ICLASS_FSETPM287_NOP,
        Fsin = XED_ICLASS_FSIN,
        Fsincos = XED_ICLASS_FSINCOS,
        Fsqrt = XED_ICLASS_FSQRT,
        Fst = XED_ICLASS_FST,
        Fstp = XED_ICLASS_FSTP,
        Fstpnce = XED_ICLASS_FSTPNCE,
        Fsub = XED_ICLASS_FSUB,
        Fsubp = XED_ICLASS_FSUBP,
        Fsubr = XED_ICLASS_FSUBR,
        Fsubrp = XED_ICLASS_FSUBRP,
        Ftst = XED_ICLASS_FTST,
        Fucom = XED_ICLASS_FUCOM,
        Fucomi = XED_ICLASS_FUCOMI,
        Fucomip = XED_ICLASS_FUCOMIP,
        Fucomp = XED_ICLASS_FUCOMP,
        Fucompp = XED_ICLASS_FUCOMPP,
        Fwait = XED_ICLASS_FWAIT,
        Fxam = XED_ICLASS_FXAM,
        Fxch = XED_ICLASS_FXCH,
        Fxrstor = XED_ICLASS_FXRSTOR,
        Fxrstor64 = XED_ICLASS_FXRSTOR64,
        Fxsave = XED_ICLASS_FXSAVE,
        Fxsave64 = XED_ICLASS_FXSAVE64,
        Fxtract = XED_ICLASS_FXTRACT,
        Fyl2x = XED_ICLASS_FYL2X,
        Fyl2xp1 = XED_ICLASS_FYL2XP1,
        Getsec = XED_ICLASS_GETSEC,
        Gf2p8affineinvqb = XED_ICLASS_GF2P8AFFINEINVQB,
        Gf2p8affineqb = XED_ICLASS_GF2P8AFFINEQB,
        Gf2p8mulb = XED_ICLASS_GF2P8MULB,
        Haddpd = XED_ICLASS_HADDPD,
        Haddps = XED_ICLASS_HADDPS,
        Hlt = XED_ICLASS_HLT,
        Hsubpd = XED_ICLASS_HSUBPD,
        Hsubps = XED_ICLASS_HSUBPS,
        Idiv = XED_ICLASS_IDIV,
        Imul = XED_ICLASS_IMUL,
        In = XED_ICLASS_IN,
        Inc = XED_ICLASS_INC,
        Incsspd = XED_ICLASS_INCSSPD,
        Incsspq = XED_ICLASS_INCSSPQ,
        Inc_lock = XED_ICLASS_INC_LOCK,
        Insb = XED_ICLASS_INSB,
        Insd = XED_ICLASS_INSD,
        Insertps = XED_ICLASS_INSERTPS,
        Insertq = XED_ICLASS_INSERTQ,
        Insw = XED_ICLASS_INSW,
        Int = XED_ICLASS_INT,
        Int1 = XED_ICLASS_INT1,
        Int3 = XED_ICLASS_INT3,
        Into = XED_ICLASS_INTO,
        Invd = XED_ICLASS_INVD,
        Invept = XED_ICLASS_INVEPT,
        Invlpg = XED_ICLASS_INVLPG,
        Invlpga = XED_ICLASS_INVLPGA,
        Invpcid = XED_ICLASS_INVPCID,
        Invvpid = XED_ICLASS_INVVPID,
        Iret = XED_ICLASS_IRET,
        Iretd = XED_ICLASS_IRETD,
        Iretq = XED_ICLASS_IRETQ,
        Jb = XED_ICLASS_JB,
        Jbe = XED_ICLASS_JBE,
        Jcxz = XED_ICLASS_JCXZ,
        Jecxz = XED_ICLASS_JECXZ,
        Jl = XED_ICLASS_JL,
        Jle = XED_ICLASS_JLE,
        Jmp = XED_ICLASS_JMP,
        Jmp_far = XED_ICLASS_JMP_FAR,
        Jnb = XED_ICLASS_JNB,
        Jnbe = XED_ICLASS_JNBE,
        Jnl = XED_ICLASS_JNL,
        Jnle = XED_ICLASS_JNLE,
        Jno = XED_ICLASS_JNO,
        Jnp = XED_ICLASS_JNP,
        Jns = XED_ICLASS_JNS,
        Jnz = XED_ICLASS_JNZ,
        Jo = XED_ICLASS_JO,
        Jp = XED_ICLASS_JP,
        Jrcxz = XED_ICLASS_JRCXZ,
        Js = XED_ICLASS_JS,
        Jz = XED_ICLASS_JZ,
        Kaddb = XED_ICLASS_KADDB,
        Kaddd = XED_ICLASS_KADDD,
        Kaddq = XED_ICLASS_KADDQ,
        Kaddw = XED_ICLASS_KADDW,
        Kandb = XED_ICLASS_KANDB,
        Kandd = XED_ICLASS_KANDD,
        Kandnb = XED_ICLASS_KANDNB,
        Kandnd = XED_ICLASS_KANDND,
        Kandnq = XED_ICLASS_KANDNQ,
        Kandnw = XED_ICLASS_KANDNW,
        Kandq = XED_ICLASS_KANDQ,
        Kandw = XED_ICLASS_KANDW,
        Kmovb = XED_ICLASS_KMOVB,
        Kmovd = XED_ICLASS_KMOVD,
        Kmovq = XED_ICLASS_KMOVQ,
        Kmovw = XED_ICLASS_KMOVW,
        Knotb = XED_ICLASS_KNOTB,
        Knotd = XED_ICLASS_KNOTD,
        Knotq = XED_ICLASS_KNOTQ,
        Knotw = XED_ICLASS_KNOTW,
        Korb = XED_ICLASS_KORB,
        Kord = XED_ICLASS_KORD,
        Korq = XED_ICLASS_KORQ,
        Kortestb = XED_ICLASS_KORTESTB,
        Kortestd = XED_ICLASS_KORTESTD,
        Kortestq = XED_ICLASS_KORTESTQ,
        Kortestw = XED_ICLASS_KORTESTW,
        Korw = XED_ICLASS_KORW,
        Kshiftlb = XED_ICLASS_KSHIFTLB,
        Kshiftld = XED_ICLASS_KSHIFTLD,
        Kshiftlq = XED_ICLASS_KSHIFTLQ,
        Kshiftlw = XED_ICLASS_KSHIFTLW,
        Kshiftrb = XED_ICLASS_KSHIFTRB,
        Kshiftrd = XED_ICLASS_KSHIFTRD,
        Kshiftrq = XED_ICLASS_KSHIFTRQ,
        Kshiftrw = XED_ICLASS_KSHIFTRW,
        Ktestb = XED_ICLASS_KTESTB,
        Ktestd = XED_ICLASS_KTESTD,
        Ktestq = XED_ICLASS_KTESTQ,
        Ktestw = XED_ICLASS_KTESTW,
        Kunpckbw = XED_ICLASS_KUNPCKBW,
        Kunpckdq = XED_ICLASS_KUNPCKDQ,
        Kunpckwd = XED_ICLASS_KUNPCKWD,
        Kxnorb = XED_ICLASS_KXNORB,
        Kxnord = XED_ICLASS_KXNORD,
        Kxnorq = XED_ICLASS_KXNORQ,
        Kxnorw = XED_ICLASS_KXNORW,
        Kxorb = XED_ICLASS_KXORB,
        Kxord = XED_ICLASS_KXORD,
        Kxorq = XED_ICLASS_KXORQ,
        Kxorw = XED_ICLASS_KXORW,
        Lahf = XED_ICLASS_LAHF,
        Lar = XED_ICLASS_LAR,
        Lddqu = XED_ICLASS_LDDQU,
        Ldmxcsr = XED_ICLASS_LDMXCSR,
        Lds = XED_ICLASS_LDS,
        Lea = XED_ICLASS_LEA,
        Leave = XED_ICLASS_LEAVE,
        Les = XED_ICLASS_LES,
        Lfence = XED_ICLASS_LFENCE,
        Lfs = XED_ICLASS_LFS,
        Lgdt = XED_ICLASS_LGDT,
        Lgs = XED_ICLASS_LGS,
        Lidt = XED_ICLASS_LIDT,
        Lldt = XED_ICLASS_LLDT,
        Llwpcb = XED_ICLASS_LLWPCB,
        Lmsw = XED_ICLASS_LMSW,
        Lodsb = XED_ICLASS_LODSB,
        Lodsd = XED_ICLASS_LODSD,
        Lodsq = XED_ICLASS_LODSQ,
        Lodsw = XED_ICLASS_LODSW,
        Loop = XED_ICLASS_LOOP,
        Loope = XED_ICLASS_LOOPE,
        Loopne = XED_ICLASS_LOOPNE,
        Lsl = XED_ICLASS_LSL,
        Lss = XED_ICLASS_LSS,
        Ltr = XED_ICLASS_LTR,
        Lwpins = XED_ICLASS_LWPINS,
        Lwpval = XED_ICLASS_LWPVAL,
        Lzcnt = XED_ICLASS_LZCNT,
        Maskmovdqu = XED_ICLASS_MASKMOVDQU,
        Maskmovq = XED_ICLASS_MASKMOVQ,
        Maxpd = XED_ICLASS_MAXPD,
        Maxps = XED_ICLASS_MAXPS,
        Maxsd = XED_ICLASS_MAXSD,
        Maxss = XED_ICLASS_MAXSS,
        Mfence = XED_ICLASS_MFENCE,
        Minpd = XED_ICLASS_MINPD,
        Minps = XED_ICLASS_MINPS,
        Minsd = XED_ICLASS_MINSD,
        Minss = XED_ICLASS_MINSS,
        Monitor = XED_ICLASS_MONITOR,
        Mov = XED_ICLASS_MOV,
        Movapd = XED_ICLASS_MOVAPD,
        Movaps = XED_ICLASS_MOVAPS,
        Movbe = XED_ICLASS_MOVBE,
        Movd = XED_ICLASS_MOVD,
        Movddup = XED_ICLASS_MOVDDUP,
        Movdq2q = XED_ICLASS_MOVDQ2Q,
        Movdqa = XED_ICLASS_MOVDQA,
        Movdqu = XED_ICLASS_MOVDQU,
        Movhlps = XED_ICLASS_MOVHLPS,
        Movhpd = XED_ICLASS_MOVHPD,
        Movhps = XED_ICLASS_MOVHPS,
        Movlhps = XED_ICLASS_MOVLHPS,
        Movlpd = XED_ICLASS_MOVLPD,
        Movlps = XED_ICLASS_MOVLPS,
        Movmskpd = XED_ICLASS_MOVMSKPD,
        Movmskps = XED_ICLASS_MOVMSKPS,
        Movntdq = XED_ICLASS_MOVNTDQ,
        Movntdqa = XED_ICLASS_MOVNTDQA,
        Movnti = XED_ICLASS_MOVNTI,
        Movntpd = XED_ICLASS_MOVNTPD,
        Movntps = XED_ICLASS_MOVNTPS,
        Movntq = XED_ICLASS_MOVNTQ,
        Movntsd = XED_ICLASS_MOVNTSD,
        Movntss = XED_ICLASS_MOVNTSS,
        Movq = XED_ICLASS_MOVQ,
        Movq2dq = XED_ICLASS_MOVQ2DQ,
        Movsb = XED_ICLASS_MOVSB,
        Movsd = XED_ICLASS_MOVSD,
        Movsd_xmm = XED_ICLASS_MOVSD_XMM,
        Movshdup = XED_ICLASS_MOVSHDUP,
        Movsldup = XED_ICLASS_MOVSLDUP,
        Movsq = XED_ICLASS_MOVSQ,
        Movss = XED_ICLASS_MOVSS,
        Movsw = XED_ICLASS_MOVSW,
        Movsx = XED_ICLASS_MOVSX,
        Movsxd = XED_ICLASS_MOVSXD,
        Movupd = XED_ICLASS_MOVUPD,
        Movups = XED_ICLASS_MOVUPS,
        Movzx = XED_ICLASS_MOVZX,
        Mov_cr = XED_ICLASS_MOV_CR,
        Mov_dr = XED_ICLASS_MOV_DR,
        Mpsadbw = XED_ICLASS_MPSADBW,
        Mul = XED_ICLASS_MUL,
        Mulpd = XED_ICLASS_MULPD,
        Mulps = XED_ICLASS_MULPS,
        Mulsd = XED_ICLASS_MULSD,
        Mulss = XED_ICLASS_MULSS,
        Mulx = XED_ICLASS_MULX,
        Mwait = XED_ICLASS_MWAIT,
        Neg = XED_ICLASS_NEG,
        Neg_lock = XED_ICLASS_NEG_LOCK,
        Nop = XED_ICLASS_NOP,
        Nop2 = XED_ICLASS_NOP2,
        Nop3 = XED_ICLASS_NOP3,
        Nop4 = XED_ICLASS_NOP4,
        Nop5 = XED_ICLASS_NOP5,
        Nop6 = XED_ICLASS_NOP6,
        Nop7 = XED_ICLASS_NOP7,
        Nop8 = XED_ICLASS_NOP8,
        Nop9 = XED_ICLASS_NOP9,
        Not = XED_ICLASS_NOT,
        Not_lock = XED_ICLASS_NOT_LOCK,
        Or = XED_ICLASS_OR,
        Orpd = XED_ICLASS_ORPD,
        Orps = XED_ICLASS_ORPS,
        Or_lock = XED_ICLASS_OR_LOCK,
        Out = XED_ICLASS_OUT,
        Outsb = XED_ICLASS_OUTSB,
        Outsd = XED_ICLASS_OUTSD,
        Outsw = XED_ICLASS_OUTSW,
        Pabsb = XED_ICLASS_PABSB,
        Pabsd = XED_ICLASS_PABSD,
        Pabsw = XED_ICLASS_PABSW,
        Packssdw = XED_ICLASS_PACKSSDW,
        Packsswb = XED_ICLASS_PACKSSWB,
        Packusdw = XED_ICLASS_PACKUSDW,
        Packuswb = XED_ICLASS_PACKUSWB,
        Paddb = XED_ICLASS_PADDB,
        Paddd = XED_ICLASS_PADDD,
        Paddq = XED_ICLASS_PADDQ,
        Paddsb = XED_ICLASS_PADDSB,
        Paddsw = XED_ICLASS_PADDSW,
        Paddusb = XED_ICLASS_PADDUSB,
        Paddusw = XED_ICLASS_PADDUSW,
        Paddw = XED_ICLASS_PADDW,
        Palignr = XED_ICLASS_PALIGNR,
        Pand = XED_ICLASS_PAND,
        Pandn = XED_ICLASS_PANDN,
        Pause = XED_ICLASS_PAUSE,
        Pavgb = XED_ICLASS_PAVGB,
        Pavgusb = XED_ICLASS_PAVGUSB,
        Pavgw = XED_ICLASS_PAVGW,
        Pblendvb = XED_ICLASS_PBLENDVB,
        Pblendw = XED_ICLASS_PBLENDW,
        Pclmulqdq = XED_ICLASS_PCLMULQDQ,
        Pcmpeqb = XED_ICLASS_PCMPEQB,
        Pcmpeqd = XED_ICLASS_PCMPEQD,
        Pcmpeqq = XED_ICLASS_PCMPEQQ,
        Pcmpeqw = XED_ICLASS_PCMPEQW,
        Pcmpestri = XED_ICLASS_PCMPESTRI,
        Pcmpestrm = XED_ICLASS_PCMPESTRM,
        Pcmpgtb = XED_ICLASS_PCMPGTB,
        Pcmpgtd = XED_ICLASS_PCMPGTD,
        Pcmpgtq = XED_ICLASS_PCMPGTQ,
        Pcmpgtw = XED_ICLASS_PCMPGTW,
        Pcmpistri = XED_ICLASS_PCMPISTRI,
        Pcmpistrm = XED_ICLASS_PCMPISTRM,
        Pdep = XED_ICLASS_PDEP,
        Pext = XED_ICLASS_PEXT,
        Pextrb = XED_ICLASS_PEXTRB,
        Pextrd = XED_ICLASS_PEXTRD,
        Pextrq = XED_ICLASS_PEXTRQ,
        Pextrw = XED_ICLASS_PEXTRW,
        Pextrw_sse4 = XED_ICLASS_PEXTRW_SSE4,
        Pf2id = XED_ICLASS_PF2ID,
        Pf2iw = XED_ICLASS_PF2IW,
        Pfacc = XED_ICLASS_PFACC,
        Pfadd = XED_ICLASS_PFADD,
        Pfcmpeq = XED_ICLASS_PFCMPEQ,
        Pfcmpge = XED_ICLASS_PFCMPGE,
        Pfcmpgt = XED_ICLASS_PFCMPGT,
        Pfcpit1 = XED_ICLASS_PFCPIT1,
        Pfmax = XED_ICLASS_PFMAX,
        Pfmin = XED_ICLASS_PFMIN,
        Pfmul = XED_ICLASS_PFMUL,
        Pfnacc = XED_ICLASS_PFNACC,
        Pfpnacc = XED_ICLASS_PFPNACC,
        Pfrcp = XED_ICLASS_PFRCP,
        Pfrcpit2 = XED_ICLASS_PFRCPIT2,
        Pfrsqit1 = XED_ICLASS_PFRSQIT1,
        Pfsqrt = XED_ICLASS_PFSQRT,
        Pfsub = XED_ICLASS_PFSUB,
        Pfsubr = XED_ICLASS_PFSUBR,
        Phaddd = XED_ICLASS_PHADDD,
        Phaddsw = XED_ICLASS_PHADDSW,
        Phaddw = XED_ICLASS_PHADDW,
        Phminposuw = XED_ICLASS_PHMINPOSUW,
        Phsubd = XED_ICLASS_PHSUBD,
        Phsubsw = XED_ICLASS_PHSUBSW,
        Phsubw = XED_ICLASS_PHSUBW,
        Pi2fd = XED_ICLASS_PI2FD,
        Pi2fw = XED_ICLASS_PI2FW,
        Pinsrb = XED_ICLASS_PINSRB,
        Pinsrd = XED_ICLASS_PINSRD,
        Pinsrq = XED_ICLASS_PINSRQ,
        Pinsrw = XED_ICLASS_PINSRW,
        Pmaddubsw = XED_ICLASS_PMADDUBSW,
        Pmaddwd = XED_ICLASS_PMADDWD,
        Pmaxsb = XED_ICLASS_PMAXSB,
        Pmaxsd = XED_ICLASS_PMAXSD,
        Pmaxsw = XED_ICLASS_PMAXSW,
        Pmaxub = XED_ICLASS_PMAXUB,
        Pmaxud = XED_ICLASS_PMAXUD,
        Pmaxuw = XED_ICLASS_PMAXUW,
        Pminsb = XED_ICLASS_PMINSB,
        Pminsd = XED_ICLASS_PMINSD,
        Pminsw = XED_ICLASS_PMINSW,
        Pminub = XED_ICLASS_PMINUB,
        Pminud = XED_ICLASS_PMINUD,
        Pminuw = XED_ICLASS_PMINUW,
        Pmovmskb = XED_ICLASS_PMOVMSKB,
        Pmovsxbd = XED_ICLASS_PMOVSXBD,
        Pmovsxbq = XED_ICLASS_PMOVSXBQ,
        Pmovsxbw = XED_ICLASS_PMOVSXBW,
        Pmovsxdq = XED_ICLASS_PMOVSXDQ,
        Pmovsxwd = XED_ICLASS_PMOVSXWD,
        Pmovsxwq = XED_ICLASS_PMOVSXWQ,
        Pmovzxbd = XED_ICLASS_PMOVZXBD,
        Pmovzxbq = XED_ICLASS_PMOVZXBQ,
        Pmovzxbw = XED_ICLASS_PMOVZXBW,
        Pmovzxdq = XED_ICLASS_PMOVZXDQ,
        Pmovzxwd = XED_ICLASS_PMOVZXWD,
        Pmovzxwq = XED_ICLASS_PMOVZXWQ,
        Pmuldq = XED_ICLASS_PMULDQ,
        Pmulhrsw = XED_ICLASS_PMULHRSW,
        Pmulhrw = XED_ICLASS_PMULHRW,
        Pmulhuw = XED_ICLASS_PMULHUW,
        Pmulhw = XED_ICLASS_PMULHW,
        Pmulld = XED_ICLASS_PMULLD,
        Pmullw = XED_ICLASS_PMULLW,
        Pmuludq = XED_ICLASS_PMULUDQ,
        Pop = XED_ICLASS_POP,
        Popa = XED_ICLASS_POPA,
        Popad = XED_ICLASS_POPAD,
        Popcnt = XED_ICLASS_POPCNT,
        Popf = XED_ICLASS_POPF,
        Popfd = XED_ICLASS_POPFD,
        Popfq = XED_ICLASS_POPFQ,
        Por = XED_ICLASS_POR,
        Prefetchnta = XED_ICLASS_PREFETCHNTA,
        Prefetcht0 = XED_ICLASS_PREFETCHT0,
        Prefetcht1 = XED_ICLASS_PREFETCHT1,
        Prefetcht2 = XED_ICLASS_PREFETCHT2,
        Prefetchw = XED_ICLASS_PREFETCHW,
        Prefetchwt1 = XED_ICLASS_PREFETCHWT1,
        Prefetch_exclusive = XED_ICLASS_PREFETCH_EXCLUSIVE,
        Prefetch_reserved = XED_ICLASS_PREFETCH_RESERVED,
        Psadbw = XED_ICLASS_PSADBW,
        Pshufb = XED_ICLASS_PSHUFB,
        Pshufd = XED_ICLASS_PSHUFD,
        Pshufhw = XED_ICLASS_PSHUFHW,
        Pshuflw = XED_ICLASS_PSHUFLW,
        Pshufw = XED_ICLASS_PSHUFW,
        Psignb = XED_ICLASS_PSIGNB,
        Psignd = XED_ICLASS_PSIGND,
        Psignw = XED_ICLASS_PSIGNW,
        Pslld = XED_ICLASS_PSLLD,
        Pslldq = XED_ICLASS_PSLLDQ,
        Psllq = XED_ICLASS_PSLLQ,
        Psllw = XED_ICLASS_PSLLW,
        Psrad = XED_ICLASS_PSRAD,
        Psraw = XED_ICLASS_PSRAW,
        Psrld = XED_ICLASS_PSRLD,
        Psrldq = XED_ICLASS_PSRLDQ,
        Psrlq = XED_ICLASS_PSRLQ,
        Psrlw = XED_ICLASS_PSRLW,
        Psubb = XED_ICLASS_PSUBB,
        Psubd = XED_ICLASS_PSUBD,
        Psubq = XED_ICLASS_PSUBQ,
        Psubsb = XED_ICLASS_PSUBSB,
        Psubsw = XED_ICLASS_PSUBSW,
        Psubusb = XED_ICLASS_PSUBUSB,
        Psubusw = XED_ICLASS_PSUBUSW,
        Psubw = XED_ICLASS_PSUBW,
        Pswapd = XED_ICLASS_PSWAPD,
        Ptest = XED_ICLASS_PTEST,
        Ptwrite = XED_ICLASS_PTWRITE,
        Punpckhbw = XED_ICLASS_PUNPCKHBW,
        Punpckhdq = XED_ICLASS_PUNPCKHDQ,
        Punpckhqdq = XED_ICLASS_PUNPCKHQDQ,
        Punpckhwd = XED_ICLASS_PUNPCKHWD,
        Punpcklbw = XED_ICLASS_PUNPCKLBW,
        Punpckldq = XED_ICLASS_PUNPCKLDQ,
        Punpcklqdq = XED_ICLASS_PUNPCKLQDQ,
        Punpcklwd = XED_ICLASS_PUNPCKLWD,
        Push = XED_ICLASS_PUSH,
        Pusha = XED_ICLASS_PUSHA,
        Pushad = XED_ICLASS_PUSHAD,
        Pushf = XED_ICLASS_PUSHF,
        Pushfd = XED_ICLASS_PUSHFD,
        Pushfq = XED_ICLASS_PUSHFQ,
        Pxor = XED_ICLASS_PXOR,
        Rcl = XED_ICLASS_RCL,
        Rcpps = XED_ICLASS_RCPPS,
        Rcpss = XED_ICLASS_RCPSS,
        Rcr = XED_ICLASS_RCR,
        Rdfsbase = XED_ICLASS_RDFSBASE,
        Rdgsbase = XED_ICLASS_RDGSBASE,
        Rdmsr = XED_ICLASS_RDMSR,
        Rdpid = XED_ICLASS_RDPID,
        Rdpkru = XED_ICLASS_RDPKRU,
        Rdpmc = XED_ICLASS_RDPMC,
        Rdrand = XED_ICLASS_RDRAND,
        Rdseed = XED_ICLASS_RDSEED,
        Rdsspd = XED_ICLASS_RDSSPD,
        Rdsspq = XED_ICLASS_RDSSPQ,
        Rdtsc = XED_ICLASS_RDTSC,
        Rdtscp = XED_ICLASS_RDTSCP,
        Repe_cmpsb = XED_ICLASS_REPE_CMPSB,
        Repe_cmpsd = XED_ICLASS_REPE_CMPSD,
        Repe_cmpsq = XED_ICLASS_REPE_CMPSQ,
        Repe_cmpsw = XED_ICLASS_REPE_CMPSW,
        Repe_scasb = XED_ICLASS_REPE_SCASB,
        Repe_scasd = XED_ICLASS_REPE_SCASD,
        Repe_scasq = XED_ICLASS_REPE_SCASQ,
        Repe_scasw = XED_ICLASS_REPE_SCASW,
        Repne_cmpsb = XED_ICLASS_REPNE_CMPSB,
        Repne_cmpsd = XED_ICLASS_REPNE_CMPSD,
        Repne_cmpsq = XED_ICLASS_REPNE_CMPSQ,
        Repne_cmpsw = XED_ICLASS_REPNE_CMPSW,
        Repne_scasb = XED_ICLASS_REPNE_SCASB,
        Repne_scasd = XED_ICLASS_REPNE_SCASD,
        Repne_scasq = XED_ICLASS_REPNE_SCASQ,
        Repne_scasw = XED_ICLASS_REPNE_SCASW,
        Rep_insb = XED_ICLASS_REP_INSB,
        Rep_insd = XED_ICLASS_REP_INSD,
        Rep_insw = XED_ICLASS_REP_INSW,
        Rep_lodsb = XED_ICLASS_REP_LODSB,
        Rep_lodsd = XED_ICLASS_REP_LODSD,
        Rep_lodsq = XED_ICLASS_REP_LODSQ,
        Rep_lodsw = XED_ICLASS_REP_LODSW,
        Rep_movsb = XED_ICLASS_REP_MOVSB,
        Rep_movsd = XED_ICLASS_REP_MOVSD,
        Rep_movsq = XED_ICLASS_REP_MOVSQ,
        Rep_movsw = XED_ICLASS_REP_MOVSW,
        Rep_outsb = XED_ICLASS_REP_OUTSB,
        Rep_outsd = XED_ICLASS_REP_OUTSD,
        Rep_outsw = XED_ICLASS_REP_OUTSW,
        Rep_stosb = XED_ICLASS_REP_STOSB,
        Rep_stosd = XED_ICLASS_REP_STOSD,
        Rep_stosq = XED_ICLASS_REP_STOSQ,
        Rep_stosw = XED_ICLASS_REP_STOSW,
        Ret_far = XED_ICLASS_RET_FAR,
        Ret_near = XED_ICLASS_RET_NEAR,
        Rol = XED_ICLASS_ROL,
        Ror = XED_ICLASS_ROR,
        Rorx = XED_ICLASS_RORX,
        Roundpd = XED_ICLASS_ROUNDPD,
        Roundps = XED_ICLASS_ROUNDPS,
        Roundsd = XED_ICLASS_ROUNDSD,
        Roundss = XED_ICLASS_ROUNDSS,
        Rsm = XED_ICLASS_RSM,
        Rsqrtps = XED_ICLASS_RSQRTPS,
        Rsqrtss = XED_ICLASS_RSQRTSS,
        Rstorssp = XED_ICLASS_RSTORSSP,
        Sahf = XED_ICLASS_SAHF,
        Salc = XED_ICLASS_SALC,
        Sar = XED_ICLASS_SAR,
        Sarx = XED_ICLASS_SARX,
        Savessp = XED_ICLASS_SAVESSP,
        Sbb = XED_ICLASS_SBB,
        Sbb_lock = XED_ICLASS_SBB_LOCK,
        Scasb = XED_ICLASS_SCASB,
        Scasd = XED_ICLASS_SCASD,
        Scasq = XED_ICLASS_SCASQ,
        Scasw = XED_ICLASS_SCASW,
        Setb = XED_ICLASS_SETB,
        Setbe = XED_ICLASS_SETBE,
        Setl = XED_ICLASS_SETL,
        Setle = XED_ICLASS_SETLE,
        Setnb = XED_ICLASS_SETNB,
        Setnbe = XED_ICLASS_SETNBE,
        Setnl = XED_ICLASS_SETNL,
        Setnle = XED_ICLASS_SETNLE,
        Setno = XED_ICLASS_SETNO,
        Setnp = XED_ICLASS_SETNP,
        Setns = XED_ICLASS_SETNS,
        Setnz = XED_ICLASS_SETNZ,
        Seto = XED_ICLASS_SETO,
        Setp = XED_ICLASS_SETP,
        Sets = XED_ICLASS_SETS,
        Setssbsy = XED_ICLASS_SETSSBSY,
        Setz = XED_ICLASS_SETZ,
        Sfence = XED_ICLASS_SFENCE,
        Sgdt = XED_ICLASS_SGDT,
        Sha1msg1 = XED_ICLASS_SHA1MSG1,
        Sha1msg2 = XED_ICLASS_SHA1MSG2,
        Sha1nexte = XED_ICLASS_SHA1NEXTE,
        Sha1rnds4 = XED_ICLASS_SHA1RNDS4,
        Sha256msg1 = XED_ICLASS_SHA256MSG1,
        Sha256msg2 = XED_ICLASS_SHA256MSG2,
        Sha256rnds2 = XED_ICLASS_SHA256RNDS2,
        Shl = XED_ICLASS_SHL,
        Shld = XED_ICLASS_SHLD,
        Shlx = XED_ICLASS_SHLX,
        Shr = XED_ICLASS_SHR,
        Shrd = XED_ICLASS_SHRD,
        Shrx = XED_ICLASS_SHRX,
        Shufpd = XED_ICLASS_SHUFPD,
        Shufps = XED_ICLASS_SHUFPS,
        Sidt = XED_ICLASS_SIDT,
        Skinit = XED_ICLASS_SKINIT,
        Sldt = XED_ICLASS_SLDT,
        Slwpcb = XED_ICLASS_SLWPCB,
        Smsw = XED_ICLASS_SMSW,
        Sqrtpd = XED_ICLASS_SQRTPD,
        Sqrtps = XED_ICLASS_SQRTPS,
        Sqrtsd = XED_ICLASS_SQRTSD,
        Sqrtss = XED_ICLASS_SQRTSS,
        Stac = XED_ICLASS_STAC,
        Stc = XED_ICLASS_STC,
        Std = XED_ICLASS_STD,
        Stgi = XED_ICLASS_STGI,
        Sti = XED_ICLASS_STI,
        Stmxcsr = XED_ICLASS_STMXCSR,
        Stosb = XED_ICLASS_STOSB,
        Stosd = XED_ICLASS_STOSD,
        Stosq = XED_ICLASS_STOSQ,
        Stosw = XED_ICLASS_STOSW,
        Str = XED_ICLASS_STR,
        Sub = XED_ICLASS_SUB,
        Subpd = XED_ICLASS_SUBPD,
        Subps = XED_ICLASS_SUBPS,
        Subsd = XED_ICLASS_SUBSD,
        Subss = XED_ICLASS_SUBSS,
        Sub_lock = XED_ICLASS_SUB_LOCK,
        Swapgs = XED_ICLASS_SWAPGS,
        Syscall = XED_ICLASS_SYSCALL,
        Syscall_amd = XED_ICLASS_SYSCALL_AMD,
        Sysenter = XED_ICLASS_SYSENTER,
        Sysexit = XED_ICLASS_SYSEXIT,
        Sysret = XED_ICLASS_SYSRET,
        Sysret_amd = XED_ICLASS_SYSRET_AMD,
        T1mskc = XED_ICLASS_T1MSKC,
        Test = XED_ICLASS_TEST,
        Tzcnt = XED_ICLASS_TZCNT,
        Tzmsk = XED_ICLASS_TZMSK,
        Ucomisd = XED_ICLASS_UCOMISD,
        Ucomiss = XED_ICLASS_UCOMISS,
        Ud0 = XED_ICLASS_UD0,
        Ud1 = XED_ICLASS_UD1,
        Ud2 = XED_ICLASS_UD2,
        Unpckhpd = XED_ICLASS_UNPCKHPD,
        Unpckhps = XED_ICLASS_UNPCKHPS,
        Unpcklpd = XED_ICLASS_UNPCKLPD,
        Unpcklps = XED_ICLASS_UNPCKLPS,
        V4fmaddps = XED_ICLASS_V4FMADDPS,
        V4fmaddss = XED_ICLASS_V4FMADDSS,
        V4fnmaddps = XED_ICLASS_V4FNMADDPS,
        V4fnmaddss = XED_ICLASS_V4FNMADDSS,
        Vaddpd = XED_ICLASS_VADDPD,
        Vaddps = XED_ICLASS_VADDPS,
        Vaddsd = XED_ICLASS_VADDSD,
        Vaddss = XED_ICLASS_VADDSS,
        Vaddsubpd = XED_ICLASS_VADDSUBPD,
        Vaddsubps = XED_ICLASS_VADDSUBPS,
        Vaesdec = XED_ICLASS_VAESDEC,
        Vaesdeclast = XED_ICLASS_VAESDECLAST,
        Vaesenc = XED_ICLASS_VAESENC,
        Vaesenclast = XED_ICLASS_VAESENCLAST,
        Vaesimc = XED_ICLASS_VAESIMC,
        Vaeskeygenassist = XED_ICLASS_VAESKEYGENASSIST,
        Valignd = XED_ICLASS_VALIGND,
        Valignq = XED_ICLASS_VALIGNQ,
        Vandnpd = XED_ICLASS_VANDNPD,
        Vandnps = XED_ICLASS_VANDNPS,
        Vandpd = XED_ICLASS_VANDPD,
        Vandps = XED_ICLASS_VANDPS,
        Vblendmpd = XED_ICLASS_VBLENDMPD,
        Vblendmps = XED_ICLASS_VBLENDMPS,
        Vblendpd = XED_ICLASS_VBLENDPD,
        Vblendps = XED_ICLASS_VBLENDPS,
        Vblendvpd = XED_ICLASS_VBLENDVPD,
        Vblendvps = XED_ICLASS_VBLENDVPS,
        Vbroadcastf128 = XED_ICLASS_VBROADCASTF128,
        Vbroadcastf32x2 = XED_ICLASS_VBROADCASTF32X2,
        Vbroadcastf32x4 = XED_ICLASS_VBROADCASTF32X4,
        Vbroadcastf32x8 = XED_ICLASS_VBROADCASTF32X8,
        Vbroadcastf64x2 = XED_ICLASS_VBROADCASTF64X2,
        Vbroadcastf64x4 = XED_ICLASS_VBROADCASTF64X4,
        Vbroadcasti128 = XED_ICLASS_VBROADCASTI128,
        Vbroadcasti32x2 = XED_ICLASS_VBROADCASTI32X2,
        Vbroadcasti32x4 = XED_ICLASS_VBROADCASTI32X4,
        Vbroadcasti32x8 = XED_ICLASS_VBROADCASTI32X8,
        Vbroadcasti64x2 = XED_ICLASS_VBROADCASTI64X2,
        Vbroadcasti64x4 = XED_ICLASS_VBROADCASTI64X4,
        Vbroadcastsd = XED_ICLASS_VBROADCASTSD,
        Vbroadcastss = XED_ICLASS_VBROADCASTSS,
        Vcmppd = XED_ICLASS_VCMPPD,
        Vcmpps = XED_ICLASS_VCMPPS,
        Vcmpsd = XED_ICLASS_VCMPSD,
        Vcmpss = XED_ICLASS_VCMPSS,
        Vcomisd = XED_ICLASS_VCOMISD,
        Vcomiss = XED_ICLASS_VCOMISS,
        Vcompresspd = XED_ICLASS_VCOMPRESSPD,
        Vcompressps = XED_ICLASS_VCOMPRESSPS,
        Vcvtdq2pd = XED_ICLASS_VCVTDQ2PD,
        Vcvtdq2ps = XED_ICLASS_VCVTDQ2PS,
        Vcvtpd2dq = XED_ICLASS_VCVTPD2DQ,
        Vcvtpd2ps = XED_ICLASS_VCVTPD2PS,
        Vcvtpd2qq = XED_ICLASS_VCVTPD2QQ,
        Vcvtpd2udq = XED_ICLASS_VCVTPD2UDQ,
        Vcvtpd2uqq = XED_ICLASS_VCVTPD2UQQ,
        Vcvtph2ps = XED_ICLASS_VCVTPH2PS,
        Vcvtps2dq = XED_ICLASS_VCVTPS2DQ,
        Vcvtps2pd = XED_ICLASS_VCVTPS2PD,
        Vcvtps2ph = XED_ICLASS_VCVTPS2PH,
        Vcvtps2qq = XED_ICLASS_VCVTPS2QQ,
        Vcvtps2udq = XED_ICLASS_VCVTPS2UDQ,
        Vcvtps2uqq = XED_ICLASS_VCVTPS2UQQ,
        Vcvtqq2pd = XED_ICLASS_VCVTQQ2PD,
        Vcvtqq2ps = XED_ICLASS_VCVTQQ2PS,
        Vcvtsd2si = XED_ICLASS_VCVTSD2SI,
        Vcvtsd2ss = XED_ICLASS_VCVTSD2SS,
        Vcvtsd2usi = XED_ICLASS_VCVTSD2USI,
        Vcvtsi2sd = XED_ICLASS_VCVTSI2SD,
        Vcvtsi2ss = XED_ICLASS_VCVTSI2SS,
        Vcvtss2sd = XED_ICLASS_VCVTSS2SD,
        Vcvtss2si = XED_ICLASS_VCVTSS2SI,
        Vcvtss2usi = XED_ICLASS_VCVTSS2USI,
        Vcvttpd2dq = XED_ICLASS_VCVTTPD2DQ,
        Vcvttpd2qq = XED_ICLASS_VCVTTPD2QQ,
        Vcvttpd2udq = XED_ICLASS_VCVTTPD2UDQ,
        Vcvttpd2uqq = XED_ICLASS_VCVTTPD2UQQ,
        Vcvttps2dq = XED_ICLASS_VCVTTPS2DQ,
        Vcvttps2qq = XED_ICLASS_VCVTTPS2QQ,
        Vcvttps2udq = XED_ICLASS_VCVTTPS2UDQ,
        Vcvttps2uqq = XED_ICLASS_VCVTTPS2UQQ,
        Vcvttsd2si = XED_ICLASS_VCVTTSD2SI,
        Vcvttsd2usi = XED_ICLASS_VCVTTSD2USI,
        Vcvttss2si = XED_ICLASS_VCVTTSS2SI,
        Vcvttss2usi = XED_ICLASS_VCVTTSS2USI,
        Vcvtudq2pd = XED_ICLASS_VCVTUDQ2PD,
        Vcvtudq2ps = XED_ICLASS_VCVTUDQ2PS,
        Vcvtuqq2pd = XED_ICLASS_VCVTUQQ2PD,
        Vcvtuqq2ps = XED_ICLASS_VCVTUQQ2PS,
        Vcvtusi2sd = XED_ICLASS_VCVTUSI2SD,
        Vcvtusi2ss = XED_ICLASS_VCVTUSI2SS,
        Vdbpsadbw = XED_ICLASS_VDBPSADBW,
        Vdivpd = XED_ICLASS_VDIVPD,
        Vdivps = XED_ICLASS_VDIVPS,
        Vdivsd = XED_ICLASS_VDIVSD,
        Vdivss = XED_ICLASS_VDIVSS,
        Vdppd = XED_ICLASS_VDPPD,
        Vdpps = XED_ICLASS_VDPPS,
        Verr = XED_ICLASS_VERR,
        Verw = XED_ICLASS_VERW,
        Vexp2pd = XED_ICLASS_VEXP2PD,
        Vexp2ps = XED_ICLASS_VEXP2PS,
        Vexpandpd = XED_ICLASS_VEXPANDPD,
        Vexpandps = XED_ICLASS_VEXPANDPS,
        Vextractf128 = XED_ICLASS_VEXTRACTF128,
        Vextractf32x4 = XED_ICLASS_VEXTRACTF32X4,
        Vextractf32x8 = XED_ICLASS_VEXTRACTF32X8,
        Vextractf64x2 = XED_ICLASS_VEXTRACTF64X2,
        Vextractf64x4 = XED_ICLASS_VEXTRACTF64X4,
        Vextracti128 = XED_ICLASS_VEXTRACTI128,
        Vextracti32x4 = XED_ICLASS_VEXTRACTI32X4,
        Vextracti32x8 = XED_ICLASS_VEXTRACTI32X8,
        Vextracti64x2 = XED_ICLASS_VEXTRACTI64X2,
        Vextracti64x4 = XED_ICLASS_VEXTRACTI64X4,
        Vextractps = XED_ICLASS_VEXTRACTPS,
        Vfixupimmpd = XED_ICLASS_VFIXUPIMMPD,
        Vfixupimmps = XED_ICLASS_VFIXUPIMMPS,
        Vfixupimmsd = XED_ICLASS_VFIXUPIMMSD,
        Vfixupimmss = XED_ICLASS_VFIXUPIMMSS,
        Vfmadd132pd = XED_ICLASS_VFMADD132PD,
        Vfmadd132ps = XED_ICLASS_VFMADD132PS,
        Vfmadd132sd = XED_ICLASS_VFMADD132SD,
        Vfmadd132ss = XED_ICLASS_VFMADD132SS,
        Vfmadd213pd = XED_ICLASS_VFMADD213PD,
        Vfmadd213ps = XED_ICLASS_VFMADD213PS,
        Vfmadd213sd = XED_ICLASS_VFMADD213SD,
        Vfmadd213ss = XED_ICLASS_VFMADD213SS,
        Vfmadd231pd = XED_ICLASS_VFMADD231PD,
        Vfmadd231ps = XED_ICLASS_VFMADD231PS,
        Vfmadd231sd = XED_ICLASS_VFMADD231SD,
        Vfmadd231ss = XED_ICLASS_VFMADD231SS,
        Vfmaddpd = XED_ICLASS_VFMADDPD,
        Vfmaddps = XED_ICLASS_VFMADDPS,
        Vfmaddsd = XED_ICLASS_VFMADDSD,
        Vfmaddss = XED_ICLASS_VFMADDSS,
        Vfmaddsub132pd = XED_ICLASS_VFMADDSUB132PD,
        Vfmaddsub132ps = XED_ICLASS_VFMADDSUB132PS,
        Vfmaddsub213pd = XED_ICLASS_VFMADDSUB213PD,
        Vfmaddsub213ps = XED_ICLASS_VFMADDSUB213PS,
        Vfmaddsub231pd = XED_ICLASS_VFMADDSUB231PD,
        Vfmaddsub231ps = XED_ICLASS_VFMADDSUB231PS,
        Vfmaddsubpd = XED_ICLASS_VFMADDSUBPD,
        Vfmaddsubps = XED_ICLASS_VFMADDSUBPS,
        Vfmsub132pd = XED_ICLASS_VFMSUB132PD,
        Vfmsub132ps = XED_ICLASS_VFMSUB132PS,
        Vfmsub132sd = XED_ICLASS_VFMSUB132SD,
        Vfmsub132ss = XED_ICLASS_VFMSUB132SS,
        Vfmsub213pd = XED_ICLASS_VFMSUB213PD,
        Vfmsub213ps = XED_ICLASS_VFMSUB213PS,
        Vfmsub213sd = XED_ICLASS_VFMSUB213SD,
        Vfmsub213ss = XED_ICLASS_VFMSUB213SS,
        Vfmsub231pd = XED_ICLASS_VFMSUB231PD,
        Vfmsub231ps = XED_ICLASS_VFMSUB231PS,
        Vfmsub231sd = XED_ICLASS_VFMSUB231SD,
        Vfmsub231ss = XED_ICLASS_VFMSUB231SS,
        Vfmsubadd132pd = XED_ICLASS_VFMSUBADD132PD,
        Vfmsubadd132ps = XED_ICLASS_VFMSUBADD132PS,
        Vfmsubadd213pd = XED_ICLASS_VFMSUBADD213PD,
        Vfmsubadd213ps = XED_ICLASS_VFMSUBADD213PS,
        Vfmsubadd231pd = XED_ICLASS_VFMSUBADD231PD,
        Vfmsubadd231ps = XED_ICLASS_VFMSUBADD231PS,
        Vfmsubaddpd = XED_ICLASS_VFMSUBADDPD,
        Vfmsubaddps = XED_ICLASS_VFMSUBADDPS,
        Vfmsubpd = XED_ICLASS_VFMSUBPD,
        Vfmsubps = XED_ICLASS_VFMSUBPS,
        Vfmsubsd = XED_ICLASS_VFMSUBSD,
        Vfmsubss = XED_ICLASS_VFMSUBSS,
        Vfnmadd132pd = XED_ICLASS_VFNMADD132PD,
        Vfnmadd132ps = XED_ICLASS_VFNMADD132PS,
        Vfnmadd132sd = XED_ICLASS_VFNMADD132SD,
        Vfnmadd132ss = XED_ICLASS_VFNMADD132SS,
        Vfnmadd213pd = XED_ICLASS_VFNMADD213PD,
        Vfnmadd213ps = XED_ICLASS_VFNMADD213PS,
        Vfnmadd213sd = XED_ICLASS_VFNMADD213SD,
        Vfnmadd213ss = XED_ICLASS_VFNMADD213SS,
        Vfnmadd231pd = XED_ICLASS_VFNMADD231PD,
        Vfnmadd231ps = XED_ICLASS_VFNMADD231PS,
        Vfnmadd231sd = XED_ICLASS_VFNMADD231SD,
        Vfnmadd231ss = XED_ICLASS_VFNMADD231SS,
        Vfnmaddpd = XED_ICLASS_VFNMADDPD,
        Vfnmaddps = XED_ICLASS_VFNMADDPS,
        Vfnmaddsd = XED_ICLASS_VFNMADDSD,
        Vfnmaddss = XED_ICLASS_VFNMADDSS,
        Vfnmsub132pd = XED_ICLASS_VFNMSUB132PD,
        Vfnmsub132ps = XED_ICLASS_VFNMSUB132PS,
        Vfnmsub132sd = XED_ICLASS_VFNMSUB132SD,
        Vfnmsub132ss = XED_ICLASS_VFNMSUB132SS,
        Vfnmsub213pd = XED_ICLASS_VFNMSUB213PD,
        Vfnmsub213ps = XED_ICLASS_VFNMSUB213PS,
        Vfnmsub213sd = XED_ICLASS_VFNMSUB213SD,
        Vfnmsub213ss = XED_ICLASS_VFNMSUB213SS,
        Vfnmsub231pd = XED_ICLASS_VFNMSUB231PD,
        Vfnmsub231ps = XED_ICLASS_VFNMSUB231PS,
        Vfnmsub231sd = XED_ICLASS_VFNMSUB231SD,
        Vfnmsub231ss = XED_ICLASS_VFNMSUB231SS,
        Vfnmsubpd = XED_ICLASS_VFNMSUBPD,
        Vfnmsubps = XED_ICLASS_VFNMSUBPS,
        Vfnmsubsd = XED_ICLASS_VFNMSUBSD,
        Vfnmsubss = XED_ICLASS_VFNMSUBSS,
        Vfpclasspd = XED_ICLASS_VFPCLASSPD,
        Vfpclassps = XED_ICLASS_VFPCLASSPS,
        Vfpclasssd = XED_ICLASS_VFPCLASSSD,
        Vfpclassss = XED_ICLASS_VFPCLASSSS,
        Vfrczpd = XED_ICLASS_VFRCZPD,
        Vfrczps = XED_ICLASS_VFRCZPS,
        Vfrczsd = XED_ICLASS_VFRCZSD,
        Vfrczss = XED_ICLASS_VFRCZSS,
        Vgatherdpd = XED_ICLASS_VGATHERDPD,
        Vgatherdps = XED_ICLASS_VGATHERDPS,
        Vgatherpf0dpd = XED_ICLASS_VGATHERPF0DPD,
        Vgatherpf0dps = XED_ICLASS_VGATHERPF0DPS,
        Vgatherpf0qpd = XED_ICLASS_VGATHERPF0QPD,
        Vgatherpf0qps = XED_ICLASS_VGATHERPF0QPS,
        Vgatherpf1dpd = XED_ICLASS_VGATHERPF1DPD,
        Vgatherpf1dps = XED_ICLASS_VGATHERPF1DPS,
        Vgatherpf1qpd = XED_ICLASS_VGATHERPF1QPD,
        Vgatherpf1qps = XED_ICLASS_VGATHERPF1QPS,
        Vgatherqpd = XED_ICLASS_VGATHERQPD,
        Vgatherqps = XED_ICLASS_VGATHERQPS,
        Vgetexppd = XED_ICLASS_VGETEXPPD,
        Vgetexpps = XED_ICLASS_VGETEXPPS,
        Vgetexpsd = XED_ICLASS_VGETEXPSD,
        Vgetexpss = XED_ICLASS_VGETEXPSS,
        Vgetmantpd = XED_ICLASS_VGETMANTPD,
        Vgetmantps = XED_ICLASS_VGETMANTPS,
        Vgetmantsd = XED_ICLASS_VGETMANTSD,
        Vgetmantss = XED_ICLASS_VGETMANTSS,
        Vgf2p8affineinvqb = XED_ICLASS_VGF2P8AFFINEINVQB,
        Vgf2p8affineqb = XED_ICLASS_VGF2P8AFFINEQB,
        Vgf2p8mulb = XED_ICLASS_VGF2P8MULB,
        Vhaddpd = XED_ICLASS_VHADDPD,
        Vhaddps = XED_ICLASS_VHADDPS,
        Vhsubpd = XED_ICLASS_VHSUBPD,
        Vhsubps = XED_ICLASS_VHSUBPS,
        Vinsertf128 = XED_ICLASS_VINSERTF128,
        Vinsertf32x4 = XED_ICLASS_VINSERTF32X4,
        Vinsertf32x8 = XED_ICLASS_VINSERTF32X8,
        Vinsertf64x2 = XED_ICLASS_VINSERTF64X2,
        Vinsertf64x4 = XED_ICLASS_VINSERTF64X4,
        Vinserti128 = XED_ICLASS_VINSERTI128,
        Vinserti32x4 = XED_ICLASS_VINSERTI32X4,
        Vinserti32x8 = XED_ICLASS_VINSERTI32X8,
        Vinserti64x2 = XED_ICLASS_VINSERTI64X2,
        Vinserti64x4 = XED_ICLASS_VINSERTI64X4,
        Vinsertps = XED_ICLASS_VINSERTPS,
        Vlddqu = XED_ICLASS_VLDDQU,
        Vldmxcsr = XED_ICLASS_VLDMXCSR,
        Vmaskmovdqu = XED_ICLASS_VMASKMOVDQU,
        Vmaskmovpd = XED_ICLASS_VMASKMOVPD,
        Vmaskmovps = XED_ICLASS_VMASKMOVPS,
        Vmaxpd = XED_ICLASS_VMAXPD,
        Vmaxps = XED_ICLASS_VMAXPS,
        Vmaxsd = XED_ICLASS_VMAXSD,
        Vmaxss = XED_ICLASS_VMAXSS,
        Vmcall = XED_ICLASS_VMCALL,
        Vmclear = XED_ICLASS_VMCLEAR,
        Vmfunc = XED_ICLASS_VMFUNC,
        Vminpd = XED_ICLASS_VMINPD,
        Vminps = XED_ICLASS_VMINPS,
        Vminsd = XED_ICLASS_VMINSD,
        Vminss = XED_ICLASS_VMINSS,
        Vmlaunch = XED_ICLASS_VMLAUNCH,
        Vmload = XED_ICLASS_VMLOAD,
        Vmmcall = XED_ICLASS_VMMCALL,
        Vmovapd = XED_ICLASS_VMOVAPD,
        Vmovaps = XED_ICLASS_VMOVAPS,
        Vmovd = XED_ICLASS_VMOVD,
        Vmovddup = XED_ICLASS_VMOVDDUP,
        Vmovdqa = XED_ICLASS_VMOVDQA,
        Vmovdqa32 = XED_ICLASS_VMOVDQA32,
        Vmovdqa64 = XED_ICLASS_VMOVDQA64,
        Vmovdqu = XED_ICLASS_VMOVDQU,
        Vmovdqu16 = XED_ICLASS_VMOVDQU16,
        Vmovdqu32 = XED_ICLASS_VMOVDQU32,
        Vmovdqu64 = XED_ICLASS_VMOVDQU64,
        Vmovdqu8 = XED_ICLASS_VMOVDQU8,
        Vmovhlps = XED_ICLASS_VMOVHLPS,
        Vmovhpd = XED_ICLASS_VMOVHPD,
        Vmovhps = XED_ICLASS_VMOVHPS,
        Vmovlhps = XED_ICLASS_VMOVLHPS,
        Vmovlpd = XED_ICLASS_VMOVLPD,
        Vmovlps = XED_ICLASS_VMOVLPS,
        Vmovmskpd = XED_ICLASS_VMOVMSKPD,
        Vmovmskps = XED_ICLASS_VMOVMSKPS,
        Vmovntdq = XED_ICLASS_VMOVNTDQ,
        Vmovntdqa = XED_ICLASS_VMOVNTDQA,
        Vmovntpd = XED_ICLASS_VMOVNTPD,
        Vmovntps = XED_ICLASS_VMOVNTPS,
        Vmovq = XED_ICLASS_VMOVQ,
        Vmovsd = XED_ICLASS_VMOVSD,
        Vmovshdup = XED_ICLASS_VMOVSHDUP,
        Vmovsldup = XED_ICLASS_VMOVSLDUP,
        Vmovss = XED_ICLASS_VMOVSS,
        Vmovupd = XED_ICLASS_VMOVUPD,
        Vmovups = XED_ICLASS_VMOVUPS,
        Vmpsadbw = XED_ICLASS_VMPSADBW,
        Vmptrld = XED_ICLASS_VMPTRLD,
        Vmptrst = XED_ICLASS_VMPTRST,
        Vmread = XED_ICLASS_VMREAD,
        Vmresume = XED_ICLASS_VMRESUME,
        Vmrun = XED_ICLASS_VMRUN,
        Vmsave = XED_ICLASS_VMSAVE,
        Vmulpd = XED_ICLASS_VMULPD,
        Vmulps = XED_ICLASS_VMULPS,
        Vmulsd = XED_ICLASS_VMULSD,
        Vmulss = XED_ICLASS_VMULSS,
        Vmwrite = XED_ICLASS_VMWRITE,
        Vmxoff = XED_ICLASS_VMXOFF,
        Vmxon = XED_ICLASS_VMXON,
        Vorpd = XED_ICLASS_VORPD,
        Vorps = XED_ICLASS_VORPS,
        Vp4dpwssd = XED_ICLASS_VP4DPWSSD,
        Vp4dpwssds = XED_ICLASS_VP4DPWSSDS,
        Vpabsb = XED_ICLASS_VPABSB,
        Vpabsd = XED_ICLASS_VPABSD,
        Vpabsq = XED_ICLASS_VPABSQ,
        Vpabsw = XED_ICLASS_VPABSW,
        Vpackssdw = XED_ICLASS_VPACKSSDW,
        Vpacksswb = XED_ICLASS_VPACKSSWB,
        Vpackusdw = XED_ICLASS_VPACKUSDW,
        Vpackuswb = XED_ICLASS_VPACKUSWB,
        Vpaddb = XED_ICLASS_VPADDB,
        Vpaddd = XED_ICLASS_VPADDD,
        Vpaddq = XED_ICLASS_VPADDQ,
        Vpaddsb = XED_ICLASS_VPADDSB,
        Vpaddsw = XED_ICLASS_VPADDSW,
        Vpaddusb = XED_ICLASS_VPADDUSB,
        Vpaddusw = XED_ICLASS_VPADDUSW,
        Vpaddw = XED_ICLASS_VPADDW,
        Vpalignr = XED_ICLASS_VPALIGNR,
        Vpand = XED_ICLASS_VPAND,
        Vpandd = XED_ICLASS_VPANDD,
        Vpandn = XED_ICLASS_VPANDN,
        Vpandnd = XED_ICLASS_VPANDND,
        Vpandnq = XED_ICLASS_VPANDNQ,
        Vpandq = XED_ICLASS_VPANDQ,
        Vpavgb = XED_ICLASS_VPAVGB,
        Vpavgw = XED_ICLASS_VPAVGW,
        Vpblendd = XED_ICLASS_VPBLENDD,
        Vpblendmb = XED_ICLASS_VPBLENDMB,
        Vpblendmd = XED_ICLASS_VPBLENDMD,
        Vpblendmq = XED_ICLASS_VPBLENDMQ,
        Vpblendmw = XED_ICLASS_VPBLENDMW,
        Vpblendvb = XED_ICLASS_VPBLENDVB,
        Vpblendw = XED_ICLASS_VPBLENDW,
        Vpbroadcastb = XED_ICLASS_VPBROADCASTB,
        Vpbroadcastd = XED_ICLASS_VPBROADCASTD,
        Vpbroadcastmb2q = XED_ICLASS_VPBROADCASTMB2Q,
        Vpbroadcastmw2d = XED_ICLASS_VPBROADCASTMW2D,
        Vpbroadcastq = XED_ICLASS_VPBROADCASTQ,
        Vpbroadcastw = XED_ICLASS_VPBROADCASTW,
        Vpclmulqdq = XED_ICLASS_VPCLMULQDQ,
        Vpcmov = XED_ICLASS_VPCMOV,
        Vpcmpb = XED_ICLASS_VPCMPB,
        Vpcmpd = XED_ICLASS_VPCMPD,
        Vpcmpeqb = XED_ICLASS_VPCMPEQB,
        Vpcmpeqd = XED_ICLASS_VPCMPEQD,
        Vpcmpeqq = XED_ICLASS_VPCMPEQQ,
        Vpcmpeqw = XED_ICLASS_VPCMPEQW,
        Vpcmpestri = XED_ICLASS_VPCMPESTRI,
        Vpcmpestrm = XED_ICLASS_VPCMPESTRM,
        Vpcmpgtb = XED_ICLASS_VPCMPGTB,
        Vpcmpgtd = XED_ICLASS_VPCMPGTD,
        Vpcmpgtq = XED_ICLASS_VPCMPGTQ,
        Vpcmpgtw = XED_ICLASS_VPCMPGTW,
        Vpcmpistri = XED_ICLASS_VPCMPISTRI,
        Vpcmpistrm = XED_ICLASS_VPCMPISTRM,
        Vpcmpq = XED_ICLASS_VPCMPQ,
        Vpcmpub = XED_ICLASS_VPCMPUB,
        Vpcmpud = XED_ICLASS_VPCMPUD,
        Vpcmpuq = XED_ICLASS_VPCMPUQ,
        Vpcmpuw = XED_ICLASS_VPCMPUW,
        Vpcmpw = XED_ICLASS_VPCMPW,
        Vpcomb = XED_ICLASS_VPCOMB,
        Vpcomd = XED_ICLASS_VPCOMD,
        Vpcompressb = XED_ICLASS_VPCOMPRESSB,
        Vpcompressd = XED_ICLASS_VPCOMPRESSD,
        Vpcompressq = XED_ICLASS_VPCOMPRESSQ,
        Vpcompressw = XED_ICLASS_VPCOMPRESSW,
        Vpcomq = XED_ICLASS_VPCOMQ,
        Vpcomub = XED_ICLASS_VPCOMUB,
        Vpcomud = XED_ICLASS_VPCOMUD,
        Vpcomuq = XED_ICLASS_VPCOMUQ,
        Vpcomuw = XED_ICLASS_VPCOMUW,
        Vpcomw = XED_ICLASS_VPCOMW,
        Vpconflictd = XED_ICLASS_VPCONFLICTD,
        Vpconflictq = XED_ICLASS_VPCONFLICTQ,
        Vpdpbusd = XED_ICLASS_VPDPBUSD,
        Vpdpbusds = XED_ICLASS_VPDPBUSDS,
        Vpdpwssd = XED_ICLASS_VPDPWSSD,
        Vpdpwssds = XED_ICLASS_VPDPWSSDS,
        Vperm2f128 = XED_ICLASS_VPERM2F128,
        Vperm2i128 = XED_ICLASS_VPERM2I128,
        Vpermb = XED_ICLASS_VPERMB,
        Vpermd = XED_ICLASS_VPERMD,
        Vpermi2b = XED_ICLASS_VPERMI2B,
        Vpermi2d = XED_ICLASS_VPERMI2D,
        Vpermi2pd = XED_ICLASS_VPERMI2PD,
        Vpermi2ps = XED_ICLASS_VPERMI2PS,
        Vpermi2q = XED_ICLASS_VPERMI2Q,
        Vpermi2w = XED_ICLASS_VPERMI2W,
        Vpermil2pd = XED_ICLASS_VPERMIL2PD,
        Vpermil2ps = XED_ICLASS_VPERMIL2PS,
        Vpermilpd = XED_ICLASS_VPERMILPD,
        Vpermilps = XED_ICLASS_VPERMILPS,
        Vpermpd = XED_ICLASS_VPERMPD,
        Vpermps = XED_ICLASS_VPERMPS,
        Vpermq = XED_ICLASS_VPERMQ,
        Vpermt2b = XED_ICLASS_VPERMT2B,
        Vpermt2d = XED_ICLASS_VPERMT2D,
        Vpermt2pd = XED_ICLASS_VPERMT2PD,
        Vpermt2ps = XED_ICLASS_VPERMT2PS,
        Vpermt2q = XED_ICLASS_VPERMT2Q,
        Vpermt2w = XED_ICLASS_VPERMT2W,
        Vpermw = XED_ICLASS_VPERMW,
        Vpexpandb = XED_ICLASS_VPEXPANDB,
        Vpexpandd = XED_ICLASS_VPEXPANDD,
        Vpexpandq = XED_ICLASS_VPEXPANDQ,
        Vpexpandw = XED_ICLASS_VPEXPANDW,
        Vpextrb = XED_ICLASS_VPEXTRB,
        Vpextrd = XED_ICLASS_VPEXTRD,
        Vpextrq = XED_ICLASS_VPEXTRQ,
        Vpextrw = XED_ICLASS_VPEXTRW,
        Vpgatherdd = XED_ICLASS_VPGATHERDD,
        Vpgatherdq = XED_ICLASS_VPGATHERDQ,
        Vpgatherqd = XED_ICLASS_VPGATHERQD,
        Vpgatherqq = XED_ICLASS_VPGATHERQQ,
        Vphaddbd = XED_ICLASS_VPHADDBD,
        Vphaddbq = XED_ICLASS_VPHADDBQ,
        Vphaddbw = XED_ICLASS_VPHADDBW,
        Vphaddd = XED_ICLASS_VPHADDD,
        Vphadddq = XED_ICLASS_VPHADDDQ,
        Vphaddsw = XED_ICLASS_VPHADDSW,
        Vphaddubd = XED_ICLASS_VPHADDUBD,
        Vphaddubq = XED_ICLASS_VPHADDUBQ,
        Vphaddubw = XED_ICLASS_VPHADDUBW,
        Vphaddudq = XED_ICLASS_VPHADDUDQ,
        Vphadduwd = XED_ICLASS_VPHADDUWD,
        Vphadduwq = XED_ICLASS_VPHADDUWQ,
        Vphaddw = XED_ICLASS_VPHADDW,
        Vphaddwd = XED_ICLASS_VPHADDWD,
        Vphaddwq = XED_ICLASS_VPHADDWQ,
        Vphminposuw = XED_ICLASS_VPHMINPOSUW,
        Vphsubbw = XED_ICLASS_VPHSUBBW,
        Vphsubd = XED_ICLASS_VPHSUBD,
        Vphsubdq = XED_ICLASS_VPHSUBDQ,
        Vphsubsw = XED_ICLASS_VPHSUBSW,
        Vphsubw = XED_ICLASS_VPHSUBW,
        Vphsubwd = XED_ICLASS_VPHSUBWD,
        Vpinsrb = XED_ICLASS_VPINSRB,
        Vpinsrd = XED_ICLASS_VPINSRD,
        Vpinsrq = XED_ICLASS_VPINSRQ,
        Vpinsrw = XED_ICLASS_VPINSRW,
        Vplzcntd = XED_ICLASS_VPLZCNTD,
        Vplzcntq = XED_ICLASS_VPLZCNTQ,
        Vpmacsdd = XED_ICLASS_VPMACSDD,
        Vpmacsdqh = XED_ICLASS_VPMACSDQH,
        Vpmacsdql = XED_ICLASS_VPMACSDQL,
        Vpmacssdd = XED_ICLASS_VPMACSSDD,
        Vpmacssdqh = XED_ICLASS_VPMACSSDQH,
        Vpmacssdql = XED_ICLASS_VPMACSSDQL,
        Vpmacsswd = XED_ICLASS_VPMACSSWD,
        Vpmacssww = XED_ICLASS_VPMACSSWW,
        Vpmacswd = XED_ICLASS_VPMACSWD,
        Vpmacsww = XED_ICLASS_VPMACSWW,
        Vpmadcsswd = XED_ICLASS_VPMADCSSWD,
        Vpmadcswd = XED_ICLASS_VPMADCSWD,
        Vpmadd52huq = XED_ICLASS_VPMADD52HUQ,
        Vpmadd52luq = XED_ICLASS_VPMADD52LUQ,
        Vpmaddubsw = XED_ICLASS_VPMADDUBSW,
        Vpmaddwd = XED_ICLASS_VPMADDWD,
        Vpmaskmovd = XED_ICLASS_VPMASKMOVD,
        Vpmaskmovq = XED_ICLASS_VPMASKMOVQ,
        Vpmaxsb = XED_ICLASS_VPMAXSB,
        Vpmaxsd = XED_ICLASS_VPMAXSD,
        Vpmaxsq = XED_ICLASS_VPMAXSQ,
        Vpmaxsw = XED_ICLASS_VPMAXSW,
        Vpmaxub = XED_ICLASS_VPMAXUB,
        Vpmaxud = XED_ICLASS_VPMAXUD,
        Vpmaxuq = XED_ICLASS_VPMAXUQ,
        Vpmaxuw = XED_ICLASS_VPMAXUW,
        Vpminsb = XED_ICLASS_VPMINSB,
        Vpminsd = XED_ICLASS_VPMINSD,
        Vpminsq = XED_ICLASS_VPMINSQ,
        Vpminsw = XED_ICLASS_VPMINSW,
        Vpminub = XED_ICLASS_VPMINUB,
        Vpminud = XED_ICLASS_VPMINUD,
        Vpminuq = XED_ICLASS_VPMINUQ,
        Vpminuw = XED_ICLASS_VPMINUW,
        Vpmovb2m = XED_ICLASS_VPMOVB2M,
        Vpmovd2m = XED_ICLASS_VPMOVD2M,
        Vpmovdb = XED_ICLASS_VPMOVDB,
        Vpmovdw = XED_ICLASS_VPMOVDW,
        Vpmovm2b = XED_ICLASS_VPMOVM2B,
        Vpmovm2d = XED_ICLASS_VPMOVM2D,
        Vpmovm2q = XED_ICLASS_VPMOVM2Q,
        Vpmovm2w = XED_ICLASS_VPMOVM2W,
        Vpmovmskb = XED_ICLASS_VPMOVMSKB,
        Vpmovq2m = XED_ICLASS_VPMOVQ2M,
        Vpmovqb = XED_ICLASS_VPMOVQB,
        Vpmovqd = XED_ICLASS_VPMOVQD,
        Vpmovqw = XED_ICLASS_VPMOVQW,
        Vpmovsdb = XED_ICLASS_VPMOVSDB,
        Vpmovsdw = XED_ICLASS_VPMOVSDW,
        Vpmovsqb = XED_ICLASS_VPMOVSQB,
        Vpmovsqd = XED_ICLASS_VPMOVSQD,
        Vpmovsqw = XED_ICLASS_VPMOVSQW,
        Vpmovswb = XED_ICLASS_VPMOVSWB,
        Vpmovsxbd = XED_ICLASS_VPMOVSXBD,
        Vpmovsxbq = XED_ICLASS_VPMOVSXBQ,
        Vpmovsxbw = XED_ICLASS_VPMOVSXBW,
        Vpmovsxdq = XED_ICLASS_VPMOVSXDQ,
        Vpmovsxwd = XED_ICLASS_VPMOVSXWD,
        Vpmovsxwq = XED_ICLASS_VPMOVSXWQ,
        Vpmovusdb = XED_ICLASS_VPMOVUSDB,
        Vpmovusdw = XED_ICLASS_VPMOVUSDW,
        Vpmovusqb = XED_ICLASS_VPMOVUSQB,
        Vpmovusqd = XED_ICLASS_VPMOVUSQD,
        Vpmovusqw = XED_ICLASS_VPMOVUSQW,
        Vpmovuswb = XED_ICLASS_VPMOVUSWB,
        Vpmovw2m = XED_ICLASS_VPMOVW2M,
        Vpmovwb = XED_ICLASS_VPMOVWB,
        Vpmovzxbd = XED_ICLASS_VPMOVZXBD,
        Vpmovzxbq = XED_ICLASS_VPMOVZXBQ,
        Vpmovzxbw = XED_ICLASS_VPMOVZXBW,
        Vpmovzxdq = XED_ICLASS_VPMOVZXDQ,
        Vpmovzxwd = XED_ICLASS_VPMOVZXWD,
        Vpmovzxwq = XED_ICLASS_VPMOVZXWQ,
        Vpmuldq = XED_ICLASS_VPMULDQ,
        Vpmulhrsw = XED_ICLASS_VPMULHRSW,
        Vpmulhuw = XED_ICLASS_VPMULHUW,
        Vpmulhw = XED_ICLASS_VPMULHW,
        Vpmulld = XED_ICLASS_VPMULLD,
        Vpmullq = XED_ICLASS_VPMULLQ,
        Vpmullw = XED_ICLASS_VPMULLW,
        Vpmultishiftqb = XED_ICLASS_VPMULTISHIFTQB,
        Vpmuludq = XED_ICLASS_VPMULUDQ,
        Vpopcntb = XED_ICLASS_VPOPCNTB,
        Vpopcntd = XED_ICLASS_VPOPCNTD,
        Vpopcntq = XED_ICLASS_VPOPCNTQ,
        Vpopcntw = XED_ICLASS_VPOPCNTW,
        Vpor = XED_ICLASS_VPOR,
        Vpord = XED_ICLASS_VPORD,
        Vporq = XED_ICLASS_VPORQ,
        Vpperm = XED_ICLASS_VPPERM,
        Vprold = XED_ICLASS_VPROLD,
        Vprolq = XED_ICLASS_VPROLQ,
        Vprolvd = XED_ICLASS_VPROLVD,
        Vprolvq = XED_ICLASS_VPROLVQ,
        Vprord = XED_ICLASS_VPRORD,
        Vprorq = XED_ICLASS_VPRORQ,
        Vprorvd = XED_ICLASS_VPRORVD,
        Vprorvq = XED_ICLASS_VPRORVQ,
        Vprotb = XED_ICLASS_VPROTB,
        Vprotd = XED_ICLASS_VPROTD,
        Vprotq = XED_ICLASS_VPROTQ,
        Vprotw = XED_ICLASS_VPROTW,
        Vpsadbw = XED_ICLASS_VPSADBW,
        Vpscatterdd = XED_ICLASS_VPSCATTERDD,
        Vpscatterdq = XED_ICLASS_VPSCATTERDQ,
        Vpscatterqd = XED_ICLASS_VPSCATTERQD,
        Vpscatterqq = XED_ICLASS_VPSCATTERQQ,
        Vpshab = XED_ICLASS_VPSHAB,
        Vpshad = XED_ICLASS_VPSHAD,
        Vpshaq = XED_ICLASS_VPSHAQ,
        Vpshaw = XED_ICLASS_VPSHAW,
        Vpshlb = XED_ICLASS_VPSHLB,
        Vpshld = XED_ICLASS_VPSHLD,
        Vpshldd = XED_ICLASS_VPSHLDD,
        Vpshldq = XED_ICLASS_VPSHLDQ,
        Vpshldvd = XED_ICLASS_VPSHLDVD,
        Vpshldvq = XED_ICLASS_VPSHLDVQ,
        Vpshldvw = XED_ICLASS_VPSHLDVW,
        Vpshldw = XED_ICLASS_VPSHLDW,
        Vpshlq = XED_ICLASS_VPSHLQ,
        Vpshlw = XED_ICLASS_VPSHLW,
        Vpshrdd = XED_ICLASS_VPSHRDD,
        Vpshrdq = XED_ICLASS_VPSHRDQ,
        Vpshrdvd = XED_ICLASS_VPSHRDVD,
        Vpshrdvq = XED_ICLASS_VPSHRDVQ,
        Vpshrdvw = XED_ICLASS_VPSHRDVW,
        Vpshrdw = XED_ICLASS_VPSHRDW,
        Vpshufb = XED_ICLASS_VPSHUFB,
        Vpshufbitqmb = XED_ICLASS_VPSHUFBITQMB,
        Vpshufd = XED_ICLASS_VPSHUFD,
        Vpshufhw = XED_ICLASS_VPSHUFHW,
        Vpshuflw = XED_ICLASS_VPSHUFLW,
        Vpsignb = XED_ICLASS_VPSIGNB,
        Vpsignd = XED_ICLASS_VPSIGND,
        Vpsignw = XED_ICLASS_VPSIGNW,
        Vpslld = XED_ICLASS_VPSLLD,
        Vpslldq = XED_ICLASS_VPSLLDQ,
        Vpsllq = XED_ICLASS_VPSLLQ,
        Vpsllvd = XED_ICLASS_VPSLLVD,
        Vpsllvq = XED_ICLASS_VPSLLVQ,
        Vpsllvw = XED_ICLASS_VPSLLVW,
        Vpsllw = XED_ICLASS_VPSLLW,
        Vpsrad = XED_ICLASS_VPSRAD,
        Vpsraq = XED_ICLASS_VPSRAQ,
        Vpsravd = XED_ICLASS_VPSRAVD,
        Vpsravq = XED_ICLASS_VPSRAVQ,
        Vpsravw = XED_ICLASS_VPSRAVW,
        Vpsraw = XED_ICLASS_VPSRAW,
        Vpsrld = XED_ICLASS_VPSRLD,
        Vpsrldq = XED_ICLASS_VPSRLDQ,
        Vpsrlq = XED_ICLASS_VPSRLQ,
        Vpsrlvd = XED_ICLASS_VPSRLVD,
        Vpsrlvq = XED_ICLASS_VPSRLVQ,
        Vpsrlvw = XED_ICLASS_VPSRLVW,
        Vpsrlw = XED_ICLASS_VPSRLW,
        Vpsubb = XED_ICLASS_VPSUBB,
        Vpsubd = XED_ICLASS_VPSUBD,
        Vpsubq = XED_ICLASS_VPSUBQ,
        Vpsubsb = XED_ICLASS_VPSUBSB,
        Vpsubsw = XED_ICLASS_VPSUBSW,
        Vpsubusb = XED_ICLASS_VPSUBUSB,
        Vpsubusw = XED_ICLASS_VPSUBUSW,
        Vpsubw = XED_ICLASS_VPSUBW,
        Vpternlogd = XED_ICLASS_VPTERNLOGD,
        Vpternlogq = XED_ICLASS_VPTERNLOGQ,
        Vptest = XED_ICLASS_VPTEST,
        Vptestmb = XED_ICLASS_VPTESTMB,
        Vptestmd = XED_ICLASS_VPTESTMD,
        Vptestmq = XED_ICLASS_VPTESTMQ,
        Vptestmw = XED_ICLASS_VPTESTMW,
        Vptestnmb = XED_ICLASS_VPTESTNMB,
        Vptestnmd = XED_ICLASS_VPTESTNMD,
        Vptestnmq = XED_ICLASS_VPTESTNMQ,
        Vptestnmw = XED_ICLASS_VPTESTNMW,
        Vpunpckhbw = XED_ICLASS_VPUNPCKHBW,
        Vpunpckhdq = XED_ICLASS_VPUNPCKHDQ,
        Vpunpckhqdq = XED_ICLASS_VPUNPCKHQDQ,
        Vpunpckhwd = XED_ICLASS_VPUNPCKHWD,
        Vpunpcklbw = XED_ICLASS_VPUNPCKLBW,
        Vpunpckldq = XED_ICLASS_VPUNPCKLDQ,
        Vpunpcklqdq = XED_ICLASS_VPUNPCKLQDQ,
        Vpunpcklwd = XED_ICLASS_VPUNPCKLWD,
        Vpxor = XED_ICLASS_VPXOR,
        Vpxord = XED_ICLASS_VPXORD,
        Vpxorq = XED_ICLASS_VPXORQ,
        Vrangepd = XED_ICLASS_VRANGEPD,
        Vrangeps = XED_ICLASS_VRANGEPS,
        Vrangesd = XED_ICLASS_VRANGESD,
        Vrangess = XED_ICLASS_VRANGESS,
        Vrcp14pd = XED_ICLASS_VRCP14PD,
        Vrcp14ps = XED_ICLASS_VRCP14PS,
        Vrcp14sd = XED_ICLASS_VRCP14SD,
        Vrcp14ss = XED_ICLASS_VRCP14SS,
        Vrcp28pd = XED_ICLASS_VRCP28PD,
        Vrcp28ps = XED_ICLASS_VRCP28PS,
        Vrcp28sd = XED_ICLASS_VRCP28SD,
        Vrcp28ss = XED_ICLASS_VRCP28SS,
        Vrcpps = XED_ICLASS_VRCPPS,
        Vrcpss = XED_ICLASS_VRCPSS,
        Vreducepd = XED_ICLASS_VREDUCEPD,
        Vreduceps = XED_ICLASS_VREDUCEPS,
        Vreducesd = XED_ICLASS_VREDUCESD,
        Vreducess = XED_ICLASS_VREDUCESS,
        Vrndscalepd = XED_ICLASS_VRNDSCALEPD,
        Vrndscaleps = XED_ICLASS_VRNDSCALEPS,
        Vrndscalesd = XED_ICLASS_VRNDSCALESD,
        Vrndscaless = XED_ICLASS_VRNDSCALESS,
        Vroundpd = XED_ICLASS_VROUNDPD,
        Vroundps = XED_ICLASS_VROUNDPS,
        Vroundsd = XED_ICLASS_VROUNDSD,
        Vroundss = XED_ICLASS_VROUNDSS,
        Vrsqrt14pd = XED_ICLASS_VRSQRT14PD,
        Vrsqrt14ps = XED_ICLASS_VRSQRT14PS,
        Vrsqrt14sd = XED_ICLASS_VRSQRT14SD,
        Vrsqrt14ss = XED_ICLASS_VRSQRT14SS,
        Vrsqrt28pd = XED_ICLASS_VRSQRT28PD,
        Vrsqrt28ps = XED_ICLASS_VRSQRT28PS,
        Vrsqrt28sd = XED_ICLASS_VRSQRT28SD,
        Vrsqrt28ss = XED_ICLASS_VRSQRT28SS,
        Vrsqrtps = XED_ICLASS_VRSQRTPS,
        Vrsqrtss = XED_ICLASS_VRSQRTSS,
        Vscalefpd = XED_ICLASS_VSCALEFPD,
        Vscalefps = XED_ICLASS_VSCALEFPS,
        Vscalefsd = XED_ICLASS_VSCALEFSD,
        Vscalefss = XED_ICLASS_VSCALEFSS,
        Vscatterdpd = XED_ICLASS_VSCATTERDPD,
        Vscatterdps = XED_ICLASS_VSCATTERDPS,
        Vscatterpf0dpd = XED_ICLASS_VSCATTERPF0DPD,
        Vscatterpf0dps = XED_ICLASS_VSCATTERPF0DPS,
        Vscatterpf0qpd = XED_ICLASS_VSCATTERPF0QPD,
        Vscatterpf0qps = XED_ICLASS_VSCATTERPF0QPS,
        Vscatterpf1dpd = XED_ICLASS_VSCATTERPF1DPD,
        Vscatterpf1dps = XED_ICLASS_VSCATTERPF1DPS,
        Vscatterpf1qpd = XED_ICLASS_VSCATTERPF1QPD,
        Vscatterpf1qps = XED_ICLASS_VSCATTERPF1QPS,
        Vscatterqpd = XED_ICLASS_VSCATTERQPD,
        Vscatterqps = XED_ICLASS_VSCATTERQPS,
        Vshuff32x4 = XED_ICLASS_VSHUFF32X4,
        Vshuff64x2 = XED_ICLASS_VSHUFF64X2,
        Vshufi32x4 = XED_ICLASS_VSHUFI32X4,
        Vshufi64x2 = XED_ICLASS_VSHUFI64X2,
        Vshufpd = XED_ICLASS_VSHUFPD,
        Vshufps = XED_ICLASS_VSHUFPS,
        Vsqrtpd = XED_ICLASS_VSQRTPD,
        Vsqrtps = XED_ICLASS_VSQRTPS,
        Vsqrtsd = XED_ICLASS_VSQRTSD,
        Vsqrtss = XED_ICLASS_VSQRTSS,
        Vstmxcsr = XED_ICLASS_VSTMXCSR,
        Vsubpd = XED_ICLASS_VSUBPD,
        Vsubps = XED_ICLASS_VSUBPS,
        Vsubsd = XED_ICLASS_VSUBSD,
        Vsubss = XED_ICLASS_VSUBSS,
        Vtestpd = XED_ICLASS_VTESTPD,
        Vtestps = XED_ICLASS_VTESTPS,
        Vucomisd = XED_ICLASS_VUCOMISD,
        Vucomiss = XED_ICLASS_VUCOMISS,
        Vunpckhpd = XED_ICLASS_VUNPCKHPD,
        Vunpckhps = XED_ICLASS_VUNPCKHPS,
        Vunpcklpd = XED_ICLASS_VUNPCKLPD,
        Vunpcklps = XED_ICLASS_VUNPCKLPS,
        Vxorpd = XED_ICLASS_VXORPD,
        Vxorps = XED_ICLASS_VXORPS,
        Vzeroall = XED_ICLASS_VZEROALL,
        Vzeroupper = XED_ICLASS_VZEROUPPER,
        Wbinvd = XED_ICLASS_WBINVD,
        Wrfsbase = XED_ICLASS_WRFSBASE,
        Wrgsbase = XED_ICLASS_WRGSBASE,
        Wrmsr = XED_ICLASS_WRMSR,
        Wrpkru = XED_ICLASS_WRPKRU,
        Wrssd = XED_ICLASS_WRSSD,
        Wrssq = XED_ICLASS_WRSSQ,
        Wrussd = XED_ICLASS_WRUSSD,
        Wrussq = XED_ICLASS_WRUSSQ,
        Xabort = XED_ICLASS_XABORT,
        Xadd = XED_ICLASS_XADD,
        Xadd_lock = XED_ICLASS_XADD_LOCK,
        Xbegin = XED_ICLASS_XBEGIN,
        Xchg = XED_ICLASS_XCHG,
        Xend = XED_ICLASS_XEND,
        Xgetbv = XED_ICLASS_XGETBV,
        Xlat = XED_ICLASS_XLAT,
        Xor = XED_ICLASS_XOR,
        Xorpd = XED_ICLASS_XORPD,
        Xorps = XED_ICLASS_XORPS,
        Xor_lock = XED_ICLASS_XOR_LOCK,
        Xrstor = XED_ICLASS_XRSTOR,
        Xrstor64 = XED_ICLASS_XRSTOR64,
        Xrstors = XED_ICLASS_XRSTORS,
        Xrstors64 = XED_ICLASS_XRSTORS64,
        Xsave = XED_ICLASS_XSAVE,
        Xsave64 = XED_ICLASS_XSAVE64,
        Xsavec = XED_ICLASS_XSAVEC,
        Xsavec64 = XED_ICLASS_XSAVEC64,
        Xsaveopt = XED_ICLASS_XSAVEOPT,
        Xsaveopt64 = XED_ICLASS_XSAVEOPT64,
        Xsaves = XED_ICLASS_XSAVES,
        Xsaves64 = XED_ICLASS_XSAVES64,
        Xsetbv = XED_ICLASS_XSETBV,
        Xtest = XED_ICLASS_XTEST,
    };

    public enum class InstSet
    {
        Invalid = XED_ISA_SET_INVALID,
        _3dnow = XED_ISA_SET_3DNOW,
        Aes = XED_ISA_SET_AES,
        Amd = XED_ISA_SET_AMD,
        Avx = XED_ISA_SET_AVX,
        Avx2 = XED_ISA_SET_AVX2,
        Avx2gather = XED_ISA_SET_AVX2GATHER,
        Avx512bw_128 = XED_ISA_SET_AVX512BW_128,
        Avx512bw_128n = XED_ISA_SET_AVX512BW_128N,
        Avx512bw_256 = XED_ISA_SET_AVX512BW_256,
        Avx512bw_512 = XED_ISA_SET_AVX512BW_512,
        Avx512bw_kop = XED_ISA_SET_AVX512BW_KOP,
        Avx512cd_128 = XED_ISA_SET_AVX512CD_128,
        Avx512cd_256 = XED_ISA_SET_AVX512CD_256,
        Avx512cd_512 = XED_ISA_SET_AVX512CD_512,
        Avx512dq_128 = XED_ISA_SET_AVX512DQ_128,
        Avx512dq_128n = XED_ISA_SET_AVX512DQ_128N,
        Avx512dq_256 = XED_ISA_SET_AVX512DQ_256,
        Avx512dq_512 = XED_ISA_SET_AVX512DQ_512,
        Avx512dq_kop = XED_ISA_SET_AVX512DQ_KOP,
        Avx512dq_scalar = XED_ISA_SET_AVX512DQ_SCALAR,
        Avx512er_512 = XED_ISA_SET_AVX512ER_512,
        Avx512er_scalar = XED_ISA_SET_AVX512ER_SCALAR,
        Avx512f_128 = XED_ISA_SET_AVX512F_128,
        Avx512f_128n = XED_ISA_SET_AVX512F_128N,
        Avx512f_256 = XED_ISA_SET_AVX512F_256,
        Avx512f_512 = XED_ISA_SET_AVX512F_512,
        Avx512f_kop = XED_ISA_SET_AVX512F_KOP,
        Avx512f_scalar = XED_ISA_SET_AVX512F_SCALAR,
        Avx512pf_512 = XED_ISA_SET_AVX512PF_512,
        Avx512_4fmaps_512 = XED_ISA_SET_AVX512_4FMAPS_512,
        Avx512_4fmaps_scalar = XED_ISA_SET_AVX512_4FMAPS_SCALAR,
        Avx512_4vnniw_512 = XED_ISA_SET_AVX512_4VNNIW_512,
        Avx512_bitalg_128 = XED_ISA_SET_AVX512_BITALG_128,
        Avx512_bitalg_256 = XED_ISA_SET_AVX512_BITALG_256,
        Avx512_bitalg_512 = XED_ISA_SET_AVX512_BITALG_512,
        Avx512_gfni_128 = XED_ISA_SET_AVX512_GFNI_128,
        Avx512_gfni_256 = XED_ISA_SET_AVX512_GFNI_256,
        Avx512_gfni_512 = XED_ISA_SET_AVX512_GFNI_512,
        Avx512_ifma_128 = XED_ISA_SET_AVX512_IFMA_128,
        Avx512_ifma_256 = XED_ISA_SET_AVX512_IFMA_256,
        Avx512_ifma_512 = XED_ISA_SET_AVX512_IFMA_512,
        Avx512_vaes_128 = XED_ISA_SET_AVX512_VAES_128,
        Avx512_vaes_256 = XED_ISA_SET_AVX512_VAES_256,
        Avx512_vaes_512 = XED_ISA_SET_AVX512_VAES_512,
        Avx512_vbmi2_128 = XED_ISA_SET_AVX512_VBMI2_128,
        Avx512_vbmi2_256 = XED_ISA_SET_AVX512_VBMI2_256,
        Avx512_vbmi2_512 = XED_ISA_SET_AVX512_VBMI2_512,
        Avx512_vbmi_128 = XED_ISA_SET_AVX512_VBMI_128,
        Avx512_vbmi_256 = XED_ISA_SET_AVX512_VBMI_256,
        Avx512_vbmi_512 = XED_ISA_SET_AVX512_VBMI_512,
        Avx512_vnni_128 = XED_ISA_SET_AVX512_VNNI_128,
        Avx512_vnni_256 = XED_ISA_SET_AVX512_VNNI_256,
        Avx512_vnni_512 = XED_ISA_SET_AVX512_VNNI_512,
        Avx512_vpclmulqdq_128 = XED_ISA_SET_AVX512_VPCLMULQDQ_128,
        Avx512_vpclmulqdq_256 = XED_ISA_SET_AVX512_VPCLMULQDQ_256,
        Avx512_vpclmulqdq_512 = XED_ISA_SET_AVX512_VPCLMULQDQ_512,
        Avx512_vpopcntdq_128 = XED_ISA_SET_AVX512_VPOPCNTDQ_128,
        Avx512_vpopcntdq_256 = XED_ISA_SET_AVX512_VPOPCNTDQ_256,
        Avx512_vpopcntdq_512 = XED_ISA_SET_AVX512_VPOPCNTDQ_512,
        Avxaes = XED_ISA_SET_AVXAES,
        Avx_gfni = XED_ISA_SET_AVX_GFNI,
        Bdw = XED_ISA_SET_BDW,
        Bmi1 = XED_ISA_SET_BMI1,
        Bmi2 = XED_ISA_SET_BMI2,
        Cet = XED_ISA_SET_CET,
        Clflushopt = XED_ISA_SET_CLFLUSHOPT,
        Clfsh = XED_ISA_SET_CLFSH,
        Clwb = XED_ISA_SET_CLWB,
        Clzero = XED_ISA_SET_CLZERO,
        Cmov = XED_ISA_SET_CMOV,
        Cmpxchg16b = XED_ISA_SET_CMPXCHG16B,
        F16c = XED_ISA_SET_F16C,
        Fat_nop = XED_ISA_SET_FAT_NOP,
        Fcmov = XED_ISA_SET_FCMOV,
        Fma = XED_ISA_SET_FMA,
        Fma4 = XED_ISA_SET_FMA4,
        Fxsave = XED_ISA_SET_FXSAVE,
        Fxsave64 = XED_ISA_SET_FXSAVE64,
        Gfni = XED_ISA_SET_GFNI,
        I186 = XED_ISA_SET_I186,
        I286protected = XED_ISA_SET_I286PROTECTED,
        I286real = XED_ISA_SET_I286REAL,
        I386 = XED_ISA_SET_I386,
        I486 = XED_ISA_SET_I486,
        I486real = XED_ISA_SET_I486REAL,
        I86 = XED_ISA_SET_I86,
        Invpcid = XED_ISA_SET_INVPCID,
        Lahf = XED_ISA_SET_LAHF,
        Longmode = XED_ISA_SET_LONGMODE,
        Lzcnt = XED_ISA_SET_LZCNT,
        Monitor = XED_ISA_SET_MONITOR,
        Movbe = XED_ISA_SET_MOVBE,
        Mpx = XED_ISA_SET_MPX,
        Pause = XED_ISA_SET_PAUSE,
        Pclmulqdq = XED_ISA_SET_PCLMULQDQ,
        Pentiummmx = XED_ISA_SET_PENTIUMMMX,
        Pentiumreal = XED_ISA_SET_PENTIUMREAL,
        Pku = XED_ISA_SET_PKU,
        Popcnt = XED_ISA_SET_POPCNT,
        Ppro = XED_ISA_SET_PPRO,
        Prefetchw = XED_ISA_SET_PREFETCHW,
        Prefetchwt1 = XED_ISA_SET_PREFETCHWT1,
        Prefetch_nop = XED_ISA_SET_PREFETCH_NOP,
        Pt = XED_ISA_SET_PT,
        Rdpid = XED_ISA_SET_RDPID,
        Rdpmc = XED_ISA_SET_RDPMC,
        Rdrand = XED_ISA_SET_RDRAND,
        Rdseed = XED_ISA_SET_RDSEED,
        Rdtscp = XED_ISA_SET_RDTSCP,
        Rdwrfsgs = XED_ISA_SET_RDWRFSGS,
        Rtm = XED_ISA_SET_RTM,
        Sgx = XED_ISA_SET_SGX,
        Sha = XED_ISA_SET_SHA,
        Smap = XED_ISA_SET_SMAP,
        Smx = XED_ISA_SET_SMX,
        Sse = XED_ISA_SET_SSE,
        Sse2 = XED_ISA_SET_SSE2,
        Sse2mmx = XED_ISA_SET_SSE2MMX,
        Sse3 = XED_ISA_SET_SSE3,
        Sse3x87 = XED_ISA_SET_SSE3X87,
        XED_ISA_SET_SSE4,
        Sse42 = XED_ISA_SET_SSE42,
        Sse4a = XED_ISA_SET_SSE4A,
        Ssemxcsr = XED_ISA_SET_SSEMXCSR,
        Sse_prefetch = XED_ISA_SET_SSE_PREFETCH,
        Ssse3 = XED_ISA_SET_SSSE3,
        Ssse3mmx = XED_ISA_SET_SSSE3MMX,
        Svm = XED_ISA_SET_SVM,
        Tbm = XED_ISA_SET_TBM,
        Vaes = XED_ISA_SET_VAES,
        Vmfunc = XED_ISA_SET_VMFUNC,
        Vpclmulqdq = XED_ISA_SET_VPCLMULQDQ,
        Vtx = XED_ISA_SET_VTX,
        X87 = XED_ISA_SET_X87,
        Xop = XED_ISA_SET_XOP,
        Xsave = XED_ISA_SET_XSAVE,
        Xsavec = XED_ISA_SET_XSAVEC,
        Xsaveopt = XED_ISA_SET_XSAVEOPT,
        Xsaves = XED_ISA_SET_XSAVES,
    };

    public enum class InstForm
    {
        Invalid = XED_IFORM_INVALID, 
        Aaa = XED_IFORM_AAA, 
        Aad_immB = XED_IFORM_AAD_IMMb, 
        Aam_immB = XED_IFORM_AAM_IMMb, 
        Aas = XED_IFORM_AAS, 
        Adc_al_immB = XED_IFORM_ADC_AL_IMMb, 
        Adc_gpr8_gpr8_10 = XED_IFORM_ADC_GPR8_GPR8_10, 
        Adc_gpr8_gpr8_12 = XED_IFORM_ADC_GPR8_GPR8_12, 
        Adc_gpr8_immB_80R2 = XED_IFORM_ADC_GPR8_IMMb_80r2, 
        Adc_gpr8_immB_82R2 = XED_IFORM_ADC_GPR8_IMMb_82r2, 
        Adc_gpr8_memB = XED_IFORM_ADC_GPR8_MEMb, 
        Adc_gprV_gprV_11 = XED_IFORM_ADC_GPRv_GPRv_11, 
        Adc_gprV_gprV_13 = XED_IFORM_ADC_GPRv_GPRv_13, 
        Adc_gprV_immB = XED_IFORM_ADC_GPRv_IMMb, 
        Adc_gprV_immZ = XED_IFORM_ADC_GPRv_IMMz, 
        Adc_gprV_memV = XED_IFORM_ADC_GPRv_MEMv, 
        Adc_memB_gpr8 = XED_IFORM_ADC_MEMb_GPR8, 
        Adc_memB_immB_80R2 = XED_IFORM_ADC_MEMb_IMMb_80r2, 
        Adc_memB_immB_82R2 = XED_IFORM_ADC_MEMb_IMMb_82r2, 
        Adc_memV_gprV = XED_IFORM_ADC_MEMv_GPRv, 
        Adc_memV_immB = XED_IFORM_ADC_MEMv_IMMb, 
        Adc_memV_immZ = XED_IFORM_ADC_MEMv_IMMz, 
        Adc_oRax_immZ = XED_IFORM_ADC_OrAX_IMMz, 
        Adcx_gpr32D_gpr32D = XED_IFORM_ADCX_GPR32d_GPR32d, 
        Adcx_gpr32D_memD = XED_IFORM_ADCX_GPR32d_MEMd, 
        Adcx_gpr64Q_gpr64Q = XED_IFORM_ADCX_GPR64q_GPR64q, 
        Adcx_gpr64Q_memQ = XED_IFORM_ADCX_GPR64q_MEMq, 
        Adc_lock_memB_gpr8 = XED_IFORM_ADC_LOCK_MEMb_GPR8, 
        Adc_lock_memB_immB_80R2 = XED_IFORM_ADC_LOCK_MEMb_IMMb_80r2, 
        Adc_lock_memB_immB_82R2 = XED_IFORM_ADC_LOCK_MEMb_IMMb_82r2, 
        Adc_lock_memV_gprV = XED_IFORM_ADC_LOCK_MEMv_GPRv, 
        Adc_lock_memV_immB = XED_IFORM_ADC_LOCK_MEMv_IMMb, 
        Adc_lock_memV_immZ = XED_IFORM_ADC_LOCK_MEMv_IMMz, 
        Add_al_immB = XED_IFORM_ADD_AL_IMMb, 
        Add_gpr8_gpr8_00 = XED_IFORM_ADD_GPR8_GPR8_00, 
        Add_gpr8_gpr8_02 = XED_IFORM_ADD_GPR8_GPR8_02, 
        Add_gpr8_immB_80R0 = XED_IFORM_ADD_GPR8_IMMb_80r0, 
        Add_gpr8_immB_82R0 = XED_IFORM_ADD_GPR8_IMMb_82r0, 
        Add_gpr8_memB = XED_IFORM_ADD_GPR8_MEMb, 
        Add_gprV_gprV_01 = XED_IFORM_ADD_GPRv_GPRv_01, 
        Add_gprV_gprV_03 = XED_IFORM_ADD_GPRv_GPRv_03, 
        Add_gprV_immB = XED_IFORM_ADD_GPRv_IMMb, 
        Add_gprV_immZ = XED_IFORM_ADD_GPRv_IMMz, 
        Add_gprV_memV = XED_IFORM_ADD_GPRv_MEMv, 
        Add_memB_gpr8 = XED_IFORM_ADD_MEMb_GPR8, 
        Add_memB_immB_80R0 = XED_IFORM_ADD_MEMb_IMMb_80r0, 
        Add_memB_immB_82R0 = XED_IFORM_ADD_MEMb_IMMb_82r0, 
        Add_memV_gprV = XED_IFORM_ADD_MEMv_GPRv, 
        Add_memV_immB = XED_IFORM_ADD_MEMv_IMMb, 
        Add_memV_immZ = XED_IFORM_ADD_MEMv_IMMz, 
        Add_oRax_immZ = XED_IFORM_ADD_OrAX_IMMz, 
        Addpd_xmmPD_memPD = XED_IFORM_ADDPD_XMMpd_MEMpd, 
        Addpd_xmmPD_xmmPD = XED_IFORM_ADDPD_XMMpd_XMMpd, 
        Addps_xmmPS_memPS = XED_IFORM_ADDPS_XMMps_MEMps, 
        Addps_xmmPS_xmmPS = XED_IFORM_ADDPS_XMMps_XMMps, 
        Addsd_xmmSD_memSD = XED_IFORM_ADDSD_XMMsd_MEMsd, 
        Addsd_xmmSD_xmmSD = XED_IFORM_ADDSD_XMMsd_XMMsd, 
        Addss_xmmSS_memSS = XED_IFORM_ADDSS_XMMss_MEMss, 
        Addss_xmmSS_xmmSS = XED_IFORM_ADDSS_XMMss_XMMss, 
        Addsubpd_xmmPD_memPD = XED_IFORM_ADDSUBPD_XMMpd_MEMpd, 
        Addsubpd_xmmPD_xmmPD = XED_IFORM_ADDSUBPD_XMMpd_XMMpd, 
        Addsubps_xmmPS_memPS = XED_IFORM_ADDSUBPS_XMMps_MEMps, 
        Addsubps_xmmPS_xmmPS = XED_IFORM_ADDSUBPS_XMMps_XMMps, 
        Add_lock_memB_gpr8 = XED_IFORM_ADD_LOCK_MEMb_GPR8, 
        Add_lock_memB_immB_80R0 = XED_IFORM_ADD_LOCK_MEMb_IMMb_80r0, 
        Add_lock_memB_immB_82R0 = XED_IFORM_ADD_LOCK_MEMb_IMMb_82r0, 
        Add_lock_memV_gprV = XED_IFORM_ADD_LOCK_MEMv_GPRv, 
        Add_lock_memV_immB = XED_IFORM_ADD_LOCK_MEMv_IMMb, 
        Add_lock_memV_immZ = XED_IFORM_ADD_LOCK_MEMv_IMMz, 
        Adox_gpr32D_gpr32D = XED_IFORM_ADOX_GPR32d_GPR32d, 
        Adox_gpr32D_memD = XED_IFORM_ADOX_GPR32d_MEMd, 
        Adox_gpr64Q_gpr64Q = XED_IFORM_ADOX_GPR64q_GPR64q, 
        Adox_gpr64Q_memQ = XED_IFORM_ADOX_GPR64q_MEMq, 
        Aesdec_xmmDQ_memDQ = XED_IFORM_AESDEC_XMMdq_MEMdq, 
        Aesdec_xmmDQ_xmmDQ = XED_IFORM_AESDEC_XMMdq_XMMdq, 
        Aesdeclast_xmmDQ_memDQ = XED_IFORM_AESDECLAST_XMMdq_MEMdq, 
        Aesdeclast_xmmDQ_xmmDQ = XED_IFORM_AESDECLAST_XMMdq_XMMdq, 
        Aesenc_xmmDQ_memDQ = XED_IFORM_AESENC_XMMdq_MEMdq, 
        Aesenc_xmmDQ_xmmDQ = XED_IFORM_AESENC_XMMdq_XMMdq, 
        Aesenclast_xmmDQ_memDQ = XED_IFORM_AESENCLAST_XMMdq_MEMdq, 
        Aesenclast_xmmDQ_xmmDQ = XED_IFORM_AESENCLAST_XMMdq_XMMdq, 
        Aesimc_xmmDQ_memDQ = XED_IFORM_AESIMC_XMMdq_MEMdq, 
        Aesimc_xmmDQ_xmmDQ = XED_IFORM_AESIMC_XMMdq_XMMdq, 
        Aeskeygenassist_xmmDQ_memDQ_immB = XED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb, 
        Aeskeygenassist_xmmDQ_xmmDQ_immB = XED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb, 
        And_al_immB = XED_IFORM_AND_AL_IMMb, 
        And_gpr8_gpr8_20 = XED_IFORM_AND_GPR8_GPR8_20, 
        And_gpr8_gpr8_22 = XED_IFORM_AND_GPR8_GPR8_22, 
        And_gpr8_immB_80R4 = XED_IFORM_AND_GPR8_IMMb_80r4, 
        And_gpr8_immB_82R4 = XED_IFORM_AND_GPR8_IMMb_82r4, 
        And_gpr8_memB = XED_IFORM_AND_GPR8_MEMb, 
        And_gprV_gprV_21 = XED_IFORM_AND_GPRv_GPRv_21, 
        And_gprV_gprV_23 = XED_IFORM_AND_GPRv_GPRv_23, 
        And_gprV_immB = XED_IFORM_AND_GPRv_IMMb, 
        And_gprV_immZ = XED_IFORM_AND_GPRv_IMMz, 
        And_gprV_memV = XED_IFORM_AND_GPRv_MEMv, 
        And_memB_gpr8 = XED_IFORM_AND_MEMb_GPR8, 
        And_memB_immB_80R4 = XED_IFORM_AND_MEMb_IMMb_80r4, 
        And_memB_immB_82R4 = XED_IFORM_AND_MEMb_IMMb_82r4, 
        And_memV_gprV = XED_IFORM_AND_MEMv_GPRv, 
        And_memV_immB = XED_IFORM_AND_MEMv_IMMb, 
        And_memV_immZ = XED_IFORM_AND_MEMv_IMMz, 
        And_oRax_immZ = XED_IFORM_AND_OrAX_IMMz, 
        Andn_vgpr32D_vgpr32D_memD = XED_IFORM_ANDN_VGPR32d_VGPR32d_MEMd, 
        Andn_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_ANDN_VGPR32d_VGPR32d_VGPR32d, 
        Andn_vgpr64Q_vgpr64Q_memQ = XED_IFORM_ANDN_VGPR64q_VGPR64q_MEMq, 
        Andn_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_ANDN_VGPR64q_VGPR64q_VGPR64q, 
        Andnpd_xmmPD_memPD = XED_IFORM_ANDNPD_XMMpd_MEMpd, 
        Andnpd_xmmPD_xmmPD = XED_IFORM_ANDNPD_XMMpd_XMMpd, 
        Andnps_xmmPS_memPS = XED_IFORM_ANDNPS_XMMps_MEMps, 
        Andnps_xmmPS_xmmPS = XED_IFORM_ANDNPS_XMMps_XMMps, 
        Andpd_xmmPD_memPD = XED_IFORM_ANDPD_XMMpd_MEMpd, 
        Andpd_xmmPD_xmmPD = XED_IFORM_ANDPD_XMMpd_XMMpd, 
        Andps_xmmPS_memPS = XED_IFORM_ANDPS_XMMps_MEMps, 
        Andps_xmmPS_xmmPS = XED_IFORM_ANDPS_XMMps_XMMps, 
        And_lock_memB_gpr8 = XED_IFORM_AND_LOCK_MEMb_GPR8, 
        And_lock_memB_immB_80R4 = XED_IFORM_AND_LOCK_MEMb_IMMb_80r4, 
        And_lock_memB_immB_82R4 = XED_IFORM_AND_LOCK_MEMb_IMMb_82r4, 
        And_lock_memV_gprV = XED_IFORM_AND_LOCK_MEMv_GPRv, 
        And_lock_memV_immB = XED_IFORM_AND_LOCK_MEMv_IMMb, 
        And_lock_memV_immZ = XED_IFORM_AND_LOCK_MEMv_IMMz, 
        Arpl_gpr16_gpr16 = XED_IFORM_ARPL_GPR16_GPR16, 
        Arpl_memW_gpr16 = XED_IFORM_ARPL_MEMw_GPR16, 
        Bextr_vgpr32D_memD_vgpr32D = XED_IFORM_BEXTR_VGPR32d_MEMd_VGPR32d, 
        Bextr_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_BEXTR_VGPR32d_VGPR32d_VGPR32d, 
        Bextr_vgpr64Q_memQ_vgpr64Q = XED_IFORM_BEXTR_VGPR64q_MEMq_VGPR64q, 
        Bextr_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_BEXTR_VGPR64q_VGPR64q_VGPR64q, 
        Bextr_xop_gpr32D_gpr32D_immD = XED_IFORM_BEXTR_XOP_GPR32d_GPR32d_IMMd, 
        Bextr_xop_gpr32D_memD_immD = XED_IFORM_BEXTR_XOP_GPR32d_MEMd_IMMd, 
        Bextr_xop_gprYY_gprYY_immD = XED_IFORM_BEXTR_XOP_GPRyy_GPRyy_IMMd, 
        Bextr_xop_gprYY_memY_immD = XED_IFORM_BEXTR_XOP_GPRyy_MEMy_IMMd, 
        Blcfill_vgpr32D_gpr32D = XED_IFORM_BLCFILL_VGPR32d_GPR32d, 
        Blcfill_vgpr32D_memD = XED_IFORM_BLCFILL_VGPR32d_MEMd, 
        Blcfill_vgprYY_gprVY = XED_IFORM_BLCFILL_VGPRyy_GPRvy, 
        Blcfill_vgprYY_memY = XED_IFORM_BLCFILL_VGPRyy_MEMy, 
        Blci_vgpr32D_gprVD = XED_IFORM_BLCI_VGPR32d_GPRvd, 
        Blci_vgpr32D_memD = XED_IFORM_BLCI_VGPR32d_MEMd, 
        Blci_vgprYY_gprVY = XED_IFORM_BLCI_VGPRyy_GPRvy, 
        Blci_vgprYY_memY = XED_IFORM_BLCI_VGPRyy_MEMy, 
        Blcic_vgpr32D_gpr32D = XED_IFORM_BLCIC_VGPR32d_GPR32d, 
        Blcic_vgpr32D_memD = XED_IFORM_BLCIC_VGPR32d_MEMd, 
        Blcic_vgprYY_gprVY = XED_IFORM_BLCIC_VGPRyy_GPRvy, 
        Blcic_vgprYY_memY = XED_IFORM_BLCIC_VGPRyy_MEMy, 
        Blcmsk_vgpr32D_gprVD = XED_IFORM_BLCMSK_VGPR32d_GPRvd, 
        Blcmsk_vgpr32D_memD = XED_IFORM_BLCMSK_VGPR32d_MEMd, 
        Blcmsk_vgprYY_gprVY = XED_IFORM_BLCMSK_VGPRyy_GPRvy, 
        Blcmsk_vgprYY_memY = XED_IFORM_BLCMSK_VGPRyy_MEMy, 
        Blcs_vgpr32D_gpr32D = XED_IFORM_BLCS_VGPR32d_GPR32d, 
        Blcs_vgpr32D_memD = XED_IFORM_BLCS_VGPR32d_MEMd, 
        Blcs_vgprYY_gprVY = XED_IFORM_BLCS_VGPRyy_GPRvy, 
        Blcs_vgprYY_memY = XED_IFORM_BLCS_VGPRyy_MEMy, 
        Blendpd_xmmDQ_memDQ_immB = XED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb, 
        Blendpd_xmmDQ_xmmDQ_immB = XED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb, 
        Blendps_xmmDQ_memDQ_immB = XED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb, 
        Blendps_xmmDQ_xmmDQ_immB = XED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb, 
        Blendvpd_xmmDQ_memDQ = XED_IFORM_BLENDVPD_XMMdq_MEMdq, 
        Blendvpd_xmmDQ_xmmDQ = XED_IFORM_BLENDVPD_XMMdq_XMMdq, 
        Blendvps_xmmDQ_memDQ = XED_IFORM_BLENDVPS_XMMdq_MEMdq, 
        Blendvps_xmmDQ_xmmDQ = XED_IFORM_BLENDVPS_XMMdq_XMMdq, 
        Blsfill_vgpr32D_gpr32D = XED_IFORM_BLSFILL_VGPR32d_GPR32d, 
        Blsfill_vgpr32D_memD = XED_IFORM_BLSFILL_VGPR32d_MEMd, 
        Blsfill_vgprYY_gprVY = XED_IFORM_BLSFILL_VGPRyy_GPRvy, 
        Blsfill_vgprYY_memY = XED_IFORM_BLSFILL_VGPRyy_MEMy, 
        Blsi_vgpr32D_memD = XED_IFORM_BLSI_VGPR32d_MEMd, 
        Blsi_vgpr32D_vgpr32D = XED_IFORM_BLSI_VGPR32d_VGPR32d, 
        Blsi_vgpr64Q_memQ = XED_IFORM_BLSI_VGPR64q_MEMq, 
        Blsi_vgpr64Q_vgpr64Q = XED_IFORM_BLSI_VGPR64q_VGPR64q, 
        Blsic_vgpr32D_gpr32D = XED_IFORM_BLSIC_VGPR32d_GPR32d, 
        Blsic_vgpr32D_memD = XED_IFORM_BLSIC_VGPR32d_MEMd, 
        Blsic_vgprYY_gprVY = XED_IFORM_BLSIC_VGPRyy_GPRvy, 
        Blsic_vgprYY_memY = XED_IFORM_BLSIC_VGPRyy_MEMy, 
        Blsmsk_vgpr32D_memD = XED_IFORM_BLSMSK_VGPR32d_MEMd, 
        Blsmsk_vgpr32D_vgpr32D = XED_IFORM_BLSMSK_VGPR32d_VGPR32d, 
        Blsmsk_vgpr64Q_memQ = XED_IFORM_BLSMSK_VGPR64q_MEMq, 
        Blsmsk_vgpr64Q_vgpr64Q = XED_IFORM_BLSMSK_VGPR64q_VGPR64q, 
        Blsr_vgpr32D_memD = XED_IFORM_BLSR_VGPR32d_MEMd, 
        Blsr_vgpr32D_vgpr32D = XED_IFORM_BLSR_VGPR32d_VGPR32d, 
        Blsr_vgpr64Q_memQ = XED_IFORM_BLSR_VGPR64q_MEMq, 
        Blsr_vgpr64Q_vgpr64Q = XED_IFORM_BLSR_VGPR64q_VGPR64q, 
        Bndcl_bnd_agen = XED_IFORM_BNDCL_BND_AGEN, 
        Bndcl_bnd_gpr32 = XED_IFORM_BNDCL_BND_GPR32, 
        Bndcl_bnd_gpr64 = XED_IFORM_BNDCL_BND_GPR64, 
        Bndcn_bnd_agen = XED_IFORM_BNDCN_BND_AGEN, 
        Bndcn_bnd_gpr32 = XED_IFORM_BNDCN_BND_GPR32, 
        Bndcn_bnd_gpr64 = XED_IFORM_BNDCN_BND_GPR64, 
        Bndcu_bnd_agen = XED_IFORM_BNDCU_BND_AGEN, 
        Bndcu_bnd_gpr32 = XED_IFORM_BNDCU_BND_GPR32, 
        Bndcu_bnd_gpr64 = XED_IFORM_BNDCU_BND_GPR64, 
        Bndldx_bnd_memBND32 = XED_IFORM_BNDLDX_BND_MEMbnd32, 
        Bndldx_bnd_memBND64 = XED_IFORM_BNDLDX_BND_MEMbnd64, 
        Bndmk_bnd_agen = XED_IFORM_BNDMK_BND_AGEN, 
        Bndmov_bnd_bnd = XED_IFORM_BNDMOV_BND_BND, 
        Bndmov_bnd_memDQ = XED_IFORM_BNDMOV_BND_MEMdq, 
        Bndmov_bnd_memQ = XED_IFORM_BNDMOV_BND_MEMq, 
        Bndmov_memDQ_bnd = XED_IFORM_BNDMOV_MEMdq_BND, 
        Bndmov_memQ_bnd = XED_IFORM_BNDMOV_MEMq_BND, 
        Bndstx_memBND32_bnd = XED_IFORM_BNDSTX_MEMbnd32_BND, 
        Bndstx_memBND64_bnd = XED_IFORM_BNDSTX_MEMbnd64_BND, 
        Bound_gprV_memA16 = XED_IFORM_BOUND_GPRv_MEMa16, 
        Bound_gprV_memA32 = XED_IFORM_BOUND_GPRv_MEMa32, 
        Bsf_gprV_gprV = XED_IFORM_BSF_GPRv_GPRv, 
        Bsf_gprV_memV = XED_IFORM_BSF_GPRv_MEMv, 
        Bsr_gprV_gprV = XED_IFORM_BSR_GPRv_GPRv, 
        Bsr_gprV_memV = XED_IFORM_BSR_GPRv_MEMv, 
        Bswap_gprV = XED_IFORM_BSWAP_GPRv, 
        Bt_gprV_gprV = XED_IFORM_BT_GPRv_GPRv, 
        Bt_gprV_immB = XED_IFORM_BT_GPRv_IMMb, 
        Bt_memV_gprV = XED_IFORM_BT_MEMv_GPRv, 
        Bt_memV_immB = XED_IFORM_BT_MEMv_IMMb, 
        Btc_gprV_gprV = XED_IFORM_BTC_GPRv_GPRv, 
        Btc_gprV_immB = XED_IFORM_BTC_GPRv_IMMb, 
        Btc_memV_gprV = XED_IFORM_BTC_MEMv_GPRv, 
        Btc_memV_immB = XED_IFORM_BTC_MEMv_IMMb, 
        Btc_lock_memV_gprV = XED_IFORM_BTC_LOCK_MEMv_GPRv, 
        Btc_lock_memV_immB = XED_IFORM_BTC_LOCK_MEMv_IMMb, 
        Btr_gprV_gprV = XED_IFORM_BTR_GPRv_GPRv, 
        Btr_gprV_immB = XED_IFORM_BTR_GPRv_IMMb, 
        Btr_memV_gprV = XED_IFORM_BTR_MEMv_GPRv, 
        Btr_memV_immB = XED_IFORM_BTR_MEMv_IMMb, 
        Btr_lock_memV_gprV = XED_IFORM_BTR_LOCK_MEMv_GPRv, 
        Btr_lock_memV_immB = XED_IFORM_BTR_LOCK_MEMv_IMMb, 
        Bts_gprV_gprV = XED_IFORM_BTS_GPRv_GPRv, 
        Bts_gprV_immB = XED_IFORM_BTS_GPRv_IMMb, 
        Bts_memV_gprV = XED_IFORM_BTS_MEMv_GPRv, 
        Bts_memV_immB = XED_IFORM_BTS_MEMv_IMMb, 
        Bts_lock_memV_gprV = XED_IFORM_BTS_LOCK_MEMv_GPRv, 
        Bts_lock_memV_immB = XED_IFORM_BTS_LOCK_MEMv_IMMb, 
        Bzhi_vgpr32D_memD_vgpr32D = XED_IFORM_BZHI_VGPR32d_MEMd_VGPR32d, 
        Bzhi_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_BZHI_VGPR32d_VGPR32d_VGPR32d, 
        Bzhi_vgpr64Q_memQ_vgpr64Q = XED_IFORM_BZHI_VGPR64q_MEMq_VGPR64q, 
        Bzhi_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_BZHI_VGPR64q_VGPR64q_VGPR64q, 
        Call_far_memP2 = XED_IFORM_CALL_FAR_MEMp2, 
        Call_far_ptrP_immW = XED_IFORM_CALL_FAR_PTRp_IMMw, 
        Call_near_gprV = XED_IFORM_CALL_NEAR_GPRv, 
        Call_near_memV = XED_IFORM_CALL_NEAR_MEMv, 
        Call_near_relbrD = XED_IFORM_CALL_NEAR_RELBRd, 
        Call_near_relbrZ = XED_IFORM_CALL_NEAR_RELBRz, 
        Cbw = XED_IFORM_CBW, 
        Cdq = XED_IFORM_CDQ, 
        Cdqe = XED_IFORM_CDQE, 
        Clac = XED_IFORM_CLAC, 
        Clc = XED_IFORM_CLC, 
        Cld = XED_IFORM_CLD, 
        Clflush_memMPREFETCH = XED_IFORM_CLFLUSH_MEMmprefetch, 
        Clflushopt_memMPREFETCH = XED_IFORM_CLFLUSHOPT_MEMmprefetch, 
        Clgi = XED_IFORM_CLGI, 
        Cli = XED_IFORM_CLI, 
        Clrssbsy_memU64 = XED_IFORM_CLRSSBSY_MEMu64, 
        Clts = XED_IFORM_CLTS, 
        Clwb_memMPREFETCH = XED_IFORM_CLWB_MEMmprefetch, 
        Clzero_oRax = XED_IFORM_CLZERO_OrAX, 
        Cmc = XED_IFORM_CMC, 
        Cmovb_gprV_gprV = XED_IFORM_CMOVB_GPRv_GPRv, 
        Cmovb_gprV_memV = XED_IFORM_CMOVB_GPRv_MEMv, 
        Cmovbe_gprV_gprV = XED_IFORM_CMOVBE_GPRv_GPRv, 
        Cmovbe_gprV_memV = XED_IFORM_CMOVBE_GPRv_MEMv, 
        Cmovl_gprV_gprV = XED_IFORM_CMOVL_GPRv_GPRv, 
        Cmovl_gprV_memV = XED_IFORM_CMOVL_GPRv_MEMv, 
        Cmovle_gprV_gprV = XED_IFORM_CMOVLE_GPRv_GPRv, 
        Cmovle_gprV_memV = XED_IFORM_CMOVLE_GPRv_MEMv, 
        Cmovnb_gprV_gprV = XED_IFORM_CMOVNB_GPRv_GPRv, 
        Cmovnb_gprV_memV = XED_IFORM_CMOVNB_GPRv_MEMv, 
        Cmovnbe_gprV_gprV = XED_IFORM_CMOVNBE_GPRv_GPRv, 
        Cmovnbe_gprV_memV = XED_IFORM_CMOVNBE_GPRv_MEMv, 
        Cmovnl_gprV_gprV = XED_IFORM_CMOVNL_GPRv_GPRv, 
        Cmovnl_gprV_memV = XED_IFORM_CMOVNL_GPRv_MEMv, 
        Cmovnle_gprV_gprV = XED_IFORM_CMOVNLE_GPRv_GPRv, 
        Cmovnle_gprV_memV = XED_IFORM_CMOVNLE_GPRv_MEMv, 
        Cmovno_gprV_gprV = XED_IFORM_CMOVNO_GPRv_GPRv, 
        Cmovno_gprV_memV = XED_IFORM_CMOVNO_GPRv_MEMv, 
        Cmovnp_gprV_gprV = XED_IFORM_CMOVNP_GPRv_GPRv, 
        Cmovnp_gprV_memV = XED_IFORM_CMOVNP_GPRv_MEMv, 
        Cmovns_gprV_gprV = XED_IFORM_CMOVNS_GPRv_GPRv, 
        Cmovns_gprV_memV = XED_IFORM_CMOVNS_GPRv_MEMv, 
        Cmovnz_gprV_gprV = XED_IFORM_CMOVNZ_GPRv_GPRv, 
        Cmovnz_gprV_memV = XED_IFORM_CMOVNZ_GPRv_MEMv, 
        Cmovo_gprV_gprV = XED_IFORM_CMOVO_GPRv_GPRv, 
        Cmovo_gprV_memV = XED_IFORM_CMOVO_GPRv_MEMv, 
        Cmovp_gprV_gprV = XED_IFORM_CMOVP_GPRv_GPRv, 
        Cmovp_gprV_memV = XED_IFORM_CMOVP_GPRv_MEMv, 
        Cmovs_gprV_gprV = XED_IFORM_CMOVS_GPRv_GPRv, 
        Cmovs_gprV_memV = XED_IFORM_CMOVS_GPRv_MEMv, 
        Cmovz_gprV_gprV = XED_IFORM_CMOVZ_GPRv_GPRv, 
        Cmovz_gprV_memV = XED_IFORM_CMOVZ_GPRv_MEMv, 
        Cmp_al_immB = XED_IFORM_CMP_AL_IMMb, 
        Cmp_gpr8_gpr8_38 = XED_IFORM_CMP_GPR8_GPR8_38, 
        Cmp_gpr8_gpr8_3a = XED_IFORM_CMP_GPR8_GPR8_3A, 
        Cmp_gpr8_immB_80R7 = XED_IFORM_CMP_GPR8_IMMb_80r7, 
        Cmp_gpr8_immB_82R7 = XED_IFORM_CMP_GPR8_IMMb_82r7, 
        Cmp_gpr8_memB = XED_IFORM_CMP_GPR8_MEMb, 
        Cmp_gprV_gprV_39 = XED_IFORM_CMP_GPRv_GPRv_39, 
        Cmp_gprV_gprV_3b = XED_IFORM_CMP_GPRv_GPRv_3B, 
        Cmp_gprV_immB = XED_IFORM_CMP_GPRv_IMMb, 
        Cmp_gprV_immZ = XED_IFORM_CMP_GPRv_IMMz, 
        Cmp_gprV_memV = XED_IFORM_CMP_GPRv_MEMv, 
        Cmp_memB_gpr8 = XED_IFORM_CMP_MEMb_GPR8, 
        Cmp_memB_immB_80R7 = XED_IFORM_CMP_MEMb_IMMb_80r7, 
        Cmp_memB_immB_82R7 = XED_IFORM_CMP_MEMb_IMMb_82r7, 
        Cmp_memV_gprV = XED_IFORM_CMP_MEMv_GPRv, 
        Cmp_memV_immB = XED_IFORM_CMP_MEMv_IMMb, 
        Cmp_memV_immZ = XED_IFORM_CMP_MEMv_IMMz, 
        Cmp_oRax_immZ = XED_IFORM_CMP_OrAX_IMMz, 
        Cmppd_xmmPD_memPD_immB = XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb, 
        Cmppd_xmmPD_xmmPD_immB = XED_IFORM_CMPPD_XMMpd_XMMpd_IMMb, 
        Cmpps_xmmPS_memPS_immB = XED_IFORM_CMPPS_XMMps_MEMps_IMMb, 
        Cmpps_xmmPS_xmmPS_immB = XED_IFORM_CMPPS_XMMps_XMMps_IMMb, 
        Cmpsb = XED_IFORM_CMPSB, 
        Cmpsd = XED_IFORM_CMPSD, 
        Cmpsd_xmm_xmmSD_memSD_immB = XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb, 
        Cmpsd_xmm_xmmSD_xmmSD_immB = XED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb, 
        Cmpsq = XED_IFORM_CMPSQ, 
        Cmpss_xmmSS_memSS_immB = XED_IFORM_CMPSS_XMMss_MEMss_IMMb, 
        Cmpss_xmmSS_xmmSS_immB = XED_IFORM_CMPSS_XMMss_XMMss_IMMb, 
        Cmpsw = XED_IFORM_CMPSW, 
        Cmpxchg_gpr8_gpr8 = XED_IFORM_CMPXCHG_GPR8_GPR8, 
        Cmpxchg_gprV_gprV = XED_IFORM_CMPXCHG_GPRv_GPRv, 
        Cmpxchg_memB_gpr8 = XED_IFORM_CMPXCHG_MEMb_GPR8, 
        Cmpxchg_memV_gprV = XED_IFORM_CMPXCHG_MEMv_GPRv, 
        Cmpxchg16b_memDQ = XED_IFORM_CMPXCHG16B_MEMdq, 
        Cmpxchg16b_lock_memDQ = XED_IFORM_CMPXCHG16B_LOCK_MEMdq, 
        Cmpxchg8b_memQ = XED_IFORM_CMPXCHG8B_MEMq, 
        Cmpxchg8b_lock_memQ = XED_IFORM_CMPXCHG8B_LOCK_MEMq, 
        Cmpxchg_lock_memB_gpr8 = XED_IFORM_CMPXCHG_LOCK_MEMb_GPR8, 
        Cmpxchg_lock_memV_gprV = XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv, 
        Comisd_xmmSD_memSD = XED_IFORM_COMISD_XMMsd_MEMsd, 
        Comisd_xmmSD_xmmSD = XED_IFORM_COMISD_XMMsd_XMMsd, 
        Comiss_xmmSS_memSS = XED_IFORM_COMISS_XMMss_MEMss, 
        Comiss_xmmSS_xmmSS = XED_IFORM_COMISS_XMMss_XMMss, 
        Cpuid = XED_IFORM_CPUID, 
        Cqo = XED_IFORM_CQO, 
        Crc32_gprYY_gpr8B = XED_IFORM_CRC32_GPRyy_GPR8b, 
        Crc32_gprYY_gprV = XED_IFORM_CRC32_GPRyy_GPRv, 
        Crc32_gprYY_memB = XED_IFORM_CRC32_GPRyy_MEMb, 
        Crc32_gprYY_memV = XED_IFORM_CRC32_GPRyy_MEMv, 
        Cvtdq2pd_xmmPD_memQ = XED_IFORM_CVTDQ2PD_XMMpd_MEMq, 
        Cvtdq2pd_xmmPD_xmmQ = XED_IFORM_CVTDQ2PD_XMMpd_XMMq, 
        Cvtdq2ps_xmmPS_memDQ = XED_IFORM_CVTDQ2PS_XMMps_MEMdq, 
        Cvtdq2ps_xmmPS_xmmDQ = XED_IFORM_CVTDQ2PS_XMMps_XMMdq, 
        Cvtpd2dq_xmmDQ_memPD = XED_IFORM_CVTPD2DQ_XMMdq_MEMpd, 
        Cvtpd2dq_xmmDQ_xmmPD = XED_IFORM_CVTPD2DQ_XMMdq_XMMpd, 
        Cvtpd2pi_mmxQ_memPD = XED_IFORM_CVTPD2PI_MMXq_MEMpd, 
        Cvtpd2pi_mmxQ_xmmPD = XED_IFORM_CVTPD2PI_MMXq_XMMpd, 
        Cvtpd2ps_xmmPS_memPD = XED_IFORM_CVTPD2PS_XMMps_MEMpd, 
        Cvtpd2ps_xmmPS_xmmPD = XED_IFORM_CVTPD2PS_XMMps_XMMpd, 
        Cvtpi2pd_xmmPD_memQ = XED_IFORM_CVTPI2PD_XMMpd_MEMq, 
        Cvtpi2pd_xmmPD_mmxQ = XED_IFORM_CVTPI2PD_XMMpd_MMXq, 
        Cvtpi2ps_xmmQ_memQ = XED_IFORM_CVTPI2PS_XMMq_MEMq, 
        Cvtpi2ps_xmmQ_mmxQ = XED_IFORM_CVTPI2PS_XMMq_MMXq, 
        Cvtps2dq_xmmDQ_memPS = XED_IFORM_CVTPS2DQ_XMMdq_MEMps, 
        Cvtps2dq_xmmDQ_xmmPS = XED_IFORM_CVTPS2DQ_XMMdq_XMMps, 
        Cvtps2pd_xmmPD_memQ = XED_IFORM_CVTPS2PD_XMMpd_MEMq, 
        Cvtps2pd_xmmPD_xmmQ = XED_IFORM_CVTPS2PD_XMMpd_XMMq, 
        Cvtps2pi_mmxQ_memQ = XED_IFORM_CVTPS2PI_MMXq_MEMq, 
        Cvtps2pi_mmxQ_xmmQ = XED_IFORM_CVTPS2PI_MMXq_XMMq, 
        Cvtsd2si_gpr32D_memSD = XED_IFORM_CVTSD2SI_GPR32d_MEMsd, 
        Cvtsd2si_gpr32D_xmmSD = XED_IFORM_CVTSD2SI_GPR32d_XMMsd, 
        Cvtsd2si_gpr64Q_memSD = XED_IFORM_CVTSD2SI_GPR64q_MEMsd, 
        Cvtsd2si_gpr64Q_xmmSD = XED_IFORM_CVTSD2SI_GPR64q_XMMsd, 
        Cvtsd2ss_xmmSS_memSD = XED_IFORM_CVTSD2SS_XMMss_MEMsd, 
        Cvtsd2ss_xmmSS_xmmSD = XED_IFORM_CVTSD2SS_XMMss_XMMsd, 
        Cvtsi2sd_xmmSD_gpr32D = XED_IFORM_CVTSI2SD_XMMsd_GPR32d, 
        Cvtsi2sd_xmmSD_gpr64Q = XED_IFORM_CVTSI2SD_XMMsd_GPR64q, 
        Cvtsi2sd_xmmSD_memD = XED_IFORM_CVTSI2SD_XMMsd_MEMd, 
        Cvtsi2sd_xmmSD_memQ = XED_IFORM_CVTSI2SD_XMMsd_MEMq, 
        Cvtsi2ss_xmmSS_gpr32D = XED_IFORM_CVTSI2SS_XMMss_GPR32d, 
        Cvtsi2ss_xmmSS_gpr64Q = XED_IFORM_CVTSI2SS_XMMss_GPR64q, 
        Cvtsi2ss_xmmSS_memD = XED_IFORM_CVTSI2SS_XMMss_MEMd, 
        Cvtsi2ss_xmmSS_memQ = XED_IFORM_CVTSI2SS_XMMss_MEMq, 
        Cvtss2sd_xmmSD_memSS = XED_IFORM_CVTSS2SD_XMMsd_MEMss, 
        Cvtss2sd_xmmSD_xmmSS = XED_IFORM_CVTSS2SD_XMMsd_XMMss, 
        Cvtss2si_gpr32D_memSS = XED_IFORM_CVTSS2SI_GPR32d_MEMss, 
        Cvtss2si_gpr32D_xmmSS = XED_IFORM_CVTSS2SI_GPR32d_XMMss, 
        Cvtss2si_gpr64Q_memSS = XED_IFORM_CVTSS2SI_GPR64q_MEMss, 
        Cvtss2si_gpr64Q_xmmSS = XED_IFORM_CVTSS2SI_GPR64q_XMMss, 
        Cvttpd2dq_xmmDQ_memPD = XED_IFORM_CVTTPD2DQ_XMMdq_MEMpd, 
        Cvttpd2dq_xmmDQ_xmmPD = XED_IFORM_CVTTPD2DQ_XMMdq_XMMpd, 
        Cvttpd2pi_mmxQ_memPD = XED_IFORM_CVTTPD2PI_MMXq_MEMpd, 
        Cvttpd2pi_mmxQ_xmmPD = XED_IFORM_CVTTPD2PI_MMXq_XMMpd, 
        Cvttps2dq_xmmDQ_memPS = XED_IFORM_CVTTPS2DQ_XMMdq_MEMps, 
        Cvttps2dq_xmmDQ_xmmPS = XED_IFORM_CVTTPS2DQ_XMMdq_XMMps, 
        Cvttps2pi_mmxQ_memQ = XED_IFORM_CVTTPS2PI_MMXq_MEMq, 
        Cvttps2pi_mmxQ_xmmQ = XED_IFORM_CVTTPS2PI_MMXq_XMMq, 
        Cvttsd2si_gpr32D_memSD = XED_IFORM_CVTTSD2SI_GPR32d_MEMsd, 
        Cvttsd2si_gpr32D_xmmSD = XED_IFORM_CVTTSD2SI_GPR32d_XMMsd, 
        Cvttsd2si_gpr64Q_memSD = XED_IFORM_CVTTSD2SI_GPR64q_MEMsd, 
        Cvttsd2si_gpr64Q_xmmSD = XED_IFORM_CVTTSD2SI_GPR64q_XMMsd, 
        Cvttss2si_gpr32D_memSS = XED_IFORM_CVTTSS2SI_GPR32d_MEMss, 
        Cvttss2si_gpr32D_xmmSS = XED_IFORM_CVTTSS2SI_GPR32d_XMMss, 
        Cvttss2si_gpr64Q_memSS = XED_IFORM_CVTTSS2SI_GPR64q_MEMss, 
        Cvttss2si_gpr64Q_xmmSS = XED_IFORM_CVTTSS2SI_GPR64q_XMMss, 
        Cwd = XED_IFORM_CWD, 
        Cwde = XED_IFORM_CWDE, 
        Daa = XED_IFORM_DAA, 
        Das = XED_IFORM_DAS, 
        Dec_gpr8 = XED_IFORM_DEC_GPR8, 
        Dec_gprV_48 = XED_IFORM_DEC_GPRv_48, 
        Dec_gprV_ffR1 = XED_IFORM_DEC_GPRv_FFr1, 
        Dec_memB = XED_IFORM_DEC_MEMb, 
        Dec_memV = XED_IFORM_DEC_MEMv, 
        Dec_lock_memB = XED_IFORM_DEC_LOCK_MEMb, 
        Dec_lock_memV = XED_IFORM_DEC_LOCK_MEMv, 
        Div_gpr8 = XED_IFORM_DIV_GPR8, 
        Div_gprV = XED_IFORM_DIV_GPRv, 
        Div_memB = XED_IFORM_DIV_MEMb, 
        Div_memV = XED_IFORM_DIV_MEMv, 
        Divpd_xmmPD_memPD = XED_IFORM_DIVPD_XMMpd_MEMpd, 
        Divpd_xmmPD_xmmPD = XED_IFORM_DIVPD_XMMpd_XMMpd, 
        Divps_xmmPS_memPS = XED_IFORM_DIVPS_XMMps_MEMps, 
        Divps_xmmPS_xmmPS = XED_IFORM_DIVPS_XMMps_XMMps, 
        Divsd_xmmSD_memSD = XED_IFORM_DIVSD_XMMsd_MEMsd, 
        Divsd_xmmSD_xmmSD = XED_IFORM_DIVSD_XMMsd_XMMsd, 
        Divss_xmmSS_memSS = XED_IFORM_DIVSS_XMMss_MEMss, 
        Divss_xmmSS_xmmSS = XED_IFORM_DIVSS_XMMss_XMMss, 
        Dppd_xmmDQ_memDQ_immB = XED_IFORM_DPPD_XMMdq_MEMdq_IMMb, 
        Dppd_xmmDQ_xmmDQ_immB = XED_IFORM_DPPD_XMMdq_XMMdq_IMMb, 
        Dpps_xmmDQ_memDQ_immB = XED_IFORM_DPPS_XMMdq_MEMdq_IMMb, 
        Dpps_xmmDQ_xmmDQ_immB = XED_IFORM_DPPS_XMMdq_XMMdq_IMMb, 
        Emms = XED_IFORM_EMMS, 
        Encls = XED_IFORM_ENCLS, 
        Enclu = XED_IFORM_ENCLU, 
        Endbr32 = XED_IFORM_ENDBR32, 
        Endbr64 = XED_IFORM_ENDBR64, 
        Enter_immW_immB = XED_IFORM_ENTER_IMMw_IMMb, 
        Extractps_gpr32D_xmmDQ_immB = XED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb, 
        Extractps_memD_xmmPS_immB = XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb, 
        Extrq_xmmQ_immB_immB = XED_IFORM_EXTRQ_XMMq_IMMb_IMMb, 
        Extrq_xmmQ_xmmDQ = XED_IFORM_EXTRQ_XMMq_XMMdq, 
        F2xm1 = XED_IFORM_F2XM1, 
        Fabs = XED_IFORM_FABS, 
        Fadd_st0_memM64REAL = XED_IFORM_FADD_ST0_MEMm64real, 
        Fadd_st0_memMEM32REAL = XED_IFORM_FADD_ST0_MEMmem32real, 
        Fadd_st0_x87 = XED_IFORM_FADD_ST0_X87, 
        Fadd_x87_st0 = XED_IFORM_FADD_X87_ST0, 
        Faddp_x87_st0 = XED_IFORM_FADDP_X87_ST0, 
        Fbld_st0_memMEM80DEC = XED_IFORM_FBLD_ST0_MEMmem80dec, 
        Fbstp_memMEM80DEC_st0 = XED_IFORM_FBSTP_MEMmem80dec_ST0, 
        Fchs = XED_IFORM_FCHS, 
        Fcmovb_st0_x87 = XED_IFORM_FCMOVB_ST0_X87, 
        Fcmovbe_st0_x87 = XED_IFORM_FCMOVBE_ST0_X87, 
        Fcmove_st0_x87 = XED_IFORM_FCMOVE_ST0_X87, 
        Fcmovnb_st0_x87 = XED_IFORM_FCMOVNB_ST0_X87, 
        Fcmovnbe_st0_x87 = XED_IFORM_FCMOVNBE_ST0_X87, 
        Fcmovne_st0_x87 = XED_IFORM_FCMOVNE_ST0_X87, 
        Fcmovnu_st0_x87 = XED_IFORM_FCMOVNU_ST0_X87, 
        Fcmovu_st0_x87 = XED_IFORM_FCMOVU_ST0_X87, 
        Fcom_st0_memM64REAL = XED_IFORM_FCOM_ST0_MEMm64real, 
        Fcom_st0_memMEM32REAL = XED_IFORM_FCOM_ST0_MEMmem32real, 
        Fcom_st0_x87 = XED_IFORM_FCOM_ST0_X87, 
        Fcom_st0_x87_dcd0 = XED_IFORM_FCOM_ST0_X87_DCD0, 
        Fcomi_st0_x87 = XED_IFORM_FCOMI_ST0_X87, 
        Fcomip_st0_x87 = XED_IFORM_FCOMIP_ST0_X87, 
        Fcomp_st0_memM64REAL = XED_IFORM_FCOMP_ST0_MEMm64real, 
        Fcomp_st0_memMEM32REAL = XED_IFORM_FCOMP_ST0_MEMmem32real, 
        Fcomp_st0_x87 = XED_IFORM_FCOMP_ST0_X87, 
        Fcomp_st0_x87_dcd1 = XED_IFORM_FCOMP_ST0_X87_DCD1, 
        Fcomp_st0_x87_ded0 = XED_IFORM_FCOMP_ST0_X87_DED0, 
        Fcompp = XED_IFORM_FCOMPP, 
        Fcos = XED_IFORM_FCOS, 
        Fdecstp = XED_IFORM_FDECSTP, 
        Fdisi8087_nop = XED_IFORM_FDISI8087_NOP, 
        Fdiv_st0_memM64REAL = XED_IFORM_FDIV_ST0_MEMm64real, 
        Fdiv_st0_memMEM32REAL = XED_IFORM_FDIV_ST0_MEMmem32real, 
        Fdiv_st0_x87 = XED_IFORM_FDIV_ST0_X87, 
        Fdiv_x87_st0 = XED_IFORM_FDIV_X87_ST0, 
        Fdivp_x87_st0 = XED_IFORM_FDIVP_X87_ST0, 
        Fdivr_st0_memM64REAL = XED_IFORM_FDIVR_ST0_MEMm64real, 
        Fdivr_st0_memMEM32REAL = XED_IFORM_FDIVR_ST0_MEMmem32real, 
        Fdivr_st0_x87 = XED_IFORM_FDIVR_ST0_X87, 
        Fdivr_x87_st0 = XED_IFORM_FDIVR_X87_ST0, 
        Fdivrp_x87_st0 = XED_IFORM_FDIVRP_X87_ST0, 
        Femms = XED_IFORM_FEMMS, 
        Feni8087_nop = XED_IFORM_FENI8087_NOP, 
        Ffree_x87 = XED_IFORM_FFREE_X87, 
        Ffreep_x87 = XED_IFORM_FFREEP_X87, 
        Fiadd_st0_memMEM16INT = XED_IFORM_FIADD_ST0_MEMmem16int, 
        Fiadd_st0_memMEM32INT = XED_IFORM_FIADD_ST0_MEMmem32int, 
        Ficom_st0_memMEM16INT = XED_IFORM_FICOM_ST0_MEMmem16int, 
        Ficom_st0_memMEM32INT = XED_IFORM_FICOM_ST0_MEMmem32int, 
        Ficomp_st0_memMEM16INT = XED_IFORM_FICOMP_ST0_MEMmem16int, 
        Ficomp_st0_memMEM32INT = XED_IFORM_FICOMP_ST0_MEMmem32int, 
        Fidiv_st0_memMEM16INT = XED_IFORM_FIDIV_ST0_MEMmem16int, 
        Fidiv_st0_memMEM32INT = XED_IFORM_FIDIV_ST0_MEMmem32int, 
        Fidivr_st0_memMEM16INT = XED_IFORM_FIDIVR_ST0_MEMmem16int, 
        Fidivr_st0_memMEM32INT = XED_IFORM_FIDIVR_ST0_MEMmem32int, 
        Fild_st0_memM64INT = XED_IFORM_FILD_ST0_MEMm64int, 
        Fild_st0_memMEM16INT = XED_IFORM_FILD_ST0_MEMmem16int, 
        Fild_st0_memMEM32INT = XED_IFORM_FILD_ST0_MEMmem32int, 
        Fimul_st0_memMEM16INT = XED_IFORM_FIMUL_ST0_MEMmem16int, 
        Fimul_st0_memMEM32INT = XED_IFORM_FIMUL_ST0_MEMmem32int, 
        Fincstp = XED_IFORM_FINCSTP, 
        Fist_memMEM16INT_st0 = XED_IFORM_FIST_MEMmem16int_ST0, 
        Fist_memMEM32INT_st0 = XED_IFORM_FIST_MEMmem32int_ST0, 
        Fistp_memM64INT_st0 = XED_IFORM_FISTP_MEMm64int_ST0, 
        Fistp_memMEM16INT_st0 = XED_IFORM_FISTP_MEMmem16int_ST0, 
        Fistp_memMEM32INT_st0 = XED_IFORM_FISTP_MEMmem32int_ST0, 
        Fisttp_memM64INT_st0 = XED_IFORM_FISTTP_MEMm64int_ST0, 
        Fisttp_memMEM16INT_st0 = XED_IFORM_FISTTP_MEMmem16int_ST0, 
        Fisttp_memMEM32INT_st0 = XED_IFORM_FISTTP_MEMmem32int_ST0, 
        Fisub_st0_memMEM16INT = XED_IFORM_FISUB_ST0_MEMmem16int, 
        Fisub_st0_memMEM32INT = XED_IFORM_FISUB_ST0_MEMmem32int, 
        Fisubr_st0_memMEM16INT = XED_IFORM_FISUBR_ST0_MEMmem16int, 
        Fisubr_st0_memMEM32INT = XED_IFORM_FISUBR_ST0_MEMmem32int, 
        Fld_st0_memM64REAL = XED_IFORM_FLD_ST0_MEMm64real, 
        Fld_st0_memMEM32REAL = XED_IFORM_FLD_ST0_MEMmem32real, 
        Fld_st0_memMEM80REAL = XED_IFORM_FLD_ST0_MEMmem80real, 
        Fld_st0_x87 = XED_IFORM_FLD_ST0_X87, 
        Fld1 = XED_IFORM_FLD1, 
        Fldcw_memMEM16 = XED_IFORM_FLDCW_MEMmem16, 
        Fldenv_memMEM14 = XED_IFORM_FLDENV_MEMmem14, 
        Fldenv_memMEM28 = XED_IFORM_FLDENV_MEMmem28, 
        Fldl2e = XED_IFORM_FLDL2E, 
        Fldl2t = XED_IFORM_FLDL2T, 
        Fldlg2 = XED_IFORM_FLDLG2, 
        Fldln2 = XED_IFORM_FLDLN2, 
        Fldpi = XED_IFORM_FLDPI, 
        Fldz = XED_IFORM_FLDZ, 
        Fmul_st0_memM64REAL = XED_IFORM_FMUL_ST0_MEMm64real, 
        Fmul_st0_memMEM32REAL = XED_IFORM_FMUL_ST0_MEMmem32real, 
        Fmul_st0_x87 = XED_IFORM_FMUL_ST0_X87, 
        Fmul_x87_st0 = XED_IFORM_FMUL_X87_ST0, 
        Fmulp_x87_st0 = XED_IFORM_FMULP_X87_ST0, 
        Fnclex = XED_IFORM_FNCLEX, 
        Fninit = XED_IFORM_FNINIT, 
        Fnop = XED_IFORM_FNOP, 
        Fnsave_memMEM108 = XED_IFORM_FNSAVE_MEMmem108, 
        Fnsave_memMEM94 = XED_IFORM_FNSAVE_MEMmem94, 
        Fnstcw_memMEM16 = XED_IFORM_FNSTCW_MEMmem16, 
        Fnstenv_memMEM14 = XED_IFORM_FNSTENV_MEMmem14, 
        Fnstenv_memMEM28 = XED_IFORM_FNSTENV_MEMmem28, 
        Fnstsw_ax = XED_IFORM_FNSTSW_AX, 
        Fnstsw_memMEM16 = XED_IFORM_FNSTSW_MEMmem16, 
        Fpatan = XED_IFORM_FPATAN, 
        Fprem = XED_IFORM_FPREM, 
        Fprem1 = XED_IFORM_FPREM1, 
        Fptan = XED_IFORM_FPTAN, 
        Frndint = XED_IFORM_FRNDINT, 
        Frstor_memMEM108 = XED_IFORM_FRSTOR_MEMmem108, 
        Frstor_memMEM94 = XED_IFORM_FRSTOR_MEMmem94, 
        Fscale = XED_IFORM_FSCALE, 
        Fsetpm287_nop = XED_IFORM_FSETPM287_NOP, 
        Fsin = XED_IFORM_FSIN, 
        Fsincos = XED_IFORM_FSINCOS, 
        Fsqrt = XED_IFORM_FSQRT, 
        Fst_memM64REAL_st0 = XED_IFORM_FST_MEMm64real_ST0, 
        Fst_memMEM32REAL_st0 = XED_IFORM_FST_MEMmem32real_ST0, 
        Fst_x87_st0 = XED_IFORM_FST_X87_ST0, 
        Fstp_memM64REAL_st0 = XED_IFORM_FSTP_MEMm64real_ST0, 
        Fstp_memMEM32REAL_st0 = XED_IFORM_FSTP_MEMmem32real_ST0, 
        Fstp_memMEM80REAL_st0 = XED_IFORM_FSTP_MEMmem80real_ST0, 
        Fstp_x87_st0 = XED_IFORM_FSTP_X87_ST0, 
        Fstp_x87_st0_dfd0 = XED_IFORM_FSTP_X87_ST0_DFD0, 
        Fstp_x87_st0_dfd1 = XED_IFORM_FSTP_X87_ST0_DFD1, 
        Fstpnce_x87_st0 = XED_IFORM_FSTPNCE_X87_ST0, 
        Fsub_st0_memM64REAL = XED_IFORM_FSUB_ST0_MEMm64real, 
        Fsub_st0_memMEM32REAL = XED_IFORM_FSUB_ST0_MEMmem32real, 
        Fsub_st0_x87 = XED_IFORM_FSUB_ST0_X87, 
        Fsub_x87_st0 = XED_IFORM_FSUB_X87_ST0, 
        Fsubp_x87_st0 = XED_IFORM_FSUBP_X87_ST0, 
        Fsubr_st0_memM64REAL = XED_IFORM_FSUBR_ST0_MEMm64real, 
        Fsubr_st0_memMEM32REAL = XED_IFORM_FSUBR_ST0_MEMmem32real, 
        Fsubr_st0_x87 = XED_IFORM_FSUBR_ST0_X87, 
        Fsubr_x87_st0 = XED_IFORM_FSUBR_X87_ST0, 
        Fsubrp_x87_st0 = XED_IFORM_FSUBRP_X87_ST0, 
        Ftst = XED_IFORM_FTST, 
        Fucom_st0_x87 = XED_IFORM_FUCOM_ST0_X87, 
        Fucomi_st0_x87 = XED_IFORM_FUCOMI_ST0_X87, 
        Fucomip_st0_x87 = XED_IFORM_FUCOMIP_ST0_X87, 
        Fucomp_st0_x87 = XED_IFORM_FUCOMP_ST0_X87, 
        Fucompp = XED_IFORM_FUCOMPP, 
        Fwait = XED_IFORM_FWAIT, 
        Fxam = XED_IFORM_FXAM, 
        Fxch_st0_x87 = XED_IFORM_FXCH_ST0_X87, 
        Fxch_st0_x87_ddc1 = XED_IFORM_FXCH_ST0_X87_DDC1, 
        Fxch_st0_x87_dfc1 = XED_IFORM_FXCH_ST0_X87_DFC1, 
        Fxrstor_memMFPXENV = XED_IFORM_FXRSTOR_MEMmfpxenv, 
        Fxrstor64_memMFPXENV = XED_IFORM_FXRSTOR64_MEMmfpxenv, 
        Fxsave_memMFPXENV = XED_IFORM_FXSAVE_MEMmfpxenv, 
        Fxsave64_memMFPXENV = XED_IFORM_FXSAVE64_MEMmfpxenv, 
        Fxtract = XED_IFORM_FXTRACT, 
        Fyl2x = XED_IFORM_FYL2X, 
        Fyl2xp1 = XED_IFORM_FYL2XP1, 
        Getsec = XED_IFORM_GETSEC, 
        Gf2p8affineinvqb_xmmU8_memU64_imm8 = XED_IFORM_GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8, 
        Gf2p8affineinvqb_xmmU8_xmmU64_imm8 = XED_IFORM_GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8, 
        Gf2p8affineqb_xmmU8_memU64_imm8 = XED_IFORM_GF2P8AFFINEQB_XMMu8_MEMu64_IMM8, 
        Gf2p8affineqb_xmmU8_xmmU64_imm8 = XED_IFORM_GF2P8AFFINEQB_XMMu8_XMMu64_IMM8, 
        Gf2p8mulb_xmmU8_memU8 = XED_IFORM_GF2P8MULB_XMMu8_MEMu8, 
        Gf2p8mulb_xmmU8_xmmU8 = XED_IFORM_GF2P8MULB_XMMu8_XMMu8, 
        Haddpd_xmmPD_memPD = XED_IFORM_HADDPD_XMMpd_MEMpd, 
        Haddpd_xmmPD_xmmPD = XED_IFORM_HADDPD_XMMpd_XMMpd, 
        Haddps_xmmPS_memPS = XED_IFORM_HADDPS_XMMps_MEMps, 
        Haddps_xmmPS_xmmPS = XED_IFORM_HADDPS_XMMps_XMMps, 
        Hlt = XED_IFORM_HLT, 
        Hsubpd_xmmPD_memPD = XED_IFORM_HSUBPD_XMMpd_MEMpd, 
        Hsubpd_xmmPD_xmmPD = XED_IFORM_HSUBPD_XMMpd_XMMpd, 
        Hsubps_xmmPS_memPS = XED_IFORM_HSUBPS_XMMps_MEMps, 
        Hsubps_xmmPS_xmmPS = XED_IFORM_HSUBPS_XMMps_XMMps, 
        Idiv_gpr8 = XED_IFORM_IDIV_GPR8, 
        Idiv_gprV = XED_IFORM_IDIV_GPRv, 
        Idiv_memB = XED_IFORM_IDIV_MEMb, 
        Idiv_memV = XED_IFORM_IDIV_MEMv, 
        Imul_gpr8 = XED_IFORM_IMUL_GPR8, 
        Imul_gprV = XED_IFORM_IMUL_GPRv, 
        Imul_gprV_gprV = XED_IFORM_IMUL_GPRv_GPRv, 
        Imul_gprV_gprV_immB = XED_IFORM_IMUL_GPRv_GPRv_IMMb, 
        Imul_gprV_gprV_immZ = XED_IFORM_IMUL_GPRv_GPRv_IMMz, 
        Imul_gprV_memV = XED_IFORM_IMUL_GPRv_MEMv, 
        Imul_gprV_memV_immB = XED_IFORM_IMUL_GPRv_MEMv_IMMb, 
        Imul_gprV_memV_immZ = XED_IFORM_IMUL_GPRv_MEMv_IMMz, 
        Imul_memB = XED_IFORM_IMUL_MEMb, 
        Imul_memV = XED_IFORM_IMUL_MEMv, 
        In_al_dx = XED_IFORM_IN_AL_DX, 
        In_al_immB = XED_IFORM_IN_AL_IMMb, 
        In_oEax_dx = XED_IFORM_IN_OeAX_DX, 
        In_oEax_immB = XED_IFORM_IN_OeAX_IMMb, 
        Inc_gpr8 = XED_IFORM_INC_GPR8, 
        Inc_gprV_40 = XED_IFORM_INC_GPRv_40, 
        Inc_gprV_ffR0 = XED_IFORM_INC_GPRv_FFr0, 
        Inc_memB = XED_IFORM_INC_MEMb, 
        Inc_memV = XED_IFORM_INC_MEMv, 
        Incsspd_gpr32U8 = XED_IFORM_INCSSPD_GPR32u8, 
        Incsspq_gpr64U8 = XED_IFORM_INCSSPQ_GPR64u8, 
        Inc_lock_memB = XED_IFORM_INC_LOCK_MEMb, 
        Inc_lock_memV = XED_IFORM_INC_LOCK_MEMv, 
        Insb = XED_IFORM_INSB, 
        Insd = XED_IFORM_INSD, 
        Insertps_xmmPS_memD_immB = XED_IFORM_INSERTPS_XMMps_MEMd_IMMb, 
        Insertps_xmmPS_xmmPS_immB = XED_IFORM_INSERTPS_XMMps_XMMps_IMMb, 
        Insertq_xmmQ_xmmDQ = XED_IFORM_INSERTQ_XMMq_XMMdq, 
        Insertq_xmmQ_xmmQ_immB_immB = XED_IFORM_INSERTQ_XMMq_XMMq_IMMb_IMMb, 
        Insw = XED_IFORM_INSW, 
        Int_immB = XED_IFORM_INT_IMMb, 
        Int1 = XED_IFORM_INT1, 
        Int3 = XED_IFORM_INT3, 
        Into = XED_IFORM_INTO, 
        Invd = XED_IFORM_INVD, 
        Invept_gpr32_memDQ = XED_IFORM_INVEPT_GPR32_MEMdq, 
        Invept_gpr64_memDQ = XED_IFORM_INVEPT_GPR64_MEMdq, 
        Invlpg_memB = XED_IFORM_INVLPG_MEMb, 
        Invlpga_oRax_ecx = XED_IFORM_INVLPGA_OrAX_ECX, 
        Invpcid_gpr32_memDQ = XED_IFORM_INVPCID_GPR32_MEMdq, 
        Invpcid_gpr64_memDQ = XED_IFORM_INVPCID_GPR64_MEMdq, 
        Invvpid_gpr32_memDQ = XED_IFORM_INVVPID_GPR32_MEMdq, 
        Invvpid_gpr64_memDQ = XED_IFORM_INVVPID_GPR64_MEMdq, 
        Iret = XED_IFORM_IRET, 
        Iretd = XED_IFORM_IRETD, 
        Iretq = XED_IFORM_IRETQ, 
        Jb_relbrB = XED_IFORM_JB_RELBRb, 
        Jb_relbrD = XED_IFORM_JB_RELBRd, 
        Jb_relbrZ = XED_IFORM_JB_RELBRz, 
        Jbe_relbrB = XED_IFORM_JBE_RELBRb, 
        Jbe_relbrD = XED_IFORM_JBE_RELBRd, 
        Jbe_relbrZ = XED_IFORM_JBE_RELBRz, 
        Jcxz_relbrB = XED_IFORM_JCXZ_RELBRb, 
        Jecxz_relbrB = XED_IFORM_JECXZ_RELBRb, 
        Jl_relbrB = XED_IFORM_JL_RELBRb, 
        Jl_relbrD = XED_IFORM_JL_RELBRd, 
        Jl_relbrZ = XED_IFORM_JL_RELBRz, 
        Jle_relbrB = XED_IFORM_JLE_RELBRb, 
        Jle_relbrD = XED_IFORM_JLE_RELBRd, 
        Jle_relbrZ = XED_IFORM_JLE_RELBRz, 
        Jmp_gprV = XED_IFORM_JMP_GPRv, 
        Jmp_memV = XED_IFORM_JMP_MEMv, 
        Jmp_relbrB = XED_IFORM_JMP_RELBRb, 
        Jmp_relbrD = XED_IFORM_JMP_RELBRd, 
        Jmp_relbrZ = XED_IFORM_JMP_RELBRz, 
        Jmp_far_memP2 = XED_IFORM_JMP_FAR_MEMp2, 
        Jmp_far_ptrP_immW = XED_IFORM_JMP_FAR_PTRp_IMMw, 
        Jnb_relbrB = XED_IFORM_JNB_RELBRb, 
        Jnb_relbrD = XED_IFORM_JNB_RELBRd, 
        Jnb_relbrZ = XED_IFORM_JNB_RELBRz, 
        Jnbe_relbrB = XED_IFORM_JNBE_RELBRb, 
        Jnbe_relbrD = XED_IFORM_JNBE_RELBRd, 
        Jnbe_relbrZ = XED_IFORM_JNBE_RELBRz, 
        Jnl_relbrB = XED_IFORM_JNL_RELBRb, 
        Jnl_relbrD = XED_IFORM_JNL_RELBRd, 
        Jnl_relbrZ = XED_IFORM_JNL_RELBRz, 
        Jnle_relbrB = XED_IFORM_JNLE_RELBRb, 
        Jnle_relbrD = XED_IFORM_JNLE_RELBRd, 
        Jnle_relbrZ = XED_IFORM_JNLE_RELBRz, 
        Jno_relbrB = XED_IFORM_JNO_RELBRb, 
        Jno_relbrD = XED_IFORM_JNO_RELBRd, 
        Jno_relbrZ = XED_IFORM_JNO_RELBRz, 
        Jnp_relbrB = XED_IFORM_JNP_RELBRb, 
        Jnp_relbrD = XED_IFORM_JNP_RELBRd, 
        Jnp_relbrZ = XED_IFORM_JNP_RELBRz, 
        Jns_relbrB = XED_IFORM_JNS_RELBRb, 
        Jns_relbrD = XED_IFORM_JNS_RELBRd, 
        Jns_relbrZ = XED_IFORM_JNS_RELBRz, 
        Jnz_relbrB = XED_IFORM_JNZ_RELBRb, 
        Jnz_relbrD = XED_IFORM_JNZ_RELBRd, 
        Jnz_relbrZ = XED_IFORM_JNZ_RELBRz, 
        Jo_relbrB = XED_IFORM_JO_RELBRb, 
        Jo_relbrD = XED_IFORM_JO_RELBRd, 
        Jo_relbrZ = XED_IFORM_JO_RELBRz, 
        Jp_relbrB = XED_IFORM_JP_RELBRb, 
        Jp_relbrD = XED_IFORM_JP_RELBRd, 
        Jp_relbrZ = XED_IFORM_JP_RELBRz, 
        Jrcxz_relbrB = XED_IFORM_JRCXZ_RELBRb, 
        Js_relbrB = XED_IFORM_JS_RELBRb, 
        Js_relbrD = XED_IFORM_JS_RELBRd, 
        Js_relbrZ = XED_IFORM_JS_RELBRz, 
        Jz_relbrB = XED_IFORM_JZ_RELBRb, 
        Jz_relbrD = XED_IFORM_JZ_RELBRd, 
        Jz_relbrZ = XED_IFORM_JZ_RELBRz, 
        Kaddb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kaddd_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kaddq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kaddw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandd_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandnb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandnd_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandnq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandnw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kandw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kmovb_gpr32U32_maskMSKW_avx512 = XED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512, 
        Kmovb_maskMSKW_gpr32U32_avx512 = XED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512, 
        Kmovb_maskMSKW_maskU8_avx512 = XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512, 
        Kmovb_maskMSKW_memU8_avx512 = XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512, 
        Kmovb_memU8_maskMSKW_avx512 = XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512, 
        Kmovd_gpr32U32_maskMSKW_avx512 = XED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512, 
        Kmovd_maskMSKW_gpr32U32_avx512 = XED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512, 
        Kmovd_maskMSKW_maskU32_avx512 = XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512, 
        Kmovd_maskMSKW_memU32_avx512 = XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512, 
        Kmovd_memU32_maskMSKW_avx512 = XED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512, 
        Kmovq_gpr64U64_maskMSKW_avx512 = XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512, 
        Kmovq_maskMSKW_gpr64U64_avx512 = XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512, 
        Kmovq_maskMSKW_maskU64_avx512 = XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512, 
        Kmovq_maskMSKW_memU64_avx512 = XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512, 
        Kmovq_memU64_maskMSKW_avx512 = XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512, 
        Kmovw_gpr32U32_maskMSKW_avx512 = XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512, 
        Kmovw_maskMSKW_gpr32U32_avx512 = XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512, 
        Kmovw_maskMSKW_maskU16_avx512 = XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512, 
        Kmovw_maskMSKW_memU16_avx512 = XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512, 
        Kmovw_memU16_maskMSKW_avx512 = XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512, 
        Knotb_maskMSKW_maskMSKW_avx512 = XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512, 
        Knotd_maskMSKW_maskMSKW_avx512 = XED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512, 
        Knotq_maskMSKW_maskMSKW_avx512 = XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512, 
        Knotw_maskMSKW_maskMSKW_avx512 = XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512, 
        Korb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kord_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Korq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kortestb_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512, 
        Kortestd_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512, 
        Kortestq_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512, 
        Kortestw_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512, 
        Korw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kshiftlb_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftld_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftlq_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftlw_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftrb_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftrd_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftrq_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512, 
        Kshiftrw_maskMSKW_maskMSKW_imm8_avx512 = XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512, 
        Ktestb_maskMSKW_maskMSKW_avx512 = XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512, 
        Ktestd_maskMSKW_maskMSKW_avx512 = XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512, 
        Ktestq_maskMSKW_maskMSKW_avx512 = XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512, 
        Ktestw_maskMSKW_maskMSKW_avx512 = XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512, 
        Kunpckbw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kunpckdq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kunpckwd_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxnorb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxnord_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxnorq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxnorw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxorb_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxord_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxorq_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Kxorw_maskMSKW_maskMSKW_maskMSKW_avx512 = XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512, 
        Lahf = XED_IFORM_LAHF, 
        Lar_gprV_gprV = XED_IFORM_LAR_GPRv_GPRv, 
        Lar_gprV_memW = XED_IFORM_LAR_GPRv_MEMw, 
        Lddqu_xmmPD_memDQ = XED_IFORM_LDDQU_XMMpd_MEMdq, 
        Ldmxcsr_memD = XED_IFORM_LDMXCSR_MEMd, 
        Lds_gprZ_memP = XED_IFORM_LDS_GPRz_MEMp, 
        Lea_gprV_agen = XED_IFORM_LEA_GPRv_AGEN, 
        Leave = XED_IFORM_LEAVE, 
        Les_gprZ_memP = XED_IFORM_LES_GPRz_MEMp, 
        Lfence = XED_IFORM_LFENCE, 
        Lfs_gprV_memP2 = XED_IFORM_LFS_GPRv_MEMp2, 
        Lgdt_memS = XED_IFORM_LGDT_MEMs, 
        Lgdt_memS64 = XED_IFORM_LGDT_MEMs64, 
        Lgs_gprV_memP2 = XED_IFORM_LGS_GPRv_MEMp2, 
        Lidt_memS = XED_IFORM_LIDT_MEMs, 
        Lidt_memS64 = XED_IFORM_LIDT_MEMs64, 
        Lldt_gpr16 = XED_IFORM_LLDT_GPR16, 
        Lldt_memW = XED_IFORM_LLDT_MEMw, 
        Llwpcb_gprYY = XED_IFORM_LLWPCB_GPRyy, 
        Lmsw_gpr16 = XED_IFORM_LMSW_GPR16, 
        Lmsw_memW = XED_IFORM_LMSW_MEMw, 
        Lodsb = XED_IFORM_LODSB, 
        Lodsd = XED_IFORM_LODSD, 
        Lodsq = XED_IFORM_LODSQ, 
        Lodsw = XED_IFORM_LODSW, 
        Loop_relbrB = XED_IFORM_LOOP_RELBRb, 
        Loope_relbrB = XED_IFORM_LOOPE_RELBRb, 
        Loopne_relbrB = XED_IFORM_LOOPNE_RELBRb, 
        Lsl_gprV_gprZ = XED_IFORM_LSL_GPRv_GPRz, 
        Lsl_gprV_memW = XED_IFORM_LSL_GPRv_MEMw, 
        Lss_gprV_memP2 = XED_IFORM_LSS_GPRv_MEMp2, 
        Ltr_gpr16 = XED_IFORM_LTR_GPR16, 
        Ltr_memW = XED_IFORM_LTR_MEMw, 
        Lwpins_vgprYY_gprVD_immD = XED_IFORM_LWPINS_VGPRyy_GPRvd_IMMd, 
        Lwpins_vgprYY_memD_immD = XED_IFORM_LWPINS_VGPRyy_MEMd_IMMd, 
        Lwpval_vgprYY_gprVD_immD = XED_IFORM_LWPVAL_VGPRyy_GPRvd_IMMd, 
        Lwpval_vgprYY_memD_immD = XED_IFORM_LWPVAL_VGPRyy_MEMd_IMMd, 
        Lzcnt_gprV_gprV = XED_IFORM_LZCNT_GPRv_GPRv, 
        Lzcnt_gprV_memV = XED_IFORM_LZCNT_GPRv_MEMv, 
        Maskmovdqu_xmmDQ_xmmDQ = XED_IFORM_MASKMOVDQU_XMMdq_XMMdq, 
        Maskmovq_mmxQ_mmxQ = XED_IFORM_MASKMOVQ_MMXq_MMXq, 
        Maxpd_xmmPD_memPD = XED_IFORM_MAXPD_XMMpd_MEMpd, 
        Maxpd_xmmPD_xmmPD = XED_IFORM_MAXPD_XMMpd_XMMpd, 
        Maxps_xmmPS_memPS = XED_IFORM_MAXPS_XMMps_MEMps, 
        Maxps_xmmPS_xmmPS = XED_IFORM_MAXPS_XMMps_XMMps, 
        Maxsd_xmmSD_memSD = XED_IFORM_MAXSD_XMMsd_MEMsd, 
        Maxsd_xmmSD_xmmSD = XED_IFORM_MAXSD_XMMsd_XMMsd, 
        Maxss_xmmSS_memSS = XED_IFORM_MAXSS_XMMss_MEMss, 
        Maxss_xmmSS_xmmSS = XED_IFORM_MAXSS_XMMss_XMMss, 
        Mfence = XED_IFORM_MFENCE, 
        Minpd_xmmPD_memPD = XED_IFORM_MINPD_XMMpd_MEMpd, 
        Minpd_xmmPD_xmmPD = XED_IFORM_MINPD_XMMpd_XMMpd, 
        Minps_xmmPS_memPS = XED_IFORM_MINPS_XMMps_MEMps, 
        Minps_xmmPS_xmmPS = XED_IFORM_MINPS_XMMps_XMMps, 
        Minsd_xmmSD_memSD = XED_IFORM_MINSD_XMMsd_MEMsd, 
        Minsd_xmmSD_xmmSD = XED_IFORM_MINSD_XMMsd_XMMsd, 
        Minss_xmmSS_memSS = XED_IFORM_MINSS_XMMss_MEMss, 
        Minss_xmmSS_xmmSS = XED_IFORM_MINSS_XMMss_XMMss, 
        Monitor = XED_IFORM_MONITOR, 
        Mov_al_memB = XED_IFORM_MOV_AL_MEMb, 
        Mov_gpr8_gpr8_88 = XED_IFORM_MOV_GPR8_GPR8_88, 
        Mov_gpr8_gpr8_8a = XED_IFORM_MOV_GPR8_GPR8_8A, 
        Mov_gpr8_immB_c6R0 = XED_IFORM_MOV_GPR8_IMMb_C6r0, 
        Mov_gpr8_immB_d0 = XED_IFORM_MOV_GPR8_IMMb_D0, 
        Mov_gpr8_memB = XED_IFORM_MOV_GPR8_MEMb, 
        Mov_gprV_gprV_89 = XED_IFORM_MOV_GPRv_GPRv_89, 
        Mov_gprV_gprV_8b = XED_IFORM_MOV_GPRv_GPRv_8B, 
        Mov_gprV_immV = XED_IFORM_MOV_GPRv_IMMv, 
        Mov_gprV_immZ = XED_IFORM_MOV_GPRv_IMMz, 
        Mov_gprV_memV = XED_IFORM_MOV_GPRv_MEMv, 
        Mov_gprV_seg = XED_IFORM_MOV_GPRv_SEG, 
        Mov_memB_al = XED_IFORM_MOV_MEMb_AL, 
        Mov_memB_gpr8 = XED_IFORM_MOV_MEMb_GPR8, 
        Mov_memB_immB = XED_IFORM_MOV_MEMb_IMMb, 
        Mov_memV_gprV = XED_IFORM_MOV_MEMv_GPRv, 
        Mov_memV_immZ = XED_IFORM_MOV_MEMv_IMMz, 
        Mov_memV_oRax = XED_IFORM_MOV_MEMv_OrAX, 
        Mov_memW_seg = XED_IFORM_MOV_MEMw_SEG, 
        Mov_oRax_memV = XED_IFORM_MOV_OrAX_MEMv, 
        Mov_seg_gpr16 = XED_IFORM_MOV_SEG_GPR16, 
        Mov_seg_memW = XED_IFORM_MOV_SEG_MEMw, 
        Movapd_memPD_xmmPD = XED_IFORM_MOVAPD_MEMpd_XMMpd, 
        Movapd_xmmPD_memPD = XED_IFORM_MOVAPD_XMMpd_MEMpd, 
        Movapd_xmmPD_xmmPD_0f28 = XED_IFORM_MOVAPD_XMMpd_XMMpd_0F28, 
        Movapd_xmmPD_xmmPD_0f29 = XED_IFORM_MOVAPD_XMMpd_XMMpd_0F29, 
        Movaps_memPS_xmmPS = XED_IFORM_MOVAPS_MEMps_XMMps, 
        Movaps_xmmPS_memPS = XED_IFORM_MOVAPS_XMMps_MEMps, 
        Movaps_xmmPS_xmmPS_0f28 = XED_IFORM_MOVAPS_XMMps_XMMps_0F28, 
        Movaps_xmmPS_xmmPS_0f29 = XED_IFORM_MOVAPS_XMMps_XMMps_0F29, 
        Movbe_gprV_memV = XED_IFORM_MOVBE_GPRv_MEMv, 
        Movbe_memV_gprV = XED_IFORM_MOVBE_MEMv_GPRv, 
        Movd_gpr32_mmxD = XED_IFORM_MOVD_GPR32_MMXd, 
        Movd_gpr32_xmmD = XED_IFORM_MOVD_GPR32_XMMd, 
        Movd_memD_mmxD = XED_IFORM_MOVD_MEMd_MMXd, 
        Movd_memD_xmmD = XED_IFORM_MOVD_MEMd_XMMd, 
        Movd_mmxQ_gpr32 = XED_IFORM_MOVD_MMXq_GPR32, 
        Movd_mmxQ_memD = XED_IFORM_MOVD_MMXq_MEMd, 
        Movd_xmmDQ_gpr32 = XED_IFORM_MOVD_XMMdq_GPR32, 
        Movd_xmmDQ_memD = XED_IFORM_MOVD_XMMdq_MEMd, 
        Movddup_xmmDQ_memQ = XED_IFORM_MOVDDUP_XMMdq_MEMq, 
        Movddup_xmmDQ_xmmQ = XED_IFORM_MOVDDUP_XMMdq_XMMq, 
        Movdq2q_mmxQ_xmmQ = XED_IFORM_MOVDQ2Q_MMXq_XMMq, 
        Movdqa_memDQ_xmmDQ = XED_IFORM_MOVDQA_MEMdq_XMMdq, 
        Movdqa_xmmDQ_memDQ = XED_IFORM_MOVDQA_XMMdq_MEMdq, 
        Movdqa_xmmDQ_xmmDQ_0f6f = XED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F, 
        Movdqa_xmmDQ_xmmDQ_0f7f = XED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F, 
        Movdqu_memDQ_xmmDQ = XED_IFORM_MOVDQU_MEMdq_XMMdq, 
        Movdqu_xmmDQ_memDQ = XED_IFORM_MOVDQU_XMMdq_MEMdq, 
        Movdqu_xmmDQ_xmmDQ_0f6f = XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F, 
        Movdqu_xmmDQ_xmmDQ_0f7f = XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F, 
        Movhlps_xmmQ_xmmQ = XED_IFORM_MOVHLPS_XMMq_XMMq, 
        Movhpd_memQ_xmmSD = XED_IFORM_MOVHPD_MEMq_XMMsd, 
        Movhpd_xmmSD_memQ = XED_IFORM_MOVHPD_XMMsd_MEMq, 
        Movhps_memQ_xmmPS = XED_IFORM_MOVHPS_MEMq_XMMps, 
        Movhps_xmmQ_memQ = XED_IFORM_MOVHPS_XMMq_MEMq, 
        Movlhps_xmmQ_xmmQ = XED_IFORM_MOVLHPS_XMMq_XMMq, 
        Movlpd_memQ_xmmSD = XED_IFORM_MOVLPD_MEMq_XMMsd, 
        Movlpd_xmmSD_memQ = XED_IFORM_MOVLPD_XMMsd_MEMq, 
        Movlps_memQ_xmmPS = XED_IFORM_MOVLPS_MEMq_XMMps, 
        Movlps_xmmQ_memQ = XED_IFORM_MOVLPS_XMMq_MEMq, 
        Movmskpd_gpr32_xmmPD = XED_IFORM_MOVMSKPD_GPR32_XMMpd, 
        Movmskps_gpr32_xmmPS = XED_IFORM_MOVMSKPS_GPR32_XMMps, 
        Movntdq_memDQ_xmmDQ = XED_IFORM_MOVNTDQ_MEMdq_XMMdq, 
        Movntdqa_xmmDQ_memDQ = XED_IFORM_MOVNTDQA_XMMdq_MEMdq, 
        Movnti_memD_gpr32 = XED_IFORM_MOVNTI_MEMd_GPR32, 
        Movnti_memQ_gpr64 = XED_IFORM_MOVNTI_MEMq_GPR64, 
        Movntpd_memDQ_xmmPD = XED_IFORM_MOVNTPD_MEMdq_XMMpd, 
        Movntps_memDQ_xmmPS = XED_IFORM_MOVNTPS_MEMdq_XMMps, 
        Movntq_memQ_mmxQ = XED_IFORM_MOVNTQ_MEMq_MMXq, 
        Movntsd_memQ_xmmQ = XED_IFORM_MOVNTSD_MEMq_XMMq, 
        Movntss_memD_xmmD = XED_IFORM_MOVNTSS_MEMd_XMMd, 
        Movq_gpr64_mmxQ = XED_IFORM_MOVQ_GPR64_MMXq, 
        Movq_gpr64_xmmQ = XED_IFORM_MOVQ_GPR64_XMMq, 
        Movq_memQ_mmxQ_0f7e = XED_IFORM_MOVQ_MEMq_MMXq_0F7E, 
        Movq_memQ_mmxQ_0f7f = XED_IFORM_MOVQ_MEMq_MMXq_0F7F, 
        Movq_memQ_xmmQ_0f7e = XED_IFORM_MOVQ_MEMq_XMMq_0F7E, 
        Movq_memQ_xmmQ_0fd6 = XED_IFORM_MOVQ_MEMq_XMMq_0FD6, 
        Movq_mmxQ_gpr64 = XED_IFORM_MOVQ_MMXq_GPR64, 
        Movq_mmxQ_memQ_0f6e = XED_IFORM_MOVQ_MMXq_MEMq_0F6E, 
        Movq_mmxQ_memQ_0f6f = XED_IFORM_MOVQ_MMXq_MEMq_0F6F, 
        Movq_mmxQ_mmxQ_0f6f = XED_IFORM_MOVQ_MMXq_MMXq_0F6F, 
        Movq_mmxQ_mmxQ_0f7f = XED_IFORM_MOVQ_MMXq_MMXq_0F7F, 
        Movq_xmmDQ_gpr64 = XED_IFORM_MOVQ_XMMdq_GPR64, 
        Movq_xmmDQ_memQ_0f6e = XED_IFORM_MOVQ_XMMdq_MEMq_0F6E, 
        Movq_xmmDQ_memQ_0f7e = XED_IFORM_MOVQ_XMMdq_MEMq_0F7E, 
        Movq_xmmDQ_xmmQ_0f7e = XED_IFORM_MOVQ_XMMdq_XMMq_0F7E, 
        Movq_xmmDQ_xmmQ_0fd6 = XED_IFORM_MOVQ_XMMdq_XMMq_0FD6, 
        Movq2dq_xmmDQ_mmxQ = XED_IFORM_MOVQ2DQ_XMMdq_MMXq, 
        Movsb = XED_IFORM_MOVSB, 
        Movsd = XED_IFORM_MOVSD, 
        Movsd_xmm_memSD_xmmSD = XED_IFORM_MOVSD_XMM_MEMsd_XMMsd, 
        Movsd_xmm_xmmDQ_memSD = XED_IFORM_MOVSD_XMM_XMMdq_MEMsd, 
        Movsd_xmm_xmmSD_xmmSD_0f10 = XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10, 
        Movsd_xmm_xmmSD_xmmSD_0f11 = XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11, 
        Movshdup_xmmPS_memPS = XED_IFORM_MOVSHDUP_XMMps_MEMps, 
        Movshdup_xmmPS_xmmPS = XED_IFORM_MOVSHDUP_XMMps_XMMps, 
        Movsldup_xmmPS_memPS = XED_IFORM_MOVSLDUP_XMMps_MEMps, 
        Movsldup_xmmPS_xmmPS = XED_IFORM_MOVSLDUP_XMMps_XMMps, 
        Movsq = XED_IFORM_MOVSQ, 
        Movss_memSS_xmmSS = XED_IFORM_MOVSS_MEMss_XMMss, 
        Movss_xmmDQ_memSS = XED_IFORM_MOVSS_XMMdq_MEMss, 
        Movss_xmmSS_xmmSS_0f10 = XED_IFORM_MOVSS_XMMss_XMMss_0F10, 
        Movss_xmmSS_xmmSS_0f11 = XED_IFORM_MOVSS_XMMss_XMMss_0F11, 
        Movsw = XED_IFORM_MOVSW, 
        Movsx_gprV_gpr16 = XED_IFORM_MOVSX_GPRv_GPR16, 
        Movsx_gprV_gpr8 = XED_IFORM_MOVSX_GPRv_GPR8, 
        Movsx_gprV_memB = XED_IFORM_MOVSX_GPRv_MEMb, 
        Movsx_gprV_memW = XED_IFORM_MOVSX_GPRv_MEMw, 
        Movsxd_gprV_gpr32 = XED_IFORM_MOVSXD_GPRv_GPR32, 
        Movsxd_gprV_memD = XED_IFORM_MOVSXD_GPRv_MEMd, 
        Movupd_memPD_xmmPD = XED_IFORM_MOVUPD_MEMpd_XMMpd, 
        Movupd_xmmPD_memPD = XED_IFORM_MOVUPD_XMMpd_MEMpd, 
        Movupd_xmmPD_xmmPD_0f10 = XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10, 
        Movupd_xmmPD_xmmPD_0f11 = XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11, 
        Movups_memPS_xmmPS = XED_IFORM_MOVUPS_MEMps_XMMps, 
        Movups_xmmPS_memPS = XED_IFORM_MOVUPS_XMMps_MEMps, 
        Movups_xmmPS_xmmPS_0f10 = XED_IFORM_MOVUPS_XMMps_XMMps_0F10, 
        Movups_xmmPS_xmmPS_0f11 = XED_IFORM_MOVUPS_XMMps_XMMps_0F11, 
        Movzx_gprV_gpr16 = XED_IFORM_MOVZX_GPRv_GPR16, 
        Movzx_gprV_gpr8 = XED_IFORM_MOVZX_GPRv_GPR8, 
        Movzx_gprV_memB = XED_IFORM_MOVZX_GPRv_MEMb, 
        Movzx_gprV_memW = XED_IFORM_MOVZX_GPRv_MEMw, 
        Mov_cr_cr_gpr32 = XED_IFORM_MOV_CR_CR_GPR32, 
        Mov_cr_cr_gpr64 = XED_IFORM_MOV_CR_CR_GPR64, 
        Mov_cr_gpr32_cr = XED_IFORM_MOV_CR_GPR32_CR, 
        Mov_cr_gpr64_cr = XED_IFORM_MOV_CR_GPR64_CR, 
        Mov_dr_dr_gpr32 = XED_IFORM_MOV_DR_DR_GPR32, 
        Mov_dr_dr_gpr64 = XED_IFORM_MOV_DR_DR_GPR64, 
        Mov_dr_gpr32_dr = XED_IFORM_MOV_DR_GPR32_DR, 
        Mov_dr_gpr64_dr = XED_IFORM_MOV_DR_GPR64_DR, 
        Mpsadbw_xmmDQ_memDQ_immB = XED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb, 
        Mpsadbw_xmmDQ_xmmDQ_immB = XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb, 
        Mul_gpr8 = XED_IFORM_MUL_GPR8, 
        Mul_gprV = XED_IFORM_MUL_GPRv, 
        Mul_memB = XED_IFORM_MUL_MEMb, 
        Mul_memV = XED_IFORM_MUL_MEMv, 
        Mulpd_xmmPD_memPD = XED_IFORM_MULPD_XMMpd_MEMpd, 
        Mulpd_xmmPD_xmmPD = XED_IFORM_MULPD_XMMpd_XMMpd, 
        Mulps_xmmPS_memPS = XED_IFORM_MULPS_XMMps_MEMps, 
        Mulps_xmmPS_xmmPS = XED_IFORM_MULPS_XMMps_XMMps, 
        Mulsd_xmmSD_memSD = XED_IFORM_MULSD_XMMsd_MEMsd, 
        Mulsd_xmmSD_xmmSD = XED_IFORM_MULSD_XMMsd_XMMsd, 
        Mulss_xmmSS_memSS = XED_IFORM_MULSS_XMMss_MEMss, 
        Mulss_xmmSS_xmmSS = XED_IFORM_MULSS_XMMss_XMMss, 
        Mulx_vgpr32D_vgpr32D_memD = XED_IFORM_MULX_VGPR32d_VGPR32d_MEMd, 
        Mulx_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_MULX_VGPR32d_VGPR32d_VGPR32d, 
        Mulx_vgpr64Q_vgpr64Q_memQ = XED_IFORM_MULX_VGPR64q_VGPR64q_MEMq, 
        Mulx_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_MULX_VGPR64q_VGPR64q_VGPR64q, 
        Mwait = XED_IFORM_MWAIT, 
        Neg_gpr8 = XED_IFORM_NEG_GPR8, 
        Neg_gprV = XED_IFORM_NEG_GPRv, 
        Neg_memB = XED_IFORM_NEG_MEMb, 
        Neg_memV = XED_IFORM_NEG_MEMv, 
        Neg_lock_memB = XED_IFORM_NEG_LOCK_MEMb, 
        Neg_lock_memV = XED_IFORM_NEG_LOCK_MEMv, 
        Nop_90 = XED_IFORM_NOP_90, 
        Nop_gprV_0f18R0 = XED_IFORM_NOP_GPRv_0F18r0, 
        Nop_gprV_0f18R1 = XED_IFORM_NOP_GPRv_0F18r1, 
        Nop_gprV_0f18R2 = XED_IFORM_NOP_GPRv_0F18r2, 
        Nop_gprV_0f18R3 = XED_IFORM_NOP_GPRv_0F18r3, 
        Nop_gprV_0f18R4 = XED_IFORM_NOP_GPRv_0F18r4, 
        Nop_gprV_0f18R5 = XED_IFORM_NOP_GPRv_0F18r5, 
        Nop_gprV_0f18R6 = XED_IFORM_NOP_GPRv_0F18r6, 
        Nop_gprV_0f18R7 = XED_IFORM_NOP_GPRv_0F18r7, 
        Nop_gprV_gprV_0f0d = XED_IFORM_NOP_GPRv_GPRv_0F0D, 
        Nop_gprV_gprV_0f19 = XED_IFORM_NOP_GPRv_GPRv_0F19, 
        Nop_gprV_gprV_0f1a = XED_IFORM_NOP_GPRv_GPRv_0F1A, 
        Nop_gprV_gprV_0f1b = XED_IFORM_NOP_GPRv_GPRv_0F1B, 
        Nop_gprV_gprV_0f1c = XED_IFORM_NOP_GPRv_GPRv_0F1C, 
        Nop_gprV_gprV_0f1d = XED_IFORM_NOP_GPRv_GPRv_0F1D, 
        Nop_gprV_gprV_0f1e = XED_IFORM_NOP_GPRv_GPRv_0F1E, 
        Nop_gprV_gprV_0f1f = XED_IFORM_NOP_GPRv_GPRv_0F1F, 
        Nop_gprV_mem_0f1b = XED_IFORM_NOP_GPRv_MEM_0F1B, 
        Nop_gprV_memV_0f1a = XED_IFORM_NOP_GPRv_MEMv_0F1A, 
        Nop_memV_0f18R4 = XED_IFORM_NOP_MEMv_0F18r4, 
        Nop_memV_0f18R5 = XED_IFORM_NOP_MEMv_0F18r5, 
        Nop_memV_0f18R6 = XED_IFORM_NOP_MEMv_0F18r6, 
        Nop_memV_0f18R7 = XED_IFORM_NOP_MEMv_0F18r7, 
        Nop_memV_gprV_0f19 = XED_IFORM_NOP_MEMv_GPRv_0F19, 
        Nop_memV_gprV_0f1c = XED_IFORM_NOP_MEMv_GPRv_0F1C, 
        Nop_memV_gprV_0f1d = XED_IFORM_NOP_MEMv_GPRv_0F1D, 
        Nop_memV_gprV_0f1e = XED_IFORM_NOP_MEMv_GPRv_0F1E, 
        Nop_memV_gprV_0f1f = XED_IFORM_NOP_MEMv_GPRv_0F1F, 
        Not_gpr8 = XED_IFORM_NOT_GPR8, 
        Not_gprV = XED_IFORM_NOT_GPRv, 
        Not_memB = XED_IFORM_NOT_MEMb, 
        Not_memV = XED_IFORM_NOT_MEMv, 
        Not_lock_memB = XED_IFORM_NOT_LOCK_MEMb, 
        Not_lock_memV = XED_IFORM_NOT_LOCK_MEMv, 
        Or_al_immB = XED_IFORM_OR_AL_IMMb, 
        Or_gpr8_gpr8_08 = XED_IFORM_OR_GPR8_GPR8_08, 
        Or_gpr8_gpr8_0a = XED_IFORM_OR_GPR8_GPR8_0A, 
        Or_gpr8_immB_80R1 = XED_IFORM_OR_GPR8_IMMb_80r1, 
        Or_gpr8_immB_82R1 = XED_IFORM_OR_GPR8_IMMb_82r1, 
        Or_gpr8_memB = XED_IFORM_OR_GPR8_MEMb, 
        Or_gprV_gprV_09 = XED_IFORM_OR_GPRv_GPRv_09, 
        Or_gprV_gprV_0b = XED_IFORM_OR_GPRv_GPRv_0B, 
        Or_gprV_immB = XED_IFORM_OR_GPRv_IMMb, 
        Or_gprV_immZ = XED_IFORM_OR_GPRv_IMMz, 
        Or_gprV_memV = XED_IFORM_OR_GPRv_MEMv, 
        Or_memB_gpr8 = XED_IFORM_OR_MEMb_GPR8, 
        Or_memB_immB_80R1 = XED_IFORM_OR_MEMb_IMMb_80r1, 
        Or_memB_immB_82R1 = XED_IFORM_OR_MEMb_IMMb_82r1, 
        Or_memV_gprV = XED_IFORM_OR_MEMv_GPRv, 
        Or_memV_immB = XED_IFORM_OR_MEMv_IMMb, 
        Or_memV_immZ = XED_IFORM_OR_MEMv_IMMz, 
        Or_oRax_immZ = XED_IFORM_OR_OrAX_IMMz, 
        Orpd_xmmPD_memPD = XED_IFORM_ORPD_XMMpd_MEMpd, 
        Orpd_xmmPD_xmmPD = XED_IFORM_ORPD_XMMpd_XMMpd, 
        Orps_xmmPS_memPS = XED_IFORM_ORPS_XMMps_MEMps, 
        Orps_xmmPS_xmmPS = XED_IFORM_ORPS_XMMps_XMMps, 
        Or_lock_memB_gpr8 = XED_IFORM_OR_LOCK_MEMb_GPR8, 
        Or_lock_memB_immB_80R1 = XED_IFORM_OR_LOCK_MEMb_IMMb_80r1, 
        Or_lock_memB_immB_82R1 = XED_IFORM_OR_LOCK_MEMb_IMMb_82r1, 
        Or_lock_memV_gprV = XED_IFORM_OR_LOCK_MEMv_GPRv, 
        Or_lock_memV_immB = XED_IFORM_OR_LOCK_MEMv_IMMb, 
        Or_lock_memV_immZ = XED_IFORM_OR_LOCK_MEMv_IMMz, 
        Out_dx_al = XED_IFORM_OUT_DX_AL, 
        Out_dx_oEax = XED_IFORM_OUT_DX_OeAX, 
        Out_immB_al = XED_IFORM_OUT_IMMb_AL, 
        Out_immB_oEax = XED_IFORM_OUT_IMMb_OeAX, 
        Outsb = XED_IFORM_OUTSB, 
        Outsd = XED_IFORM_OUTSD, 
        Outsw = XED_IFORM_OUTSW, 
        Pabsb_mmxQ_memQ = XED_IFORM_PABSB_MMXq_MEMq, 
        Pabsb_mmxQ_mmxQ = XED_IFORM_PABSB_MMXq_MMXq, 
        Pabsb_xmmDQ_memDQ = XED_IFORM_PABSB_XMMdq_MEMdq, 
        Pabsb_xmmDQ_xmmDQ = XED_IFORM_PABSB_XMMdq_XMMdq, 
        Pabsd_mmxQ_memQ = XED_IFORM_PABSD_MMXq_MEMq, 
        Pabsd_mmxQ_mmxQ = XED_IFORM_PABSD_MMXq_MMXq, 
        Pabsd_xmmDQ_memDQ = XED_IFORM_PABSD_XMMdq_MEMdq, 
        Pabsd_xmmDQ_xmmDQ = XED_IFORM_PABSD_XMMdq_XMMdq, 
        Pabsw_mmxQ_memQ = XED_IFORM_PABSW_MMXq_MEMq, 
        Pabsw_mmxQ_mmxQ = XED_IFORM_PABSW_MMXq_MMXq, 
        Pabsw_xmmDQ_memDQ = XED_IFORM_PABSW_XMMdq_MEMdq, 
        Pabsw_xmmDQ_xmmDQ = XED_IFORM_PABSW_XMMdq_XMMdq, 
        Packssdw_mmxQ_memQ = XED_IFORM_PACKSSDW_MMXq_MEMq, 
        Packssdw_mmxQ_mmxQ = XED_IFORM_PACKSSDW_MMXq_MMXq, 
        Packssdw_xmmDQ_memDQ = XED_IFORM_PACKSSDW_XMMdq_MEMdq, 
        Packssdw_xmmDQ_xmmDQ = XED_IFORM_PACKSSDW_XMMdq_XMMdq, 
        Packsswb_mmxQ_memQ = XED_IFORM_PACKSSWB_MMXq_MEMq, 
        Packsswb_mmxQ_mmxQ = XED_IFORM_PACKSSWB_MMXq_MMXq, 
        Packsswb_xmmDQ_memDQ = XED_IFORM_PACKSSWB_XMMdq_MEMdq, 
        Packsswb_xmmDQ_xmmDQ = XED_IFORM_PACKSSWB_XMMdq_XMMdq, 
        Packusdw_xmmDQ_memDQ = XED_IFORM_PACKUSDW_XMMdq_MEMdq, 
        Packusdw_xmmDQ_xmmDQ = XED_IFORM_PACKUSDW_XMMdq_XMMdq, 
        Packuswb_mmxQ_memQ = XED_IFORM_PACKUSWB_MMXq_MEMq, 
        Packuswb_mmxQ_mmxQ = XED_IFORM_PACKUSWB_MMXq_MMXq, 
        Packuswb_xmmDQ_memDQ = XED_IFORM_PACKUSWB_XMMdq_MEMdq, 
        Packuswb_xmmDQ_xmmDQ = XED_IFORM_PACKUSWB_XMMdq_XMMdq, 
        Paddb_mmxQ_memQ = XED_IFORM_PADDB_MMXq_MEMq, 
        Paddb_mmxQ_mmxQ = XED_IFORM_PADDB_MMXq_MMXq, 
        Paddb_xmmDQ_memDQ = XED_IFORM_PADDB_XMMdq_MEMdq, 
        Paddb_xmmDQ_xmmDQ = XED_IFORM_PADDB_XMMdq_XMMdq, 
        Paddd_mmxQ_memQ = XED_IFORM_PADDD_MMXq_MEMq, 
        Paddd_mmxQ_mmxQ = XED_IFORM_PADDD_MMXq_MMXq, 
        Paddd_xmmDQ_memDQ = XED_IFORM_PADDD_XMMdq_MEMdq, 
        Paddd_xmmDQ_xmmDQ = XED_IFORM_PADDD_XMMdq_XMMdq, 
        Paddq_mmxQ_memQ = XED_IFORM_PADDQ_MMXq_MEMq, 
        Paddq_mmxQ_mmxQ = XED_IFORM_PADDQ_MMXq_MMXq, 
        Paddq_xmmDQ_memDQ = XED_IFORM_PADDQ_XMMdq_MEMdq, 
        Paddq_xmmDQ_xmmDQ = XED_IFORM_PADDQ_XMMdq_XMMdq, 
        Paddsb_mmxQ_memQ = XED_IFORM_PADDSB_MMXq_MEMq, 
        Paddsb_mmxQ_mmxQ = XED_IFORM_PADDSB_MMXq_MMXq, 
        Paddsb_xmmDQ_memDQ = XED_IFORM_PADDSB_XMMdq_MEMdq, 
        Paddsb_xmmDQ_xmmDQ = XED_IFORM_PADDSB_XMMdq_XMMdq, 
        Paddsw_mmxQ_memQ = XED_IFORM_PADDSW_MMXq_MEMq, 
        Paddsw_mmxQ_mmxQ = XED_IFORM_PADDSW_MMXq_MMXq, 
        Paddsw_xmmDQ_memDQ = XED_IFORM_PADDSW_XMMdq_MEMdq, 
        Paddsw_xmmDQ_xmmDQ = XED_IFORM_PADDSW_XMMdq_XMMdq, 
        Paddusb_mmxQ_memQ = XED_IFORM_PADDUSB_MMXq_MEMq, 
        Paddusb_mmxQ_mmxQ = XED_IFORM_PADDUSB_MMXq_MMXq, 
        Paddusb_xmmDQ_memDQ = XED_IFORM_PADDUSB_XMMdq_MEMdq, 
        Paddusb_xmmDQ_xmmDQ = XED_IFORM_PADDUSB_XMMdq_XMMdq, 
        Paddusw_mmxQ_memQ = XED_IFORM_PADDUSW_MMXq_MEMq, 
        Paddusw_mmxQ_mmxQ = XED_IFORM_PADDUSW_MMXq_MMXq, 
        Paddusw_xmmDQ_memDQ = XED_IFORM_PADDUSW_XMMdq_MEMdq, 
        Paddusw_xmmDQ_xmmDQ = XED_IFORM_PADDUSW_XMMdq_XMMdq, 
        Paddw_mmxQ_memQ = XED_IFORM_PADDW_MMXq_MEMq, 
        Paddw_mmxQ_mmxQ = XED_IFORM_PADDW_MMXq_MMXq, 
        Paddw_xmmDQ_memDQ = XED_IFORM_PADDW_XMMdq_MEMdq, 
        Paddw_xmmDQ_xmmDQ = XED_IFORM_PADDW_XMMdq_XMMdq, 
        Palignr_mmxQ_memQ_immB = XED_IFORM_PALIGNR_MMXq_MEMq_IMMb, 
        Palignr_mmxQ_mmxQ_immB = XED_IFORM_PALIGNR_MMXq_MMXq_IMMb, 
        Palignr_xmmDQ_memDQ_immB = XED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb, 
        Palignr_xmmDQ_xmmDQ_immB = XED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb, 
        Pand_mmxQ_memQ = XED_IFORM_PAND_MMXq_MEMq, 
        Pand_mmxQ_mmxQ = XED_IFORM_PAND_MMXq_MMXq, 
        Pand_xmmDQ_memDQ = XED_IFORM_PAND_XMMdq_MEMdq, 
        Pand_xmmDQ_xmmDQ = XED_IFORM_PAND_XMMdq_XMMdq, 
        Pandn_mmxQ_memQ = XED_IFORM_PANDN_MMXq_MEMq, 
        Pandn_mmxQ_mmxQ = XED_IFORM_PANDN_MMXq_MMXq, 
        Pandn_xmmDQ_memDQ = XED_IFORM_PANDN_XMMdq_MEMdq, 
        Pandn_xmmDQ_xmmDQ = XED_IFORM_PANDN_XMMdq_XMMdq, 
        Pause = XED_IFORM_PAUSE, 
        Pavgb_mmxQ_memQ = XED_IFORM_PAVGB_MMXq_MEMq, 
        Pavgb_mmxQ_mmxQ = XED_IFORM_PAVGB_MMXq_MMXq, 
        Pavgb_xmmDQ_memDQ = XED_IFORM_PAVGB_XMMdq_MEMdq, 
        Pavgb_xmmDQ_xmmDQ = XED_IFORM_PAVGB_XMMdq_XMMdq, 
        Pavgusb_mmxQ_memQ = XED_IFORM_PAVGUSB_MMXq_MEMq, 
        Pavgusb_mmxQ_mmxQ = XED_IFORM_PAVGUSB_MMXq_MMXq, 
        Pavgw_mmxQ_memQ = XED_IFORM_PAVGW_MMXq_MEMq, 
        Pavgw_mmxQ_mmxQ = XED_IFORM_PAVGW_MMXq_MMXq, 
        Pavgw_xmmDQ_memDQ = XED_IFORM_PAVGW_XMMdq_MEMdq, 
        Pavgw_xmmDQ_xmmDQ = XED_IFORM_PAVGW_XMMdq_XMMdq, 
        Pblendvb_xmmDQ_memDQ = XED_IFORM_PBLENDVB_XMMdq_MEMdq, 
        Pblendvb_xmmDQ_xmmDQ = XED_IFORM_PBLENDVB_XMMdq_XMMdq, 
        Pblendw_xmmDQ_memDQ_immB = XED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb, 
        Pblendw_xmmDQ_xmmDQ_immB = XED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb, 
        Pclmulqdq_xmmDQ_memDQ_immB = XED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb, 
        Pclmulqdq_xmmDQ_xmmDQ_immB = XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb, 
        Pcmpeqb_mmxQ_memQ = XED_IFORM_PCMPEQB_MMXq_MEMq, 
        Pcmpeqb_mmxQ_mmxQ = XED_IFORM_PCMPEQB_MMXq_MMXq, 
        Pcmpeqb_xmmDQ_memDQ = XED_IFORM_PCMPEQB_XMMdq_MEMdq, 
        Pcmpeqb_xmmDQ_xmmDQ = XED_IFORM_PCMPEQB_XMMdq_XMMdq, 
        Pcmpeqd_mmxQ_memQ = XED_IFORM_PCMPEQD_MMXq_MEMq, 
        Pcmpeqd_mmxQ_mmxQ = XED_IFORM_PCMPEQD_MMXq_MMXq, 
        Pcmpeqd_xmmDQ_memDQ = XED_IFORM_PCMPEQD_XMMdq_MEMdq, 
        Pcmpeqd_xmmDQ_xmmDQ = XED_IFORM_PCMPEQD_XMMdq_XMMdq, 
        Pcmpeqq_xmmDQ_memDQ = XED_IFORM_PCMPEQQ_XMMdq_MEMdq, 
        Pcmpeqq_xmmDQ_xmmDQ = XED_IFORM_PCMPEQQ_XMMdq_XMMdq, 
        Pcmpeqw_mmxQ_memQ = XED_IFORM_PCMPEQW_MMXq_MEMq, 
        Pcmpeqw_mmxQ_mmxQ = XED_IFORM_PCMPEQW_MMXq_MMXq, 
        Pcmpeqw_xmmDQ_memDQ = XED_IFORM_PCMPEQW_XMMdq_MEMdq, 
        Pcmpeqw_xmmDQ_xmmDQ = XED_IFORM_PCMPEQW_XMMdq_XMMdq, 
        Pcmpestri_xmmDQ_memDQ_immB = XED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb, 
        Pcmpestri_xmmDQ_xmmDQ_immB = XED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb, 
        Pcmpestrm_xmmDQ_memDQ_immB = XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb, 
        Pcmpestrm_xmmDQ_xmmDQ_immB = XED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb, 
        Pcmpgtb_mmxQ_memQ = XED_IFORM_PCMPGTB_MMXq_MEMq, 
        Pcmpgtb_mmxQ_mmxQ = XED_IFORM_PCMPGTB_MMXq_MMXq, 
        Pcmpgtb_xmmDQ_memDQ = XED_IFORM_PCMPGTB_XMMdq_MEMdq, 
        Pcmpgtb_xmmDQ_xmmDQ = XED_IFORM_PCMPGTB_XMMdq_XMMdq, 
        Pcmpgtd_mmxQ_memQ = XED_IFORM_PCMPGTD_MMXq_MEMq, 
        Pcmpgtd_mmxQ_mmxQ = XED_IFORM_PCMPGTD_MMXq_MMXq, 
        Pcmpgtd_xmmDQ_memDQ = XED_IFORM_PCMPGTD_XMMdq_MEMdq, 
        Pcmpgtd_xmmDQ_xmmDQ = XED_IFORM_PCMPGTD_XMMdq_XMMdq, 
        Pcmpgtq_xmmDQ_memDQ = XED_IFORM_PCMPGTQ_XMMdq_MEMdq, 
        Pcmpgtq_xmmDQ_xmmDQ = XED_IFORM_PCMPGTQ_XMMdq_XMMdq, 
        Pcmpgtw_mmxQ_memQ = XED_IFORM_PCMPGTW_MMXq_MEMq, 
        Pcmpgtw_mmxQ_mmxQ = XED_IFORM_PCMPGTW_MMXq_MMXq, 
        Pcmpgtw_xmmDQ_memDQ = XED_IFORM_PCMPGTW_XMMdq_MEMdq, 
        Pcmpgtw_xmmDQ_xmmDQ = XED_IFORM_PCMPGTW_XMMdq_XMMdq, 
        Pcmpistri_xmmDQ_memDQ_immB = XED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb, 
        Pcmpistri_xmmDQ_xmmDQ_immB = XED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb, 
        Pcmpistrm_xmmDQ_memDQ_immB = XED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb, 
        Pcmpistrm_xmmDQ_xmmDQ_immB = XED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb, 
        Pdep_vgpr32D_vgpr32D_memD = XED_IFORM_PDEP_VGPR32d_VGPR32d_MEMd, 
        Pdep_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_PDEP_VGPR32d_VGPR32d_VGPR32d, 
        Pdep_vgpr64Q_vgpr64Q_memQ = XED_IFORM_PDEP_VGPR64q_VGPR64q_MEMq, 
        Pdep_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_PDEP_VGPR64q_VGPR64q_VGPR64q, 
        Pext_vgpr32D_vgpr32D_memD = XED_IFORM_PEXT_VGPR32d_VGPR32d_MEMd, 
        Pext_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_PEXT_VGPR32d_VGPR32d_VGPR32d, 
        Pext_vgpr64Q_vgpr64Q_memQ = XED_IFORM_PEXT_VGPR64q_VGPR64q_MEMq, 
        Pext_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_PEXT_VGPR64q_VGPR64q_VGPR64q, 
        Pextrb_gpr32D_xmmDQ_immB = XED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb, 
        Pextrb_memB_xmmDQ_immB = XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb, 
        Pextrd_gpr32D_xmmDQ_immB = XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb, 
        Pextrd_memD_xmmDQ_immB = XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb, 
        Pextrq_gpr64Q_xmmDQ_immB = XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb, 
        Pextrq_memQ_xmmDQ_immB = XED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb, 
        Pextrw_gpr32_mmxQ_immB = XED_IFORM_PEXTRW_GPR32_MMXq_IMMb, 
        Pextrw_gpr32_xmmDQ_immB = XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb, 
        Pextrw_sse4_gpr32_xmmDQ_immB = XED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb, 
        Pextrw_sse4_memW_xmmDQ_immB = XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb, 
        Pf2id_mmxQ_memQ = XED_IFORM_PF2ID_MMXq_MEMq, 
        Pf2id_mmxQ_mmxQ = XED_IFORM_PF2ID_MMXq_MMXq, 
        Pf2iw_mmxQ_memQ = XED_IFORM_PF2IW_MMXq_MEMq, 
        Pf2iw_mmxQ_mmxQ = XED_IFORM_PF2IW_MMXq_MMXq, 
        Pfacc_mmxQ_memQ = XED_IFORM_PFACC_MMXq_MEMq, 
        Pfacc_mmxQ_mmxQ = XED_IFORM_PFACC_MMXq_MMXq, 
        Pfadd_mmxQ_memQ = XED_IFORM_PFADD_MMXq_MEMq, 
        Pfadd_mmxQ_mmxQ = XED_IFORM_PFADD_MMXq_MMXq, 
        Pfcmpeq_mmxQ_memQ = XED_IFORM_PFCMPEQ_MMXq_MEMq, 
        Pfcmpeq_mmxQ_mmxQ = XED_IFORM_PFCMPEQ_MMXq_MMXq, 
        Pfcmpge_mmxQ_memQ = XED_IFORM_PFCMPGE_MMXq_MEMq, 
        Pfcmpge_mmxQ_mmxQ = XED_IFORM_PFCMPGE_MMXq_MMXq, 
        Pfcmpgt_mmxQ_memQ = XED_IFORM_PFCMPGT_MMXq_MEMq, 
        Pfcmpgt_mmxQ_mmxQ = XED_IFORM_PFCMPGT_MMXq_MMXq, 
        Pfcpit1_mmxQ_memQ = XED_IFORM_PFCPIT1_MMXq_MEMq, 
        Pfcpit1_mmxQ_mmxQ = XED_IFORM_PFCPIT1_MMXq_MMXq, 
        Pfmax_mmxQ_memQ = XED_IFORM_PFMAX_MMXq_MEMq, 
        Pfmax_mmxQ_mmxQ = XED_IFORM_PFMAX_MMXq_MMXq, 
        Pfmin_mmxQ_memQ = XED_IFORM_PFMIN_MMXq_MEMq, 
        Pfmin_mmxQ_mmxQ = XED_IFORM_PFMIN_MMXq_MMXq, 
        Pfmul_mmxQ_memQ = XED_IFORM_PFMUL_MMXq_MEMq, 
        Pfmul_mmxQ_mmxQ = XED_IFORM_PFMUL_MMXq_MMXq, 
        Pfnacc_mmxQ_memQ = XED_IFORM_PFNACC_MMXq_MEMq, 
        Pfnacc_mmxQ_mmxQ = XED_IFORM_PFNACC_MMXq_MMXq, 
        Pfpnacc_mmxQ_memQ = XED_IFORM_PFPNACC_MMXq_MEMq, 
        Pfpnacc_mmxQ_mmxQ = XED_IFORM_PFPNACC_MMXq_MMXq, 
        Pfrcp_mmxQ_memQ = XED_IFORM_PFRCP_MMXq_MEMq, 
        Pfrcp_mmxQ_mmxQ = XED_IFORM_PFRCP_MMXq_MMXq, 
        Pfrcpit2_mmxQ_memQ = XED_IFORM_PFRCPIT2_MMXq_MEMq, 
        Pfrcpit2_mmxQ_mmxQ = XED_IFORM_PFRCPIT2_MMXq_MMXq, 
        Pfrsqit1_mmxQ_memQ = XED_IFORM_PFRSQIT1_MMXq_MEMq, 
        Pfrsqit1_mmxQ_mmxQ = XED_IFORM_PFRSQIT1_MMXq_MMXq, 
        Pfsqrt_mmxQ_memQ = XED_IFORM_PFSQRT_MMXq_MEMq, 
        Pfsqrt_mmxQ_mmxQ = XED_IFORM_PFSQRT_MMXq_MMXq, 
        Pfsub_mmxQ_memQ = XED_IFORM_PFSUB_MMXq_MEMq, 
        Pfsub_mmxQ_mmxQ = XED_IFORM_PFSUB_MMXq_MMXq, 
        Pfsubr_mmxQ_memQ = XED_IFORM_PFSUBR_MMXq_MEMq, 
        Pfsubr_mmxQ_mmxQ = XED_IFORM_PFSUBR_MMXq_MMXq, 
        Phaddd_mmxQ_memQ = XED_IFORM_PHADDD_MMXq_MEMq, 
        Phaddd_mmxQ_mmxQ = XED_IFORM_PHADDD_MMXq_MMXq, 
        Phaddd_xmmDQ_memDQ = XED_IFORM_PHADDD_XMMdq_MEMdq, 
        Phaddd_xmmDQ_xmmDQ = XED_IFORM_PHADDD_XMMdq_XMMdq, 
        Phaddsw_mmxQ_memQ = XED_IFORM_PHADDSW_MMXq_MEMq, 
        Phaddsw_mmxQ_mmxQ = XED_IFORM_PHADDSW_MMXq_MMXq, 
        Phaddsw_xmmDQ_memDQ = XED_IFORM_PHADDSW_XMMdq_MEMdq, 
        Phaddsw_xmmDQ_xmmDQ = XED_IFORM_PHADDSW_XMMdq_XMMdq, 
        Phaddw_mmxQ_memQ = XED_IFORM_PHADDW_MMXq_MEMq, 
        Phaddw_mmxQ_mmxQ = XED_IFORM_PHADDW_MMXq_MMXq, 
        Phaddw_xmmDQ_memDQ = XED_IFORM_PHADDW_XMMdq_MEMdq, 
        Phaddw_xmmDQ_xmmDQ = XED_IFORM_PHADDW_XMMdq_XMMdq, 
        Phminposuw_xmmDQ_memDQ = XED_IFORM_PHMINPOSUW_XMMdq_MEMdq, 
        Phminposuw_xmmDQ_xmmDQ = XED_IFORM_PHMINPOSUW_XMMdq_XMMdq, 
        Phsubd_mmxQ_memQ = XED_IFORM_PHSUBD_MMXq_MEMq, 
        Phsubd_mmxQ_mmxQ = XED_IFORM_PHSUBD_MMXq_MMXq, 
        Phsubd_xmmDQ_memDQ = XED_IFORM_PHSUBD_XMMdq_MEMdq, 
        Phsubd_xmmDQ_xmmDQ = XED_IFORM_PHSUBD_XMMdq_XMMdq, 
        Phsubsw_mmxQ_memQ = XED_IFORM_PHSUBSW_MMXq_MEMq, 
        Phsubsw_mmxQ_mmxQ = XED_IFORM_PHSUBSW_MMXq_MMXq, 
        Phsubsw_xmmDQ_memDQ = XED_IFORM_PHSUBSW_XMMdq_MEMdq, 
        Phsubsw_xmmDQ_xmmDQ = XED_IFORM_PHSUBSW_XMMdq_XMMdq, 
        Phsubw_mmxQ_memQ = XED_IFORM_PHSUBW_MMXq_MEMq, 
        Phsubw_mmxQ_mmxQ = XED_IFORM_PHSUBW_MMXq_MMXq, 
        Phsubw_xmmDQ_memDQ = XED_IFORM_PHSUBW_XMMdq_MEMdq, 
        Phsubw_xmmDQ_xmmDQ = XED_IFORM_PHSUBW_XMMdq_XMMdq, 
        Pi2fd_mmxQ_memQ = XED_IFORM_PI2FD_MMXq_MEMq, 
        Pi2fd_mmxQ_mmxQ = XED_IFORM_PI2FD_MMXq_MMXq, 
        Pi2fw_mmxQ_memQ = XED_IFORM_PI2FW_MMXq_MEMq, 
        Pi2fw_mmxQ_mmxQ = XED_IFORM_PI2FW_MMXq_MMXq, 
        Pinsrb_xmmDQ_gpr32D_immB = XED_IFORM_PINSRB_XMMdq_GPR32d_IMMb, 
        Pinsrb_xmmDQ_memB_immB = XED_IFORM_PINSRB_XMMdq_MEMb_IMMb, 
        Pinsrd_xmmDQ_gpr32D_immB = XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb, 
        Pinsrd_xmmDQ_memD_immB = XED_IFORM_PINSRD_XMMdq_MEMd_IMMb, 
        Pinsrq_xmmDQ_gpr64Q_immB = XED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb, 
        Pinsrq_xmmDQ_memQ_immB = XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb, 
        Pinsrw_mmxQ_gpr32_immB = XED_IFORM_PINSRW_MMXq_GPR32_IMMb, 
        Pinsrw_mmxQ_memW_immB = XED_IFORM_PINSRW_MMXq_MEMw_IMMb, 
        Pinsrw_xmmDQ_gpr32_immB = XED_IFORM_PINSRW_XMMdq_GPR32_IMMb, 
        Pinsrw_xmmDQ_memW_immB = XED_IFORM_PINSRW_XMMdq_MEMw_IMMb, 
        Pmaddubsw_mmxQ_memQ = XED_IFORM_PMADDUBSW_MMXq_MEMq, 
        Pmaddubsw_mmxQ_mmxQ = XED_IFORM_PMADDUBSW_MMXq_MMXq, 
        Pmaddubsw_xmmDQ_memDQ = XED_IFORM_PMADDUBSW_XMMdq_MEMdq, 
        Pmaddubsw_xmmDQ_xmmDQ = XED_IFORM_PMADDUBSW_XMMdq_XMMdq, 
        Pmaddwd_mmxQ_memQ = XED_IFORM_PMADDWD_MMXq_MEMq, 
        Pmaddwd_mmxQ_mmxQ = XED_IFORM_PMADDWD_MMXq_MMXq, 
        Pmaddwd_xmmDQ_memDQ = XED_IFORM_PMADDWD_XMMdq_MEMdq, 
        Pmaddwd_xmmDQ_xmmDQ = XED_IFORM_PMADDWD_XMMdq_XMMdq, 
        Pmaxsb_xmmDQ_memDQ = XED_IFORM_PMAXSB_XMMdq_MEMdq, 
        Pmaxsb_xmmDQ_xmmDQ = XED_IFORM_PMAXSB_XMMdq_XMMdq, 
        Pmaxsd_xmmDQ_memDQ = XED_IFORM_PMAXSD_XMMdq_MEMdq, 
        Pmaxsd_xmmDQ_xmmDQ = XED_IFORM_PMAXSD_XMMdq_XMMdq, 
        Pmaxsw_mmxQ_memQ = XED_IFORM_PMAXSW_MMXq_MEMq, 
        Pmaxsw_mmxQ_mmxQ = XED_IFORM_PMAXSW_MMXq_MMXq, 
        Pmaxsw_xmmDQ_memDQ = XED_IFORM_PMAXSW_XMMdq_MEMdq, 
        Pmaxsw_xmmDQ_xmmDQ = XED_IFORM_PMAXSW_XMMdq_XMMdq, 
        Pmaxub_mmxQ_memQ = XED_IFORM_PMAXUB_MMXq_MEMq, 
        Pmaxub_mmxQ_mmxQ = XED_IFORM_PMAXUB_MMXq_MMXq, 
        Pmaxub_xmmDQ_memDQ = XED_IFORM_PMAXUB_XMMdq_MEMdq, 
        Pmaxub_xmmDQ_xmmDQ = XED_IFORM_PMAXUB_XMMdq_XMMdq, 
        Pmaxud_xmmDQ_memDQ = XED_IFORM_PMAXUD_XMMdq_MEMdq, 
        Pmaxud_xmmDQ_xmmDQ = XED_IFORM_PMAXUD_XMMdq_XMMdq, 
        Pmaxuw_xmmDQ_memDQ = XED_IFORM_PMAXUW_XMMdq_MEMdq, 
        Pmaxuw_xmmDQ_xmmDQ = XED_IFORM_PMAXUW_XMMdq_XMMdq, 
        Pminsb_xmmDQ_memDQ = XED_IFORM_PMINSB_XMMdq_MEMdq, 
        Pminsb_xmmDQ_xmmDQ = XED_IFORM_PMINSB_XMMdq_XMMdq, 
        Pminsd_xmmDQ_memDQ = XED_IFORM_PMINSD_XMMdq_MEMdq, 
        Pminsd_xmmDQ_xmmDQ = XED_IFORM_PMINSD_XMMdq_XMMdq, 
        Pminsw_mmxQ_memQ = XED_IFORM_PMINSW_MMXq_MEMq, 
        Pminsw_mmxQ_mmxQ = XED_IFORM_PMINSW_MMXq_MMXq, 
        Pminsw_xmmDQ_memDQ = XED_IFORM_PMINSW_XMMdq_MEMdq, 
        Pminsw_xmmDQ_xmmDQ = XED_IFORM_PMINSW_XMMdq_XMMdq, 
        Pminub_mmxQ_memQ = XED_IFORM_PMINUB_MMXq_MEMq, 
        Pminub_mmxQ_mmxQ = XED_IFORM_PMINUB_MMXq_MMXq, 
        Pminub_xmmDQ_memDQ = XED_IFORM_PMINUB_XMMdq_MEMdq, 
        Pminub_xmmDQ_xmmDQ = XED_IFORM_PMINUB_XMMdq_XMMdq, 
        Pminud_xmmDQ_memDQ = XED_IFORM_PMINUD_XMMdq_MEMdq, 
        Pminud_xmmDQ_xmmDQ = XED_IFORM_PMINUD_XMMdq_XMMdq, 
        Pminuw_xmmDQ_memDQ = XED_IFORM_PMINUW_XMMdq_MEMdq, 
        Pminuw_xmmDQ_xmmDQ = XED_IFORM_PMINUW_XMMdq_XMMdq, 
        Pmovmskb_gpr32_mmxQ = XED_IFORM_PMOVMSKB_GPR32_MMXq, 
        Pmovmskb_gpr32_xmmDQ = XED_IFORM_PMOVMSKB_GPR32_XMMdq, 
        Pmovsxbd_xmmDQ_memD = XED_IFORM_PMOVSXBD_XMMdq_MEMd, 
        Pmovsxbd_xmmDQ_xmmD = XED_IFORM_PMOVSXBD_XMMdq_XMMd, 
        Pmovsxbq_xmmDQ_memW = XED_IFORM_PMOVSXBQ_XMMdq_MEMw, 
        Pmovsxbq_xmmDQ_xmmW = XED_IFORM_PMOVSXBQ_XMMdq_XMMw, 
        Pmovsxbw_xmmDQ_memQ = XED_IFORM_PMOVSXBW_XMMdq_MEMq, 
        Pmovsxbw_xmmDQ_xmmQ = XED_IFORM_PMOVSXBW_XMMdq_XMMq, 
        Pmovsxdq_xmmDQ_memQ = XED_IFORM_PMOVSXDQ_XMMdq_MEMq, 
        Pmovsxdq_xmmDQ_xmmQ = XED_IFORM_PMOVSXDQ_XMMdq_XMMq, 
        Pmovsxwd_xmmDQ_memQ = XED_IFORM_PMOVSXWD_XMMdq_MEMq, 
        Pmovsxwd_xmmDQ_xmmQ = XED_IFORM_PMOVSXWD_XMMdq_XMMq, 
        Pmovsxwq_xmmDQ_memD = XED_IFORM_PMOVSXWQ_XMMdq_MEMd, 
        Pmovsxwq_xmmDQ_xmmD = XED_IFORM_PMOVSXWQ_XMMdq_XMMd, 
        Pmovzxbd_xmmDQ_memD = XED_IFORM_PMOVZXBD_XMMdq_MEMd, 
        Pmovzxbd_xmmDQ_xmmD = XED_IFORM_PMOVZXBD_XMMdq_XMMd, 
        Pmovzxbq_xmmDQ_memW = XED_IFORM_PMOVZXBQ_XMMdq_MEMw, 
        Pmovzxbq_xmmDQ_xmmW = XED_IFORM_PMOVZXBQ_XMMdq_XMMw, 
        Pmovzxbw_xmmDQ_memQ = XED_IFORM_PMOVZXBW_XMMdq_MEMq, 
        Pmovzxbw_xmmDQ_xmmQ = XED_IFORM_PMOVZXBW_XMMdq_XMMq, 
        Pmovzxdq_xmmDQ_memQ = XED_IFORM_PMOVZXDQ_XMMdq_MEMq, 
        Pmovzxdq_xmmDQ_xmmQ = XED_IFORM_PMOVZXDQ_XMMdq_XMMq, 
        Pmovzxwd_xmmDQ_memQ = XED_IFORM_PMOVZXWD_XMMdq_MEMq, 
        Pmovzxwd_xmmDQ_xmmQ = XED_IFORM_PMOVZXWD_XMMdq_XMMq, 
        Pmovzxwq_xmmDQ_memD = XED_IFORM_PMOVZXWQ_XMMdq_MEMd, 
        Pmovzxwq_xmmDQ_xmmD = XED_IFORM_PMOVZXWQ_XMMdq_XMMd, 
        Pmuldq_xmmDQ_memDQ = XED_IFORM_PMULDQ_XMMdq_MEMdq, 
        Pmuldq_xmmDQ_xmmDQ = XED_IFORM_PMULDQ_XMMdq_XMMdq, 
        Pmulhrsw_mmxQ_memQ = XED_IFORM_PMULHRSW_MMXq_MEMq, 
        Pmulhrsw_mmxQ_mmxQ = XED_IFORM_PMULHRSW_MMXq_MMXq, 
        Pmulhrsw_xmmDQ_memDQ = XED_IFORM_PMULHRSW_XMMdq_MEMdq, 
        Pmulhrsw_xmmDQ_xmmDQ = XED_IFORM_PMULHRSW_XMMdq_XMMdq, 
        Pmulhrw_mmxQ_memQ = XED_IFORM_PMULHRW_MMXq_MEMq, 
        Pmulhrw_mmxQ_mmxQ = XED_IFORM_PMULHRW_MMXq_MMXq, 
        Pmulhuw_mmxQ_memQ = XED_IFORM_PMULHUW_MMXq_MEMq, 
        Pmulhuw_mmxQ_mmxQ = XED_IFORM_PMULHUW_MMXq_MMXq, 
        Pmulhuw_xmmDQ_memDQ = XED_IFORM_PMULHUW_XMMdq_MEMdq, 
        Pmulhuw_xmmDQ_xmmDQ = XED_IFORM_PMULHUW_XMMdq_XMMdq, 
        Pmulhw_mmxQ_memQ = XED_IFORM_PMULHW_MMXq_MEMq, 
        Pmulhw_mmxQ_mmxQ = XED_IFORM_PMULHW_MMXq_MMXq, 
        Pmulhw_xmmDQ_memDQ = XED_IFORM_PMULHW_XMMdq_MEMdq, 
        Pmulhw_xmmDQ_xmmDQ = XED_IFORM_PMULHW_XMMdq_XMMdq, 
        Pmulld_xmmDQ_memDQ = XED_IFORM_PMULLD_XMMdq_MEMdq, 
        Pmulld_xmmDQ_xmmDQ = XED_IFORM_PMULLD_XMMdq_XMMdq, 
        Pmullw_mmxQ_memQ = XED_IFORM_PMULLW_MMXq_MEMq, 
        Pmullw_mmxQ_mmxQ = XED_IFORM_PMULLW_MMXq_MMXq, 
        Pmullw_xmmDQ_memDQ = XED_IFORM_PMULLW_XMMdq_MEMdq, 
        Pmullw_xmmDQ_xmmDQ = XED_IFORM_PMULLW_XMMdq_XMMdq, 
        Pmuludq_mmxQ_memQ = XED_IFORM_PMULUDQ_MMXq_MEMq, 
        Pmuludq_mmxQ_mmxQ = XED_IFORM_PMULUDQ_MMXq_MMXq, 
        Pmuludq_xmmDQ_memDQ = XED_IFORM_PMULUDQ_XMMdq_MEMdq, 
        Pmuludq_xmmDQ_xmmDQ = XED_IFORM_PMULUDQ_XMMdq_XMMdq, 
        Pop_ds = XED_IFORM_POP_DS, 
        Pop_es = XED_IFORM_POP_ES, 
        Pop_fs = XED_IFORM_POP_FS, 
        Pop_gprV_58 = XED_IFORM_POP_GPRv_58, 
        Pop_gprV_8f = XED_IFORM_POP_GPRv_8F, 
        Pop_gs = XED_IFORM_POP_GS, 
        Pop_memV = XED_IFORM_POP_MEMv, 
        Pop_ss = XED_IFORM_POP_SS, 
        Popa = XED_IFORM_POPA, 
        Popad = XED_IFORM_POPAD, 
        Popcnt_gprV_gprV = XED_IFORM_POPCNT_GPRv_GPRv, 
        Popcnt_gprV_memV = XED_IFORM_POPCNT_GPRv_MEMv, 
        Popf = XED_IFORM_POPF, 
        Popfd = XED_IFORM_POPFD, 
        Popfq = XED_IFORM_POPFQ, 
        Por_mmxQ_memQ = XED_IFORM_POR_MMXq_MEMq, 
        Por_mmxQ_mmxQ = XED_IFORM_POR_MMXq_MMXq, 
        Por_xmmDQ_memDQ = XED_IFORM_POR_XMMdq_MEMdq, 
        Por_xmmDQ_xmmDQ = XED_IFORM_POR_XMMdq_XMMdq, 
        Prefetchnta_memMPREFETCH = XED_IFORM_PREFETCHNTA_MEMmprefetch, 
        Prefetcht0_memMPREFETCH = XED_IFORM_PREFETCHT0_MEMmprefetch, 
        Prefetcht1_memMPREFETCH = XED_IFORM_PREFETCHT1_MEMmprefetch, 
        Prefetcht2_memMPREFETCH = XED_IFORM_PREFETCHT2_MEMmprefetch, 
        Prefetchw_0f0dR1 = XED_IFORM_PREFETCHW_0F0Dr1, 
        Prefetchw_0f0dR3 = XED_IFORM_PREFETCHW_0F0Dr3, 
        Prefetchwt1_memU8 = XED_IFORM_PREFETCHWT1_MEMu8, 
        Prefetch_exclusive_memMPREFETCH = XED_IFORM_PREFETCH_EXCLUSIVE_MEMmprefetch, 
        Prefetch_reserved_0f0dR4 = XED_IFORM_PREFETCH_RESERVED_0F0Dr4, 
        Prefetch_reserved_0f0dR5 = XED_IFORM_PREFETCH_RESERVED_0F0Dr5, 
        Prefetch_reserved_0f0dR6 = XED_IFORM_PREFETCH_RESERVED_0F0Dr6, 
        Prefetch_reserved_0f0dR7 = XED_IFORM_PREFETCH_RESERVED_0F0Dr7, 
        Psadbw_mmxQ_memQ = XED_IFORM_PSADBW_MMXq_MEMq, 
        Psadbw_mmxQ_mmxQ = XED_IFORM_PSADBW_MMXq_MMXq, 
        Psadbw_xmmDQ_memDQ = XED_IFORM_PSADBW_XMMdq_MEMdq, 
        Psadbw_xmmDQ_xmmDQ = XED_IFORM_PSADBW_XMMdq_XMMdq, 
        Pshufb_mmxQ_memQ = XED_IFORM_PSHUFB_MMXq_MEMq, 
        Pshufb_mmxQ_mmxQ = XED_IFORM_PSHUFB_MMXq_MMXq, 
        Pshufb_xmmDQ_memDQ = XED_IFORM_PSHUFB_XMMdq_MEMdq, 
        Pshufb_xmmDQ_xmmDQ = XED_IFORM_PSHUFB_XMMdq_XMMdq, 
        Pshufd_xmmDQ_memDQ_immB = XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb, 
        Pshufd_xmmDQ_xmmDQ_immB = XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb, 
        Pshufhw_xmmDQ_memDQ_immB = XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb, 
        Pshufhw_xmmDQ_xmmDQ_immB = XED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb, 
        Pshuflw_xmmDQ_memDQ_immB = XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb, 
        Pshuflw_xmmDQ_xmmDQ_immB = XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb, 
        Pshufw_mmxQ_memQ_immB = XED_IFORM_PSHUFW_MMXq_MEMq_IMMb, 
        Pshufw_mmxQ_mmxQ_immB = XED_IFORM_PSHUFW_MMXq_MMXq_IMMb, 
        Psignb_mmxQ_memQ = XED_IFORM_PSIGNB_MMXq_MEMq, 
        Psignb_mmxQ_mmxQ = XED_IFORM_PSIGNB_MMXq_MMXq, 
        Psignb_xmmDQ_memDQ = XED_IFORM_PSIGNB_XMMdq_MEMdq, 
        Psignb_xmmDQ_xmmDQ = XED_IFORM_PSIGNB_XMMdq_XMMdq, 
        Psignd_mmxQ_memQ = XED_IFORM_PSIGND_MMXq_MEMq, 
        Psignd_mmxQ_mmxQ = XED_IFORM_PSIGND_MMXq_MMXq, 
        Psignd_xmmDQ_memDQ = XED_IFORM_PSIGND_XMMdq_MEMdq, 
        Psignd_xmmDQ_xmmDQ = XED_IFORM_PSIGND_XMMdq_XMMdq, 
        Psignw_mmxQ_memQ = XED_IFORM_PSIGNW_MMXq_MEMq, 
        Psignw_mmxQ_mmxQ = XED_IFORM_PSIGNW_MMXq_MMXq, 
        Psignw_xmmDQ_memDQ = XED_IFORM_PSIGNW_XMMdq_MEMdq, 
        Psignw_xmmDQ_xmmDQ = XED_IFORM_PSIGNW_XMMdq_XMMdq, 
        Pslld_mmxQ_immB = XED_IFORM_PSLLD_MMXq_IMMb, 
        Pslld_mmxQ_memQ = XED_IFORM_PSLLD_MMXq_MEMq, 
        Pslld_mmxQ_mmxQ = XED_IFORM_PSLLD_MMXq_MMXq, 
        Pslld_xmmDQ_immB = XED_IFORM_PSLLD_XMMdq_IMMb, 
        Pslld_xmmDQ_memDQ = XED_IFORM_PSLLD_XMMdq_MEMdq, 
        Pslld_xmmDQ_xmmDQ = XED_IFORM_PSLLD_XMMdq_XMMdq, 
        Pslldq_xmmDQ_immB = XED_IFORM_PSLLDQ_XMMdq_IMMb, 
        Psllq_mmxQ_immB = XED_IFORM_PSLLQ_MMXq_IMMb, 
        Psllq_mmxQ_memQ = XED_IFORM_PSLLQ_MMXq_MEMq, 
        Psllq_mmxQ_mmxQ = XED_IFORM_PSLLQ_MMXq_MMXq, 
        Psllq_xmmDQ_immB = XED_IFORM_PSLLQ_XMMdq_IMMb, 
        Psllq_xmmDQ_memDQ = XED_IFORM_PSLLQ_XMMdq_MEMdq, 
        Psllq_xmmDQ_xmmDQ = XED_IFORM_PSLLQ_XMMdq_XMMdq, 
        Psllw_mmxQ_immB = XED_IFORM_PSLLW_MMXq_IMMb, 
        Psllw_mmxQ_memQ = XED_IFORM_PSLLW_MMXq_MEMq, 
        Psllw_mmxQ_mmxQ = XED_IFORM_PSLLW_MMXq_MMXq, 
        Psllw_xmmDQ_immB = XED_IFORM_PSLLW_XMMdq_IMMb, 
        Psllw_xmmDQ_memDQ = XED_IFORM_PSLLW_XMMdq_MEMdq, 
        Psllw_xmmDQ_xmmDQ = XED_IFORM_PSLLW_XMMdq_XMMdq, 
        Psrad_mmxQ_immB = XED_IFORM_PSRAD_MMXq_IMMb, 
        Psrad_mmxQ_memQ = XED_IFORM_PSRAD_MMXq_MEMq, 
        Psrad_mmxQ_mmxQ = XED_IFORM_PSRAD_MMXq_MMXq, 
        Psrad_xmmDQ_immB = XED_IFORM_PSRAD_XMMdq_IMMb, 
        Psrad_xmmDQ_memDQ = XED_IFORM_PSRAD_XMMdq_MEMdq, 
        Psrad_xmmDQ_xmmDQ = XED_IFORM_PSRAD_XMMdq_XMMdq, 
        Psraw_mmxQ_immB = XED_IFORM_PSRAW_MMXq_IMMb, 
        Psraw_mmxQ_memQ = XED_IFORM_PSRAW_MMXq_MEMq, 
        Psraw_mmxQ_mmxQ = XED_IFORM_PSRAW_MMXq_MMXq, 
        Psraw_xmmDQ_immB = XED_IFORM_PSRAW_XMMdq_IMMb, 
        Psraw_xmmDQ_memDQ = XED_IFORM_PSRAW_XMMdq_MEMdq, 
        Psraw_xmmDQ_xmmDQ = XED_IFORM_PSRAW_XMMdq_XMMdq, 
        Psrld_mmxQ_immB = XED_IFORM_PSRLD_MMXq_IMMb, 
        Psrld_mmxQ_memQ = XED_IFORM_PSRLD_MMXq_MEMq, 
        Psrld_mmxQ_mmxQ = XED_IFORM_PSRLD_MMXq_MMXq, 
        Psrld_xmmDQ_immB = XED_IFORM_PSRLD_XMMdq_IMMb, 
        Psrld_xmmDQ_memDQ = XED_IFORM_PSRLD_XMMdq_MEMdq, 
        Psrld_xmmDQ_xmmDQ = XED_IFORM_PSRLD_XMMdq_XMMdq, 
        Psrldq_xmmDQ_immB = XED_IFORM_PSRLDQ_XMMdq_IMMb, 
        Psrlq_mmxQ_immB = XED_IFORM_PSRLQ_MMXq_IMMb, 
        Psrlq_mmxQ_memQ = XED_IFORM_PSRLQ_MMXq_MEMq, 
        Psrlq_mmxQ_mmxQ = XED_IFORM_PSRLQ_MMXq_MMXq, 
        Psrlq_xmmDQ_immB = XED_IFORM_PSRLQ_XMMdq_IMMb, 
        Psrlq_xmmDQ_memDQ = XED_IFORM_PSRLQ_XMMdq_MEMdq, 
        Psrlq_xmmDQ_xmmDQ = XED_IFORM_PSRLQ_XMMdq_XMMdq, 
        Psrlw_mmxQ_immB = XED_IFORM_PSRLW_MMXq_IMMb, 
        Psrlw_mmxQ_memQ = XED_IFORM_PSRLW_MMXq_MEMq, 
        Psrlw_mmxQ_mmxQ = XED_IFORM_PSRLW_MMXq_MMXq, 
        Psrlw_xmmDQ_immB = XED_IFORM_PSRLW_XMMdq_IMMb, 
        Psrlw_xmmDQ_memDQ = XED_IFORM_PSRLW_XMMdq_MEMdq, 
        Psrlw_xmmDQ_xmmDQ = XED_IFORM_PSRLW_XMMdq_XMMdq, 
        Psubb_mmxQ_memQ = XED_IFORM_PSUBB_MMXq_MEMq, 
        Psubb_mmxQ_mmxQ = XED_IFORM_PSUBB_MMXq_MMXq, 
        Psubb_xmmDQ_memDQ = XED_IFORM_PSUBB_XMMdq_MEMdq, 
        Psubb_xmmDQ_xmmDQ = XED_IFORM_PSUBB_XMMdq_XMMdq, 
        Psubd_mmxQ_memQ = XED_IFORM_PSUBD_MMXq_MEMq, 
        Psubd_mmxQ_mmxQ = XED_IFORM_PSUBD_MMXq_MMXq, 
        Psubd_xmmDQ_memDQ = XED_IFORM_PSUBD_XMMdq_MEMdq, 
        Psubd_xmmDQ_xmmDQ = XED_IFORM_PSUBD_XMMdq_XMMdq, 
        Psubq_mmxQ_memQ = XED_IFORM_PSUBQ_MMXq_MEMq, 
        Psubq_mmxQ_mmxQ = XED_IFORM_PSUBQ_MMXq_MMXq, 
        Psubq_xmmDQ_memDQ = XED_IFORM_PSUBQ_XMMdq_MEMdq, 
        Psubq_xmmDQ_xmmDQ = XED_IFORM_PSUBQ_XMMdq_XMMdq, 
        Psubsb_mmxQ_memQ = XED_IFORM_PSUBSB_MMXq_MEMq, 
        Psubsb_mmxQ_mmxQ = XED_IFORM_PSUBSB_MMXq_MMXq, 
        Psubsb_xmmDQ_memDQ = XED_IFORM_PSUBSB_XMMdq_MEMdq, 
        Psubsb_xmmDQ_xmmDQ = XED_IFORM_PSUBSB_XMMdq_XMMdq, 
        Psubsw_mmxQ_memQ = XED_IFORM_PSUBSW_MMXq_MEMq, 
        Psubsw_mmxQ_mmxQ = XED_IFORM_PSUBSW_MMXq_MMXq, 
        Psubsw_xmmDQ_memDQ = XED_IFORM_PSUBSW_XMMdq_MEMdq, 
        Psubsw_xmmDQ_xmmDQ = XED_IFORM_PSUBSW_XMMdq_XMMdq, 
        Psubusb_mmxQ_memQ = XED_IFORM_PSUBUSB_MMXq_MEMq, 
        Psubusb_mmxQ_mmxQ = XED_IFORM_PSUBUSB_MMXq_MMXq, 
        Psubusb_xmmDQ_memDQ = XED_IFORM_PSUBUSB_XMMdq_MEMdq, 
        Psubusb_xmmDQ_xmmDQ = XED_IFORM_PSUBUSB_XMMdq_XMMdq, 
        Psubusw_mmxQ_memQ = XED_IFORM_PSUBUSW_MMXq_MEMq, 
        Psubusw_mmxQ_mmxQ = XED_IFORM_PSUBUSW_MMXq_MMXq, 
        Psubusw_xmmDQ_memDQ = XED_IFORM_PSUBUSW_XMMdq_MEMdq, 
        Psubusw_xmmDQ_xmmDQ = XED_IFORM_PSUBUSW_XMMdq_XMMdq, 
        Psubw_mmxQ_memQ = XED_IFORM_PSUBW_MMXq_MEMq, 
        Psubw_mmxQ_mmxQ = XED_IFORM_PSUBW_MMXq_MMXq, 
        Psubw_xmmDQ_memDQ = XED_IFORM_PSUBW_XMMdq_MEMdq, 
        Psubw_xmmDQ_xmmDQ = XED_IFORM_PSUBW_XMMdq_XMMdq, 
        Pswapd_mmxQ_memQ = XED_IFORM_PSWAPD_MMXq_MEMq, 
        Pswapd_mmxQ_mmxQ = XED_IFORM_PSWAPD_MMXq_MMXq, 
        Ptest_xmmDQ_memDQ = XED_IFORM_PTEST_XMMdq_MEMdq, 
        Ptest_xmmDQ_xmmDQ = XED_IFORM_PTEST_XMMdq_XMMdq, 
        Ptwrite_gprY = XED_IFORM_PTWRITE_GPRy, 
        Ptwrite_memY = XED_IFORM_PTWRITE_MEMy, 
        Punpckhbw_mmxQ_memQ = XED_IFORM_PUNPCKHBW_MMXq_MEMq, 
        Punpckhbw_mmxQ_mmxD = XED_IFORM_PUNPCKHBW_MMXq_MMXd, 
        Punpckhbw_xmmDQ_memDQ = XED_IFORM_PUNPCKHBW_XMMdq_MEMdq, 
        Punpckhbw_xmmDQ_xmmQ = XED_IFORM_PUNPCKHBW_XMMdq_XMMq, 
        Punpckhdq_mmxQ_memQ = XED_IFORM_PUNPCKHDQ_MMXq_MEMq, 
        Punpckhdq_mmxQ_mmxD = XED_IFORM_PUNPCKHDQ_MMXq_MMXd, 
        Punpckhdq_xmmDQ_memDQ = XED_IFORM_PUNPCKHDQ_XMMdq_MEMdq, 
        Punpckhdq_xmmDQ_xmmQ = XED_IFORM_PUNPCKHDQ_XMMdq_XMMq, 
        Punpckhqdq_xmmDQ_memDQ = XED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq, 
        Punpckhqdq_xmmDQ_xmmQ = XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq, 
        Punpckhwd_mmxQ_memQ = XED_IFORM_PUNPCKHWD_MMXq_MEMq, 
        Punpckhwd_mmxQ_mmxD = XED_IFORM_PUNPCKHWD_MMXq_MMXd, 
        Punpckhwd_xmmDQ_memDQ = XED_IFORM_PUNPCKHWD_XMMdq_MEMdq, 
        Punpckhwd_xmmDQ_xmmQ = XED_IFORM_PUNPCKHWD_XMMdq_XMMq, 
        Punpcklbw_mmxQ_memD = XED_IFORM_PUNPCKLBW_MMXq_MEMd, 
        Punpcklbw_mmxQ_mmxD = XED_IFORM_PUNPCKLBW_MMXq_MMXd, 
        Punpcklbw_xmmDQ_memDQ = XED_IFORM_PUNPCKLBW_XMMdq_MEMdq, 
        Punpcklbw_xmmDQ_xmmQ = XED_IFORM_PUNPCKLBW_XMMdq_XMMq, 
        Punpckldq_mmxQ_memD = XED_IFORM_PUNPCKLDQ_MMXq_MEMd, 
        Punpckldq_mmxQ_mmxD = XED_IFORM_PUNPCKLDQ_MMXq_MMXd, 
        Punpckldq_xmmDQ_memDQ = XED_IFORM_PUNPCKLDQ_XMMdq_MEMdq, 
        Punpckldq_xmmDQ_xmmQ = XED_IFORM_PUNPCKLDQ_XMMdq_XMMq, 
        Punpcklqdq_xmmDQ_memDQ = XED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq, 
        Punpcklqdq_xmmDQ_xmmQ = XED_IFORM_PUNPCKLQDQ_XMMdq_XMMq, 
        Punpcklwd_mmxQ_memD = XED_IFORM_PUNPCKLWD_MMXq_MEMd, 
        Punpcklwd_mmxQ_mmxD = XED_IFORM_PUNPCKLWD_MMXq_MMXd, 
        Punpcklwd_xmmDQ_memDQ = XED_IFORM_PUNPCKLWD_XMMdq_MEMdq, 
        Punpcklwd_xmmDQ_xmmQ = XED_IFORM_PUNPCKLWD_XMMdq_XMMq, 
        Push_cs = XED_IFORM_PUSH_CS, 
        Push_ds = XED_IFORM_PUSH_DS, 
        Push_es = XED_IFORM_PUSH_ES, 
        Push_fs = XED_IFORM_PUSH_FS, 
        Push_gprV_50 = XED_IFORM_PUSH_GPRv_50, 
        Push_gprV_ffR6 = XED_IFORM_PUSH_GPRv_FFr6, 
        Push_gs = XED_IFORM_PUSH_GS, 
        Push_immB = XED_IFORM_PUSH_IMMb, 
        Push_immZ = XED_IFORM_PUSH_IMMz, 
        Push_memV = XED_IFORM_PUSH_MEMv, 
        Push_ss = XED_IFORM_PUSH_SS, 
        Pusha = XED_IFORM_PUSHA, 
        Pushad = XED_IFORM_PUSHAD, 
        Pushf = XED_IFORM_PUSHF, 
        Pushfd = XED_IFORM_PUSHFD, 
        Pushfq = XED_IFORM_PUSHFQ, 
        Pxor_mmxQ_memQ = XED_IFORM_PXOR_MMXq_MEMq, 
        Pxor_mmxQ_mmxQ = XED_IFORM_PXOR_MMXq_MMXq, 
        Pxor_xmmDQ_memDQ = XED_IFORM_PXOR_XMMdq_MEMdq, 
        Pxor_xmmDQ_xmmDQ = XED_IFORM_PXOR_XMMdq_XMMdq, 
        Rcl_gpr8_cl = XED_IFORM_RCL_GPR8_CL, 
        Rcl_gpr8_immB = XED_IFORM_RCL_GPR8_IMMb, 
        Rcl_gpr8_one = XED_IFORM_RCL_GPR8_ONE, 
        Rcl_gprV_cl = XED_IFORM_RCL_GPRv_CL, 
        Rcl_gprV_immB = XED_IFORM_RCL_GPRv_IMMb, 
        Rcl_gprV_one = XED_IFORM_RCL_GPRv_ONE, 
        Rcl_memB_cl = XED_IFORM_RCL_MEMb_CL, 
        Rcl_memB_immB = XED_IFORM_RCL_MEMb_IMMb, 
        Rcl_memB_one = XED_IFORM_RCL_MEMb_ONE, 
        Rcl_memV_cl = XED_IFORM_RCL_MEMv_CL, 
        Rcl_memV_immB = XED_IFORM_RCL_MEMv_IMMb, 
        Rcl_memV_one = XED_IFORM_RCL_MEMv_ONE, 
        Rcpps_xmmPS_memPS = XED_IFORM_RCPPS_XMMps_MEMps, 
        Rcpps_xmmPS_xmmPS = XED_IFORM_RCPPS_XMMps_XMMps, 
        Rcpss_xmmSS_memSS = XED_IFORM_RCPSS_XMMss_MEMss, 
        Rcpss_xmmSS_xmmSS = XED_IFORM_RCPSS_XMMss_XMMss, 
        Rcr_gpr8_cl = XED_IFORM_RCR_GPR8_CL, 
        Rcr_gpr8_immB = XED_IFORM_RCR_GPR8_IMMb, 
        Rcr_gpr8_one = XED_IFORM_RCR_GPR8_ONE, 
        Rcr_gprV_cl = XED_IFORM_RCR_GPRv_CL, 
        Rcr_gprV_immB = XED_IFORM_RCR_GPRv_IMMb, 
        Rcr_gprV_one = XED_IFORM_RCR_GPRv_ONE, 
        Rcr_memB_cl = XED_IFORM_RCR_MEMb_CL, 
        Rcr_memB_immB = XED_IFORM_RCR_MEMb_IMMb, 
        Rcr_memB_one = XED_IFORM_RCR_MEMb_ONE, 
        Rcr_memV_cl = XED_IFORM_RCR_MEMv_CL, 
        Rcr_memV_immB = XED_IFORM_RCR_MEMv_IMMb, 
        Rcr_memV_one = XED_IFORM_RCR_MEMv_ONE, 
        Rdfsbase_gprY = XED_IFORM_RDFSBASE_GPRy, 
        Rdgsbase_gprY = XED_IFORM_RDGSBASE_GPRy, 
        Rdmsr = XED_IFORM_RDMSR, 
        Rdpid_gpr32U32 = XED_IFORM_RDPID_GPR32u32, 
        Rdpid_gpr64U64 = XED_IFORM_RDPID_GPR64u64, 
        Rdpkru = XED_IFORM_RDPKRU, 
        Rdpmc = XED_IFORM_RDPMC, 
        Rdrand_gprV = XED_IFORM_RDRAND_GPRv, 
        Rdseed_gprV = XED_IFORM_RDSEED_GPRv, 
        Rdsspd_gpr32U32 = XED_IFORM_RDSSPD_GPR32u32, 
        Rdsspq_gpr64U64 = XED_IFORM_RDSSPQ_GPR64u64, 
        Rdtsc = XED_IFORM_RDTSC, 
        Rdtscp = XED_IFORM_RDTSCP, 
        Repe_cmpsb = XED_IFORM_REPE_CMPSB, 
        Repe_cmpsd = XED_IFORM_REPE_CMPSD, 
        Repe_cmpsq = XED_IFORM_REPE_CMPSQ, 
        Repe_cmpsw = XED_IFORM_REPE_CMPSW, 
        Repe_scasb = XED_IFORM_REPE_SCASB, 
        Repe_scasd = XED_IFORM_REPE_SCASD, 
        Repe_scasq = XED_IFORM_REPE_SCASQ, 
        Repe_scasw = XED_IFORM_REPE_SCASW, 
        Repne_cmpsb = XED_IFORM_REPNE_CMPSB, 
        Repne_cmpsd = XED_IFORM_REPNE_CMPSD, 
        Repne_cmpsq = XED_IFORM_REPNE_CMPSQ, 
        Repne_cmpsw = XED_IFORM_REPNE_CMPSW, 
        Repne_scasb = XED_IFORM_REPNE_SCASB, 
        Repne_scasd = XED_IFORM_REPNE_SCASD, 
        Repne_scasq = XED_IFORM_REPNE_SCASQ, 
        Repne_scasw = XED_IFORM_REPNE_SCASW, 
        Rep_insb = XED_IFORM_REP_INSB, 
        Rep_insd = XED_IFORM_REP_INSD, 
        Rep_insw = XED_IFORM_REP_INSW, 
        Rep_lodsb = XED_IFORM_REP_LODSB, 
        Rep_lodsd = XED_IFORM_REP_LODSD, 
        Rep_lodsq = XED_IFORM_REP_LODSQ, 
        Rep_lodsw = XED_IFORM_REP_LODSW, 
        Rep_movsb = XED_IFORM_REP_MOVSB, 
        Rep_movsd = XED_IFORM_REP_MOVSD, 
        Rep_movsq = XED_IFORM_REP_MOVSQ, 
        Rep_movsw = XED_IFORM_REP_MOVSW, 
        Rep_outsb = XED_IFORM_REP_OUTSB, 
        Rep_outsd = XED_IFORM_REP_OUTSD, 
        Rep_outsw = XED_IFORM_REP_OUTSW, 
        Rep_stosb = XED_IFORM_REP_STOSB, 
        Rep_stosd = XED_IFORM_REP_STOSD, 
        Rep_stosq = XED_IFORM_REP_STOSQ, 
        Rep_stosw = XED_IFORM_REP_STOSW, 
        Ret_far = XED_IFORM_RET_FAR, 
        Ret_far_immW = XED_IFORM_RET_FAR_IMMw, 
        Ret_near = XED_IFORM_RET_NEAR, 
        Ret_near_immW = XED_IFORM_RET_NEAR_IMMw, 
        Rol_gpr8_cl = XED_IFORM_ROL_GPR8_CL, 
        Rol_gpr8_immB = XED_IFORM_ROL_GPR8_IMMb, 
        Rol_gpr8_one = XED_IFORM_ROL_GPR8_ONE, 
        Rol_gprV_cl = XED_IFORM_ROL_GPRv_CL, 
        Rol_gprV_immB = XED_IFORM_ROL_GPRv_IMMb, 
        Rol_gprV_one = XED_IFORM_ROL_GPRv_ONE, 
        Rol_memB_cl = XED_IFORM_ROL_MEMb_CL, 
        Rol_memB_immB = XED_IFORM_ROL_MEMb_IMMb, 
        Rol_memB_one = XED_IFORM_ROL_MEMb_ONE, 
        Rol_memV_cl = XED_IFORM_ROL_MEMv_CL, 
        Rol_memV_immB = XED_IFORM_ROL_MEMv_IMMb, 
        Rol_memV_one = XED_IFORM_ROL_MEMv_ONE, 
        Ror_gpr8_cl = XED_IFORM_ROR_GPR8_CL, 
        Ror_gpr8_immB = XED_IFORM_ROR_GPR8_IMMb, 
        Ror_gpr8_one = XED_IFORM_ROR_GPR8_ONE, 
        Ror_gprV_cl = XED_IFORM_ROR_GPRv_CL, 
        Ror_gprV_immB = XED_IFORM_ROR_GPRv_IMMb, 
        Ror_gprV_one = XED_IFORM_ROR_GPRv_ONE, 
        Ror_memB_cl = XED_IFORM_ROR_MEMb_CL, 
        Ror_memB_immB = XED_IFORM_ROR_MEMb_IMMb, 
        Ror_memB_one = XED_IFORM_ROR_MEMb_ONE, 
        Ror_memV_cl = XED_IFORM_ROR_MEMv_CL, 
        Ror_memV_immB = XED_IFORM_ROR_MEMv_IMMb, 
        Ror_memV_one = XED_IFORM_ROR_MEMv_ONE, 
        Rorx_vgpr32D_memD_immB = XED_IFORM_RORX_VGPR32d_MEMd_IMMb, 
        Rorx_vgpr32D_vgpr32D_immB = XED_IFORM_RORX_VGPR32d_VGPR32d_IMMb, 
        Rorx_vgpr64Q_memQ_immB = XED_IFORM_RORX_VGPR64q_MEMq_IMMb, 
        Rorx_vgpr64Q_vgpr64Q_immB = XED_IFORM_RORX_VGPR64q_VGPR64q_IMMb, 
        Roundpd_xmmPD_memPD_immB = XED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb, 
        Roundpd_xmmPD_xmmPD_immB = XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb, 
        Roundps_xmmPS_memPS_immB = XED_IFORM_ROUNDPS_XMMps_MEMps_IMMb, 
        Roundps_xmmPS_xmmPS_immB = XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb, 
        Roundsd_xmmQ_memQ_immB = XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb, 
        Roundsd_xmmQ_xmmQ_immB = XED_IFORM_ROUNDSD_XMMq_XMMq_IMMb, 
        Roundss_xmmD_memD_immB = XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb, 
        Roundss_xmmD_xmmD_immB = XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb, 
        Rsm = XED_IFORM_RSM, 
        Rsqrtps_xmmPS_memPS = XED_IFORM_RSQRTPS_XMMps_MEMps, 
        Rsqrtps_xmmPS_xmmPS = XED_IFORM_RSQRTPS_XMMps_XMMps, 
        Rsqrtss_xmmSS_memSS = XED_IFORM_RSQRTSS_XMMss_MEMss, 
        Rsqrtss_xmmSS_xmmSS = XED_IFORM_RSQRTSS_XMMss_XMMss, 
        Rstorssp_memU64 = XED_IFORM_RSTORSSP_MEMu64, 
        Sahf = XED_IFORM_SAHF, 
        Salc = XED_IFORM_SALC, 
        Sar_gpr8_cl = XED_IFORM_SAR_GPR8_CL, 
        Sar_gpr8_immB = XED_IFORM_SAR_GPR8_IMMb, 
        Sar_gpr8_one = XED_IFORM_SAR_GPR8_ONE, 
        Sar_gprV_cl = XED_IFORM_SAR_GPRv_CL, 
        Sar_gprV_immB = XED_IFORM_SAR_GPRv_IMMb, 
        Sar_gprV_one = XED_IFORM_SAR_GPRv_ONE, 
        Sar_memB_cl = XED_IFORM_SAR_MEMb_CL, 
        Sar_memB_immB = XED_IFORM_SAR_MEMb_IMMb, 
        Sar_memB_one = XED_IFORM_SAR_MEMb_ONE, 
        Sar_memV_cl = XED_IFORM_SAR_MEMv_CL, 
        Sar_memV_immB = XED_IFORM_SAR_MEMv_IMMb, 
        Sar_memV_one = XED_IFORM_SAR_MEMv_ONE, 
        Sarx_vgpr32D_memD_vgpr32D = XED_IFORM_SARX_VGPR32d_MEMd_VGPR32d, 
        Sarx_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_SARX_VGPR32d_VGPR32d_VGPR32d, 
        Sarx_vgpr64Q_memQ_vgpr64Q = XED_IFORM_SARX_VGPR64q_MEMq_VGPR64q, 
        Sarx_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_SARX_VGPR64q_VGPR64q_VGPR64q, 
        Savessp = XED_IFORM_SAVESSP, 
        Sbb_al_immB = XED_IFORM_SBB_AL_IMMb, 
        Sbb_gpr8_gpr8_18 = XED_IFORM_SBB_GPR8_GPR8_18, 
        Sbb_gpr8_gpr8_1a = XED_IFORM_SBB_GPR8_GPR8_1A, 
        Sbb_gpr8_immB_80R3 = XED_IFORM_SBB_GPR8_IMMb_80r3, 
        Sbb_gpr8_immB_82R3 = XED_IFORM_SBB_GPR8_IMMb_82r3, 
        Sbb_gpr8_memB = XED_IFORM_SBB_GPR8_MEMb, 
        Sbb_gprV_gprV_19 = XED_IFORM_SBB_GPRv_GPRv_19, 
        Sbb_gprV_gprV_1b = XED_IFORM_SBB_GPRv_GPRv_1B, 
        Sbb_gprV_immB = XED_IFORM_SBB_GPRv_IMMb, 
        Sbb_gprV_immZ = XED_IFORM_SBB_GPRv_IMMz, 
        Sbb_gprV_memV = XED_IFORM_SBB_GPRv_MEMv, 
        Sbb_memB_gpr8 = XED_IFORM_SBB_MEMb_GPR8, 
        Sbb_memB_immB_80R3 = XED_IFORM_SBB_MEMb_IMMb_80r3, 
        Sbb_memB_immB_82R3 = XED_IFORM_SBB_MEMb_IMMb_82r3, 
        Sbb_memV_gprV = XED_IFORM_SBB_MEMv_GPRv, 
        Sbb_memV_immB = XED_IFORM_SBB_MEMv_IMMb, 
        Sbb_memV_immZ = XED_IFORM_SBB_MEMv_IMMz, 
        Sbb_oRax_immZ = XED_IFORM_SBB_OrAX_IMMz, 
        Sbb_lock_memB_gpr8 = XED_IFORM_SBB_LOCK_MEMb_GPR8, 
        Sbb_lock_memB_immB_80R3 = XED_IFORM_SBB_LOCK_MEMb_IMMb_80r3, 
        Sbb_lock_memB_immB_82R3 = XED_IFORM_SBB_LOCK_MEMb_IMMb_82r3, 
        Sbb_lock_memV_gprV = XED_IFORM_SBB_LOCK_MEMv_GPRv, 
        Sbb_lock_memV_immB = XED_IFORM_SBB_LOCK_MEMv_IMMb, 
        Sbb_lock_memV_immZ = XED_IFORM_SBB_LOCK_MEMv_IMMz, 
        Scasb = XED_IFORM_SCASB, 
        Scasd = XED_IFORM_SCASD, 
        Scasq = XED_IFORM_SCASQ, 
        Scasw = XED_IFORM_SCASW, 
        Setb_gpr8 = XED_IFORM_SETB_GPR8, 
        Setb_memB = XED_IFORM_SETB_MEMb, 
        Setbe_gpr8 = XED_IFORM_SETBE_GPR8, 
        Setbe_memB = XED_IFORM_SETBE_MEMb, 
        Setl_gpr8 = XED_IFORM_SETL_GPR8, 
        Setl_memB = XED_IFORM_SETL_MEMb, 
        Setle_gpr8 = XED_IFORM_SETLE_GPR8, 
        Setle_memB = XED_IFORM_SETLE_MEMb, 
        Setnb_gpr8 = XED_IFORM_SETNB_GPR8, 
        Setnb_memB = XED_IFORM_SETNB_MEMb, 
        Setnbe_gpr8 = XED_IFORM_SETNBE_GPR8, 
        Setnbe_memB = XED_IFORM_SETNBE_MEMb, 
        Setnl_gpr8 = XED_IFORM_SETNL_GPR8, 
        Setnl_memB = XED_IFORM_SETNL_MEMb, 
        Setnle_gpr8 = XED_IFORM_SETNLE_GPR8, 
        Setnle_memB = XED_IFORM_SETNLE_MEMb, 
        Setno_gpr8 = XED_IFORM_SETNO_GPR8, 
        Setno_memB = XED_IFORM_SETNO_MEMb, 
        Setnp_gpr8 = XED_IFORM_SETNP_GPR8, 
        Setnp_memB = XED_IFORM_SETNP_MEMb, 
        Setns_gpr8 = XED_IFORM_SETNS_GPR8, 
        Setns_memB = XED_IFORM_SETNS_MEMb, 
        Setnz_gpr8 = XED_IFORM_SETNZ_GPR8, 
        Setnz_memB = XED_IFORM_SETNZ_MEMb, 
        Seto_gpr8 = XED_IFORM_SETO_GPR8, 
        Seto_memB = XED_IFORM_SETO_MEMb, 
        Setp_gpr8 = XED_IFORM_SETP_GPR8, 
        Setp_memB = XED_IFORM_SETP_MEMb, 
        Sets_gpr8 = XED_IFORM_SETS_GPR8, 
        Sets_memB = XED_IFORM_SETS_MEMb, 
        Setssbsy = XED_IFORM_SETSSBSY, 
        Setz_gpr8 = XED_IFORM_SETZ_GPR8, 
        Setz_memB = XED_IFORM_SETZ_MEMb, 
        Sfence = XED_IFORM_SFENCE, 
        Sgdt_memS = XED_IFORM_SGDT_MEMs, 
        Sgdt_memS64 = XED_IFORM_SGDT_MEMs64, 
        Sha1msg1_xmmI32_memI32_sha = XED_IFORM_SHA1MSG1_XMMi32_MEMi32_SHA, 
        Sha1msg1_xmmI32_xmmI32_sha = XED_IFORM_SHA1MSG1_XMMi32_XMMi32_SHA, 
        Sha1msg2_xmmI32_memI32_sha = XED_IFORM_SHA1MSG2_XMMi32_MEMi32_SHA, 
        Sha1msg2_xmmI32_xmmI32_sha = XED_IFORM_SHA1MSG2_XMMi32_XMMi32_SHA, 
        Sha1nexte_xmmI32_memI32_sha = XED_IFORM_SHA1NEXTE_XMMi32_MEMi32_SHA, 
        Sha1nexte_xmmI32_xmmI32_sha = XED_IFORM_SHA1NEXTE_XMMi32_XMMi32_SHA, 
        Sha1rnds4_xmmI32_memI32_imm8_sha = XED_IFORM_SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA, 
        Sha1rnds4_xmmI32_xmmI32_imm8_sha = XED_IFORM_SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA, 
        Sha256msg1_xmmI32_memI32_sha = XED_IFORM_SHA256MSG1_XMMi32_MEMi32_SHA, 
        Sha256msg1_xmmI32_xmmI32_sha = XED_IFORM_SHA256MSG1_XMMi32_XMMi32_SHA, 
        Sha256msg2_xmmI32_memI32_sha = XED_IFORM_SHA256MSG2_XMMi32_MEMi32_SHA, 
        Sha256msg2_xmmI32_xmmI32_sha = XED_IFORM_SHA256MSG2_XMMi32_XMMi32_SHA, 
        Sha256rnds2_xmmI32_memI32_sha = XED_IFORM_SHA256RNDS2_XMMi32_MEMi32_SHA, 
        Sha256rnds2_xmmI32_xmmI32_sha = XED_IFORM_SHA256RNDS2_XMMi32_XMMi32_SHA, 
        Shl_gpr8_cl_d2R4 = XED_IFORM_SHL_GPR8_CL_D2r4, 
        Shl_gpr8_cl_d2R6 = XED_IFORM_SHL_GPR8_CL_D2r6, 
        Shl_gpr8_immB_c0R4 = XED_IFORM_SHL_GPR8_IMMb_C0r4, 
        Shl_gpr8_immB_c0R6 = XED_IFORM_SHL_GPR8_IMMb_C0r6, 
        Shl_gpr8_one_d0R4 = XED_IFORM_SHL_GPR8_ONE_D0r4, 
        Shl_gpr8_one_d0R6 = XED_IFORM_SHL_GPR8_ONE_D0r6, 
        Shl_gprV_cl_d3R4 = XED_IFORM_SHL_GPRv_CL_D3r4, 
        Shl_gprV_cl_d3R6 = XED_IFORM_SHL_GPRv_CL_D3r6, 
        Shl_gprV_immB_c1R4 = XED_IFORM_SHL_GPRv_IMMb_C1r4, 
        Shl_gprV_immB_c1R6 = XED_IFORM_SHL_GPRv_IMMb_C1r6, 
        Shl_gprV_one_d1R4 = XED_IFORM_SHL_GPRv_ONE_D1r4, 
        Shl_gprV_one_d1R6 = XED_IFORM_SHL_GPRv_ONE_D1r6, 
        Shl_memB_cl_d2R4 = XED_IFORM_SHL_MEMb_CL_D2r4, 
        Shl_memB_cl_d2R6 = XED_IFORM_SHL_MEMb_CL_D2r6, 
        Shl_memB_immB_c0R4 = XED_IFORM_SHL_MEMb_IMMb_C0r4, 
        Shl_memB_immB_c0R6 = XED_IFORM_SHL_MEMb_IMMb_C0r6, 
        Shl_memB_one_d0R4 = XED_IFORM_SHL_MEMb_ONE_D0r4, 
        Shl_memB_one_d0R6 = XED_IFORM_SHL_MEMb_ONE_D0r6, 
        Shl_memV_cl_d3R4 = XED_IFORM_SHL_MEMv_CL_D3r4, 
        Shl_memV_cl_d3R6 = XED_IFORM_SHL_MEMv_CL_D3r6, 
        Shl_memV_immB_c1R4 = XED_IFORM_SHL_MEMv_IMMb_C1r4, 
        Shl_memV_immB_c1R6 = XED_IFORM_SHL_MEMv_IMMb_C1r6, 
        Shl_memV_one_d1R4 = XED_IFORM_SHL_MEMv_ONE_D1r4, 
        Shl_memV_one_d1R6 = XED_IFORM_SHL_MEMv_ONE_D1r6, 
        Shld_gprV_gprV_cl = XED_IFORM_SHLD_GPRv_GPRv_CL, 
        Shld_gprV_gprV_immB = XED_IFORM_SHLD_GPRv_GPRv_IMMb, 
        Shld_memV_gprV_cl = XED_IFORM_SHLD_MEMv_GPRv_CL, 
        Shld_memV_gprV_immB = XED_IFORM_SHLD_MEMv_GPRv_IMMb, 
        Shlx_vgpr32D_memD_vgpr32D = XED_IFORM_SHLX_VGPR32d_MEMd_VGPR32d, 
        Shlx_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_SHLX_VGPR32d_VGPR32d_VGPR32d, 
        Shlx_vgpr64Q_memQ_vgpr64Q = XED_IFORM_SHLX_VGPR64q_MEMq_VGPR64q, 
        Shlx_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_SHLX_VGPR64q_VGPR64q_VGPR64q, 
        Shr_gpr8_cl = XED_IFORM_SHR_GPR8_CL, 
        Shr_gpr8_immB = XED_IFORM_SHR_GPR8_IMMb, 
        Shr_gpr8_one = XED_IFORM_SHR_GPR8_ONE, 
        Shr_gprV_cl = XED_IFORM_SHR_GPRv_CL, 
        Shr_gprV_immB = XED_IFORM_SHR_GPRv_IMMb, 
        Shr_gprV_one = XED_IFORM_SHR_GPRv_ONE, 
        Shr_memB_cl = XED_IFORM_SHR_MEMb_CL, 
        Shr_memB_immB = XED_IFORM_SHR_MEMb_IMMb, 
        Shr_memB_one = XED_IFORM_SHR_MEMb_ONE, 
        Shr_memV_cl = XED_IFORM_SHR_MEMv_CL, 
        Shr_memV_immB = XED_IFORM_SHR_MEMv_IMMb, 
        Shr_memV_one = XED_IFORM_SHR_MEMv_ONE, 
        Shrd_gprV_gprV_cl = XED_IFORM_SHRD_GPRv_GPRv_CL, 
        Shrd_gprV_gprV_immB = XED_IFORM_SHRD_GPRv_GPRv_IMMb, 
        Shrd_memV_gprV_cl = XED_IFORM_SHRD_MEMv_GPRv_CL, 
        Shrd_memV_gprV_immB = XED_IFORM_SHRD_MEMv_GPRv_IMMb, 
        Shrx_vgpr32D_memD_vgpr32D = XED_IFORM_SHRX_VGPR32d_MEMd_VGPR32d, 
        Shrx_vgpr32D_vgpr32D_vgpr32D = XED_IFORM_SHRX_VGPR32d_VGPR32d_VGPR32d, 
        Shrx_vgpr64Q_memQ_vgpr64Q = XED_IFORM_SHRX_VGPR64q_MEMq_VGPR64q, 
        Shrx_vgpr64Q_vgpr64Q_vgpr64Q = XED_IFORM_SHRX_VGPR64q_VGPR64q_VGPR64q, 
        Shufpd_xmmPD_memPD_immB = XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb, 
        Shufpd_xmmPD_xmmPD_immB = XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb, 
        Shufps_xmmPS_memPS_immB = XED_IFORM_SHUFPS_XMMps_MEMps_IMMb, 
        Shufps_xmmPS_xmmPS_immB = XED_IFORM_SHUFPS_XMMps_XMMps_IMMb, 
        Sidt_memS = XED_IFORM_SIDT_MEMs, 
        Sidt_memS64 = XED_IFORM_SIDT_MEMs64, 
        Skinit_eax = XED_IFORM_SKINIT_EAX, 
        Sldt_gprV = XED_IFORM_SLDT_GPRv, 
        Sldt_memW = XED_IFORM_SLDT_MEMw, 
        Slwpcb_gprYY = XED_IFORM_SLWPCB_GPRyy, 
        Smsw_gprV = XED_IFORM_SMSW_GPRv, 
        Smsw_memW = XED_IFORM_SMSW_MEMw, 
        Sqrtpd_xmmPD_memPD = XED_IFORM_SQRTPD_XMMpd_MEMpd, 
        Sqrtpd_xmmPD_xmmPD = XED_IFORM_SQRTPD_XMMpd_XMMpd, 
        Sqrtps_xmmPS_memPS = XED_IFORM_SQRTPS_XMMps_MEMps, 
        Sqrtps_xmmPS_xmmPS = XED_IFORM_SQRTPS_XMMps_XMMps, 
        Sqrtsd_xmmSD_memSD = XED_IFORM_SQRTSD_XMMsd_MEMsd, 
        Sqrtsd_xmmSD_xmmSD = XED_IFORM_SQRTSD_XMMsd_XMMsd, 
        Sqrtss_xmmSS_memSS = XED_IFORM_SQRTSS_XMMss_MEMss, 
        Sqrtss_xmmSS_xmmSS = XED_IFORM_SQRTSS_XMMss_XMMss, 
        Stac = XED_IFORM_STAC, 
        Stc = XED_IFORM_STC, 
        Std = XED_IFORM_STD, 
        Stgi = XED_IFORM_STGI, 
        Sti = XED_IFORM_STI, 
        Stmxcsr_memD = XED_IFORM_STMXCSR_MEMd, 
        Stosb = XED_IFORM_STOSB, 
        Stosd = XED_IFORM_STOSD, 
        Stosq = XED_IFORM_STOSQ, 
        Stosw = XED_IFORM_STOSW, 
        Str_gprV = XED_IFORM_STR_GPRv, 
        Str_memW = XED_IFORM_STR_MEMw, 
        Sub_al_immB = XED_IFORM_SUB_AL_IMMb, 
        Sub_gpr8_gpr8_28 = XED_IFORM_SUB_GPR8_GPR8_28, 
        Sub_gpr8_gpr8_2a = XED_IFORM_SUB_GPR8_GPR8_2A, 
        Sub_gpr8_immB_80R5 = XED_IFORM_SUB_GPR8_IMMb_80r5, 
        Sub_gpr8_immB_82R5 = XED_IFORM_SUB_GPR8_IMMb_82r5, 
        Sub_gpr8_memB = XED_IFORM_SUB_GPR8_MEMb, 
        Sub_gprV_gprV_29 = XED_IFORM_SUB_GPRv_GPRv_29, 
        Sub_gprV_gprV_2b = XED_IFORM_SUB_GPRv_GPRv_2B, 
        Sub_gprV_immB = XED_IFORM_SUB_GPRv_IMMb, 
        Sub_gprV_immZ = XED_IFORM_SUB_GPRv_IMMz, 
        Sub_gprV_memV = XED_IFORM_SUB_GPRv_MEMv, 
        Sub_memB_gpr8 = XED_IFORM_SUB_MEMb_GPR8, 
        Sub_memB_immB_80R5 = XED_IFORM_SUB_MEMb_IMMb_80r5, 
        Sub_memB_immB_82R5 = XED_IFORM_SUB_MEMb_IMMb_82r5, 
        Sub_memV_gprV = XED_IFORM_SUB_MEMv_GPRv, 
        Sub_memV_immB = XED_IFORM_SUB_MEMv_IMMb, 
        Sub_memV_immZ = XED_IFORM_SUB_MEMv_IMMz, 
        Sub_oRax_immZ = XED_IFORM_SUB_OrAX_IMMz, 
        Subpd_xmmPD_memPD = XED_IFORM_SUBPD_XMMpd_MEMpd, 
        Subpd_xmmPD_xmmPD = XED_IFORM_SUBPD_XMMpd_XMMpd, 
        Subps_xmmPS_memPS = XED_IFORM_SUBPS_XMMps_MEMps, 
        Subps_xmmPS_xmmPS = XED_IFORM_SUBPS_XMMps_XMMps, 
        Subsd_xmmSD_memSD = XED_IFORM_SUBSD_XMMsd_MEMsd, 
        Subsd_xmmSD_xmmSD = XED_IFORM_SUBSD_XMMsd_XMMsd, 
        Subss_xmmSS_memSS = XED_IFORM_SUBSS_XMMss_MEMss, 
        Subss_xmmSS_xmmSS = XED_IFORM_SUBSS_XMMss_XMMss, 
        Sub_lock_memB_gpr8 = XED_IFORM_SUB_LOCK_MEMb_GPR8, 
        Sub_lock_memB_immB_80R5 = XED_IFORM_SUB_LOCK_MEMb_IMMb_80r5, 
        Sub_lock_memB_immB_82R5 = XED_IFORM_SUB_LOCK_MEMb_IMMb_82r5, 
        Sub_lock_memV_gprV = XED_IFORM_SUB_LOCK_MEMv_GPRv, 
        Sub_lock_memV_immB = XED_IFORM_SUB_LOCK_MEMv_IMMb, 
        Sub_lock_memV_immZ = XED_IFORM_SUB_LOCK_MEMv_IMMz, 
        Swapgs = XED_IFORM_SWAPGS, 
        Syscall = XED_IFORM_SYSCALL, 
        Syscall_amd = XED_IFORM_SYSCALL_AMD, 
        Sysenter = XED_IFORM_SYSENTER, 
        Sysexit = XED_IFORM_SYSEXIT, 
        Sysret = XED_IFORM_SYSRET, 
        Sysret_amd = XED_IFORM_SYSRET_AMD, 
        T1mskc_vgpr32D_gprVD = XED_IFORM_T1MSKC_VGPR32d_GPRvd, 
        T1mskc_vgpr32D_memD = XED_IFORM_T1MSKC_VGPR32d_MEMd, 
        T1mskc_vgprYY_gprVY = XED_IFORM_T1MSKC_VGPRyy_GPRvy, 
        T1mskc_vgprYY_memY = XED_IFORM_T1MSKC_VGPRyy_MEMy, 
        Test_al_immB = XED_IFORM_TEST_AL_IMMb, 
        Test_gpr8_gpr8 = XED_IFORM_TEST_GPR8_GPR8, 
        Test_gpr8_immB_f6R0 = XED_IFORM_TEST_GPR8_IMMb_F6r0, 
        Test_gpr8_immB_f6R1 = XED_IFORM_TEST_GPR8_IMMb_F6r1, 
        Test_gprV_gprV = XED_IFORM_TEST_GPRv_GPRv, 
        Test_gprV_immZ_f7R0 = XED_IFORM_TEST_GPRv_IMMz_F7r0, 
        Test_gprV_immZ_f7R1 = XED_IFORM_TEST_GPRv_IMMz_F7r1, 
        Test_memB_gpr8 = XED_IFORM_TEST_MEMb_GPR8, 
        Test_memB_immB_f6R0 = XED_IFORM_TEST_MEMb_IMMb_F6r0, 
        Test_memB_immB_f6R1 = XED_IFORM_TEST_MEMb_IMMb_F6r1, 
        Test_memV_gprV = XED_IFORM_TEST_MEMv_GPRv, 
        Test_memV_immZ_f7R0 = XED_IFORM_TEST_MEMv_IMMz_F7r0, 
        Test_memV_immZ_f7R1 = XED_IFORM_TEST_MEMv_IMMz_F7r1, 
        Test_oRax_immZ = XED_IFORM_TEST_OrAX_IMMz, 
        Tzcnt_gprV_gprV = XED_IFORM_TZCNT_GPRv_GPRv, 
        Tzcnt_gprV_memV = XED_IFORM_TZCNT_GPRv_MEMv, 
        Tzmsk_vgpr32D_gpr32D = XED_IFORM_TZMSK_VGPR32d_GPR32d, 
        Tzmsk_vgpr32D_memD = XED_IFORM_TZMSK_VGPR32d_MEMd, 
        Tzmsk_vgprYY_gprVY = XED_IFORM_TZMSK_VGPRyy_GPRvy, 
        Tzmsk_vgprYY_memY = XED_IFORM_TZMSK_VGPRyy_MEMy, 
        Ucomisd_xmmSD_memSD = XED_IFORM_UCOMISD_XMMsd_MEMsd, 
        Ucomisd_xmmSD_xmmSD = XED_IFORM_UCOMISD_XMMsd_XMMsd, 
        Ucomiss_xmmSS_memSS = XED_IFORM_UCOMISS_XMMss_MEMss, 
        Ucomiss_xmmSS_xmmSS = XED_IFORM_UCOMISS_XMMss_XMMss, 
        Ud0 = XED_IFORM_UD0, 
        Ud1_gpr32_gpr32 = XED_IFORM_UD1_GPR32_GPR32, 
        Ud1_gpr32_memD = XED_IFORM_UD1_GPR32_MEMd, 
        Ud2 = XED_IFORM_UD2, 
        Unpckhpd_xmmPD_memDQ = XED_IFORM_UNPCKHPD_XMMpd_MEMdq, 
        Unpckhpd_xmmPD_xmmQ = XED_IFORM_UNPCKHPD_XMMpd_XMMq, 
        Unpckhps_xmmPS_memDQ = XED_IFORM_UNPCKHPS_XMMps_MEMdq, 
        Unpckhps_xmmPS_xmmDQ = XED_IFORM_UNPCKHPS_XMMps_XMMdq, 
        Unpcklpd_xmmPD_memDQ = XED_IFORM_UNPCKLPD_XMMpd_MEMdq, 
        Unpcklpd_xmmPD_xmmQ = XED_IFORM_UNPCKLPD_XMMpd_XMMq, 
        Unpcklps_xmmPS_memDQ = XED_IFORM_UNPCKLPS_XMMps_MEMdq, 
        Unpcklps_xmmPS_xmmQ = XED_IFORM_UNPCKLPS_XMMps_XMMq, 
        V4fmaddps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        V4fmaddss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        V4fnmaddps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        V4fnmaddss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vaddpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq, 
        Vaddpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq, 
        Vaddpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vaddpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vaddpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vaddpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vaddpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq, 
        Vaddpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq, 
        Vaddpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vaddpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vaddps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq, 
        Vaddps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq, 
        Vaddps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vaddps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vaddps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vaddps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vaddps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq, 
        Vaddps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq, 
        Vaddps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vaddps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vaddsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq, 
        Vaddsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VADDSD_XMMdq_XMMdq_XMMq, 
        Vaddsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vaddsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vaddss_xmmDQ_xmmDQ_memD = XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd, 
        Vaddss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd, 
        Vaddss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vaddss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vaddsubpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq, 
        Vaddsubpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq, 
        Vaddsubpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq, 
        Vaddsubpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq, 
        Vaddsubps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq, 
        Vaddsubps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq, 
        Vaddsubps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq, 
        Vaddsubps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq, 
        Vaesdec_xmmDQ_xmmDQ_memDQ = XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq, 
        Vaesdec_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq, 
        Vaesdec_xmmU128_xmmU128_memU128_avx512 = XED_IFORM_VAESDEC_XMMu128_XMMu128_MEMu128_AVX512, 
        Vaesdec_xmmU128_xmmU128_xmmU128_avx512 = XED_IFORM_VAESDEC_XMMu128_XMMu128_XMMu128_AVX512, 
        Vaesdec_ymmU128_ymmU128_memU128 = XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128, 
        Vaesdec_ymmU128_ymmU128_memU128_avx512 = XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128_AVX512, 
        Vaesdec_ymmU128_ymmU128_ymmU128 = XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128, 
        Vaesdec_ymmU128_ymmU128_ymmU128_avx512 = XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128_AVX512, 
        Vaesdec_zmmU128_zmmU128_memU128_avx512 = XED_IFORM_VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512, 
        Vaesdec_zmmU128_zmmU128_zmmU128_avx512 = XED_IFORM_VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512, 
        Vaesdeclast_xmmDQ_xmmDQ_memDQ = XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq, 
        Vaesdeclast_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq, 
        Vaesdeclast_xmmU128_xmmU128_memU128_avx512 = XED_IFORM_VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512, 
        Vaesdeclast_xmmU128_xmmU128_xmmU128_avx512 = XED_IFORM_VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512, 
        Vaesdeclast_ymmU128_ymmU128_memU128 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128, 
        Vaesdeclast_ymmU128_ymmU128_memU128_avx512 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512, 
        Vaesdeclast_ymmU128_ymmU128_ymmU128 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128, 
        Vaesdeclast_ymmU128_ymmU128_ymmU128_avx512 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512, 
        Vaesdeclast_zmmU128_zmmU128_memU128_avx512 = XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512, 
        Vaesdeclast_zmmU128_zmmU128_zmmU128_avx512 = XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512, 
        Vaesenc_xmmDQ_xmmDQ_memDQ = XED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq, 
        Vaesenc_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq, 
        Vaesenc_xmmU128_xmmU128_memU128_avx512 = XED_IFORM_VAESENC_XMMu128_XMMu128_MEMu128_AVX512, 
        Vaesenc_xmmU128_xmmU128_xmmU128_avx512 = XED_IFORM_VAESENC_XMMu128_XMMu128_XMMu128_AVX512, 
        Vaesenc_ymmU128_ymmU128_memU128 = XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128, 
        Vaesenc_ymmU128_ymmU128_memU128_avx512 = XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128_AVX512, 
        Vaesenc_ymmU128_ymmU128_ymmU128 = XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128, 
        Vaesenc_ymmU128_ymmU128_ymmU128_avx512 = XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128_AVX512, 
        Vaesenc_zmmU128_zmmU128_memU128_avx512 = XED_IFORM_VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512, 
        Vaesenc_zmmU128_zmmU128_zmmU128_avx512 = XED_IFORM_VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512, 
        Vaesenclast_xmmDQ_xmmDQ_memDQ = XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq, 
        Vaesenclast_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq, 
        Vaesenclast_xmmU128_xmmU128_memU128_avx512 = XED_IFORM_VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512, 
        Vaesenclast_xmmU128_xmmU128_xmmU128_avx512 = XED_IFORM_VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512, 
        Vaesenclast_ymmU128_ymmU128_memU128 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128, 
        Vaesenclast_ymmU128_ymmU128_memU128_avx512 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512, 
        Vaesenclast_ymmU128_ymmU128_ymmU128 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128, 
        Vaesenclast_ymmU128_ymmU128_ymmU128_avx512 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512, 
        Vaesenclast_zmmU128_zmmU128_memU128_avx512 = XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512, 
        Vaesenclast_zmmU128_zmmU128_zmmU128_avx512 = XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512, 
        Vaesimc_xmmDQ_memDQ = XED_IFORM_VAESIMC_XMMdq_MEMdq, 
        Vaesimc_xmmDQ_xmmDQ = XED_IFORM_VAESIMC_XMMdq_XMMdq, 
        Vaeskeygenassist_xmmDQ_memDQ_immB = XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb, 
        Vaeskeygenassist_xmmDQ_xmmDQ_immB = XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb, 
        Valignd_xmmU32_maskMSKW_xmmU32_memU32_imm8_avx512 = XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512, 
        Valignd_xmmU32_maskMSKW_xmmU32_xmmU32_imm8_avx512 = XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512, 
        Valignd_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Valignd_ymmU32_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Valignd_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Valignd_zmmU32_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Valignq_xmmU64_maskMSKW_xmmU64_memU64_imm8_avx512 = XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512, 
        Valignq_xmmU64_maskMSKW_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512, 
        Valignq_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Valignq_ymmU64_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Valignq_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Valignq_zmmU64_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vandnpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq, 
        Vandnpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq, 
        Vandnpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VANDNPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vandnpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VANDNPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vandnpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VANDNPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vandnpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VANDNPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vandnpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq, 
        Vandnpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq, 
        Vandnpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VANDNPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vandnpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VANDNPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vandnps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq, 
        Vandnps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq, 
        Vandnps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VANDNPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vandnps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VANDNPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vandnps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VANDNPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vandnps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VANDNPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vandnps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq, 
        Vandnps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq, 
        Vandnps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VANDNPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vandnps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VANDNPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vandpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq, 
        Vandpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq, 
        Vandpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VANDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vandpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VANDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vandpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VANDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vandpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VANDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vandpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq, 
        Vandpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq, 
        Vandpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VANDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vandpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VANDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vandps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq, 
        Vandps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq, 
        Vandps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VANDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vandps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VANDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vandps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VANDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vandps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VANDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vandps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq, 
        Vandps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq, 
        Vandps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VANDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vandps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VANDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vblendmpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vblendmpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vblendmpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vblendmpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vblendmpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vblendmpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vblendmps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vblendmps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vblendmps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vblendmps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vblendmps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vblendmps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vblendpd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vblendpd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vblendpd_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb, 
        Vblendpd_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb, 
        Vblendps_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb, 
        Vblendps_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb, 
        Vblendps_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb, 
        Vblendps_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb, 
        Vblendvpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vblendvpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vblendvpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vblendvpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vblendvps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vblendvps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vblendvps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vblendvps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vbroadcastf128_ymmQQ_memDQ = XED_IFORM_VBROADCASTF128_YMMqq_MEMdq, 
        Vbroadcastf32x2_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastf32x2_ymmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512, 
        Vbroadcastf32x2_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastf32x2_zmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512, 
        Vbroadcastf32x4_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastf32x4_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastf32x8_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastf64x2_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vbroadcastf64x2_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vbroadcastf64x4_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vbroadcasti128_ymmQQ_memDQ = XED_IFORM_VBROADCASTI128_YMMqq_MEMdq, 
        Vbroadcasti32x2_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti32x2_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vbroadcasti32x2_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti32x2_ymmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512, 
        Vbroadcasti32x2_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti32x2_zmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512, 
        Vbroadcasti32x4_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti32x4_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti32x8_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vbroadcasti64x2_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vbroadcasti64x2_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vbroadcasti64x4_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vbroadcastsd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vbroadcastsd_ymmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512, 
        Vbroadcastsd_ymmQQ_memQ = XED_IFORM_VBROADCASTSD_YMMqq_MEMq, 
        Vbroadcastsd_ymmQQ_xmmDQ = XED_IFORM_VBROADCASTSD_YMMqq_XMMdq, 
        Vbroadcastsd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vbroadcastsd_zmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512, 
        Vbroadcastss_xmmDQ_memD = XED_IFORM_VBROADCASTSS_XMMdq_MEMd, 
        Vbroadcastss_xmmDQ_xmmDQ = XED_IFORM_VBROADCASTSS_XMMdq_XMMdq, 
        Vbroadcastss_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastss_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vbroadcastss_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastss_ymmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512, 
        Vbroadcastss_ymmQQ_memD = XED_IFORM_VBROADCASTSS_YMMqq_MEMd, 
        Vbroadcastss_ymmQQ_xmmDQ = XED_IFORM_VBROADCASTSS_YMMqq_XMMdq, 
        Vbroadcastss_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vbroadcastss_zmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_ymmF64_ymmF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vcmppd_maskMSKW_maskMSKW_zmmF64_zmmF64_imm8_avx512 = XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512, 
        Vcmppd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vcmppd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vcmppd_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb, 
        Vcmppd_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb, 
        Vcmpps_maskMSKW_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vcmpps_maskMSKW_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vcmpps_maskMSKW_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vcmpps_maskMSKW_maskMSKW_ymmF32_ymmF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512, 
        Vcmpps_maskMSKW_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vcmpps_maskMSKW_maskMSKW_zmmF32_zmmF32_imm8_avx512 = XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512, 
        Vcmpps_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb, 
        Vcmpps_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb, 
        Vcmpps_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb, 
        Vcmpps_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb, 
        Vcmpsd_maskMSKW_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vcmpsd_maskMSKW_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vcmpsd_xmmDQ_xmmDQ_memQ_immB = XED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb, 
        Vcmpsd_xmmDQ_xmmDQ_xmmQ_immB = XED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb, 
        Vcmpss_maskMSKW_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vcmpss_maskMSKW_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vcmpss_xmmDQ_xmmDQ_memD_immB = XED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb, 
        Vcmpss_xmmDQ_xmmDQ_xmmD_immB = XED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb, 
        Vcomisd_xmmF64_memF64_avx512 = XED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512, 
        Vcomisd_xmmF64_xmmF64_avx512 = XED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512, 
        Vcomisd_xmmQ_memQ = XED_IFORM_VCOMISD_XMMq_MEMq, 
        Vcomisd_xmmQ_xmmQ = XED_IFORM_VCOMISD_XMMq_XMMq, 
        Vcomiss_xmmD_memD = XED_IFORM_VCOMISS_XMMd_MEMd, 
        Vcomiss_xmmD_xmmD = XED_IFORM_VCOMISS_XMMd_XMMd, 
        Vcomiss_xmmF32_memF32_avx512 = XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512, 
        Vcomiss_xmmF32_xmmF32_avx512 = XED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512, 
        Vcompresspd_memF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512, 
        Vcompresspd_memF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512, 
        Vcompresspd_memF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512, 
        Vcompresspd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vcompresspd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vcompresspd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vcompressps_memF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512, 
        Vcompressps_memF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512, 
        Vcompressps_memF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512, 
        Vcompressps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vcompressps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vcompressps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vcvtdq2pd_xmmDQ_memQ = XED_IFORM_VCVTDQ2PD_XMMdq_MEMq, 
        Vcvtdq2pd_xmmDQ_xmmQ = XED_IFORM_VCVTDQ2PD_XMMdq_XMMq, 
        Vcvtdq2pd_xmmF64_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2pd_xmmF64_maskMSKW_xmmI32_avx512 = XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512, 
        Vcvtdq2pd_ymmF64_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2pd_ymmF64_maskMSKW_xmmI32_avx512 = XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512, 
        Vcvtdq2pd_ymmQQ_memDQ = XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq, 
        Vcvtdq2pd_ymmQQ_xmmDQ = XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq, 
        Vcvtdq2pd_zmmF64_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2pd_zmmF64_maskMSKW_ymmI32_avx512 = XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512, 
        Vcvtdq2ps_xmmDQ_memDQ = XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq, 
        Vcvtdq2ps_xmmDQ_xmmDQ = XED_IFORM_VCVTDQ2PS_XMMdq_XMMdq, 
        Vcvtdq2ps_xmmF32_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2ps_xmmF32_maskMSKW_xmmI32_avx512 = XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512, 
        Vcvtdq2ps_ymmF32_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2ps_ymmF32_maskMSKW_ymmI32_avx512 = XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512, 
        Vcvtdq2ps_ymmQQ_memQQ = XED_IFORM_VCVTDQ2PS_YMMqq_MEMqq, 
        Vcvtdq2ps_ymmQQ_ymmQQ = XED_IFORM_VCVTDQ2PS_YMMqq_YMMqq, 
        Vcvtdq2ps_zmmF32_maskMSKW_memI32_avx512 = XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512, 
        Vcvtdq2ps_zmmF32_maskMSKW_zmmI32_avx512 = XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512, 
        Vcvtpd2dq_xmmDQ_memDQ = XED_IFORM_VCVTPD2DQ_XMMdq_MEMdq, 
        Vcvtpd2dq_xmmDQ_memQQ = XED_IFORM_VCVTPD2DQ_XMMdq_MEMqq, 
        Vcvtpd2dq_xmmDQ_xmmDQ = XED_IFORM_VCVTPD2DQ_XMMdq_XMMdq, 
        Vcvtpd2dq_xmmDQ_ymmQQ = XED_IFORM_VCVTPD2DQ_XMMdq_YMMqq, 
        Vcvtpd2dq_xmmI32_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128, 
        Vcvtpd2dq_xmmI32_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256, 
        Vcvtpd2dq_xmmI32_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128, 
        Vcvtpd2dq_xmmI32_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256, 
        Vcvtpd2dq_ymmI32_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512, 
        Vcvtpd2dq_ymmI32_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512, 
        Vcvtpd2ps_xmmDQ_memDQ = XED_IFORM_VCVTPD2PS_XMMdq_MEMdq, 
        Vcvtpd2ps_xmmDQ_memQQ = XED_IFORM_VCVTPD2PS_XMMdq_MEMqq, 
        Vcvtpd2ps_xmmDQ_xmmDQ = XED_IFORM_VCVTPD2PS_XMMdq_XMMdq, 
        Vcvtpd2ps_xmmDQ_ymmQQ = XED_IFORM_VCVTPD2PS_XMMdq_YMMqq, 
        Vcvtpd2ps_xmmF32_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128, 
        Vcvtpd2ps_xmmF32_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256, 
        Vcvtpd2ps_xmmF32_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128, 
        Vcvtpd2ps_xmmF32_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256, 
        Vcvtpd2ps_ymmF32_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512, 
        Vcvtpd2ps_ymmF32_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512, 
        Vcvtpd2qq_xmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2qq_xmmI64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512, 
        Vcvtpd2qq_ymmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2qq_ymmI64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512, 
        Vcvtpd2qq_zmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2qq_zmmI64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512, 
        Vcvtpd2udq_xmmU32_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128, 
        Vcvtpd2udq_xmmU32_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256, 
        Vcvtpd2udq_xmmU32_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128, 
        Vcvtpd2udq_xmmU32_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256, 
        Vcvtpd2udq_ymmU32_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512, 
        Vcvtpd2udq_ymmU32_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512, 
        Vcvtpd2uqq_xmmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2uqq_xmmU64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512, 
        Vcvtpd2uqq_ymmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2uqq_ymmU64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512, 
        Vcvtpd2uqq_zmmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvtpd2uqq_zmmU64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512, 
        Vcvtph2ps_xmmDQ_memQ = XED_IFORM_VCVTPH2PS_XMMdq_MEMq, 
        Vcvtph2ps_xmmDQ_xmmQ = XED_IFORM_VCVTPH2PS_XMMdq_XMMq, 
        Vcvtph2ps_xmmF32_maskMSKW_memF16_avx512 = XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512, 
        Vcvtph2ps_xmmF32_maskMSKW_xmmF16_avx512 = XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512, 
        Vcvtph2ps_ymmF32_maskMSKW_memF16_avx512 = XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512, 
        Vcvtph2ps_ymmF32_maskMSKW_xmmF16_avx512 = XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512, 
        Vcvtph2ps_ymmQQ_memDQ = XED_IFORM_VCVTPH2PS_YMMqq_MEMdq, 
        Vcvtph2ps_ymmQQ_xmmDQ = XED_IFORM_VCVTPH2PS_YMMqq_XMMdq, 
        Vcvtph2ps_zmmF32_maskMSKW_memF16_avx512 = XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512, 
        Vcvtph2ps_zmmF32_maskMSKW_ymmF16_avx512 = XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512, 
        Vcvtps2dq_xmmDQ_memDQ = XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq, 
        Vcvtps2dq_xmmDQ_xmmDQ = XED_IFORM_VCVTPS2DQ_XMMdq_XMMdq, 
        Vcvtps2dq_xmmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2dq_xmmI32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512, 
        Vcvtps2dq_ymmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2dq_ymmI32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512, 
        Vcvtps2dq_ymmQQ_memQQ = XED_IFORM_VCVTPS2DQ_YMMqq_MEMqq, 
        Vcvtps2dq_ymmQQ_ymmQQ = XED_IFORM_VCVTPS2DQ_YMMqq_YMMqq, 
        Vcvtps2dq_zmmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2dq_zmmI32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512, 
        Vcvtps2pd_xmmDQ_memQ = XED_IFORM_VCVTPS2PD_XMMdq_MEMq, 
        Vcvtps2pd_xmmDQ_xmmQ = XED_IFORM_VCVTPS2PD_XMMdq_XMMq, 
        Vcvtps2pd_xmmF64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2pd_xmmF64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2pd_ymmF64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2pd_ymmF64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2pd_ymmQQ_memDQ = XED_IFORM_VCVTPS2PD_YMMqq_MEMdq, 
        Vcvtps2pd_ymmQQ_xmmDQ = XED_IFORM_VCVTPS2PD_YMMqq_XMMdq, 
        Vcvtps2pd_zmmF64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2pd_zmmF64_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512, 
        Vcvtps2ph_memDQ_ymmQQ_immB = XED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb, 
        Vcvtps2ph_memF16_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512, 
        Vcvtps2ph_memF16_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512, 
        Vcvtps2ph_memF16_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vcvtps2ph_memQ_xmmDQ_immB = XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb, 
        Vcvtps2ph_xmmDQ_ymmQQ_immB = XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb, 
        Vcvtps2ph_xmmF16_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512, 
        Vcvtps2ph_xmmF16_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512, 
        Vcvtps2ph_xmmQ_xmmDQ_immB = XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb, 
        Vcvtps2ph_ymmF16_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vcvtps2qq_xmmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2qq_xmmI64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2qq_ymmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2qq_ymmI64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2qq_zmmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2qq_zmmI64_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512, 
        Vcvtps2udq_xmmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2udq_xmmU32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512, 
        Vcvtps2udq_ymmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2udq_ymmU32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512, 
        Vcvtps2udq_zmmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvtps2udq_zmmU32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512, 
        Vcvtps2uqq_xmmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2uqq_xmmU64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2uqq_ymmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2uqq_ymmU64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512, 
        Vcvtps2uqq_zmmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvtps2uqq_zmmU64_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512, 
        Vcvtqq2pd_xmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtqq2pd_xmmI64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512, 
        Vcvtqq2pd_ymmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtqq2pd_ymmI64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512, 
        Vcvtqq2pd_zmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvtqq2pd_zmmI64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512, 
        Vcvtqq2ps_xmmF32_maskMSKW_memU64_avx512_vl128 = XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128, 
        Vcvtqq2ps_xmmF32_maskMSKW_memU64_avx512_vl256 = XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256, 
        Vcvtqq2ps_xmmF32_maskMSKW_xmmU64_avx512_vl128 = XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128, 
        Vcvtqq2ps_xmmF32_maskMSKW_ymmU64_avx512_vl256 = XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256, 
        Vcvtqq2ps_ymmF32_maskMSKW_memU64_avx512_vl512 = XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512, 
        Vcvtqq2ps_ymmF32_maskMSKW_zmmU64_avx512_vl512 = XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512, 
        Vcvtsd2si_gpr32D_memQ = XED_IFORM_VCVTSD2SI_GPR32d_MEMq, 
        Vcvtsd2si_gpr32D_xmmQ = XED_IFORM_VCVTSD2SI_GPR32d_XMMq, 
        Vcvtsd2si_gpr32I32_memF64_avx512 = XED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512, 
        Vcvtsd2si_gpr32I32_xmmF64_avx512 = XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512, 
        Vcvtsd2si_gpr64I64_memF64_avx512 = XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512, 
        Vcvtsd2si_gpr64I64_xmmF64_avx512 = XED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512, 
        Vcvtsd2si_gpr64Q_memQ = XED_IFORM_VCVTSD2SI_GPR64q_MEMq, 
        Vcvtsd2si_gpr64Q_xmmQ = XED_IFORM_VCVTSD2SI_GPR64q_XMMq, 
        Vcvtsd2ss_xmmDQ_xmmDQ_memQ = XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq, 
        Vcvtsd2ss_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq, 
        Vcvtsd2ss_xmmF32_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vcvtsd2ss_xmmF32_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vcvtsd2usi_gpr32U32_memF64_avx512 = XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512, 
        Vcvtsd2usi_gpr32U32_xmmF64_avx512 = XED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512, 
        Vcvtsd2usi_gpr64U64_memF64_avx512 = XED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512, 
        Vcvtsd2usi_gpr64U64_xmmF64_avx512 = XED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512, 
        Vcvtsi2sd_xmmDQ_xmmDQ_gpr32D = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d, 
        Vcvtsi2sd_xmmDQ_xmmDQ_gpr64Q = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q, 
        Vcvtsi2sd_xmmDQ_xmmDQ_memD = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMd, 
        Vcvtsi2sd_xmmDQ_xmmDQ_memQ = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMq, 
        Vcvtsi2sd_xmmF64_xmmF64_gpr32I32_avx512 = XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512, 
        Vcvtsi2sd_xmmF64_xmmF64_gpr64I64_avx512 = XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512, 
        Vcvtsi2sd_xmmF64_xmmF64_memI32_avx512 = XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512, 
        Vcvtsi2sd_xmmF64_xmmF64_memI64_avx512 = XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512, 
        Vcvtsi2ss_xmmDQ_xmmDQ_gpr32D = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d, 
        Vcvtsi2ss_xmmDQ_xmmDQ_gpr64Q = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q, 
        Vcvtsi2ss_xmmDQ_xmmDQ_memD = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMd, 
        Vcvtsi2ss_xmmDQ_xmmDQ_memQ = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMq, 
        Vcvtsi2ss_xmmF32_xmmF32_gpr32I32_avx512 = XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512, 
        Vcvtsi2ss_xmmF32_xmmF32_gpr64I64_avx512 = XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512, 
        Vcvtsi2ss_xmmF32_xmmF32_memI32_avx512 = XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512, 
        Vcvtsi2ss_xmmF32_xmmF32_memI64_avx512 = XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512, 
        Vcvtss2sd_xmmDQ_xmmDQ_memD = XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd, 
        Vcvtss2sd_xmmDQ_xmmDQ_xmmD = XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd, 
        Vcvtss2sd_xmmF64_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vcvtss2sd_xmmF64_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vcvtss2si_gpr32D_memD = XED_IFORM_VCVTSS2SI_GPR32d_MEMd, 
        Vcvtss2si_gpr32D_xmmD = XED_IFORM_VCVTSS2SI_GPR32d_XMMd, 
        Vcvtss2si_gpr32I32_memF32_avx512 = XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512, 
        Vcvtss2si_gpr32I32_xmmF32_avx512 = XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512, 
        Vcvtss2si_gpr64I64_memF32_avx512 = XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512, 
        Vcvtss2si_gpr64I64_xmmF32_avx512 = XED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512, 
        Vcvtss2si_gpr64Q_memD = XED_IFORM_VCVTSS2SI_GPR64q_MEMd, 
        Vcvtss2si_gpr64Q_xmmD = XED_IFORM_VCVTSS2SI_GPR64q_XMMd, 
        Vcvtss2usi_gpr32U32_memF32_avx512 = XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512, 
        Vcvtss2usi_gpr32U32_xmmF32_avx512 = XED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512, 
        Vcvtss2usi_gpr64U64_memF32_avx512 = XED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512, 
        Vcvtss2usi_gpr64U64_xmmF32_avx512 = XED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512, 
        Vcvttpd2dq_xmmDQ_memDQ = XED_IFORM_VCVTTPD2DQ_XMMdq_MEMdq, 
        Vcvttpd2dq_xmmDQ_memQQ = XED_IFORM_VCVTTPD2DQ_XMMdq_MEMqq, 
        Vcvttpd2dq_xmmDQ_xmmDQ = XED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq, 
        Vcvttpd2dq_xmmDQ_ymmQQ = XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq, 
        Vcvttpd2dq_xmmI32_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128, 
        Vcvttpd2dq_xmmI32_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256, 
        Vcvttpd2dq_xmmI32_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128, 
        Vcvttpd2dq_xmmI32_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256, 
        Vcvttpd2dq_ymmI32_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512, 
        Vcvttpd2dq_ymmI32_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512, 
        Vcvttpd2qq_xmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2qq_xmmI64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512, 
        Vcvttpd2qq_ymmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2qq_ymmI64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512, 
        Vcvttpd2qq_zmmI64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2qq_zmmI64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512, 
        Vcvttpd2udq_xmmU32_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128, 
        Vcvttpd2udq_xmmU32_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256, 
        Vcvttpd2udq_xmmU32_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128, 
        Vcvttpd2udq_xmmU32_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256, 
        Vcvttpd2udq_ymmU32_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512, 
        Vcvttpd2udq_ymmU32_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512, 
        Vcvttpd2uqq_xmmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2uqq_xmmU64_maskMSKW_xmmF64_avx512 = XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512, 
        Vcvttpd2uqq_ymmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2uqq_ymmU64_maskMSKW_ymmF64_avx512 = XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512, 
        Vcvttpd2uqq_zmmU64_maskMSKW_memF64_avx512 = XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512, 
        Vcvttpd2uqq_zmmU64_maskMSKW_zmmF64_avx512 = XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512, 
        Vcvttps2dq_xmmDQ_memDQ = XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq, 
        Vcvttps2dq_xmmDQ_xmmDQ = XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq, 
        Vcvttps2dq_xmmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2dq_xmmI32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512, 
        Vcvttps2dq_ymmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2dq_ymmI32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512, 
        Vcvttps2dq_ymmQQ_memQQ = XED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq, 
        Vcvttps2dq_ymmQQ_ymmQQ = XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq, 
        Vcvttps2dq_zmmI32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2dq_zmmI32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512, 
        Vcvttps2qq_xmmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2qq_xmmI64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512, 
        Vcvttps2qq_ymmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2qq_ymmI64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512, 
        Vcvttps2qq_zmmI64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2qq_zmmI64_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512, 
        Vcvttps2udq_xmmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2udq_xmmU32_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512, 
        Vcvttps2udq_ymmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2udq_ymmU32_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512, 
        Vcvttps2udq_zmmU32_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512, 
        Vcvttps2udq_zmmU32_maskMSKW_zmmF32_avx512 = XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512, 
        Vcvttps2uqq_xmmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2uqq_xmmU64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512, 
        Vcvttps2uqq_ymmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2uqq_ymmU64_maskMSKW_xmmF32_avx512 = XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512, 
        Vcvttps2uqq_zmmU64_maskMSKW_memF32_avx512 = XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512, 
        Vcvttps2uqq_zmmU64_maskMSKW_ymmF32_avx512 = XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512, 
        Vcvttsd2si_gpr32D_memQ = XED_IFORM_VCVTTSD2SI_GPR32d_MEMq, 
        Vcvttsd2si_gpr32D_xmmQ = XED_IFORM_VCVTTSD2SI_GPR32d_XMMq, 
        Vcvttsd2si_gpr32I32_memF64_avx512 = XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512, 
        Vcvttsd2si_gpr32I32_xmmF64_avx512 = XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512, 
        Vcvttsd2si_gpr64I64_memF64_avx512 = XED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512, 
        Vcvttsd2si_gpr64I64_xmmF64_avx512 = XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512, 
        Vcvttsd2si_gpr64Q_memQ = XED_IFORM_VCVTTSD2SI_GPR64q_MEMq, 
        Vcvttsd2si_gpr64Q_xmmQ = XED_IFORM_VCVTTSD2SI_GPR64q_XMMq, 
        Vcvttsd2usi_gpr32U32_memF64_avx512 = XED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512, 
        Vcvttsd2usi_gpr32U32_xmmF64_avx512 = XED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512, 
        Vcvttsd2usi_gpr64U64_memF64_avx512 = XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512, 
        Vcvttsd2usi_gpr64U64_xmmF64_avx512 = XED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512, 
        Vcvttss2si_gpr32D_memD = XED_IFORM_VCVTTSS2SI_GPR32d_MEMd, 
        Vcvttss2si_gpr32D_xmmD = XED_IFORM_VCVTTSS2SI_GPR32d_XMMd, 
        Vcvttss2si_gpr32I32_memF32_avx512 = XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512, 
        Vcvttss2si_gpr32I32_xmmF32_avx512 = XED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512, 
        Vcvttss2si_gpr64I64_memF32_avx512 = XED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512, 
        Vcvttss2si_gpr64I64_xmmF32_avx512 = XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512, 
        Vcvttss2si_gpr64Q_memD = XED_IFORM_VCVTTSS2SI_GPR64q_MEMd, 
        Vcvttss2si_gpr64Q_xmmD = XED_IFORM_VCVTTSS2SI_GPR64q_XMMd, 
        Vcvttss2usi_gpr32U32_memF32_avx512 = XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512, 
        Vcvttss2usi_gpr32U32_xmmF32_avx512 = XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512, 
        Vcvttss2usi_gpr64U64_memF32_avx512 = XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512, 
        Vcvttss2usi_gpr64U64_xmmF32_avx512 = XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512, 
        Vcvtudq2pd_xmmF64_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2pd_xmmF64_maskMSKW_xmmU32_avx512 = XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512, 
        Vcvtudq2pd_ymmF64_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2pd_ymmF64_maskMSKW_xmmU32_avx512 = XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512, 
        Vcvtudq2pd_zmmF64_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2pd_zmmF64_maskMSKW_ymmU32_avx512 = XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512, 
        Vcvtudq2ps_xmmF32_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2ps_xmmF32_maskMSKW_xmmU32_avx512 = XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512, 
        Vcvtudq2ps_ymmF32_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2ps_ymmF32_maskMSKW_ymmU32_avx512 = XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512, 
        Vcvtudq2ps_zmmF32_maskMSKW_memU32_avx512 = XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512, 
        Vcvtudq2ps_zmmF32_maskMSKW_zmmU32_avx512 = XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512, 
        Vcvtuqq2pd_xmmF64_maskMSKW_memU64_avx512 = XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512, 
        Vcvtuqq2pd_xmmF64_maskMSKW_xmmU64_avx512 = XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512, 
        Vcvtuqq2pd_ymmF64_maskMSKW_memU64_avx512 = XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512, 
        Vcvtuqq2pd_ymmF64_maskMSKW_ymmU64_avx512 = XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512, 
        Vcvtuqq2pd_zmmF64_maskMSKW_memU64_avx512 = XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512, 
        Vcvtuqq2pd_zmmF64_maskMSKW_zmmU64_avx512 = XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512, 
        Vcvtuqq2ps_xmmF32_maskMSKW_memU64_avx512_vl128 = XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128, 
        Vcvtuqq2ps_xmmF32_maskMSKW_memU64_avx512_vl256 = XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256, 
        Vcvtuqq2ps_xmmF32_maskMSKW_xmmU64_avx512_vl128 = XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128, 
        Vcvtuqq2ps_xmmF32_maskMSKW_ymmU64_avx512_vl256 = XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256, 
        Vcvtuqq2ps_ymmF32_maskMSKW_memU64_avx512_vl512 = XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512, 
        Vcvtuqq2ps_ymmF32_maskMSKW_zmmU64_avx512_vl512 = XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512, 
        Vcvtusi2sd_xmmF64_xmmF64_gpr32U32_avx512 = XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512, 
        Vcvtusi2sd_xmmF64_xmmF64_gpr64U64_avx512 = XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512, 
        Vcvtusi2sd_xmmF64_xmmF64_memU32_avx512 = XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512, 
        Vcvtusi2sd_xmmF64_xmmF64_memU64_avx512 = XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512, 
        Vcvtusi2ss_xmmF32_xmmF32_gpr32U32_avx512 = XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512, 
        Vcvtusi2ss_xmmF32_xmmF32_gpr64U64_avx512 = XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512, 
        Vcvtusi2ss_xmmF32_xmmF32_memU32_avx512 = XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512, 
        Vcvtusi2ss_xmmF32_xmmF32_memU64_avx512 = XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512, 
        Vdbpsadbw_xmmU16_maskMSKW_xmmU8_memU8_imm8_avx512 = XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512, 
        Vdbpsadbw_xmmU16_maskMSKW_xmmU8_xmmU8_imm8_avx512 = XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512, 
        Vdbpsadbw_ymmU16_maskMSKW_ymmU8_memU8_imm8_avx512 = XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512, 
        Vdbpsadbw_ymmU16_maskMSKW_ymmU8_ymmU8_imm8_avx512 = XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512, 
        Vdbpsadbw_zmmU16_maskMSKW_zmmU8_memU8_imm8_avx512 = XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512, 
        Vdbpsadbw_zmmU16_maskMSKW_zmmU8_zmmU8_imm8_avx512 = XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512, 
        Vdivpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq, 
        Vdivpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq, 
        Vdivpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vdivpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vdivpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vdivpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vdivpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq, 
        Vdivpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq, 
        Vdivpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vdivpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vdivps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq, 
        Vdivps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq, 
        Vdivps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vdivps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vdivps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vdivps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vdivps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq, 
        Vdivps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq, 
        Vdivps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vdivps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vdivsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq, 
        Vdivsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq, 
        Vdivsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vdivsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vdivss_xmmDQ_xmmDQ_memD = XED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd, 
        Vdivss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd, 
        Vdivss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vdivss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vdppd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vdppd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vdpps_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb, 
        Vdpps_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb, 
        Vdpps_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb, 
        Vdpps_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb, 
        Verr_gpr16 = XED_IFORM_VERR_GPR16, 
        Verr_memW = XED_IFORM_VERR_MEMw, 
        Verw_gpr16 = XED_IFORM_VERW_GPR16, 
        Verw_memW = XED_IFORM_VERW_MEMw, 
        Vexp2pd_zmmF64_maskMSKW_memF64_avx512er = XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER, 
        Vexp2pd_zmmF64_maskMSKW_zmmF64_avx512er = XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER, 
        Vexp2ps_zmmF32_maskMSKW_memF32_avx512er = XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER, 
        Vexp2ps_zmmF32_maskMSKW_zmmF32_avx512er = XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER, 
        Vexpandpd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vexpandpd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vexpandpd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vexpandpd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vexpandpd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vexpandpd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vexpandps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vexpandps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vexpandps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vexpandps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vexpandps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vexpandps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vextractf128_memDQ_ymmDQ_immB = XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb, 
        Vextractf128_xmmDQ_ymmDQ_immB = XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb, 
        Vextractf32x4_memF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vextractf32x4_memF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vextractf32x4_xmmF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vextractf32x4_xmmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vextractf32x8_memF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vextractf32x8_ymmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vextractf64x2_memF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vextractf64x2_memF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vextractf64x2_xmmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vextractf64x2_xmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vextractf64x4_memF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vextractf64x4_ymmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vextracti128_memDQ_ymmQQ_immB = XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb, 
        Vextracti128_xmmDQ_ymmQQ_immB = XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb, 
        Vextracti32x4_memU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vextracti32x4_memU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vextracti32x4_xmmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vextracti32x4_xmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vextracti32x8_memU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vextracti32x8_ymmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vextracti64x2_memU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vextracti64x2_memU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vextracti64x2_xmmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vextracti64x2_xmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vextracti64x4_memU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vextracti64x4_ymmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vextractps_gpr32_xmmDQ_immB = XED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb, 
        Vextractps_gpr32F32_xmmF32_imm8_avx512 = XED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512, 
        Vextractps_memD_xmmDQ_immB = XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb, 
        Vextractps_memF32_xmmF32_imm8_avx512 = XED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512, 
        Vfixupimmpd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vfixupimmpd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vfixupimmpd_ymmF64_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vfixupimmpd_ymmF64_maskMSKW_ymmF64_ymmF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512, 
        Vfixupimmpd_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vfixupimmpd_zmmF64_maskMSKW_zmmF64_zmmF64_imm8_avx512 = XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512, 
        Vfixupimmps_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vfixupimmps_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vfixupimmps_ymmF32_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vfixupimmps_ymmF32_maskMSKW_ymmF32_ymmF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512, 
        Vfixupimmps_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vfixupimmps_zmmF32_maskMSKW_zmmF32_zmmF32_imm8_avx512 = XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512, 
        Vfixupimmsd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vfixupimmsd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vfixupimmss_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vfixupimmss_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vfmadd132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq, 
        Vfmadd132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq, 
        Vfmadd132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmadd132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmadd132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq, 
        Vfmadd132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq, 
        Vfmadd132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmadd132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmadd132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq, 
        Vfmadd132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq, 
        Vfmadd132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmadd132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmadd132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmadd132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq, 
        Vfmadd132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq, 
        Vfmadd132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmadd132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmadd132sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq, 
        Vfmadd132sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq, 
        Vfmadd132sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd132sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd132ss_xmmDQ_xmmD_memD = XED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd, 
        Vfmadd132ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd, 
        Vfmadd132ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd132ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmadd213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq, 
        Vfmadd213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq, 
        Vfmadd213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmadd213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmadd213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq, 
        Vfmadd213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq, 
        Vfmadd213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmadd213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmadd213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq, 
        Vfmadd213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq, 
        Vfmadd213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmadd213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmadd213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmadd213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq, 
        Vfmadd213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq, 
        Vfmadd213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmadd213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmadd213sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq, 
        Vfmadd213sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq, 
        Vfmadd213sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd213sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd213ss_xmmDQ_xmmD_memD = XED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd, 
        Vfmadd213ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd, 
        Vfmadd213ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd213ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmadd231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq, 
        Vfmadd231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq, 
        Vfmadd231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmadd231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmadd231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq, 
        Vfmadd231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq, 
        Vfmadd231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmadd231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmadd231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq, 
        Vfmadd231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq, 
        Vfmadd231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmadd231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmadd231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmadd231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq, 
        Vfmadd231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq, 
        Vfmadd231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmadd231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmadd231sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq, 
        Vfmadd231sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq, 
        Vfmadd231sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmadd231sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmadd231ss_xmmDQ_xmmD_memD = XED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd, 
        Vfmadd231ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd, 
        Vfmadd231ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmadd231ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmaddpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmaddpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmaddpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmaddpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmaddpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmaddpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmaddps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmaddps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmaddps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmaddps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmaddps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmaddps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmaddsd_xmmDQ_xmmDQ_memQ_xmmDQ = XED_IFORM_VFMADDSD_XMMdq_XMMdq_MEMq_XMMdq, 
        Vfmaddsd_xmmDQ_xmmDQ_xmmDQ_memQ = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMdq_MEMq, 
        Vfmaddsd_xmmDQ_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMdq_XMMq, 
        Vfmaddsd_xmmDQ_xmmDQ_xmmQ_xmmDQ = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMq_XMMdq, 
        Vfmaddss_xmmDQ_xmmDQ_memD_xmmDQ = XED_IFORM_VFMADDSS_XMMdq_XMMdq_MEMd_XMMdq, 
        Vfmaddss_xmmDQ_xmmDQ_xmmD_xmmDQ = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMd_XMMdq, 
        Vfmaddss_xmmDQ_xmmDQ_xmmDQ_memD = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMdq_MEMd, 
        Vfmaddss_xmmDQ_xmmDQ_xmmDQ_xmmD = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMdq_XMMd, 
        Vfmaddsub132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmaddsub132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmaddsub132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmaddsub132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmaddsub132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmaddsub132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmaddsub132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmaddsub132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmaddsub132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmaddsub132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmaddsub132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmaddsub132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmaddsub213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmaddsub213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmaddsub213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmaddsub213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmaddsub213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmaddsub213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmaddsub213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmaddsub213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmaddsub213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmaddsub213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmaddsub213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmaddsub213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmaddsub231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmaddsub231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmaddsub231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmaddsub231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmaddsub231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmaddsub231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmaddsub231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq, 
        Vfmaddsub231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq, 
        Vfmaddsub231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmaddsub231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmaddsub231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmaddsub231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmaddsub231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq, 
        Vfmaddsub231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq, 
        Vfmaddsub231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmaddsub231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmaddsubpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmaddsubpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmaddsubpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmaddsubpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmaddsubpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmaddsubpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmaddsubps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmaddsubps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmaddsubps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmaddsubps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmaddsubps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmaddsubps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmsub132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq, 
        Vfmsub132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq, 
        Vfmsub132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsub132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsub132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq, 
        Vfmsub132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq, 
        Vfmsub132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsub132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsub132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq, 
        Vfmsub132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq, 
        Vfmsub132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsub132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsub132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsub132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq, 
        Vfmsub132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq, 
        Vfmsub132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsub132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsub132sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq, 
        Vfmsub132sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq, 
        Vfmsub132sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub132sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub132ss_xmmDQ_xmmD_memD = XED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd, 
        Vfmsub132ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd, 
        Vfmsub132ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub132ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsub213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq, 
        Vfmsub213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq, 
        Vfmsub213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsub213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsub213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq, 
        Vfmsub213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq, 
        Vfmsub213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsub213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsub213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq, 
        Vfmsub213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq, 
        Vfmsub213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsub213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsub213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsub213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq, 
        Vfmsub213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq, 
        Vfmsub213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsub213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsub213sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq, 
        Vfmsub213sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq, 
        Vfmsub213sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub213sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub213ss_xmmDQ_xmmD_memD = XED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd, 
        Vfmsub213ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd, 
        Vfmsub213ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub213ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsub231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq, 
        Vfmsub231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq, 
        Vfmsub231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsub231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsub231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq, 
        Vfmsub231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq, 
        Vfmsub231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsub231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsub231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq, 
        Vfmsub231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq, 
        Vfmsub231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsub231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsub231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsub231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq, 
        Vfmsub231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq, 
        Vfmsub231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsub231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsub231sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq, 
        Vfmsub231sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq, 
        Vfmsub231sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsub231sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsub231ss_xmmDQ_xmmD_memD = XED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd, 
        Vfmsub231ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd, 
        Vfmsub231ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsub231ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsubadd132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsubadd132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsubadd132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsubadd132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsubadd132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsubadd132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsubadd132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsubadd132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsubadd132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsubadd132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsubadd132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsubadd132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsubadd213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsubadd213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsubadd213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsubadd213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsubadd213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsubadd213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsubadd213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsubadd213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsubadd213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsubadd213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsubadd213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsubadd213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsubadd231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfmsubadd231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfmsubadd231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfmsubadd231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfmsubadd231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfmsubadd231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfmsubadd231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq, 
        Vfmsubadd231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq, 
        Vfmsubadd231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfmsubadd231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfmsubadd231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfmsubadd231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfmsubadd231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq, 
        Vfmsubadd231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq, 
        Vfmsubadd231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfmsubadd231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfmsubaddpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmsubaddpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmsubaddpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmsubaddpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmsubaddpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmsubaddpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmsubaddps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmsubaddps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmsubaddps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmsubaddps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmsubaddps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmsubaddps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmsubpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmsubpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmsubpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmsubpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmsubpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmsubpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmsubps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfmsubps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfmsubps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfmsubps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfmsubps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfmsubps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfmsubsd_xmmDQ_xmmDQ_memQ_xmmDQ = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_MEMq_XMMdq, 
        Vfmsubsd_xmmDQ_xmmDQ_xmmDQ_memQ = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMdq_MEMq, 
        Vfmsubsd_xmmDQ_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMdq_XMMq, 
        Vfmsubsd_xmmDQ_xmmDQ_xmmQ_xmmDQ = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMq_XMMdq, 
        Vfmsubss_xmmDQ_xmmDQ_memD_xmmDQ = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_MEMd_XMMdq, 
        Vfmsubss_xmmDQ_xmmDQ_xmmD_xmmDQ = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMd_XMMdq, 
        Vfmsubss_xmmDQ_xmmDQ_xmmDQ_memD = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMdq_MEMd, 
        Vfmsubss_xmmDQ_xmmDQ_xmmDQ_xmmD = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMdq_XMMd, 
        Vfnmadd132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq, 
        Vfnmadd132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq, 
        Vfnmadd132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmadd132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmadd132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq, 
        Vfnmadd132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq, 
        Vfnmadd132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmadd132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmadd132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq, 
        Vfnmadd132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq, 
        Vfnmadd132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmadd132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmadd132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmadd132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq, 
        Vfnmadd132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq, 
        Vfnmadd132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmadd132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmadd132sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq, 
        Vfnmadd132sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq, 
        Vfnmadd132sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd132sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd132ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd, 
        Vfnmadd132ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd, 
        Vfnmadd132ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd132ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmadd213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq, 
        Vfnmadd213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq, 
        Vfnmadd213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmadd213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmadd213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq, 
        Vfnmadd213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq, 
        Vfnmadd213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmadd213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmadd213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq, 
        Vfnmadd213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq, 
        Vfnmadd213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmadd213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmadd213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmadd213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq, 
        Vfnmadd213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq, 
        Vfnmadd213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmadd213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmadd213sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq, 
        Vfnmadd213sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq, 
        Vfnmadd213sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd213sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd213ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd, 
        Vfnmadd213ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd, 
        Vfnmadd213ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd213ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmadd231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq, 
        Vfnmadd231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq, 
        Vfnmadd231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmadd231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmadd231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq, 
        Vfnmadd231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq, 
        Vfnmadd231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmadd231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmadd231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq, 
        Vfnmadd231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq, 
        Vfnmadd231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmadd231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmadd231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmadd231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq, 
        Vfnmadd231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq, 
        Vfnmadd231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmadd231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmadd231sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq, 
        Vfnmadd231sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq, 
        Vfnmadd231sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmadd231sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmadd231ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd, 
        Vfnmadd231ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd, 
        Vfnmadd231ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmadd231ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmaddpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfnmaddpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfnmaddpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfnmaddpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfnmaddpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfnmaddpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfnmaddps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfnmaddps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfnmaddps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfnmaddps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfnmaddps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfnmaddps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfnmaddsd_xmmDQ_xmmDQ_memQ_xmmDQ = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_MEMq_XMMdq, 
        Vfnmaddsd_xmmDQ_xmmDQ_xmmDQ_memQ = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMdq_MEMq, 
        Vfnmaddsd_xmmDQ_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMdq_XMMq, 
        Vfnmaddsd_xmmDQ_xmmDQ_xmmQ_xmmDQ = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMq_XMMdq, 
        Vfnmaddss_xmmDQ_xmmDQ_memD_xmmDQ = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_MEMd_XMMdq, 
        Vfnmaddss_xmmDQ_xmmDQ_xmmD_xmmDQ = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMd_XMMdq, 
        Vfnmaddss_xmmDQ_xmmDQ_xmmDQ_memD = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMdq_MEMd, 
        Vfnmaddss_xmmDQ_xmmDQ_xmmDQ_xmmD = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMdq_XMMd, 
        Vfnmsub132pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq, 
        Vfnmsub132pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq, 
        Vfnmsub132pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub132pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub132pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmsub132pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmsub132pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq, 
        Vfnmsub132pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq, 
        Vfnmsub132pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmsub132pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmsub132ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq, 
        Vfnmsub132ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq, 
        Vfnmsub132ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub132ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsub132ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmsub132ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmsub132ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq, 
        Vfnmsub132ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq, 
        Vfnmsub132ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmsub132ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmsub132sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq, 
        Vfnmsub132sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq, 
        Vfnmsub132sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub132sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub132ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd, 
        Vfnmsub132ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd, 
        Vfnmsub132ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub132ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsub213pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq, 
        Vfnmsub213pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq, 
        Vfnmsub213pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub213pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub213pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmsub213pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmsub213pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq, 
        Vfnmsub213pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq, 
        Vfnmsub213pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmsub213pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmsub213ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq, 
        Vfnmsub213ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq, 
        Vfnmsub213ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub213ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsub213ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmsub213ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmsub213ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq, 
        Vfnmsub213ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq, 
        Vfnmsub213ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmsub213ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmsub213sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq, 
        Vfnmsub213sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq, 
        Vfnmsub213sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub213sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub213ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd, 
        Vfnmsub213ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd, 
        Vfnmsub213ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub213ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsub231pd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq, 
        Vfnmsub231pd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq, 
        Vfnmsub231pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub231pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub231pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vfnmsub231pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vfnmsub231pd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq, 
        Vfnmsub231pd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq, 
        Vfnmsub231pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vfnmsub231pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vfnmsub231ps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq, 
        Vfnmsub231ps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq, 
        Vfnmsub231ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub231ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsub231ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vfnmsub231ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vfnmsub231ps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq, 
        Vfnmsub231ps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq, 
        Vfnmsub231ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vfnmsub231ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vfnmsub231sd_xmmDQ_xmmQ_memQ = XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq, 
        Vfnmsub231sd_xmmDQ_xmmQ_xmmQ = XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq, 
        Vfnmsub231sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vfnmsub231sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vfnmsub231ss_xmmDQ_xmmD_memD = XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd, 
        Vfnmsub231ss_xmmDQ_xmmD_xmmD = XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd, 
        Vfnmsub231ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vfnmsub231ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vfnmsubpd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfnmsubpd_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfnmsubpd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfnmsubpd_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfnmsubpd_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfnmsubpd_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfnmsubps_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vfnmsubps_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vfnmsubps_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vfnmsubps_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vfnmsubps_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vfnmsubps_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vfnmsubsd_xmmDQ_xmmDQ_memQ_xmmDQ = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_MEMq_XMMdq, 
        Vfnmsubsd_xmmDQ_xmmDQ_xmmDQ_memQ = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMdq_MEMq, 
        Vfnmsubsd_xmmDQ_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMdq_XMMq, 
        Vfnmsubsd_xmmDQ_xmmDQ_xmmQ_xmmDQ = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMq_XMMdq, 
        Vfnmsubss_xmmDQ_xmmDQ_memD_xmmDQ = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_MEMd_XMMdq, 
        Vfnmsubss_xmmDQ_xmmDQ_xmmD_xmmDQ = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMd_XMMdq, 
        Vfnmsubss_xmmDQ_xmmDQ_xmmDQ_memD = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMdq_MEMd, 
        Vfnmsubss_xmmDQ_xmmDQ_xmmDQ_xmmD = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMdq_XMMd, 
        Vfpclasspd_maskMSKW_maskMSKW_memF64_imm8_avx512_vl128 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128, 
        Vfpclasspd_maskMSKW_maskMSKW_memF64_imm8_avx512_vl256 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256, 
        Vfpclasspd_maskMSKW_maskMSKW_memF64_imm8_avx512_vl512 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512, 
        Vfpclasspd_maskMSKW_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512, 
        Vfpclasspd_maskMSKW_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512, 
        Vfpclasspd_maskMSKW_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vfpclassps_maskMSKW_maskMSKW_memF32_imm8_avx512_vl128 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128, 
        Vfpclassps_maskMSKW_maskMSKW_memF32_imm8_avx512_vl256 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256, 
        Vfpclassps_maskMSKW_maskMSKW_memF32_imm8_avx512_vl512 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512, 
        Vfpclassps_maskMSKW_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512, 
        Vfpclassps_maskMSKW_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512, 
        Vfpclassps_maskMSKW_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vfpclasssd_maskMSKW_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512, 
        Vfpclasssd_maskMSKW_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512, 
        Vfpclassss_maskMSKW_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512, 
        Vfpclassss_maskMSKW_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512, 
        Vfrczpd_xmmDQ_memDQ = XED_IFORM_VFRCZPD_XMMdq_MEMdq, 
        Vfrczpd_xmmDQ_xmmDQ = XED_IFORM_VFRCZPD_XMMdq_XMMdq, 
        Vfrczpd_ymmQQ_memQQ = XED_IFORM_VFRCZPD_YMMqq_MEMqq, 
        Vfrczpd_ymmQQ_ymmQQ = XED_IFORM_VFRCZPD_YMMqq_YMMqq, 
        Vfrczps_xmmDQ_memDQ = XED_IFORM_VFRCZPS_XMMdq_MEMdq, 
        Vfrczps_xmmDQ_xmmDQ = XED_IFORM_VFRCZPS_XMMdq_XMMdq, 
        Vfrczps_ymmQQ_memQQ = XED_IFORM_VFRCZPS_YMMqq_MEMqq, 
        Vfrczps_ymmQQ_ymmQQ = XED_IFORM_VFRCZPS_YMMqq_YMMqq, 
        Vfrczsd_xmmDQ_memQ = XED_IFORM_VFRCZSD_XMMdq_MEMq, 
        Vfrczsd_xmmDQ_xmmQ = XED_IFORM_VFRCZSD_XMMdq_XMMq, 
        Vfrczss_xmmDQ_memD = XED_IFORM_VFRCZSS_XMMdq_MEMd, 
        Vfrczss_xmmDQ_xmmD = XED_IFORM_VFRCZSS_XMMdq_XMMd, 
        Vgatherdpd_xmmF64_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128, 
        Vgatherdpd_xmmF64_memDQ_xmmI64_vl128 = XED_IFORM_VGATHERDPD_XMMf64_MEMdq_XMMi64_VL128, 
        Vgatherdpd_ymmF64_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256, 
        Vgatherdpd_ymmF64_memQQ_ymmI64_vl256 = XED_IFORM_VGATHERDPD_YMMf64_MEMqq_YMMi64_VL256, 
        Vgatherdpd_zmmF64_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512, 
        Vgatherdps_xmmF32_maskMSKW_memF32_avx512_vl128 = XED_IFORM_VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128, 
        Vgatherdps_xmmF32_memDQ_xmmI32_vl128 = XED_IFORM_VGATHERDPS_XMMf32_MEMdq_XMMi32_VL128, 
        Vgatherdps_ymmF32_maskMSKW_memF32_avx512_vl256 = XED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256, 
        Vgatherdps_ymmF32_memQQ_ymmI32_vl256 = XED_IFORM_VGATHERDPS_YMMf32_MEMqq_YMMi32_VL256, 
        Vgatherdps_zmmF32_maskMSKW_memF32_avx512_vl512 = XED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512, 
        Vgatherpf0dpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vgatherpf0dps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vgatherpf0qpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vgatherpf0qps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vgatherpf1dpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vgatherpf1dps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vgatherpf1qpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vgatherpf1qps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vgatherqpd_xmmF64_maskMSKW_memF64_avx512_vl128 = XED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128, 
        Vgatherqpd_xmmF64_memDQ_xmmI64_vl128 = XED_IFORM_VGATHERQPD_XMMf64_MEMdq_XMMi64_VL128, 
        Vgatherqpd_ymmF64_maskMSKW_memF64_avx512_vl256 = XED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256, 
        Vgatherqpd_ymmF64_memQQ_ymmI64_vl256 = XED_IFORM_VGATHERQPD_YMMf64_MEMqq_YMMi64_VL256, 
        Vgatherqpd_zmmF64_maskMSKW_memF64_avx512_vl512 = XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512, 
        Vgatherqps_xmmF32_maskMSKW_memF32_avx512_vl128 = XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128, 
        Vgatherqps_xmmF32_maskMSKW_memF32_avx512_vl256 = XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256, 
        Vgatherqps_xmmF32_memDQ_xmmI32_vl256 = XED_IFORM_VGATHERQPS_XMMf32_MEMdq_XMMi32_VL256, 
        Vgatherqps_xmmF32_memQ_xmmI32_vl128 = XED_IFORM_VGATHERQPS_XMMf32_MEMq_XMMi32_VL128, 
        Vgatherqps_ymmF32_maskMSKW_memF32_avx512_vl512 = XED_IFORM_VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512, 
        Vgetexppd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vgetexppd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vgetexppd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vgetexppd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vgetexppd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vgetexppd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vgetexpps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vgetexpps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vgetexpps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vgetexpps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vgetexpps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vgetexpps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vgetexpsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vgetexpsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vgetexpss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vgetexpss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vgetmantpd_xmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vgetmantpd_xmmF64_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512, 
        Vgetmantpd_ymmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vgetmantpd_ymmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vgetmantpd_zmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vgetmantpd_zmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vgetmantps_xmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vgetmantps_xmmF32_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512, 
        Vgetmantps_ymmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vgetmantps_ymmF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vgetmantps_zmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vgetmantps_zmmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vgetmantsd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vgetmantsd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vgetmantss_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vgetmantss_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vgf2p8affineinvqb_xmmU8_maskMSKW_xmmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineinvqb_xmmU8_maskMSKW_xmmU8_xmmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512, 
        Vgf2p8affineinvqb_xmmU8_xmmU8_memU64_imm8 = XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8, 
        Vgf2p8affineinvqb_xmmU8_xmmU8_xmmU64_imm8 = XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8, 
        Vgf2p8affineinvqb_ymmU8_maskMSKW_ymmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineinvqb_ymmU8_maskMSKW_ymmU8_ymmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512, 
        Vgf2p8affineinvqb_ymmU8_ymmU8_memU64_imm8 = XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8, 
        Vgf2p8affineinvqb_ymmU8_ymmU8_ymmU64_imm8 = XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8, 
        Vgf2p8affineinvqb_zmmU8_maskMSKW_zmmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineinvqb_zmmU8_maskMSKW_zmmU8_zmmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512, 
        Vgf2p8affineqb_xmmU8_maskMSKW_xmmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineqb_xmmU8_maskMSKW_xmmU8_xmmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512, 
        Vgf2p8affineqb_xmmU8_xmmU8_memU64_imm8 = XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8, 
        Vgf2p8affineqb_xmmU8_xmmU8_xmmU64_imm8 = XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8, 
        Vgf2p8affineqb_ymmU8_maskMSKW_ymmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineqb_ymmU8_maskMSKW_ymmU8_ymmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512, 
        Vgf2p8affineqb_ymmU8_ymmU8_memU64_imm8 = XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8, 
        Vgf2p8affineqb_ymmU8_ymmU8_ymmU64_imm8 = XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8, 
        Vgf2p8affineqb_zmmU8_maskMSKW_zmmU8_memU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512, 
        Vgf2p8affineqb_zmmU8_maskMSKW_zmmU8_zmmU64_imm8_avx512 = XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512, 
        Vgf2p8mulb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vgf2p8mulb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vgf2p8mulb_xmmU8_xmmU8_memU8 = XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_MEMu8, 
        Vgf2p8mulb_xmmU8_xmmU8_xmmU8 = XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_XMMu8, 
        Vgf2p8mulb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vgf2p8mulb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vgf2p8mulb_ymmU8_ymmU8_memU8 = XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_MEMu8, 
        Vgf2p8mulb_ymmU8_ymmU8_ymmU8 = XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_YMMu8, 
        Vgf2p8mulb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vgf2p8mulb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vhaddpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq, 
        Vhaddpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq, 
        Vhaddpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq, 
        Vhaddpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq, 
        Vhaddps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq, 
        Vhaddps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq, 
        Vhaddps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq, 
        Vhaddps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq, 
        Vhsubpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq, 
        Vhsubpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq, 
        Vhsubpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq, 
        Vhsubpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq, 
        Vhsubps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq, 
        Vhsubps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq, 
        Vhsubps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq, 
        Vhsubps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq, 
        Vinsertf128_ymmQQ_ymmQQ_memDQ_immB = XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb, 
        Vinsertf128_ymmQQ_ymmQQ_xmmDQ_immB = XED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb, 
        Vinsertf32x4_ymmF32_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vinsertf32x4_ymmF32_maskMSKW_ymmF32_xmmF32_imm8_avx512 = XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512, 
        Vinsertf32x4_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vinsertf32x4_zmmF32_maskMSKW_zmmF32_xmmF32_imm8_avx512 = XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512, 
        Vinsertf32x8_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vinsertf32x8_zmmF32_maskMSKW_zmmF32_ymmF32_imm8_avx512 = XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512, 
        Vinsertf64x2_ymmF64_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vinsertf64x2_ymmF64_maskMSKW_ymmF64_xmmF64_imm8_avx512 = XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512, 
        Vinsertf64x2_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vinsertf64x2_zmmF64_maskMSKW_zmmF64_xmmF64_imm8_avx512 = XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512, 
        Vinsertf64x4_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vinsertf64x4_zmmF64_maskMSKW_zmmF64_ymmF64_imm8_avx512 = XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512, 
        Vinserti128_ymmQQ_ymmQQ_memDQ_immB = XED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb, 
        Vinserti128_ymmQQ_ymmQQ_xmmDQ_immB = XED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb, 
        Vinserti32x4_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vinserti32x4_ymmU32_maskMSKW_ymmU32_xmmU32_imm8_avx512 = XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512, 
        Vinserti32x4_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vinserti32x4_zmmU32_maskMSKW_zmmU32_xmmU32_imm8_avx512 = XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512, 
        Vinserti32x8_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vinserti32x8_zmmU32_maskMSKW_zmmU32_ymmU32_imm8_avx512 = XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512, 
        Vinserti64x2_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vinserti64x2_ymmU64_maskMSKW_ymmU64_xmmU64_imm8_avx512 = XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512, 
        Vinserti64x2_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vinserti64x2_zmmU64_maskMSKW_zmmU64_xmmU64_imm8_avx512 = XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512, 
        Vinserti64x4_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vinserti64x4_zmmU64_maskMSKW_zmmU64_ymmU64_imm8_avx512 = XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512, 
        Vinsertps_xmmDQ_xmmDQ_memD_immB = XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb, 
        Vinsertps_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb, 
        Vinsertps_xmmF32_xmmF32_memF32_imm8_avx512 = XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512, 
        Vinsertps_xmmF32_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512, 
        Vlddqu_xmmDQ_memDQ = XED_IFORM_VLDDQU_XMMdq_MEMdq, 
        Vlddqu_ymmQQ_memQQ = XED_IFORM_VLDDQU_YMMqq_MEMqq, 
        Vldmxcsr_memD = XED_IFORM_VLDMXCSR_MEMd, 
        Vmaskmovdqu_xmmDQ_xmmDQ = XED_IFORM_VMASKMOVDQU_XMMdq_XMMdq, 
        Vmaskmovpd_memDQ_xmmDQ_xmmDQ = XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq, 
        Vmaskmovpd_memQQ_ymmQQ_ymmQQ = XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq, 
        Vmaskmovpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq, 
        Vmaskmovpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq, 
        Vmaskmovps_memDQ_xmmDQ_xmmDQ = XED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq, 
        Vmaskmovps_memQQ_ymmQQ_ymmQQ = XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq, 
        Vmaskmovps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq, 
        Vmaskmovps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq, 
        Vmaxpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq, 
        Vmaxpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq, 
        Vmaxpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vmaxpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vmaxpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vmaxpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vmaxpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq, 
        Vmaxpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq, 
        Vmaxpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vmaxpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vmaxps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq, 
        Vmaxps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq, 
        Vmaxps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vmaxps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmaxps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vmaxps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vmaxps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq, 
        Vmaxps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq, 
        Vmaxps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vmaxps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vmaxsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq, 
        Vmaxsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq, 
        Vmaxsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vmaxsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vmaxss_xmmDQ_xmmDQ_memD = XED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd, 
        Vmaxss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd, 
        Vmaxss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vmaxss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmcall = XED_IFORM_VMCALL, 
        Vmclear_memQ = XED_IFORM_VMCLEAR_MEMq, 
        Vmfunc = XED_IFORM_VMFUNC, 
        Vminpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq, 
        Vminpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq, 
        Vminpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vminpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vminpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vminpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vminpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq, 
        Vminpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq, 
        Vminpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vminpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vminps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq, 
        Vminps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq, 
        Vminps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vminps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vminps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vminps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vminps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq, 
        Vminps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq, 
        Vminps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vminps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vminsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VMINSD_XMMdq_XMMdq_MEMq, 
        Vminsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq, 
        Vminsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vminsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vminss_xmmDQ_xmmDQ_memD = XED_IFORM_VMINSS_XMMdq_XMMdq_MEMd, 
        Vminss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd, 
        Vminss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vminss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmlaunch = XED_IFORM_VMLAUNCH, 
        Vmload_oRax = XED_IFORM_VMLOAD_OrAX, 
        Vmmcall = XED_IFORM_VMMCALL, 
        Vmovapd_memDQ_xmmDQ = XED_IFORM_VMOVAPD_MEMdq_XMMdq, 
        Vmovapd_memF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512, 
        Vmovapd_memF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512, 
        Vmovapd_memF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512, 
        Vmovapd_memQQ_ymmQQ = XED_IFORM_VMOVAPD_MEMqq_YMMqq, 
        Vmovapd_xmmDQ_memDQ = XED_IFORM_VMOVAPD_XMMdq_MEMdq, 
        Vmovapd_xmmDQ_xmmDQ_28 = XED_IFORM_VMOVAPD_XMMdq_XMMdq_28, 
        Vmovapd_xmmDQ_xmmDQ_29 = XED_IFORM_VMOVAPD_XMMdq_XMMdq_29, 
        Vmovapd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovapd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vmovapd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovapd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vmovapd_ymmQQ_memQQ = XED_IFORM_VMOVAPD_YMMqq_MEMqq, 
        Vmovapd_ymmQQ_ymmQQ_28 = XED_IFORM_VMOVAPD_YMMqq_YMMqq_28, 
        Vmovapd_ymmQQ_ymmQQ_29 = XED_IFORM_VMOVAPD_YMMqq_YMMqq_29, 
        Vmovapd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovapd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vmovaps_memDQ_xmmDQ = XED_IFORM_VMOVAPS_MEMdq_XMMdq, 
        Vmovaps_memF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512, 
        Vmovaps_memF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512, 
        Vmovaps_memF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512, 
        Vmovaps_memQQ_ymmQQ = XED_IFORM_VMOVAPS_MEMqq_YMMqq, 
        Vmovaps_xmmDQ_memDQ = XED_IFORM_VMOVAPS_XMMdq_MEMdq, 
        Vmovaps_xmmDQ_xmmDQ_28 = XED_IFORM_VMOVAPS_XMMdq_XMMdq_28, 
        Vmovaps_xmmDQ_xmmDQ_29 = XED_IFORM_VMOVAPS_XMMdq_XMMdq_29, 
        Vmovaps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovaps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vmovaps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovaps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vmovaps_ymmQQ_memQQ = XED_IFORM_VMOVAPS_YMMqq_MEMqq, 
        Vmovaps_ymmQQ_ymmQQ_28 = XED_IFORM_VMOVAPS_YMMqq_YMMqq_28, 
        Vmovaps_ymmQQ_ymmQQ_29 = XED_IFORM_VMOVAPS_YMMqq_YMMqq_29, 
        Vmovaps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovaps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vmovd_gpr32D_xmmD = XED_IFORM_VMOVD_GPR32d_XMMd, 
        Vmovd_gpr32U32_xmmU32_avx512 = XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512, 
        Vmovd_memD_xmmD = XED_IFORM_VMOVD_MEMd_XMMd, 
        Vmovd_memU32_xmmU32_avx512 = XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512, 
        Vmovd_xmmDQ_gpr32D = XED_IFORM_VMOVD_XMMdq_GPR32d, 
        Vmovd_xmmDQ_memD = XED_IFORM_VMOVD_XMMdq_MEMd, 
        Vmovd_xmmU32_gpr32U32_avx512 = XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512, 
        Vmovd_xmmU32_memU32_avx512 = XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512, 
        Vmovddup_xmmDQ_memQ = XED_IFORM_VMOVDDUP_XMMdq_MEMq, 
        Vmovddup_xmmDQ_xmmDQ = XED_IFORM_VMOVDDUP_XMMdq_XMMdq, 
        Vmovddup_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovddup_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vmovddup_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovddup_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vmovddup_ymmQQ_memQQ = XED_IFORM_VMOVDDUP_YMMqq_MEMqq, 
        Vmovddup_ymmQQ_ymmQQ = XED_IFORM_VMOVDDUP_YMMqq_YMMqq, 
        Vmovddup_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovddup_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vmovdqa_memDQ_xmmDQ = XED_IFORM_VMOVDQA_MEMdq_XMMdq, 
        Vmovdqa_memQQ_ymmQQ = XED_IFORM_VMOVDQA_MEMqq_YMMqq, 
        Vmovdqa_xmmDQ_memDQ = XED_IFORM_VMOVDQA_XMMdq_MEMdq, 
        Vmovdqa_xmmDQ_xmmDQ_6f = XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F, 
        Vmovdqa_xmmDQ_xmmDQ_7f = XED_IFORM_VMOVDQA_XMMdq_XMMdq_7F, 
        Vmovdqa_ymmQQ_memQQ = XED_IFORM_VMOVDQA_YMMqq_MEMqq, 
        Vmovdqa_ymmQQ_ymmQQ_6f = XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F, 
        Vmovdqa_ymmQQ_ymmQQ_7f = XED_IFORM_VMOVDQA_YMMqq_YMMqq_7F, 
        Vmovdqa32_memU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512, 
        Vmovdqa32_memU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512, 
        Vmovdqa32_memU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512, 
        Vmovdqa32_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqa32_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vmovdqa32_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqa32_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vmovdqa32_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqa32_zmmU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512, 
        Vmovdqa64_memU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512, 
        Vmovdqa64_memU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512, 
        Vmovdqa64_memU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512, 
        Vmovdqa64_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqa64_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vmovdqa64_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqa64_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vmovdqa64_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqa64_zmmU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512, 
        Vmovdqu_memDQ_xmmDQ = XED_IFORM_VMOVDQU_MEMdq_XMMdq, 
        Vmovdqu_memQQ_ymmQQ = XED_IFORM_VMOVDQU_MEMqq_YMMqq, 
        Vmovdqu_xmmDQ_memDQ = XED_IFORM_VMOVDQU_XMMdq_MEMdq, 
        Vmovdqu_xmmDQ_xmmDQ_6f = XED_IFORM_VMOVDQU_XMMdq_XMMdq_6F, 
        Vmovdqu_xmmDQ_xmmDQ_7f = XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F, 
        Vmovdqu_ymmQQ_memQQ = XED_IFORM_VMOVDQU_YMMqq_MEMqq, 
        Vmovdqu_ymmQQ_ymmQQ_6f = XED_IFORM_VMOVDQU_YMMqq_YMMqq_6F, 
        Vmovdqu_ymmQQ_ymmQQ_7f = XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F, 
        Vmovdqu16_memU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512, 
        Vmovdqu16_memU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512, 
        Vmovdqu16_memU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512, 
        Vmovdqu16_xmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512, 
        Vmovdqu16_xmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512, 
        Vmovdqu16_ymmU16_maskMSKW_memU16_avx512 = XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512, 
        Vmovdqu16_ymmU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512, 
        Vmovdqu16_zmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512, 
        Vmovdqu16_zmmU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512, 
        Vmovdqu32_memU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512, 
        Vmovdqu32_memU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512, 
        Vmovdqu32_memU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512, 
        Vmovdqu32_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqu32_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vmovdqu32_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqu32_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vmovdqu32_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vmovdqu32_zmmU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512, 
        Vmovdqu64_memU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512, 
        Vmovdqu64_memU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512, 
        Vmovdqu64_memU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512, 
        Vmovdqu64_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqu64_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vmovdqu64_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqu64_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vmovdqu64_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vmovdqu64_zmmU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512, 
        Vmovdqu8_memU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512, 
        Vmovdqu8_memU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512, 
        Vmovdqu8_memU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512, 
        Vmovdqu8_xmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512, 
        Vmovdqu8_xmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512, 
        Vmovdqu8_ymmU8_maskMSKW_memU8_avx512 = XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512, 
        Vmovdqu8_ymmU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512, 
        Vmovdqu8_zmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512, 
        Vmovdqu8_zmmU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512, 
        Vmovhlps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq, 
        Vmovhlps_xmmF32_xmmF32_xmmF32_avx512 = XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512, 
        Vmovhpd_memF64_xmmF64_avx512 = XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512, 
        Vmovhpd_memQ_xmmDQ = XED_IFORM_VMOVHPD_MEMq_XMMdq, 
        Vmovhpd_xmmDQ_xmmQ_memQ = XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq, 
        Vmovhpd_xmmF64_xmmF64_memF64_avx512 = XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512, 
        Vmovhps_memF32_xmmF32_avx512 = XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512, 
        Vmovhps_memQ_xmmDQ = XED_IFORM_VMOVHPS_MEMq_XMMdq, 
        Vmovhps_xmmDQ_xmmQ_memQ = XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq, 
        Vmovhps_xmmF32_xmmF32_memF32_avx512 = XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512, 
        Vmovlhps_xmmDQ_xmmQ_xmmQ = XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq, 
        Vmovlhps_xmmF32_xmmF32_xmmF32_avx512 = XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512, 
        Vmovlpd_memF64_xmmF64_avx512 = XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512, 
        Vmovlpd_memQ_xmmQ = XED_IFORM_VMOVLPD_MEMq_XMMq, 
        Vmovlpd_xmmDQ_xmmDQ_memQ = XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq, 
        Vmovlpd_xmmF64_xmmF64_memF64_avx512 = XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512, 
        Vmovlps_memF32_xmmF32_avx512 = XED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512, 
        Vmovlps_memQ_xmmQ = XED_IFORM_VMOVLPS_MEMq_XMMq, 
        Vmovlps_xmmDQ_xmmDQ_memQ = XED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq, 
        Vmovlps_xmmF32_xmmF32_memF32_avx512 = XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512, 
        Vmovmskpd_gpr32D_xmmDQ = XED_IFORM_VMOVMSKPD_GPR32d_XMMdq, 
        Vmovmskpd_gpr32D_ymmQQ = XED_IFORM_VMOVMSKPD_GPR32d_YMMqq, 
        Vmovmskps_gpr32D_xmmDQ = XED_IFORM_VMOVMSKPS_GPR32d_XMMdq, 
        Vmovmskps_gpr32D_ymmQQ = XED_IFORM_VMOVMSKPS_GPR32d_YMMqq, 
        Vmovntdq_memDQ_xmmDQ = XED_IFORM_VMOVNTDQ_MEMdq_XMMdq, 
        Vmovntdq_memQQ_ymmQQ = XED_IFORM_VMOVNTDQ_MEMqq_YMMqq, 
        Vmovntdq_memU32_xmmU32_avx512 = XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512, 
        Vmovntdq_memU32_ymmU32_avx512 = XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512, 
        Vmovntdq_memU32_zmmU32_avx512 = XED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512, 
        Vmovntdqa_xmmDQ_memDQ = XED_IFORM_VMOVNTDQA_XMMdq_MEMdq, 
        Vmovntdqa_xmmU32_memU32_avx512 = XED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512, 
        Vmovntdqa_ymmQQ_memQQ = XED_IFORM_VMOVNTDQA_YMMqq_MEMqq, 
        Vmovntdqa_ymmU32_memU32_avx512 = XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512, 
        Vmovntdqa_zmmU32_memU32_avx512 = XED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512, 
        Vmovntpd_memDQ_xmmDQ = XED_IFORM_VMOVNTPD_MEMdq_XMMdq, 
        Vmovntpd_memF64_xmmF64_avx512 = XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512, 
        Vmovntpd_memF64_ymmF64_avx512 = XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512, 
        Vmovntpd_memF64_zmmF64_avx512 = XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512, 
        Vmovntpd_memQQ_ymmQQ = XED_IFORM_VMOVNTPD_MEMqq_YMMqq, 
        Vmovntps_memDQ_xmmDQ = XED_IFORM_VMOVNTPS_MEMdq_XMMdq, 
        Vmovntps_memF32_xmmF32_avx512 = XED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512, 
        Vmovntps_memF32_ymmF32_avx512 = XED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512, 
        Vmovntps_memF32_zmmF32_avx512 = XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512, 
        Vmovntps_memQQ_ymmQQ = XED_IFORM_VMOVNTPS_MEMqq_YMMqq, 
        Vmovq_gpr64Q_xmmQ = XED_IFORM_VMOVQ_GPR64q_XMMq, 
        Vmovq_gpr64U64_xmmU64_avx512 = XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512, 
        Vmovq_memQ_xmmQ_7e = XED_IFORM_VMOVQ_MEMq_XMMq_7E, 
        Vmovq_memQ_xmmQ_d6 = XED_IFORM_VMOVQ_MEMq_XMMq_D6, 
        Vmovq_memU64_xmmU64_avx512 = XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512, 
        Vmovq_xmmDQ_gpr64Q = XED_IFORM_VMOVQ_XMMdq_GPR64q, 
        Vmovq_xmmDQ_memQ_6e = XED_IFORM_VMOVQ_XMMdq_MEMq_6E, 
        Vmovq_xmmDQ_memQ_7e = XED_IFORM_VMOVQ_XMMdq_MEMq_7E, 
        Vmovq_xmmDQ_xmmQ_7e = XED_IFORM_VMOVQ_XMMdq_XMMq_7E, 
        Vmovq_xmmDQ_xmmQ_d6 = XED_IFORM_VMOVQ_XMMdq_XMMq_D6, 
        Vmovq_xmmU64_gpr64U64_avx512 = XED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512, 
        Vmovq_xmmU64_memU64_avx512 = XED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512, 
        Vmovq_xmmU64_xmmU64_avx512 = XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512, 
        Vmovsd_memF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512, 
        Vmovsd_memQ_xmmQ = XED_IFORM_VMOVSD_MEMq_XMMq, 
        Vmovsd_xmmDQ_memQ = XED_IFORM_VMOVSD_XMMdq_MEMq, 
        Vmovsd_xmmDQ_xmmDQ_xmmQ_10 = XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10, 
        Vmovsd_xmmDQ_xmmDQ_xmmQ_11 = XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11, 
        Vmovsd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vmovshdup_xmmDQ_memDQ = XED_IFORM_VMOVSHDUP_XMMdq_MEMdq, 
        Vmovshdup_xmmDQ_xmmDQ = XED_IFORM_VMOVSHDUP_XMMdq_XMMdq, 
        Vmovshdup_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovshdup_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vmovshdup_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovshdup_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vmovshdup_ymmQQ_memQQ = XED_IFORM_VMOVSHDUP_YMMqq_MEMqq, 
        Vmovshdup_ymmQQ_ymmQQ = XED_IFORM_VMOVSHDUP_YMMqq_YMMqq, 
        Vmovshdup_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovshdup_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vmovsldup_xmmDQ_memDQ = XED_IFORM_VMOVSLDUP_XMMdq_MEMdq, 
        Vmovsldup_xmmDQ_xmmDQ = XED_IFORM_VMOVSLDUP_XMMdq_XMMdq, 
        Vmovsldup_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovsldup_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vmovsldup_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovsldup_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vmovsldup_ymmQQ_memQQ = XED_IFORM_VMOVSLDUP_YMMqq_MEMqq, 
        Vmovsldup_ymmQQ_ymmQQ = XED_IFORM_VMOVSLDUP_YMMqq_YMMqq, 
        Vmovsldup_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovsldup_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vmovss_memD_xmmD = XED_IFORM_VMOVSS_MEMd_XMMd, 
        Vmovss_memF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512, 
        Vmovss_xmmDQ_memD = XED_IFORM_VMOVSS_XMMdq_MEMd, 
        Vmovss_xmmDQ_xmmDQ_xmmD_10 = XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10, 
        Vmovss_xmmDQ_xmmDQ_xmmD_11 = XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11, 
        Vmovss_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmovupd_memDQ_xmmDQ = XED_IFORM_VMOVUPD_MEMdq_XMMdq, 
        Vmovupd_memF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512, 
        Vmovupd_memF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512, 
        Vmovupd_memF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512, 
        Vmovupd_memQQ_ymmQQ = XED_IFORM_VMOVUPD_MEMqq_YMMqq, 
        Vmovupd_xmmDQ_memDQ = XED_IFORM_VMOVUPD_XMMdq_MEMdq, 
        Vmovupd_xmmDQ_xmmDQ_10 = XED_IFORM_VMOVUPD_XMMdq_XMMdq_10, 
        Vmovupd_xmmDQ_xmmDQ_11 = XED_IFORM_VMOVUPD_XMMdq_XMMdq_11, 
        Vmovupd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovupd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vmovupd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovupd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vmovupd_ymmQQ_memQQ = XED_IFORM_VMOVUPD_YMMqq_MEMqq, 
        Vmovupd_ymmQQ_ymmQQ_10 = XED_IFORM_VMOVUPD_YMMqq_YMMqq_10, 
        Vmovupd_ymmQQ_ymmQQ_11 = XED_IFORM_VMOVUPD_YMMqq_YMMqq_11, 
        Vmovupd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vmovupd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vmovups_memDQ_xmmDQ = XED_IFORM_VMOVUPS_MEMdq_XMMdq, 
        Vmovups_memF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512, 
        Vmovups_memF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512, 
        Vmovups_memF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512, 
        Vmovups_memQQ_ymmQQ = XED_IFORM_VMOVUPS_MEMqq_YMMqq, 
        Vmovups_xmmDQ_memDQ = XED_IFORM_VMOVUPS_XMMdq_MEMdq, 
        Vmovups_xmmDQ_xmmDQ_10 = XED_IFORM_VMOVUPS_XMMdq_XMMdq_10, 
        Vmovups_xmmDQ_xmmDQ_11 = XED_IFORM_VMOVUPS_XMMdq_XMMdq_11, 
        Vmovups_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovups_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vmovups_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovups_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vmovups_ymmQQ_memQQ = XED_IFORM_VMOVUPS_YMMqq_MEMqq, 
        Vmovups_ymmQQ_ymmQQ_10 = XED_IFORM_VMOVUPS_YMMqq_YMMqq_10, 
        Vmovups_ymmQQ_ymmQQ_11 = XED_IFORM_VMOVUPS_YMMqq_YMMqq_11, 
        Vmovups_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vmovups_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vmpsadbw_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb, 
        Vmpsadbw_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb, 
        Vmpsadbw_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb, 
        Vmpsadbw_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb, 
        Vmptrld_memQ = XED_IFORM_VMPTRLD_MEMq, 
        Vmptrst_memQ = XED_IFORM_VMPTRST_MEMq, 
        Vmread_gpr32_gpr32 = XED_IFORM_VMREAD_GPR32_GPR32, 
        Vmread_gpr64_gpr64 = XED_IFORM_VMREAD_GPR64_GPR64, 
        Vmread_memD_gpr32 = XED_IFORM_VMREAD_MEMd_GPR32, 
        Vmread_memQ_gpr64 = XED_IFORM_VMREAD_MEMq_GPR64, 
        Vmresume = XED_IFORM_VMRESUME, 
        Vmrun_oRax = XED_IFORM_VMRUN_OrAX, 
        Vmsave = XED_IFORM_VMSAVE, 
        Vmulpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq, 
        Vmulpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq, 
        Vmulpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vmulpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vmulpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vmulpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vmulpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq, 
        Vmulpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq, 
        Vmulpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vmulpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vmulps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq, 
        Vmulps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq, 
        Vmulps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vmulps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmulps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vmulps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vmulps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq, 
        Vmulps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq, 
        Vmulps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vmulps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vmulsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq, 
        Vmulsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq, 
        Vmulsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vmulsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vmulss_xmmDQ_xmmDQ_memD = XED_IFORM_VMULSS_XMMdq_XMMdq_MEMd, 
        Vmulss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd, 
        Vmulss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vmulss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vmwrite_gpr32_gpr32 = XED_IFORM_VMWRITE_GPR32_GPR32, 
        Vmwrite_gpr32_memD = XED_IFORM_VMWRITE_GPR32_MEMd, 
        Vmwrite_gpr64_gpr64 = XED_IFORM_VMWRITE_GPR64_GPR64, 
        Vmwrite_gpr64_memQ = XED_IFORM_VMWRITE_GPR64_MEMq, 
        Vmxoff = XED_IFORM_VMXOFF, 
        Vmxon_memQ = XED_IFORM_VMXON_MEMq, 
        Vorpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VORPD_XMMdq_XMMdq_MEMdq, 
        Vorpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq, 
        Vorpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VORPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vorpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VORPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vorpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VORPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vorpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VORPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vorpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VORPD_YMMqq_YMMqq_MEMqq, 
        Vorpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VORPD_YMMqq_YMMqq_YMMqq, 
        Vorpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VORPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vorpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VORPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vorps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VORPS_XMMdq_XMMdq_MEMdq, 
        Vorps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VORPS_XMMdq_XMMdq_XMMdq, 
        Vorps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VORPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vorps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VORPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vorps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VORPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vorps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VORPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vorps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VORPS_YMMqq_YMMqq_MEMqq, 
        Vorps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VORPS_YMMqq_YMMqq_YMMqq, 
        Vorps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VORPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vorps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VORPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vp4dpwssd_zmmI32_maskMSKW_zmmI16_memU32_avx512 = XED_IFORM_VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512, 
        Vp4dpwssds_zmmI32_maskMSKW_zmmI16_memU32_avx512 = XED_IFORM_VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512, 
        Vpabsb_xmmDQ_memDQ = XED_IFORM_VPABSB_XMMdq_MEMdq, 
        Vpabsb_xmmDQ_xmmDQ = XED_IFORM_VPABSB_XMMdq_XMMdq, 
        Vpabsb_xmmI8_maskMSKW_memI8_avx512 = XED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512, 
        Vpabsb_xmmI8_maskMSKW_xmmI8_avx512 = XED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512, 
        Vpabsb_ymmI8_maskMSKW_memI8_avx512 = XED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512, 
        Vpabsb_ymmI8_maskMSKW_ymmI8_avx512 = XED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512, 
        Vpabsb_ymmQQ_memQQ = XED_IFORM_VPABSB_YMMqq_MEMqq, 
        Vpabsb_ymmQQ_ymmQQ = XED_IFORM_VPABSB_YMMqq_YMMqq, 
        Vpabsb_zmmI8_maskMSKW_memI8_avx512 = XED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512, 
        Vpabsb_zmmI8_maskMSKW_zmmI8_avx512 = XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512, 
        Vpabsd_xmmDQ_memDQ = XED_IFORM_VPABSD_XMMdq_MEMdq, 
        Vpabsd_xmmDQ_xmmDQ = XED_IFORM_VPABSD_XMMdq_XMMdq, 
        Vpabsd_xmmI32_maskMSKW_memI32_avx512 = XED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512, 
        Vpabsd_xmmI32_maskMSKW_xmmI32_avx512 = XED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512, 
        Vpabsd_ymmI32_maskMSKW_memI32_avx512 = XED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512, 
        Vpabsd_ymmI32_maskMSKW_ymmI32_avx512 = XED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512, 
        Vpabsd_ymmQQ_memQQ = XED_IFORM_VPABSD_YMMqq_MEMqq, 
        Vpabsd_ymmQQ_ymmQQ = XED_IFORM_VPABSD_YMMqq_YMMqq, 
        Vpabsd_zmmI32_maskMSKW_memI32_avx512 = XED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512, 
        Vpabsd_zmmI32_maskMSKW_zmmI32_avx512 = XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512, 
        Vpabsq_xmmI64_maskMSKW_memI64_avx512 = XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512, 
        Vpabsq_xmmI64_maskMSKW_xmmI64_avx512 = XED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512, 
        Vpabsq_ymmI64_maskMSKW_memI64_avx512 = XED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512, 
        Vpabsq_ymmI64_maskMSKW_ymmI64_avx512 = XED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512, 
        Vpabsq_zmmI64_maskMSKW_memI64_avx512 = XED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512, 
        Vpabsq_zmmI64_maskMSKW_zmmI64_avx512 = XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512, 
        Vpabsw_xmmDQ_memDQ = XED_IFORM_VPABSW_XMMdq_MEMdq, 
        Vpabsw_xmmDQ_xmmDQ = XED_IFORM_VPABSW_XMMdq_XMMdq, 
        Vpabsw_xmmI16_maskMSKW_memI16_avx512 = XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512, 
        Vpabsw_xmmI16_maskMSKW_xmmI16_avx512 = XED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512, 
        Vpabsw_ymmI16_maskMSKW_memI16_avx512 = XED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512, 
        Vpabsw_ymmI16_maskMSKW_ymmI16_avx512 = XED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512, 
        Vpabsw_ymmQQ_memQQ = XED_IFORM_VPABSW_YMMqq_MEMqq, 
        Vpabsw_ymmQQ_ymmQQ = XED_IFORM_VPABSW_YMMqq_YMMqq, 
        Vpabsw_zmmI16_maskMSKW_memI16_avx512 = XED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512, 
        Vpabsw_zmmI16_maskMSKW_zmmI16_avx512 = XED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512, 
        Vpackssdw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq, 
        Vpackssdw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq, 
        Vpackssdw_xmmI16_maskMSKW_xmmI32_memI32_avx512 = XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512, 
        Vpackssdw_xmmI16_maskMSKW_xmmI32_xmmI32_avx512 = XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512, 
        Vpackssdw_ymmI16_maskMSKW_ymmI32_memI32_avx512 = XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512, 
        Vpackssdw_ymmI16_maskMSKW_ymmI32_ymmI32_avx512 = XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512, 
        Vpackssdw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq, 
        Vpackssdw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq, 
        Vpackssdw_zmmI16_maskMSKW_zmmI32_memI32_avx512 = XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512, 
        Vpackssdw_zmmI16_maskMSKW_zmmI32_zmmI32_avx512 = XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512, 
        Vpacksswb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq, 
        Vpacksswb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq, 
        Vpacksswb_xmmI8_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpacksswb_xmmI8_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpacksswb_ymmI8_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpacksswb_ymmI8_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpacksswb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq, 
        Vpacksswb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq, 
        Vpacksswb_zmmI8_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpacksswb_zmmI8_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpackusdw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq, 
        Vpackusdw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq, 
        Vpackusdw_xmmU16_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpackusdw_xmmU16_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpackusdw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq, 
        Vpackusdw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq, 
        Vpackusdw_ymmU16_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpackusdw_ymmU16_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpackusdw_zmmU16_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpackusdw_zmmU16_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpackuswb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq, 
        Vpackuswb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq, 
        Vpackuswb_xmmU8_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpackuswb_xmmU8_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpackuswb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq, 
        Vpackuswb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq, 
        Vpackuswb_ymmU8_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpackuswb_ymmU8_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpackuswb_zmmU8_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpackuswb_zmmU8_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpaddb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq, 
        Vpaddb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq, 
        Vpaddb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpaddb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpaddb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq, 
        Vpaddb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq, 
        Vpaddb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpaddb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpaddb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpaddb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpaddd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq, 
        Vpaddd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq, 
        Vpaddd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpaddd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpaddd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq, 
        Vpaddd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq, 
        Vpaddd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpaddd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpaddd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpaddd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpaddq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq, 
        Vpaddq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq, 
        Vpaddq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpaddq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpaddq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq, 
        Vpaddq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq, 
        Vpaddq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpaddq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpaddq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpaddq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpaddsb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq, 
        Vpaddsb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq, 
        Vpaddsb_xmmI8_maskMSKW_xmmI8_memI8_avx512 = XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512, 
        Vpaddsb_xmmI8_maskMSKW_xmmI8_xmmI8_avx512 = XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512, 
        Vpaddsb_ymmI8_maskMSKW_ymmI8_memI8_avx512 = XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512, 
        Vpaddsb_ymmI8_maskMSKW_ymmI8_ymmI8_avx512 = XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512, 
        Vpaddsb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq, 
        Vpaddsb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq, 
        Vpaddsb_zmmI8_maskMSKW_zmmI8_memI8_avx512 = XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512, 
        Vpaddsb_zmmI8_maskMSKW_zmmI8_zmmI8_avx512 = XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512, 
        Vpaddsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq, 
        Vpaddsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq, 
        Vpaddsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpaddsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpaddsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpaddsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpaddsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq, 
        Vpaddsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq, 
        Vpaddsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpaddsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpaddusb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq, 
        Vpaddusb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq, 
        Vpaddusb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpaddusb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpaddusb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq, 
        Vpaddusb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq, 
        Vpaddusb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpaddusb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpaddusb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpaddusb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpaddusw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq, 
        Vpaddusw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq, 
        Vpaddusw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpaddusw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpaddusw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq, 
        Vpaddusw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq, 
        Vpaddusw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpaddusw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpaddusw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpaddusw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpaddw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq, 
        Vpaddw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq, 
        Vpaddw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpaddw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpaddw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq, 
        Vpaddw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq, 
        Vpaddw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpaddw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpaddw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpaddw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpalignr_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpalignr_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpalignr_xmmU8_maskMSKW_xmmU8_memU8_imm8_avx512 = XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512, 
        Vpalignr_xmmU8_maskMSKW_xmmU8_xmmU8_imm8_avx512 = XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512, 
        Vpalignr_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb, 
        Vpalignr_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpalignr_ymmU8_maskMSKW_ymmU8_memU8_imm8_avx512 = XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512, 
        Vpalignr_ymmU8_maskMSKW_ymmU8_ymmU8_imm8_avx512 = XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512, 
        Vpalignr_zmmU8_maskMSKW_zmmU8_memU8_imm8_avx512 = XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512, 
        Vpalignr_zmmU8_maskMSKW_zmmU8_zmmU8_imm8_avx512 = XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512, 
        Vpand_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPAND_XMMdq_XMMdq_MEMdq, 
        Vpand_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq, 
        Vpand_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPAND_YMMqq_YMMqq_MEMqq, 
        Vpand_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq, 
        Vpandd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpandd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpandd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpandd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpandd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpandd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpandn_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq, 
        Vpandn_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq, 
        Vpandn_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq, 
        Vpandn_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq, 
        Vpandnd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpandnd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpandnd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpandnd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpandnd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpandnd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpandnq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpandnq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpandnq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpandnq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpandnq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpandnq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpandq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpandq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpandq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpandq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpandq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpandq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpavgb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq, 
        Vpavgb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq, 
        Vpavgb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpavgb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpavgb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq, 
        Vpavgb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq, 
        Vpavgb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpavgb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpavgb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpavgb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpavgw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq, 
        Vpavgw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq, 
        Vpavgw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpavgw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpavgw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq, 
        Vpavgw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq, 
        Vpavgw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpavgw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpavgw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpavgw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpblendd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpblendd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpblendd_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb, 
        Vpblendd_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpblendmb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpblendmb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpblendmb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpblendmb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpblendmb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpblendmb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpblendmd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpblendmd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpblendmd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpblendmd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpblendmd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpblendmd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpblendmq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpblendmq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpblendmq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpblendmq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpblendmq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpblendmq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpblendmw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpblendmw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpblendmw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpblendmw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpblendmw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpblendmw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpblendvb_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpblendvb_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpblendvb_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vpblendvb_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vpblendw_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpblendw_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpblendw_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb, 
        Vpblendw_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpbroadcastb_xmmDQ_memB = XED_IFORM_VPBROADCASTB_XMMdq_MEMb, 
        Vpbroadcastb_xmmDQ_xmmB = XED_IFORM_VPBROADCASTB_XMMdq_XMMb, 
        Vpbroadcastb_xmmU8_maskMSKW_gpr32U8_avx512 = XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512, 
        Vpbroadcastb_xmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512, 
        Vpbroadcastb_xmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512, 
        Vpbroadcastb_ymmQQ_memB = XED_IFORM_VPBROADCASTB_YMMqq_MEMb, 
        Vpbroadcastb_ymmQQ_xmmB = XED_IFORM_VPBROADCASTB_YMMqq_XMMb, 
        Vpbroadcastb_ymmU8_maskMSKW_gpr32U8_avx512 = XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512, 
        Vpbroadcastb_ymmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512, 
        Vpbroadcastb_ymmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512, 
        Vpbroadcastb_zmmU8_maskMSKW_gpr32U8_avx512 = XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512, 
        Vpbroadcastb_zmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512, 
        Vpbroadcastb_zmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512, 
        Vpbroadcastd_xmmDQ_memD = XED_IFORM_VPBROADCASTD_XMMdq_MEMd, 
        Vpbroadcastd_xmmDQ_xmmD = XED_IFORM_VPBROADCASTD_XMMdq_XMMd, 
        Vpbroadcastd_xmmU32_maskMSKW_gpr32U32_avx512 = XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512, 
        Vpbroadcastd_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vpbroadcastd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vpbroadcastd_ymmQQ_memD = XED_IFORM_VPBROADCASTD_YMMqq_MEMd, 
        Vpbroadcastd_ymmQQ_xmmD = XED_IFORM_VPBROADCASTD_YMMqq_XMMd, 
        Vpbroadcastd_ymmU32_maskMSKW_gpr32U32_avx512 = XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512, 
        Vpbroadcastd_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vpbroadcastd_ymmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512, 
        Vpbroadcastd_zmmU32_maskMSKW_gpr32U32_avx512 = XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512, 
        Vpbroadcastd_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vpbroadcastd_zmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512, 
        Vpbroadcastmb2q_xmmU64_maskU64_avx512 = XED_IFORM_VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512, 
        Vpbroadcastmb2q_ymmU64_maskU64_avx512 = XED_IFORM_VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512, 
        Vpbroadcastmb2q_zmmU64_maskU64_avx512cd = XED_IFORM_VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD, 
        Vpbroadcastmw2d_xmmU32_maskU32_avx512 = XED_IFORM_VPBROADCASTMW2D_XMMu32_MASKu32_AVX512, 
        Vpbroadcastmw2d_ymmU32_maskU32_avx512 = XED_IFORM_VPBROADCASTMW2D_YMMu32_MASKu32_AVX512, 
        Vpbroadcastmw2d_zmmU32_maskU32_avx512cd = XED_IFORM_VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD, 
        Vpbroadcastq_xmmDQ_memQ = XED_IFORM_VPBROADCASTQ_XMMdq_MEMq, 
        Vpbroadcastq_xmmDQ_xmmQ = XED_IFORM_VPBROADCASTQ_XMMdq_XMMq, 
        Vpbroadcastq_xmmU64_maskMSKW_gpr64U64_avx512 = XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512, 
        Vpbroadcastq_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vpbroadcastq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vpbroadcastq_ymmQQ_memQ = XED_IFORM_VPBROADCASTQ_YMMqq_MEMq, 
        Vpbroadcastq_ymmQQ_xmmQ = XED_IFORM_VPBROADCASTQ_YMMqq_XMMq, 
        Vpbroadcastq_ymmU64_maskMSKW_gpr64U64_avx512 = XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512, 
        Vpbroadcastq_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vpbroadcastq_ymmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512, 
        Vpbroadcastq_zmmU64_maskMSKW_gpr64U64_avx512 = XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512, 
        Vpbroadcastq_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vpbroadcastq_zmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512, 
        Vpbroadcastw_xmmDQ_memW = XED_IFORM_VPBROADCASTW_XMMdq_MEMw, 
        Vpbroadcastw_xmmDQ_xmmW = XED_IFORM_VPBROADCASTW_XMMdq_XMMw, 
        Vpbroadcastw_xmmU16_maskMSKW_gpr32U16_avx512 = XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512, 
        Vpbroadcastw_xmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512, 
        Vpbroadcastw_xmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512, 
        Vpbroadcastw_ymmQQ_memW = XED_IFORM_VPBROADCASTW_YMMqq_MEMw, 
        Vpbroadcastw_ymmQQ_xmmW = XED_IFORM_VPBROADCASTW_YMMqq_XMMw, 
        Vpbroadcastw_ymmU16_maskMSKW_gpr32U16_avx512 = XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512, 
        Vpbroadcastw_ymmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512, 
        Vpbroadcastw_ymmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512, 
        Vpbroadcastw_zmmU16_maskMSKW_gpr32U16_avx512 = XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512, 
        Vpbroadcastw_zmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512, 
        Vpbroadcastw_zmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512, 
        Vpclmulqdq_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpclmulqdq_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpclmulqdq_xmmU128_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512, 
        Vpclmulqdq_xmmU128_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512, 
        Vpclmulqdq_ymmU128_ymmU64_memU64_imm8 = XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8, 
        Vpclmulqdq_ymmU128_ymmU64_memU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512, 
        Vpclmulqdq_ymmU128_ymmU64_ymmU64_imm8 = XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8, 
        Vpclmulqdq_ymmU128_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512, 
        Vpclmulqdq_zmmU128_zmmU64_memU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512, 
        Vpclmulqdq_zmmU128_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vpcmov_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpcmov_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vpcmov_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpcmov_ymmQQ_ymmQQ_memQQ_ymmQQ = XED_IFORM_VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq, 
        Vpcmov_ymmQQ_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq, 
        Vpcmov_ymmQQ_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq, 
        Vpcmpb_maskMSKW_maskMSKW_xmmI8_memI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512, 
        Vpcmpb_maskMSKW_maskMSKW_xmmI8_xmmI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512, 
        Vpcmpb_maskMSKW_maskMSKW_ymmI8_memI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512, 
        Vpcmpb_maskMSKW_maskMSKW_ymmI8_ymmI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512, 
        Vpcmpb_maskMSKW_maskMSKW_zmmI8_memI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512, 
        Vpcmpb_maskMSKW_maskMSKW_zmmI8_zmmI8_imm8_avx512 = XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_xmmI32_memI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_xmmI32_xmmI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_ymmI32_memI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_ymmI32_ymmI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_zmmI32_memI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512, 
        Vpcmpd_maskMSKW_maskMSKW_zmmI32_zmmI32_imm8_avx512 = XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpcmpeqb_maskMSKW_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpcmpeqb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq, 
        Vpcmpeqb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq, 
        Vpcmpeqb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq, 
        Vpcmpeqb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq, 
        Vpcmpeqd_maskMSKW_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpcmpeqd_maskMSKW_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpcmpeqd_maskMSKW_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpcmpeqd_maskMSKW_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpcmpeqd_maskMSKW_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpcmpeqd_maskMSKW_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpcmpeqd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq, 
        Vpcmpeqd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq, 
        Vpcmpeqd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq, 
        Vpcmpeqd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq, 
        Vpcmpeqq_maskMSKW_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpcmpeqq_maskMSKW_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpcmpeqq_maskMSKW_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpcmpeqq_maskMSKW_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpcmpeqq_maskMSKW_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpcmpeqq_maskMSKW_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpcmpeqq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq, 
        Vpcmpeqq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq, 
        Vpcmpeqq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq, 
        Vpcmpeqq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq, 
        Vpcmpeqw_maskMSKW_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpcmpeqw_maskMSKW_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpcmpeqw_maskMSKW_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpcmpeqw_maskMSKW_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpcmpeqw_maskMSKW_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpcmpeqw_maskMSKW_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpcmpeqw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq, 
        Vpcmpeqw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq, 
        Vpcmpeqw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq, 
        Vpcmpeqw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq, 
        Vpcmpestri_xmmDQ_memDQ_immB = XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb, 
        Vpcmpestri_xmmDQ_xmmDQ_immB = XED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb, 
        Vpcmpestrm_xmmDQ_memDQ_immB = XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb, 
        Vpcmpestrm_xmmDQ_xmmDQ_immB = XED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb, 
        Vpcmpgtb_maskMSKW_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpcmpgtb_maskMSKW_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpcmpgtb_maskMSKW_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpcmpgtb_maskMSKW_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpcmpgtb_maskMSKW_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpcmpgtb_maskMSKW_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpcmpgtb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq, 
        Vpcmpgtb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq, 
        Vpcmpgtb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq, 
        Vpcmpgtb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq, 
        Vpcmpgtd_maskMSKW_maskMSKW_xmmI32_memI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512, 
        Vpcmpgtd_maskMSKW_maskMSKW_xmmI32_xmmI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512, 
        Vpcmpgtd_maskMSKW_maskMSKW_ymmI32_memI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512, 
        Vpcmpgtd_maskMSKW_maskMSKW_ymmI32_ymmI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512, 
        Vpcmpgtd_maskMSKW_maskMSKW_zmmI32_memI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512, 
        Vpcmpgtd_maskMSKW_maskMSKW_zmmI32_zmmI32_avx512 = XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512, 
        Vpcmpgtd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq, 
        Vpcmpgtd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq, 
        Vpcmpgtd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq, 
        Vpcmpgtd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq, 
        Vpcmpgtq_maskMSKW_maskMSKW_xmmI64_memI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512, 
        Vpcmpgtq_maskMSKW_maskMSKW_xmmI64_xmmI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512, 
        Vpcmpgtq_maskMSKW_maskMSKW_ymmI64_memI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512, 
        Vpcmpgtq_maskMSKW_maskMSKW_ymmI64_ymmI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512, 
        Vpcmpgtq_maskMSKW_maskMSKW_zmmI64_memI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512, 
        Vpcmpgtq_maskMSKW_maskMSKW_zmmI64_zmmI64_avx512 = XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512, 
        Vpcmpgtq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq, 
        Vpcmpgtq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq, 
        Vpcmpgtq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq, 
        Vpcmpgtq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq, 
        Vpcmpgtw_maskMSKW_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpcmpgtw_maskMSKW_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpcmpgtw_maskMSKW_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpcmpgtw_maskMSKW_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpcmpgtw_maskMSKW_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpcmpgtw_maskMSKW_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpcmpgtw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq, 
        Vpcmpgtw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq, 
        Vpcmpgtw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq, 
        Vpcmpgtw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq, 
        Vpcmpistri_xmmDQ_memDQ_immB = XED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb, 
        Vpcmpistri_xmmDQ_xmmDQ_immB = XED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb, 
        Vpcmpistrm_xmmDQ_memDQ_immB = XED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb, 
        Vpcmpistrm_xmmDQ_xmmDQ_immB = XED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb, 
        Vpcmpq_maskMSKW_maskMSKW_xmmI64_memI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512, 
        Vpcmpq_maskMSKW_maskMSKW_xmmI64_xmmI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512, 
        Vpcmpq_maskMSKW_maskMSKW_ymmI64_memI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512, 
        Vpcmpq_maskMSKW_maskMSKW_ymmI64_ymmI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512, 
        Vpcmpq_maskMSKW_maskMSKW_zmmI64_memI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512, 
        Vpcmpq_maskMSKW_maskMSKW_zmmI64_zmmI64_imm8_avx512 = XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_xmmU8_memU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_xmmU8_xmmU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_ymmU8_memU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_ymmU8_ymmU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_zmmU8_memU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512, 
        Vpcmpub_maskMSKW_maskMSKW_zmmU8_zmmU8_imm8_avx512 = XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_xmmU32_memU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_xmmU32_xmmU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vpcmpud_maskMSKW_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vpcmpuq_maskMSKW_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_xmmU16_memU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_xmmU16_xmmU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_ymmU16_memU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_ymmU16_ymmU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_zmmU16_memU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512, 
        Vpcmpuw_maskMSKW_maskMSKW_zmmU16_zmmU16_imm8_avx512 = XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_xmmI16_memI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_xmmI16_xmmI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_ymmI16_memI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_ymmI16_ymmI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_zmmI16_memI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512, 
        Vpcmpw_maskMSKW_maskMSKW_zmmI16_zmmI16_imm8_avx512 = XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512, 
        Vpcomb_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMB_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomb_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMB_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcompressb_memU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512, 
        Vpcompressb_memU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512, 
        Vpcompressb_memU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512, 
        Vpcompressb_xmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512, 
        Vpcompressb_ymmU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512, 
        Vpcompressb_zmmU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512, 
        Vpcompressd_memU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512, 
        Vpcompressd_memU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512, 
        Vpcompressd_memU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512, 
        Vpcompressd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vpcompressd_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vpcompressd_zmmU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512, 
        Vpcompressq_memU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512, 
        Vpcompressq_memU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512, 
        Vpcompressq_memU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512, 
        Vpcompressq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vpcompressq_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vpcompressq_zmmU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512, 
        Vpcompressw_memU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512, 
        Vpcompressw_memU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512, 
        Vpcompressw_memU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512, 
        Vpcompressw_xmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512, 
        Vpcompressw_ymmU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512, 
        Vpcompressw_zmmU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512, 
        Vpcomq_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomq_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomub_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomub_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomud_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomud_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomuq_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomuq_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomuw_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomuw_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpcomw_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPCOMW_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpcomw_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPCOMW_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpconflictd_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vpconflictd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vpconflictd_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vpconflictd_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vpconflictd_zmmU32_maskMSKW_memU32_avx512cd = XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD, 
        Vpconflictd_zmmU32_maskMSKW_zmmU32_avx512cd = XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD, 
        Vpconflictq_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vpconflictq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vpconflictq_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vpconflictq_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vpconflictq_zmmU64_maskMSKW_memU64_avx512cd = XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD, 
        Vpconflictq_zmmU64_maskMSKW_zmmU64_avx512cd = XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD, 
        Vpdpbusd_xmmI32_maskMSKW_xmmU8_memU32_avx512 = XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512, 
        Vpdpbusd_xmmI32_maskMSKW_xmmU8_xmmU32_avx512 = XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512, 
        Vpdpbusd_ymmI32_maskMSKW_ymmU8_memU32_avx512 = XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512, 
        Vpdpbusd_ymmI32_maskMSKW_ymmU8_ymmU32_avx512 = XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512, 
        Vpdpbusd_zmmI32_maskMSKW_zmmU8_memU32_avx512 = XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512, 
        Vpdpbusd_zmmI32_maskMSKW_zmmU8_zmmU32_avx512 = XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512, 
        Vpdpbusds_xmmI32_maskMSKW_xmmU8_memU32_avx512 = XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512, 
        Vpdpbusds_xmmI32_maskMSKW_xmmU8_xmmU32_avx512 = XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512, 
        Vpdpbusds_ymmI32_maskMSKW_ymmU8_memU32_avx512 = XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512, 
        Vpdpbusds_ymmI32_maskMSKW_ymmU8_ymmU32_avx512 = XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512, 
        Vpdpbusds_zmmI32_maskMSKW_zmmU8_memU32_avx512 = XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512, 
        Vpdpbusds_zmmI32_maskMSKW_zmmU8_zmmU32_avx512 = XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512, 
        Vpdpwssd_xmmI32_maskMSKW_xmmI16_memU32_avx512 = XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512, 
        Vpdpwssd_xmmI32_maskMSKW_xmmI16_xmmU32_avx512 = XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512, 
        Vpdpwssd_ymmI32_maskMSKW_ymmI16_memU32_avx512 = XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512, 
        Vpdpwssd_ymmI32_maskMSKW_ymmI16_ymmU32_avx512 = XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512, 
        Vpdpwssd_zmmI32_maskMSKW_zmmI16_memU32_avx512 = XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512, 
        Vpdpwssd_zmmI32_maskMSKW_zmmI16_zmmU32_avx512 = XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512, 
        Vpdpwssds_xmmI32_maskMSKW_xmmI16_memU32_avx512 = XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512, 
        Vpdpwssds_xmmI32_maskMSKW_xmmI16_xmmU32_avx512 = XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512, 
        Vpdpwssds_ymmI32_maskMSKW_ymmI16_memU32_avx512 = XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512, 
        Vpdpwssds_ymmI32_maskMSKW_ymmI16_ymmU32_avx512 = XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512, 
        Vpdpwssds_zmmI32_maskMSKW_zmmI16_memU32_avx512 = XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512, 
        Vpdpwssds_zmmI32_maskMSKW_zmmI16_zmmU32_avx512 = XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512, 
        Vperm2f128_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb, 
        Vperm2f128_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb, 
        Vperm2i128_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb, 
        Vperm2i128_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpermb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpermb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpermb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpermb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpermb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpermb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpermd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq, 
        Vpermd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq, 
        Vpermd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpermd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpermd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpermd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpermi2b_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpermi2b_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpermi2b_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpermi2b_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpermi2b_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpermi2b_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpermi2d_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpermi2d_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpermi2d_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpermi2d_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpermi2d_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpermi2d_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpermi2pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vpermi2pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vpermi2pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vpermi2pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vpermi2pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vpermi2pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vpermi2ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vpermi2ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vpermi2ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vpermi2ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vpermi2ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vpermi2ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vpermi2q_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpermi2q_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpermi2q_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpermi2q_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpermi2q_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpermi2q_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpermi2w_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpermi2w_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpermi2w_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpermi2w_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpermi2w_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpermi2w_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpermil2pd_xmmDQ_xmmDQ_memDQ_xmmDQ_immB = XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb, 
        Vpermil2pd_xmmDQ_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpermil2pd_xmmDQ_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpermil2pd_ymmQQ_ymmQQ_memQQ_ymmQQ_immB = XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb, 
        Vpermil2pd_ymmQQ_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb, 
        Vpermil2pd_ymmQQ_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpermil2ps_xmmDQ_xmmDQ_memDQ_xmmDQ_immB = XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb, 
        Vpermil2ps_xmmDQ_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb, 
        Vpermil2ps_xmmDQ_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb, 
        Vpermil2ps_ymmQQ_ymmQQ_memQQ_ymmQQ_immB = XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb, 
        Vpermil2ps_ymmQQ_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb, 
        Vpermil2ps_ymmQQ_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb, 
        Vpermilpd_xmmDQ_memDQ_immB = XED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb, 
        Vpermilpd_xmmDQ_xmmDQ_immB = XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb, 
        Vpermilpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq, 
        Vpermilpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq, 
        Vpermilpd_xmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vpermilpd_xmmF64_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512, 
        Vpermilpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vpermilpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vpermilpd_ymmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vpermilpd_ymmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vpermilpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vpermilpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vpermilpd_ymmQQ_memQQ_immB = XED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb, 
        Vpermilpd_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb, 
        Vpermilpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq, 
        Vpermilpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq, 
        Vpermilpd_zmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vpermilpd_zmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vpermilpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vpermilpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vpermilps_xmmDQ_memDQ_immB = XED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb, 
        Vpermilps_xmmDQ_xmmDQ_immB = XED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb, 
        Vpermilps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq, 
        Vpermilps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq, 
        Vpermilps_xmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vpermilps_xmmF32_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512, 
        Vpermilps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vpermilps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vpermilps_ymmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vpermilps_ymmF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vpermilps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vpermilps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vpermilps_ymmQQ_memQQ_immB = XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb, 
        Vpermilps_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb, 
        Vpermilps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq, 
        Vpermilps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq, 
        Vpermilps_zmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vpermilps_zmmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vpermilps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vpermilps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vpermpd_ymmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vpermpd_ymmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vpermpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vpermpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vpermpd_ymmQQ_memQQ_immB = XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb, 
        Vpermpd_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb, 
        Vpermpd_zmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vpermpd_zmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vpermpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vpermpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vpermps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vpermps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vpermps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq, 
        Vpermps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq, 
        Vpermps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vpermps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vpermq_ymmQQ_memQQ_immB = XED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb, 
        Vpermq_ymmQQ_ymmQQ_immB = XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb, 
        Vpermq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpermq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vpermq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpermq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpermq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpermq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vpermq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpermq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpermt2b_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpermt2b_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpermt2b_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpermt2b_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpermt2b_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpermt2b_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpermt2d_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpermt2d_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpermt2d_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpermt2d_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpermt2d_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpermt2d_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpermt2pd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vpermt2pd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vpermt2pd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vpermt2pd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vpermt2pd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vpermt2pd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vpermt2ps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vpermt2ps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vpermt2ps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vpermt2ps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vpermt2ps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vpermt2ps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vpermt2q_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpermt2q_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpermt2q_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpermt2q_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpermt2q_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpermt2q_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpermt2w_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpermt2w_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpermt2w_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpermt2w_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpermt2w_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpermt2w_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpermw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpermw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpermw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpermw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpermw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpermw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpexpandb_xmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512, 
        Vpexpandb_xmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512, 
        Vpexpandb_ymmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512, 
        Vpexpandb_ymmU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512, 
        Vpexpandb_zmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512, 
        Vpexpandb_zmmU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512, 
        Vpexpandd_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vpexpandd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vpexpandd_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vpexpandd_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vpexpandd_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vpexpandd_zmmU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512, 
        Vpexpandq_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vpexpandq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vpexpandq_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vpexpandq_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vpexpandq_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vpexpandq_zmmU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512, 
        Vpexpandw_xmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512, 
        Vpexpandw_xmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512, 
        Vpexpandw_ymmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512, 
        Vpexpandw_ymmU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512, 
        Vpexpandw_zmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512, 
        Vpexpandw_zmmU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512, 
        Vpextrb_gpr32D_xmmDQ_immB = XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb, 
        Vpextrb_gpr32U8_xmmU8_imm8_avx512 = XED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512, 
        Vpextrb_memB_xmmDQ_immB = XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb, 
        Vpextrb_memU8_xmmU8_imm8_avx512 = XED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512, 
        Vpextrd_gpr32D_xmmDQ_immB = XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb, 
        Vpextrd_gpr32U32_xmmU32_imm8_avx512 = XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512, 
        Vpextrd_memD_xmmDQ_immB = XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb, 
        Vpextrd_memU32_xmmU32_imm8_avx512 = XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512, 
        Vpextrq_gpr64Q_xmmDQ_immB = XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb, 
        Vpextrq_gpr64U64_xmmU64_imm8_avx512 = XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512, 
        Vpextrq_memQ_xmmDQ_immB = XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb, 
        Vpextrq_memU64_xmmU64_imm8_avx512 = XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512, 
        Vpextrw_gpr32D_xmmDQ_immB_15 = XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15, 
        Vpextrw_gpr32D_xmmDQ_immB_c5 = XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5, 
        Vpextrw_gpr32U16_xmmU16_imm8_avx512 = XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512, 
        Vpextrw_memU16_xmmU16_imm8_avx512 = XED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512, 
        Vpextrw_memW_xmmDQ_immB = XED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb, 
        Vpgatherdd_xmmU32_maskMSKW_memU32_avx512_vl128 = XED_IFORM_VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128, 
        Vpgatherdd_xmmU32_memDQ_xmmI32_vl128 = XED_IFORM_VPGATHERDD_XMMu32_MEMdq_XMMi32_VL128, 
        Vpgatherdd_ymmU32_maskMSKW_memU32_avx512_vl256 = XED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256, 
        Vpgatherdd_ymmU32_memQQ_ymmI32_vl256 = XED_IFORM_VPGATHERDD_YMMu32_MEMqq_YMMi32_VL256, 
        Vpgatherdd_zmmU32_maskMSKW_memU32_avx512_vl512 = XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512, 
        Vpgatherdq_xmmU64_maskMSKW_memU64_avx512_vl128 = XED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128, 
        Vpgatherdq_xmmU64_memDQ_xmmI64_vl128 = XED_IFORM_VPGATHERDQ_XMMu64_MEMdq_XMMi64_VL128, 
        Vpgatherdq_ymmU64_maskMSKW_memU64_avx512_vl256 = XED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256, 
        Vpgatherdq_ymmU64_memQQ_ymmI64_vl256 = XED_IFORM_VPGATHERDQ_YMMu64_MEMqq_YMMi64_VL256, 
        Vpgatherdq_zmmU64_maskMSKW_memU64_avx512_vl512 = XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512, 
        Vpgatherqd_xmmU32_maskMSKW_memU32_avx512_vl128 = XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128, 
        Vpgatherqd_xmmU32_maskMSKW_memU32_avx512_vl256 = XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256, 
        Vpgatherqd_xmmU32_memDQ_xmmI32_vl256 = XED_IFORM_VPGATHERQD_XMMu32_MEMdq_XMMi32_VL256, 
        Vpgatherqd_xmmU32_memQ_xmmI32_vl128 = XED_IFORM_VPGATHERQD_XMMu32_MEMq_XMMi32_VL128, 
        Vpgatherqd_ymmU32_maskMSKW_memU32_avx512_vl512 = XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512, 
        Vpgatherqq_xmmU64_maskMSKW_memU64_avx512_vl128 = XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128, 
        Vpgatherqq_xmmU64_memDQ_xmmI64_vl128 = XED_IFORM_VPGATHERQQ_XMMu64_MEMdq_XMMi64_VL128, 
        Vpgatherqq_ymmU64_maskMSKW_memU64_avx512_vl256 = XED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256, 
        Vpgatherqq_ymmU64_memQQ_ymmI64_vl256 = XED_IFORM_VPGATHERQQ_YMMu64_MEMqq_YMMi64_VL256, 
        Vpgatherqq_zmmU64_maskMSKW_memU64_avx512_vl512 = XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512, 
        Vphaddbd_xmmDQ_memDQ = XED_IFORM_VPHADDBD_XMMdq_MEMdq, 
        Vphaddbd_xmmDQ_xmmDQ = XED_IFORM_VPHADDBD_XMMdq_XMMdq, 
        Vphaddbq_xmmDQ_memDQ = XED_IFORM_VPHADDBQ_XMMdq_MEMdq, 
        Vphaddbq_xmmDQ_xmmDQ = XED_IFORM_VPHADDBQ_XMMdq_XMMdq, 
        Vphaddbw_xmmDQ_memDQ = XED_IFORM_VPHADDBW_XMMdq_MEMdq, 
        Vphaddbw_xmmDQ_xmmDQ = XED_IFORM_VPHADDBW_XMMdq_XMMdq, 
        Vphaddd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq, 
        Vphaddd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq, 
        Vphaddd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq, 
        Vphaddd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq, 
        Vphadddq_xmmDQ_memDQ = XED_IFORM_VPHADDDQ_XMMdq_MEMdq, 
        Vphadddq_xmmDQ_xmmDQ = XED_IFORM_VPHADDDQ_XMMdq_XMMdq, 
        Vphaddsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq, 
        Vphaddsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq, 
        Vphaddsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq, 
        Vphaddsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq, 
        Vphaddubd_xmmDQ_memDQ = XED_IFORM_VPHADDUBD_XMMdq_MEMdq, 
        Vphaddubd_xmmDQ_xmmDQ = XED_IFORM_VPHADDUBD_XMMdq_XMMdq, 
        Vphaddubq_xmmDQ_memDQ = XED_IFORM_VPHADDUBQ_XMMdq_MEMdq, 
        Vphaddubq_xmmDQ_xmmDQ = XED_IFORM_VPHADDUBQ_XMMdq_XMMdq, 
        Vphaddubw_xmmDQ_memDQ = XED_IFORM_VPHADDUBW_XMMdq_MEMdq, 
        Vphaddubw_xmmDQ_xmmDQ = XED_IFORM_VPHADDUBW_XMMdq_XMMdq, 
        Vphaddudq_xmmDQ_memDQ = XED_IFORM_VPHADDUDQ_XMMdq_MEMdq, 
        Vphaddudq_xmmDQ_xmmDQ = XED_IFORM_VPHADDUDQ_XMMdq_XMMdq, 
        Vphadduwd_xmmDQ_memDQ = XED_IFORM_VPHADDUWD_XMMdq_MEMdq, 
        Vphadduwd_xmmDQ_xmmDQ = XED_IFORM_VPHADDUWD_XMMdq_XMMdq, 
        Vphadduwq_xmmDQ_memDQ = XED_IFORM_VPHADDUWQ_XMMdq_MEMdq, 
        Vphadduwq_xmmDQ_xmmDQ = XED_IFORM_VPHADDUWQ_XMMdq_XMMdq, 
        Vphaddw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq, 
        Vphaddw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq, 
        Vphaddw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq, 
        Vphaddw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq, 
        Vphaddwd_xmmDQ_memDQ = XED_IFORM_VPHADDWD_XMMdq_MEMdq, 
        Vphaddwd_xmmDQ_xmmDQ = XED_IFORM_VPHADDWD_XMMdq_XMMdq, 
        Vphaddwq_xmmDQ_memDQ = XED_IFORM_VPHADDWQ_XMMdq_MEMdq, 
        Vphaddwq_xmmDQ_xmmDQ = XED_IFORM_VPHADDWQ_XMMdq_XMMdq, 
        Vphminposuw_xmmDQ_memDQ = XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq, 
        Vphminposuw_xmmDQ_xmmDQ = XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq, 
        Vphsubbw_xmmDQ_memDQ = XED_IFORM_VPHSUBBW_XMMdq_MEMdq, 
        Vphsubbw_xmmDQ_xmmDQ = XED_IFORM_VPHSUBBW_XMMdq_XMMdq, 
        Vphsubd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq, 
        Vphsubd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq, 
        Vphsubd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq, 
        Vphsubd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq, 
        Vphsubdq_xmmDQ_memDQ = XED_IFORM_VPHSUBDQ_XMMdq_MEMdq, 
        Vphsubdq_xmmDQ_xmmDQ = XED_IFORM_VPHSUBDQ_XMMdq_XMMdq, 
        Vphsubsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq, 
        Vphsubsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq, 
        Vphsubsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq, 
        Vphsubsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq, 
        Vphsubw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq, 
        Vphsubw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq, 
        Vphsubw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq, 
        Vphsubw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq, 
        Vphsubwd_xmmDQ_memDQ = XED_IFORM_VPHSUBWD_XMMdq_MEMdq, 
        Vphsubwd_xmmDQ_xmmDQ = XED_IFORM_VPHSUBWD_XMMdq_XMMdq, 
        Vpinsrb_xmmDQ_xmmDQ_gpr32D_immB = XED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb, 
        Vpinsrb_xmmDQ_xmmDQ_memB_immB = XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb, 
        Vpinsrb_xmmU8_xmmU8_gpr32U8_imm8_avx512 = XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512, 
        Vpinsrb_xmmU8_xmmU8_memU8_imm8_avx512 = XED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512, 
        Vpinsrd_xmmDQ_xmmDQ_gpr32D_immB = XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb, 
        Vpinsrd_xmmDQ_xmmDQ_memD_immB = XED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb, 
        Vpinsrd_xmmU32_xmmU32_gpr32U32_imm8_avx512 = XED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512, 
        Vpinsrd_xmmU32_xmmU32_memU32_imm8_avx512 = XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512, 
        Vpinsrq_xmmDQ_xmmDQ_gpr64Q_immB = XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb, 
        Vpinsrq_xmmDQ_xmmDQ_memQ_immB = XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb, 
        Vpinsrq_xmmU64_xmmU64_gpr64U64_imm8_avx512 = XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512, 
        Vpinsrq_xmmU64_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512, 
        Vpinsrw_xmmDQ_xmmDQ_gpr32D_immB = XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb, 
        Vpinsrw_xmmDQ_xmmDQ_memW_immB = XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb, 
        Vpinsrw_xmmU16_xmmU16_gpr32U16_imm8_avx512 = XED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512, 
        Vpinsrw_xmmU16_xmmU16_memU16_imm8_avx512 = XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512, 
        Vplzcntd_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vplzcntd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vplzcntd_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vplzcntd_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vplzcntd_zmmU32_maskMSKW_memU32_avx512cd = XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD, 
        Vplzcntd_zmmU32_maskMSKW_zmmU32_avx512cd = XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD, 
        Vplzcntq_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vplzcntq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vplzcntq_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vplzcntq_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vplzcntq_zmmU64_maskMSKW_memU64_avx512cd = XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD, 
        Vplzcntq_zmmU64_maskMSKW_zmmU64_avx512cd = XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD, 
        Vpmacsdd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacsdd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacsdqh_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacsdqh_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacsdql_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacsdql_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacssdd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacssdd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacssdqh_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacssdqh_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacssdql_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacssdql_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacsswd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacsswd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacssww_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacssww_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacswd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacswd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmacsww_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmacsww_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmadcsswd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmadcsswd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmadcswd_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpmadcswd_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vpmadd52huq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpmadd52huq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpmadd52huq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpmadd52huq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpmadd52huq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpmadd52huq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpmadd52luq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpmadd52luq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpmadd52luq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpmadd52luq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpmadd52luq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpmadd52luq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpmaddubsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq, 
        Vpmaddubsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq, 
        Vpmaddubsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpmaddubsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpmaddubsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpmaddubsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpmaddubsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq, 
        Vpmaddubsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq, 
        Vpmaddubsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpmaddubsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpmaddwd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq, 
        Vpmaddwd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq, 
        Vpmaddwd_xmmI32_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpmaddwd_xmmI32_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpmaddwd_ymmI32_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpmaddwd_ymmI32_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpmaddwd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq, 
        Vpmaddwd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq, 
        Vpmaddwd_zmmI32_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpmaddwd_zmmI32_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpmaskmovd_memDQ_xmmDQ_xmmDQ = XED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq, 
        Vpmaskmovd_memQQ_ymmQQ_ymmQQ = XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq, 
        Vpmaskmovd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq, 
        Vpmaskmovd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq, 
        Vpmaskmovq_memDQ_xmmDQ_xmmDQ = XED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq, 
        Vpmaskmovq_memQQ_ymmQQ_ymmQQ = XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq, 
        Vpmaskmovq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq, 
        Vpmaskmovq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq, 
        Vpmaxsb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq, 
        Vpmaxsb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq, 
        Vpmaxsb_xmmI8_maskMSKW_xmmI8_memI8_avx512 = XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512, 
        Vpmaxsb_xmmI8_maskMSKW_xmmI8_xmmI8_avx512 = XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512, 
        Vpmaxsb_ymmI8_maskMSKW_ymmI8_memI8_avx512 = XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512, 
        Vpmaxsb_ymmI8_maskMSKW_ymmI8_ymmI8_avx512 = XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512, 
        Vpmaxsb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq, 
        Vpmaxsb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq, 
        Vpmaxsb_zmmI8_maskMSKW_zmmI8_memI8_avx512 = XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512, 
        Vpmaxsb_zmmI8_maskMSKW_zmmI8_zmmI8_avx512 = XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512, 
        Vpmaxsd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq, 
        Vpmaxsd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq, 
        Vpmaxsd_xmmI32_maskMSKW_xmmI32_memI32_avx512 = XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512, 
        Vpmaxsd_xmmI32_maskMSKW_xmmI32_xmmI32_avx512 = XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512, 
        Vpmaxsd_ymmI32_maskMSKW_ymmI32_memI32_avx512 = XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512, 
        Vpmaxsd_ymmI32_maskMSKW_ymmI32_ymmI32_avx512 = XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512, 
        Vpmaxsd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq, 
        Vpmaxsd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq, 
        Vpmaxsd_zmmI32_maskMSKW_zmmI32_memI32_avx512 = XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512, 
        Vpmaxsd_zmmI32_maskMSKW_zmmI32_zmmI32_avx512 = XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512, 
        Vpmaxsq_xmmI64_maskMSKW_xmmI64_memI64_avx512 = XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512, 
        Vpmaxsq_xmmI64_maskMSKW_xmmI64_xmmI64_avx512 = XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512, 
        Vpmaxsq_ymmI64_maskMSKW_ymmI64_memI64_avx512 = XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512, 
        Vpmaxsq_ymmI64_maskMSKW_ymmI64_ymmI64_avx512 = XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512, 
        Vpmaxsq_zmmI64_maskMSKW_zmmI64_memI64_avx512 = XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512, 
        Vpmaxsq_zmmI64_maskMSKW_zmmI64_zmmI64_avx512 = XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512, 
        Vpmaxsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq, 
        Vpmaxsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq, 
        Vpmaxsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpmaxsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpmaxsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpmaxsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpmaxsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq, 
        Vpmaxsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq, 
        Vpmaxsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpmaxsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpmaxub_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq, 
        Vpmaxub_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq, 
        Vpmaxub_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpmaxub_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpmaxub_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq, 
        Vpmaxub_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq, 
        Vpmaxub_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpmaxub_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpmaxub_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpmaxub_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpmaxud_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq, 
        Vpmaxud_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq, 
        Vpmaxud_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpmaxud_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpmaxud_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq, 
        Vpmaxud_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq, 
        Vpmaxud_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpmaxud_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpmaxud_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpmaxud_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpmaxuq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpmaxuq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpmaxuq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpmaxuq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpmaxuq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpmaxuq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpmaxuw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq, 
        Vpmaxuw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq, 
        Vpmaxuw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpmaxuw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpmaxuw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq, 
        Vpmaxuw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq, 
        Vpmaxuw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpmaxuw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpmaxuw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpmaxuw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpminsb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq, 
        Vpminsb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq, 
        Vpminsb_xmmI8_maskMSKW_xmmI8_memI8_avx512 = XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512, 
        Vpminsb_xmmI8_maskMSKW_xmmI8_xmmI8_avx512 = XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512, 
        Vpminsb_ymmI8_maskMSKW_ymmI8_memI8_avx512 = XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512, 
        Vpminsb_ymmI8_maskMSKW_ymmI8_ymmI8_avx512 = XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512, 
        Vpminsb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq, 
        Vpminsb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq, 
        Vpminsb_zmmI8_maskMSKW_zmmI8_memI8_avx512 = XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512, 
        Vpminsb_zmmI8_maskMSKW_zmmI8_zmmI8_avx512 = XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512, 
        Vpminsd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq, 
        Vpminsd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq, 
        Vpminsd_xmmI32_maskMSKW_xmmI32_memI32_avx512 = XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512, 
        Vpminsd_xmmI32_maskMSKW_xmmI32_xmmI32_avx512 = XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512, 
        Vpminsd_ymmI32_maskMSKW_ymmI32_memI32_avx512 = XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512, 
        Vpminsd_ymmI32_maskMSKW_ymmI32_ymmI32_avx512 = XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512, 
        Vpminsd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq, 
        Vpminsd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq, 
        Vpminsd_zmmI32_maskMSKW_zmmI32_memI32_avx512 = XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512, 
        Vpminsd_zmmI32_maskMSKW_zmmI32_zmmI32_avx512 = XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512, 
        Vpminsq_xmmI64_maskMSKW_xmmI64_memI64_avx512 = XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512, 
        Vpminsq_xmmI64_maskMSKW_xmmI64_xmmI64_avx512 = XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512, 
        Vpminsq_ymmI64_maskMSKW_ymmI64_memI64_avx512 = XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512, 
        Vpminsq_ymmI64_maskMSKW_ymmI64_ymmI64_avx512 = XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512, 
        Vpminsq_zmmI64_maskMSKW_zmmI64_memI64_avx512 = XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512, 
        Vpminsq_zmmI64_maskMSKW_zmmI64_zmmI64_avx512 = XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512, 
        Vpminsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq, 
        Vpminsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq, 
        Vpminsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpminsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpminsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpminsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpminsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq, 
        Vpminsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq, 
        Vpminsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpminsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpminub_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq, 
        Vpminub_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq, 
        Vpminub_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpminub_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpminub_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq, 
        Vpminub_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq, 
        Vpminub_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpminub_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpminub_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpminub_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpminud_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq, 
        Vpminud_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq, 
        Vpminud_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpminud_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpminud_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq, 
        Vpminud_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq, 
        Vpminud_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpminud_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpminud_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpminud_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpminuq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpminuq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpminuq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpminuq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpminuq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpminuq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpminuw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq, 
        Vpminuw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq, 
        Vpminuw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpminuw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpminuw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq, 
        Vpminuw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq, 
        Vpminuw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpminuw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpminuw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpminuw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpmovb2m_maskMSKW_xmmU8_avx512 = XED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512, 
        Vpmovb2m_maskMSKW_ymmU8_avx512 = XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512, 
        Vpmovb2m_maskMSKW_zmmU8_avx512 = XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512, 
        Vpmovd2m_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512, 
        Vpmovd2m_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512, 
        Vpmovd2m_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512, 
        Vpmovdb_memU8_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512, 
        Vpmovdb_memU8_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512, 
        Vpmovdb_memU8_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512, 
        Vpmovdb_xmmU8_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512, 
        Vpmovdb_xmmU8_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512, 
        Vpmovdb_xmmU8_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512, 
        Vpmovdw_memU16_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512, 
        Vpmovdw_memU16_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512, 
        Vpmovdw_memU16_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512, 
        Vpmovdw_xmmU16_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512, 
        Vpmovdw_xmmU16_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512, 
        Vpmovdw_ymmU16_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512, 
        Vpmovm2b_xmmU8_maskMSKW_avx512 = XED_IFORM_VPMOVM2B_XMMu8_MASKmskw_AVX512, 
        Vpmovm2b_ymmU8_maskMSKW_avx512 = XED_IFORM_VPMOVM2B_YMMu8_MASKmskw_AVX512, 
        Vpmovm2b_zmmU8_maskMSKW_avx512 = XED_IFORM_VPMOVM2B_ZMMu8_MASKmskw_AVX512, 
        Vpmovm2d_xmmU32_maskMSKW_avx512 = XED_IFORM_VPMOVM2D_XMMu32_MASKmskw_AVX512, 
        Vpmovm2d_ymmU32_maskMSKW_avx512 = XED_IFORM_VPMOVM2D_YMMu32_MASKmskw_AVX512, 
        Vpmovm2d_zmmU32_maskMSKW_avx512 = XED_IFORM_VPMOVM2D_ZMMu32_MASKmskw_AVX512, 
        Vpmovm2q_xmmU64_maskMSKW_avx512 = XED_IFORM_VPMOVM2Q_XMMu64_MASKmskw_AVX512, 
        Vpmovm2q_ymmU64_maskMSKW_avx512 = XED_IFORM_VPMOVM2Q_YMMu64_MASKmskw_AVX512, 
        Vpmovm2q_zmmU64_maskMSKW_avx512 = XED_IFORM_VPMOVM2Q_ZMMu64_MASKmskw_AVX512, 
        Vpmovm2w_xmmU16_maskMSKW_avx512 = XED_IFORM_VPMOVM2W_XMMu16_MASKmskw_AVX512, 
        Vpmovm2w_ymmU16_maskMSKW_avx512 = XED_IFORM_VPMOVM2W_YMMu16_MASKmskw_AVX512, 
        Vpmovm2w_zmmU16_maskMSKW_avx512 = XED_IFORM_VPMOVM2W_ZMMu16_MASKmskw_AVX512, 
        Vpmovmskb_gpr32D_xmmDQ = XED_IFORM_VPMOVMSKB_GPR32d_XMMdq, 
        Vpmovmskb_gpr32D_ymmQQ = XED_IFORM_VPMOVMSKB_GPR32d_YMMqq, 
        Vpmovq2m_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512, 
        Vpmovq2m_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512, 
        Vpmovq2m_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512, 
        Vpmovqb_memU8_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512, 
        Vpmovqb_memU8_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512, 
        Vpmovqb_memU8_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512, 
        Vpmovqb_xmmU8_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512, 
        Vpmovqb_xmmU8_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512, 
        Vpmovqb_xmmU8_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512, 
        Vpmovqd_memU32_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512, 
        Vpmovqd_memU32_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512, 
        Vpmovqd_memU32_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512, 
        Vpmovqd_xmmU32_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512, 
        Vpmovqd_xmmU32_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512, 
        Vpmovqd_ymmU32_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512, 
        Vpmovqw_memU16_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512, 
        Vpmovqw_memU16_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512, 
        Vpmovqw_memU16_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512, 
        Vpmovqw_xmmU16_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512, 
        Vpmovqw_xmmU16_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512, 
        Vpmovqw_xmmU16_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512, 
        Vpmovsdb_memI8_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512, 
        Vpmovsdb_memI8_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512, 
        Vpmovsdb_memI8_maskMSKW_zmmI32_avx512 = XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512, 
        Vpmovsdb_xmmI8_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512, 
        Vpmovsdb_xmmI8_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512, 
        Vpmovsdb_xmmI8_maskMSKW_zmmI32_avx512 = XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512, 
        Vpmovsdw_memI16_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512, 
        Vpmovsdw_memI16_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512, 
        Vpmovsdw_memI16_maskMSKW_zmmI32_avx512 = XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512, 
        Vpmovsdw_xmmI16_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512, 
        Vpmovsdw_xmmI16_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512, 
        Vpmovsdw_ymmI16_maskMSKW_zmmI32_avx512 = XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512, 
        Vpmovsqb_memI8_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512, 
        Vpmovsqb_memI8_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512, 
        Vpmovsqb_memI8_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512, 
        Vpmovsqb_xmmI8_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512, 
        Vpmovsqb_xmmI8_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512, 
        Vpmovsqb_xmmI8_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512, 
        Vpmovsqd_memI32_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512, 
        Vpmovsqd_memI32_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512, 
        Vpmovsqd_memI32_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512, 
        Vpmovsqd_xmmI32_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512, 
        Vpmovsqd_xmmI32_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512, 
        Vpmovsqd_ymmI32_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512, 
        Vpmovsqw_memI16_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512, 
        Vpmovsqw_memI16_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512, 
        Vpmovsqw_memI16_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512, 
        Vpmovsqw_xmmI16_maskMSKW_xmmI64_avx512 = XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512, 
        Vpmovsqw_xmmI16_maskMSKW_ymmI64_avx512 = XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512, 
        Vpmovsqw_xmmI16_maskMSKW_zmmI64_avx512 = XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512, 
        Vpmovswb_memI8_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512, 
        Vpmovswb_memI8_maskMSKW_ymmI16_avx512 = XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512, 
        Vpmovswb_memI8_maskMSKW_zmmI16_avx512 = XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512, 
        Vpmovswb_xmmI8_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512, 
        Vpmovswb_xmmI8_maskMSKW_ymmI16_avx512 = XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512, 
        Vpmovswb_ymmI8_maskMSKW_zmmI16_avx512 = XED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512, 
        Vpmovsxbd_xmmDQ_memD = XED_IFORM_VPMOVSXBD_XMMdq_MEMd, 
        Vpmovsxbd_xmmDQ_xmmD = XED_IFORM_VPMOVSXBD_XMMdq_XMMd, 
        Vpmovsxbd_xmmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbd_xmmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbd_ymmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbd_ymmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbd_ymmQQ_memQ = XED_IFORM_VPMOVSXBD_YMMqq_MEMq, 
        Vpmovsxbd_ymmQQ_xmmQ = XED_IFORM_VPMOVSXBD_YMMqq_XMMq, 
        Vpmovsxbd_zmmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbd_zmmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbq_xmmDQ_memW = XED_IFORM_VPMOVSXBQ_XMMdq_MEMw, 
        Vpmovsxbq_xmmDQ_xmmW = XED_IFORM_VPMOVSXBQ_XMMdq_XMMw, 
        Vpmovsxbq_xmmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbq_xmmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbq_ymmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbq_ymmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbq_ymmQQ_memD = XED_IFORM_VPMOVSXBQ_YMMqq_MEMd, 
        Vpmovsxbq_ymmQQ_xmmD = XED_IFORM_VPMOVSXBQ_YMMqq_XMMd, 
        Vpmovsxbq_zmmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbq_zmmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbw_xmmDQ_memQ = XED_IFORM_VPMOVSXBW_XMMdq_MEMq, 
        Vpmovsxbw_xmmDQ_xmmQ = XED_IFORM_VPMOVSXBW_XMMdq_XMMq, 
        Vpmovsxbw_xmmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbw_xmmI16_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbw_ymmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbw_ymmI16_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512, 
        Vpmovsxbw_ymmQQ_memDQ = XED_IFORM_VPMOVSXBW_YMMqq_MEMdq, 
        Vpmovsxbw_ymmQQ_xmmDQ = XED_IFORM_VPMOVSXBW_YMMqq_XMMdq, 
        Vpmovsxbw_zmmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovsxbw_zmmI16_maskMSKW_ymmI8_avx512 = XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512, 
        Vpmovsxdq_xmmDQ_memQ = XED_IFORM_VPMOVSXDQ_XMMdq_MEMq, 
        Vpmovsxdq_xmmDQ_xmmQ = XED_IFORM_VPMOVSXDQ_XMMdq_XMMq, 
        Vpmovsxdq_xmmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovsxdq_xmmI64_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512, 
        Vpmovsxdq_ymmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovsxdq_ymmI64_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512, 
        Vpmovsxdq_ymmQQ_memDQ = XED_IFORM_VPMOVSXDQ_YMMqq_MEMdq, 
        Vpmovsxdq_ymmQQ_xmmDQ = XED_IFORM_VPMOVSXDQ_YMMqq_XMMdq, 
        Vpmovsxdq_zmmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovsxdq_zmmI64_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512, 
        Vpmovsxwd_xmmDQ_memQ = XED_IFORM_VPMOVSXWD_XMMdq_MEMq, 
        Vpmovsxwd_xmmDQ_xmmQ = XED_IFORM_VPMOVSXWD_XMMdq_XMMq, 
        Vpmovsxwd_xmmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwd_xmmI32_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512, 
        Vpmovsxwd_ymmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwd_ymmI32_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512, 
        Vpmovsxwd_ymmQQ_memDQ = XED_IFORM_VPMOVSXWD_YMMqq_MEMdq, 
        Vpmovsxwd_ymmQQ_xmmDQ = XED_IFORM_VPMOVSXWD_YMMqq_XMMdq, 
        Vpmovsxwd_zmmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwd_zmmI32_maskMSKW_ymmI16_avx512 = XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512, 
        Vpmovsxwq_xmmDQ_memD = XED_IFORM_VPMOVSXWQ_XMMdq_MEMd, 
        Vpmovsxwq_xmmDQ_xmmD = XED_IFORM_VPMOVSXWQ_XMMdq_XMMd, 
        Vpmovsxwq_xmmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwq_xmmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmovsxwq_ymmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwq_ymmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmovsxwq_ymmQQ_memQ = XED_IFORM_VPMOVSXWQ_YMMqq_MEMq, 
        Vpmovsxwq_ymmQQ_xmmQ = XED_IFORM_VPMOVSXWQ_YMMqq_XMMq, 
        Vpmovsxwq_zmmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovsxwq_zmmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmovusdb_memU8_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512, 
        Vpmovusdb_memU8_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512, 
        Vpmovusdb_memU8_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512, 
        Vpmovusdb_xmmU8_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512, 
        Vpmovusdb_xmmU8_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512, 
        Vpmovusdb_xmmU8_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512, 
        Vpmovusdw_memU16_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512, 
        Vpmovusdw_memU16_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512, 
        Vpmovusdw_memU16_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512, 
        Vpmovusdw_xmmU16_maskMSKW_xmmU32_avx512 = XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512, 
        Vpmovusdw_xmmU16_maskMSKW_ymmU32_avx512 = XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512, 
        Vpmovusdw_ymmU16_maskMSKW_zmmU32_avx512 = XED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512, 
        Vpmovusqb_memU8_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512, 
        Vpmovusqb_memU8_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512, 
        Vpmovusqb_memU8_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512, 
        Vpmovusqb_xmmU8_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512, 
        Vpmovusqb_xmmU8_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512, 
        Vpmovusqb_xmmU8_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512, 
        Vpmovusqd_memU32_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512, 
        Vpmovusqd_memU32_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512, 
        Vpmovusqd_memU32_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512, 
        Vpmovusqd_xmmU32_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512, 
        Vpmovusqd_xmmU32_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512, 
        Vpmovusqd_ymmU32_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512, 
        Vpmovusqw_memU16_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512, 
        Vpmovusqw_memU16_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512, 
        Vpmovusqw_memU16_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512, 
        Vpmovusqw_xmmU16_maskMSKW_xmmU64_avx512 = XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512, 
        Vpmovusqw_xmmU16_maskMSKW_ymmU64_avx512 = XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512, 
        Vpmovusqw_xmmU16_maskMSKW_zmmU64_avx512 = XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512, 
        Vpmovuswb_memU8_maskMSKW_xmmU16_avx512 = XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512, 
        Vpmovuswb_memU8_maskMSKW_ymmU16_avx512 = XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512, 
        Vpmovuswb_memU8_maskMSKW_zmmU16_avx512 = XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512, 
        Vpmovuswb_xmmU8_maskMSKW_xmmU16_avx512 = XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512, 
        Vpmovuswb_xmmU8_maskMSKW_ymmU16_avx512 = XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512, 
        Vpmovuswb_ymmU8_maskMSKW_zmmU16_avx512 = XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512, 
        Vpmovw2m_maskMSKW_xmmU16_avx512 = XED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512, 
        Vpmovw2m_maskMSKW_ymmU16_avx512 = XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512, 
        Vpmovw2m_maskMSKW_zmmU16_avx512 = XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512, 
        Vpmovwb_memU8_maskMSKW_xmmU16_avx512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512, 
        Vpmovwb_memU8_maskMSKW_ymmU16_avx512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512, 
        Vpmovwb_memU8_maskMSKW_zmmU16_avx512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512, 
        Vpmovwb_xmmU8_maskMSKW_xmmU16_avx512 = XED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512, 
        Vpmovwb_xmmU8_maskMSKW_ymmU16_avx512 = XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512, 
        Vpmovwb_ymmU8_maskMSKW_zmmU16_avx512 = XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512, 
        Vpmovzxbd_xmmDQ_memD = XED_IFORM_VPMOVZXBD_XMMdq_MEMd, 
        Vpmovzxbd_xmmDQ_xmmD = XED_IFORM_VPMOVZXBD_XMMdq_XMMd, 
        Vpmovzxbd_xmmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbd_xmmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbd_ymmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbd_ymmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbd_ymmQQ_memQ = XED_IFORM_VPMOVZXBD_YMMqq_MEMq, 
        Vpmovzxbd_ymmQQ_xmmQ = XED_IFORM_VPMOVZXBD_YMMqq_XMMq, 
        Vpmovzxbd_zmmI32_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbd_zmmI32_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbq_xmmDQ_memW = XED_IFORM_VPMOVZXBQ_XMMdq_MEMw, 
        Vpmovzxbq_xmmDQ_xmmW = XED_IFORM_VPMOVZXBQ_XMMdq_XMMw, 
        Vpmovzxbq_xmmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbq_xmmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbq_ymmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbq_ymmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbq_ymmQQ_memD = XED_IFORM_VPMOVZXBQ_YMMqq_MEMd, 
        Vpmovzxbq_ymmQQ_xmmD = XED_IFORM_VPMOVZXBQ_YMMqq_XMMd, 
        Vpmovzxbq_zmmI64_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbq_zmmI64_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbw_xmmDQ_memQ = XED_IFORM_VPMOVZXBW_XMMdq_MEMq, 
        Vpmovzxbw_xmmDQ_xmmQ = XED_IFORM_VPMOVZXBW_XMMdq_XMMq, 
        Vpmovzxbw_xmmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbw_xmmI16_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbw_ymmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbw_ymmI16_maskMSKW_xmmI8_avx512 = XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512, 
        Vpmovzxbw_ymmQQ_memDQ = XED_IFORM_VPMOVZXBW_YMMqq_MEMdq, 
        Vpmovzxbw_ymmQQ_xmmDQ = XED_IFORM_VPMOVZXBW_YMMqq_XMMdq, 
        Vpmovzxbw_zmmI16_maskMSKW_memI8_avx512 = XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512, 
        Vpmovzxbw_zmmI16_maskMSKW_ymmI8_avx512 = XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512, 
        Vpmovzxdq_xmmDQ_memQ = XED_IFORM_VPMOVZXDQ_XMMdq_MEMq, 
        Vpmovzxdq_xmmDQ_xmmQ = XED_IFORM_VPMOVZXDQ_XMMdq_XMMq, 
        Vpmovzxdq_xmmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovzxdq_xmmI64_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512, 
        Vpmovzxdq_ymmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovzxdq_ymmI64_maskMSKW_xmmI32_avx512 = XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512, 
        Vpmovzxdq_ymmQQ_memDQ = XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq, 
        Vpmovzxdq_ymmQQ_xmmDQ = XED_IFORM_VPMOVZXDQ_YMMqq_XMMdq, 
        Vpmovzxdq_zmmI64_maskMSKW_memI32_avx512 = XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512, 
        Vpmovzxdq_zmmI64_maskMSKW_ymmI32_avx512 = XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512, 
        Vpmovzxwd_xmmDQ_memQ = XED_IFORM_VPMOVZXWD_XMMdq_MEMq, 
        Vpmovzxwd_xmmDQ_xmmQ = XED_IFORM_VPMOVZXWD_XMMdq_XMMq, 
        Vpmovzxwd_xmmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwd_xmmI32_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512, 
        Vpmovzxwd_ymmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwd_ymmI32_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512, 
        Vpmovzxwd_ymmQQ_memDQ = XED_IFORM_VPMOVZXWD_YMMqq_MEMdq, 
        Vpmovzxwd_ymmQQ_xmmDQ = XED_IFORM_VPMOVZXWD_YMMqq_XMMdq, 
        Vpmovzxwd_zmmI32_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwd_zmmI32_maskMSKW_ymmI16_avx512 = XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512, 
        Vpmovzxwq_xmmDQ_memD = XED_IFORM_VPMOVZXWQ_XMMdq_MEMd, 
        Vpmovzxwq_xmmDQ_xmmD = XED_IFORM_VPMOVZXWQ_XMMdq_XMMd, 
        Vpmovzxwq_xmmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwq_xmmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmovzxwq_ymmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwq_ymmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmovzxwq_ymmQQ_memQ = XED_IFORM_VPMOVZXWQ_YMMqq_MEMq, 
        Vpmovzxwq_ymmQQ_xmmQ = XED_IFORM_VPMOVZXWQ_YMMqq_XMMq, 
        Vpmovzxwq_zmmI64_maskMSKW_memI16_avx512 = XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512, 
        Vpmovzxwq_zmmI64_maskMSKW_xmmI16_avx512 = XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512, 
        Vpmuldq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq, 
        Vpmuldq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq, 
        Vpmuldq_xmmI64_maskMSKW_xmmI32_memI32_avx512 = XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512, 
        Vpmuldq_xmmI64_maskMSKW_xmmI32_xmmI32_avx512 = XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512, 
        Vpmuldq_ymmI64_maskMSKW_ymmI32_memI32_avx512 = XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512, 
        Vpmuldq_ymmI64_maskMSKW_ymmI32_ymmI32_avx512 = XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512, 
        Vpmuldq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq, 
        Vpmuldq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq, 
        Vpmuldq_zmmI64_maskMSKW_zmmI32_memI32_avx512 = XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512, 
        Vpmuldq_zmmI64_maskMSKW_zmmI32_zmmI32_avx512 = XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512, 
        Vpmulhrsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq, 
        Vpmulhrsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq, 
        Vpmulhrsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpmulhrsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpmulhrsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpmulhrsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpmulhrsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq, 
        Vpmulhrsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq, 
        Vpmulhrsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpmulhrsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpmulhuw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq, 
        Vpmulhuw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq, 
        Vpmulhuw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpmulhuw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpmulhuw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq, 
        Vpmulhuw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq, 
        Vpmulhuw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpmulhuw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpmulhuw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpmulhuw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpmulhw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq, 
        Vpmulhw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq, 
        Vpmulhw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpmulhw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpmulhw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq, 
        Vpmulhw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq, 
        Vpmulhw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpmulhw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpmulhw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpmulhw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpmulld_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq, 
        Vpmulld_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq, 
        Vpmulld_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpmulld_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpmulld_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq, 
        Vpmulld_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq, 
        Vpmulld_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpmulld_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpmulld_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpmulld_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpmullq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpmullq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpmullq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpmullq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpmullq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpmullq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpmullw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq, 
        Vpmullw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq, 
        Vpmullw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpmullw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpmullw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq, 
        Vpmullw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq, 
        Vpmullw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpmullw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpmullw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpmullw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpmultishiftqb_xmmU8_maskMSKW_xmmU8_memU64_avx512 = XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512, 
        Vpmultishiftqb_xmmU8_maskMSKW_xmmU8_xmmU64_avx512 = XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512, 
        Vpmultishiftqb_ymmU8_maskMSKW_ymmU8_memU64_avx512 = XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512, 
        Vpmultishiftqb_ymmU8_maskMSKW_ymmU8_ymmU64_avx512 = XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512, 
        Vpmultishiftqb_zmmU8_maskMSKW_zmmU8_memU64_avx512 = XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512, 
        Vpmultishiftqb_zmmU8_maskMSKW_zmmU8_zmmU64_avx512 = XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512, 
        Vpmuludq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq, 
        Vpmuludq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq, 
        Vpmuludq_xmmU64_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpmuludq_xmmU64_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpmuludq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq, 
        Vpmuludq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq, 
        Vpmuludq_ymmU64_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpmuludq_ymmU64_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpmuludq_zmmU64_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpmuludq_zmmU64_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpopcntb_xmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512, 
        Vpopcntb_xmmU8_maskMSKW_xmmU8_avx512 = XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512, 
        Vpopcntb_ymmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512, 
        Vpopcntb_ymmU8_maskMSKW_ymmU8_avx512 = XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512, 
        Vpopcntb_zmmU8_maskMSKW_memU8_avx512 = XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512, 
        Vpopcntb_zmmU8_maskMSKW_zmmU8_avx512 = XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512, 
        Vpopcntd_xmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512, 
        Vpopcntd_xmmU32_maskMSKW_xmmU32_avx512 = XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512, 
        Vpopcntd_ymmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512, 
        Vpopcntd_ymmU32_maskMSKW_ymmU32_avx512 = XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512, 
        Vpopcntd_zmmU32_maskMSKW_memU32_avx512 = XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512, 
        Vpopcntd_zmmU32_maskMSKW_zmmU32_avx512 = XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512, 
        Vpopcntq_xmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512, 
        Vpopcntq_xmmU64_maskMSKW_xmmU64_avx512 = XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512, 
        Vpopcntq_ymmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512, 
        Vpopcntq_ymmU64_maskMSKW_ymmU64_avx512 = XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512, 
        Vpopcntq_zmmU64_maskMSKW_memU64_avx512 = XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512, 
        Vpopcntq_zmmU64_maskMSKW_zmmU64_avx512 = XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512, 
        Vpopcntw_xmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512, 
        Vpopcntw_xmmU16_maskMSKW_xmmU16_avx512 = XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512, 
        Vpopcntw_ymmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512, 
        Vpopcntw_ymmU16_maskMSKW_ymmU16_avx512 = XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512, 
        Vpopcntw_zmmU16_maskMSKW_memU16_avx512 = XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512, 
        Vpopcntw_zmmU16_maskMSKW_zmmU16_avx512 = XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512, 
        Vpor_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPOR_XMMdq_XMMdq_MEMdq, 
        Vpor_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq, 
        Vpor_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPOR_YMMqq_YMMqq_MEMqq, 
        Vpor_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq, 
        Vpord_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpord_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpord_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpord_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpord_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpord_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vporq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vporq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vporq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vporq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vporq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vporq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpperm_xmmDQ_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPPERM_XMMdq_XMMdq_MEMdq_XMMdq, 
        Vpperm_xmmDQ_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_MEMdq, 
        Vpperm_xmmDQ_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_XMMdq, 
        Vprold_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprold_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vprold_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprold_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vprold_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprold_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vprolq_xmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprolq_xmmU64_maskMSKW_xmmU64_imm8_avx512 = XED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512, 
        Vprolq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprolq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vprolq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprolq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vprolvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vprolvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vprolvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vprolvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vprolvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vprolvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vprolvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vprolvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vprolvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vprolvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vprolvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vprolvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vprord_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprord_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vprord_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprord_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vprord_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vprord_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vprorq_xmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprorq_xmmU64_maskMSKW_xmmU64_imm8_avx512 = XED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512, 
        Vprorq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprorq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vprorq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vprorq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vprorvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vprorvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vprorvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vprorvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vprorvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vprorvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vprorvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vprorvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vprorvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vprorvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vprorvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vprorvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vprotb_xmmDQ_memDQ_immB = XED_IFORM_VPROTB_XMMdq_MEMdq_IMMb, 
        Vprotb_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPROTB_XMMdq_MEMdq_XMMdq, 
        Vprotb_xmmDQ_xmmDQ_immB = XED_IFORM_VPROTB_XMMdq_XMMdq_IMMb, 
        Vprotb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPROTB_XMMdq_XMMdq_MEMdq, 
        Vprotb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPROTB_XMMdq_XMMdq_XMMdq, 
        Vprotd_xmmDQ_memDQ_immB = XED_IFORM_VPROTD_XMMdq_MEMdq_IMMb, 
        Vprotd_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPROTD_XMMdq_MEMdq_XMMdq, 
        Vprotd_xmmDQ_xmmDQ_immB = XED_IFORM_VPROTD_XMMdq_XMMdq_IMMb, 
        Vprotd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPROTD_XMMdq_XMMdq_MEMdq, 
        Vprotd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPROTD_XMMdq_XMMdq_XMMdq, 
        Vprotq_xmmDQ_memDQ_immB = XED_IFORM_VPROTQ_XMMdq_MEMdq_IMMb, 
        Vprotq_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPROTQ_XMMdq_MEMdq_XMMdq, 
        Vprotq_xmmDQ_xmmDQ_immB = XED_IFORM_VPROTQ_XMMdq_XMMdq_IMMb, 
        Vprotq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPROTQ_XMMdq_XMMdq_MEMdq, 
        Vprotq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPROTQ_XMMdq_XMMdq_XMMdq, 
        Vprotw_xmmDQ_memDQ_immB = XED_IFORM_VPROTW_XMMdq_MEMdq_IMMb, 
        Vprotw_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPROTW_XMMdq_MEMdq_XMMdq, 
        Vprotw_xmmDQ_xmmDQ_immB = XED_IFORM_VPROTW_XMMdq_XMMdq_IMMb, 
        Vprotw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPROTW_XMMdq_XMMdq_MEMdq, 
        Vprotw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPROTW_XMMdq_XMMdq_XMMdq, 
        Vpsadbw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq, 
        Vpsadbw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq, 
        Vpsadbw_xmmU16_xmmU8_memU8_avx512 = XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512, 
        Vpsadbw_xmmU16_xmmU8_xmmU8_avx512 = XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512, 
        Vpsadbw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq, 
        Vpsadbw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq, 
        Vpsadbw_ymmU16_ymmU8_memU8_avx512 = XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512, 
        Vpsadbw_ymmU16_ymmU8_ymmU8_avx512 = XED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512, 
        Vpsadbw_zmmU16_zmmU8_memU8_avx512 = XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512, 
        Vpsadbw_zmmU16_zmmU8_zmmU8_avx512 = XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512, 
        Vpscatterdd_memU32_maskMSKW_xmmU32_avx512_vl128 = XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128, 
        Vpscatterdd_memU32_maskMSKW_ymmU32_avx512_vl256 = XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256, 
        Vpscatterdd_memU32_maskMSKW_zmmU32_avx512_vl512 = XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512, 
        Vpscatterdq_memU64_maskMSKW_xmmU64_avx512_vl128 = XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128, 
        Vpscatterdq_memU64_maskMSKW_ymmU64_avx512_vl256 = XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256, 
        Vpscatterdq_memU64_maskMSKW_zmmU64_avx512_vl512 = XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512, 
        Vpscatterqd_memU32_maskMSKW_xmmU32_avx512_vl128 = XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128, 
        Vpscatterqd_memU32_maskMSKW_xmmU32_avx512_vl256 = XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256, 
        Vpscatterqd_memU32_maskMSKW_ymmU32_avx512_vl512 = XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512, 
        Vpscatterqq_memU64_maskMSKW_xmmU64_avx512_vl128 = XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128, 
        Vpscatterqq_memU64_maskMSKW_ymmU64_avx512_vl256 = XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256, 
        Vpscatterqq_memU64_maskMSKW_zmmU64_avx512_vl512 = XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512, 
        Vpshab_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHAB_XMMdq_MEMdq_XMMdq, 
        Vpshab_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHAB_XMMdq_XMMdq_MEMdq, 
        Vpshab_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHAB_XMMdq_XMMdq_XMMdq, 
        Vpshad_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHAD_XMMdq_MEMdq_XMMdq, 
        Vpshad_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHAD_XMMdq_XMMdq_MEMdq, 
        Vpshad_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHAD_XMMdq_XMMdq_XMMdq, 
        Vpshaq_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHAQ_XMMdq_MEMdq_XMMdq, 
        Vpshaq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHAQ_XMMdq_XMMdq_MEMdq, 
        Vpshaq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHAQ_XMMdq_XMMdq_XMMdq, 
        Vpshaw_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHAW_XMMdq_MEMdq_XMMdq, 
        Vpshaw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHAW_XMMdq_XMMdq_MEMdq, 
        Vpshaw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHAW_XMMdq_XMMdq_XMMdq, 
        Vpshlb_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHLB_XMMdq_MEMdq_XMMdq, 
        Vpshlb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHLB_XMMdq_XMMdq_MEMdq, 
        Vpshlb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHLB_XMMdq_XMMdq_XMMdq, 
        Vpshld_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHLD_XMMdq_MEMdq_XMMdq, 
        Vpshld_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHLD_XMMdq_XMMdq_MEMdq, 
        Vpshld_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHLD_XMMdq_XMMdq_XMMdq, 
        Vpshldd_xmmU32_maskMSKW_xmmU32_memU32_imm8_avx512 = XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512, 
        Vpshldd_xmmU32_maskMSKW_xmmU32_xmmU32_imm8_avx512 = XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512, 
        Vpshldd_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vpshldd_ymmU32_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Vpshldd_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vpshldd_zmmU32_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Vpshldq_xmmU64_maskMSKW_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512, 
        Vpshldq_xmmU64_maskMSKW_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512, 
        Vpshldq_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vpshldq_ymmU64_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Vpshldq_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vpshldq_zmmU64_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vpshldvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpshldvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpshldvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpshldvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpshldvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpshldvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpshldvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpshldvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpshldvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpshldvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpshldvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpshldvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpshldvw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpshldvw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpshldvw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpshldvw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpshldvw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpshldvw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpshldw_xmmU16_maskMSKW_xmmU16_memU16_imm8_avx512 = XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512, 
        Vpshldw_xmmU16_maskMSKW_xmmU16_xmmU16_imm8_avx512 = XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512, 
        Vpshldw_ymmU16_maskMSKW_ymmU16_memU16_imm8_avx512 = XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512, 
        Vpshldw_ymmU16_maskMSKW_ymmU16_ymmU16_imm8_avx512 = XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512, 
        Vpshldw_zmmU16_maskMSKW_zmmU16_memU16_imm8_avx512 = XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512, 
        Vpshldw_zmmU16_maskMSKW_zmmU16_zmmU16_imm8_avx512 = XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512, 
        Vpshlq_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHLQ_XMMdq_MEMdq_XMMdq, 
        Vpshlq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHLQ_XMMdq_XMMdq_MEMdq, 
        Vpshlq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHLQ_XMMdq_XMMdq_XMMdq, 
        Vpshlw_xmmDQ_memDQ_xmmDQ = XED_IFORM_VPSHLW_XMMdq_MEMdq_XMMdq, 
        Vpshlw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHLW_XMMdq_XMMdq_MEMdq, 
        Vpshlw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHLW_XMMdq_XMMdq_XMMdq, 
        Vpshrdd_xmmU32_maskMSKW_xmmU32_memU32_imm8_avx512 = XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512, 
        Vpshrdd_xmmU32_maskMSKW_xmmU32_xmmU32_imm8_avx512 = XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512, 
        Vpshrdd_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vpshrdd_ymmU32_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Vpshrdd_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vpshrdd_zmmU32_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Vpshrdq_xmmU64_maskMSKW_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512, 
        Vpshrdq_xmmU64_maskMSKW_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512, 
        Vpshrdq_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vpshrdq_ymmU64_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Vpshrdq_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vpshrdq_zmmU64_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vpshrdvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpshrdvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpshrdvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpshrdvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpshrdvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpshrdvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpshrdvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpshrdvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpshrdvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpshrdvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpshrdvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpshrdvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpshrdvw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpshrdvw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpshrdvw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpshrdvw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpshrdvw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpshrdvw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpshrdw_xmmU16_maskMSKW_xmmU16_memU16_imm8_avx512 = XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512, 
        Vpshrdw_xmmU16_maskMSKW_xmmU16_xmmU16_imm8_avx512 = XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512, 
        Vpshrdw_ymmU16_maskMSKW_ymmU16_memU16_imm8_avx512 = XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512, 
        Vpshrdw_ymmU16_maskMSKW_ymmU16_ymmU16_imm8_avx512 = XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512, 
        Vpshrdw_zmmU16_maskMSKW_zmmU16_memU16_imm8_avx512 = XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512, 
        Vpshrdw_zmmU16_maskMSKW_zmmU16_zmmU16_imm8_avx512 = XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512, 
        Vpshufb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq, 
        Vpshufb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq, 
        Vpshufb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpshufb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpshufb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq, 
        Vpshufb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq, 
        Vpshufb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpshufb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpshufb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpshufb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_xmmU64_memU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_xmmU64_xmmU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_ymmU64_memU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_ymmU64_ymmU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_zmmU64_memU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512, 
        Vpshufbitqmb_maskMSKW_maskMSKW_zmmU64_zmmU8_avx512 = XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512, 
        Vpshufd_xmmDQ_memDQ_immB = XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb, 
        Vpshufd_xmmDQ_xmmDQ_immB = XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb, 
        Vpshufd_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpshufd_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vpshufd_ymmQQ_memQQ_immB = XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb, 
        Vpshufd_ymmQQ_ymmQQ_immB = XED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb, 
        Vpshufd_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpshufd_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vpshufd_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpshufd_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vpshufhw_xmmDQ_memDQ_immB = XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb, 
        Vpshufhw_xmmDQ_xmmDQ_immB = XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb, 
        Vpshufhw_xmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshufhw_xmmU16_maskMSKW_xmmU16_imm8_avx512 = XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512, 
        Vpshufhw_ymmQQ_memQQ_immB = XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb, 
        Vpshufhw_ymmQQ_ymmQQ_immB = XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb, 
        Vpshufhw_ymmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshufhw_ymmU16_maskMSKW_ymmU16_imm8_avx512 = XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512, 
        Vpshufhw_zmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshufhw_zmmU16_maskMSKW_zmmU16_imm8_avx512 = XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512, 
        Vpshuflw_xmmDQ_memDQ_immB = XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb, 
        Vpshuflw_xmmDQ_xmmDQ_immB = XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb, 
        Vpshuflw_xmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshuflw_xmmU16_maskMSKW_xmmU16_imm8_avx512 = XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512, 
        Vpshuflw_ymmQQ_memQQ_immB = XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb, 
        Vpshuflw_ymmQQ_ymmQQ_immB = XED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb, 
        Vpshuflw_ymmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshuflw_ymmU16_maskMSKW_ymmU16_imm8_avx512 = XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512, 
        Vpshuflw_zmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpshuflw_zmmU16_maskMSKW_zmmU16_imm8_avx512 = XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512, 
        Vpsignb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq, 
        Vpsignb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq, 
        Vpsignb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq, 
        Vpsignb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq, 
        Vpsignd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq, 
        Vpsignd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq, 
        Vpsignd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq, 
        Vpsignd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq, 
        Vpsignw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq, 
        Vpsignw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq, 
        Vpsignw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq, 
        Vpsignw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq, 
        Vpslld_xmmDQ_xmmDQ_immB = XED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb, 
        Vpslld_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq, 
        Vpslld_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq, 
        Vpslld_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpslld_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vpslld_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpslld_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpslld_ymmQQ_ymmQQ_immB = XED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb, 
        Vpslld_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq, 
        Vpslld_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq, 
        Vpslld_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpslld_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vpslld_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpslld_ymmU32_maskMSKW_ymmU32_xmmU32_avx512 = XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512, 
        Vpslld_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpslld_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vpslld_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpslld_zmmU32_maskMSKW_zmmU32_xmmU32_avx512 = XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512, 
        Vpslldq_xmmDQ_xmmDQ_immB = XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb, 
        Vpslldq_xmmU8_memU8_imm8_avx512 = XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512, 
        Vpslldq_xmmU8_xmmU8_imm8_avx512 = XED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512, 
        Vpslldq_ymmQQ_ymmQQ_immB = XED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb, 
        Vpslldq_ymmU8_memU8_imm8_avx512 = XED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512, 
        Vpslldq_ymmU8_ymmU8_imm8_avx512 = XED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512, 
        Vpslldq_zmmU8_memU8_imm8_avx512 = XED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512, 
        Vpslldq_zmmU8_zmmU8_imm8_avx512 = XED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512, 
        Vpsllq_xmmDQ_xmmDQ_immB = XED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb, 
        Vpsllq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq, 
        Vpsllq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq, 
        Vpsllq_xmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsllq_xmmU64_maskMSKW_xmmU64_imm8_avx512 = XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512, 
        Vpsllq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsllq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsllq_ymmQQ_ymmQQ_immB = XED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb, 
        Vpsllq_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq, 
        Vpsllq_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq, 
        Vpsllq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsllq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vpsllq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsllq_ymmU64_maskMSKW_ymmU64_xmmU64_avx512 = XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512, 
        Vpsllq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsllq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vpsllq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsllq_zmmU64_maskMSKW_zmmU64_xmmU64_avx512 = XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512, 
        Vpsllvd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq, 
        Vpsllvd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq, 
        Vpsllvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsllvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsllvd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq, 
        Vpsllvd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq, 
        Vpsllvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsllvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpsllvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsllvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpsllvq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq, 
        Vpsllvq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq, 
        Vpsllvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsllvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsllvq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq, 
        Vpsllvq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq, 
        Vpsllvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsllvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpsllvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsllvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpsllvw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsllvw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsllvw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsllvw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpsllvw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsllvw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpsllw_xmmDQ_xmmDQ_immB = XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb, 
        Vpsllw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq, 
        Vpsllw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq, 
        Vpsllw_xmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsllw_xmmU16_maskMSKW_xmmU16_imm8_avx512 = XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512, 
        Vpsllw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsllw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsllw_ymmQQ_ymmQQ_immB = XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb, 
        Vpsllw_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq, 
        Vpsllw_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq, 
        Vpsllw_ymmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsllw_ymmU16_maskMSKW_ymmU16_imm8_avx512 = XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512, 
        Vpsllw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsllw_ymmU16_maskMSKW_ymmU16_xmmU16_avx512 = XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512, 
        Vpsllw_zmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsllw_zmmU16_maskMSKW_zmmU16_imm8_avx512 = XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512, 
        Vpsllw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsllw_zmmU16_maskMSKW_zmmU16_xmmU16_avx512 = XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512, 
        Vpsrad_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb, 
        Vpsrad_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq, 
        Vpsrad_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq, 
        Vpsrad_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrad_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vpsrad_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsrad_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsrad_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb, 
        Vpsrad_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq, 
        Vpsrad_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq, 
        Vpsrad_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrad_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vpsrad_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsrad_ymmU32_maskMSKW_ymmU32_xmmU32_avx512 = XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512, 
        Vpsrad_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrad_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vpsrad_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsrad_zmmU32_maskMSKW_zmmU32_xmmU32_avx512 = XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512, 
        Vpsraq_xmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsraq_xmmU64_maskMSKW_xmmU64_imm8_avx512 = XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512, 
        Vpsraq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsraq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsraq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsraq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vpsraq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsraq_ymmU64_maskMSKW_ymmU64_xmmU64_avx512 = XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512, 
        Vpsraq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsraq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vpsraq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsraq_zmmU64_maskMSKW_zmmU64_xmmU64_avx512 = XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512, 
        Vpsravd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq, 
        Vpsravd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq, 
        Vpsravd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsravd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsravd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq, 
        Vpsravd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq, 
        Vpsravd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsravd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpsravd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsravd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpsravq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsravq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsravq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsravq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpsravq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsravq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpsravw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsravw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsravw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsravw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpsravw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsravw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpsraw_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb, 
        Vpsraw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq, 
        Vpsraw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq, 
        Vpsraw_xmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsraw_xmmU16_maskMSKW_xmmU16_imm8_avx512 = XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512, 
        Vpsraw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsraw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsraw_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb, 
        Vpsraw_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq, 
        Vpsraw_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq, 
        Vpsraw_ymmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsraw_ymmU16_maskMSKW_ymmU16_imm8_avx512 = XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512, 
        Vpsraw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsraw_ymmU16_maskMSKW_ymmU16_xmmU16_avx512 = XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512, 
        Vpsraw_zmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsraw_zmmU16_maskMSKW_zmmU16_imm8_avx512 = XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512, 
        Vpsraw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsraw_zmmU16_maskMSKW_zmmU16_xmmU16_avx512 = XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512, 
        Vpsrld_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb, 
        Vpsrld_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq, 
        Vpsrld_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq, 
        Vpsrld_xmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrld_xmmU32_maskMSKW_xmmU32_imm8_avx512 = XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512, 
        Vpsrld_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsrld_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsrld_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb, 
        Vpsrld_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq, 
        Vpsrld_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq, 
        Vpsrld_ymmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrld_ymmU32_maskMSKW_ymmU32_imm8_avx512 = XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512, 
        Vpsrld_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsrld_ymmU32_maskMSKW_ymmU32_xmmU32_avx512 = XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512, 
        Vpsrld_zmmU32_maskMSKW_memU32_imm8_avx512 = XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512, 
        Vpsrld_zmmU32_maskMSKW_zmmU32_imm8_avx512 = XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512, 
        Vpsrld_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsrld_zmmU32_maskMSKW_zmmU32_xmmU32_avx512 = XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512, 
        Vpsrldq_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb, 
        Vpsrldq_xmmU8_memU8_imm8_avx512 = XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512, 
        Vpsrldq_xmmU8_xmmU8_imm8_avx512 = XED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512, 
        Vpsrldq_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb, 
        Vpsrldq_ymmU8_memU8_imm8_avx512 = XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512, 
        Vpsrldq_ymmU8_ymmU8_imm8_avx512 = XED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512, 
        Vpsrldq_zmmU8_memU8_imm8_avx512 = XED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512, 
        Vpsrldq_zmmU8_zmmU8_imm8_avx512 = XED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512, 
        Vpsrlq_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb, 
        Vpsrlq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq, 
        Vpsrlq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq, 
        Vpsrlq_xmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsrlq_xmmU64_maskMSKW_xmmU64_imm8_avx512 = XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512, 
        Vpsrlq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsrlq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsrlq_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb, 
        Vpsrlq_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq, 
        Vpsrlq_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq, 
        Vpsrlq_ymmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsrlq_ymmU64_maskMSKW_ymmU64_imm8_avx512 = XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512, 
        Vpsrlq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsrlq_ymmU64_maskMSKW_ymmU64_xmmU64_avx512 = XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512, 
        Vpsrlq_zmmU64_maskMSKW_memU64_imm8_avx512 = XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512, 
        Vpsrlq_zmmU64_maskMSKW_zmmU64_imm8_avx512 = XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512, 
        Vpsrlq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsrlq_zmmU64_maskMSKW_zmmU64_xmmU64_avx512 = XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512, 
        Vpsrlvd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq, 
        Vpsrlvd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq, 
        Vpsrlvd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsrlvd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsrlvd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq, 
        Vpsrlvd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq, 
        Vpsrlvd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsrlvd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpsrlvd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsrlvd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpsrlvq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq, 
        Vpsrlvq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq, 
        Vpsrlvq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsrlvq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsrlvq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq, 
        Vpsrlvq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq, 
        Vpsrlvq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsrlvq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpsrlvq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsrlvq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpsrlvw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsrlvw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsrlvw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsrlvw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpsrlvw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsrlvw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpsrlw_xmmDQ_xmmDQ_immB = XED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb, 
        Vpsrlw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq, 
        Vpsrlw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq, 
        Vpsrlw_xmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsrlw_xmmU16_maskMSKW_xmmU16_imm8_avx512 = XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512, 
        Vpsrlw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsrlw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsrlw_ymmQQ_ymmQQ_immB = XED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb, 
        Vpsrlw_ymmQQ_ymmQQ_memDQ = XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq, 
        Vpsrlw_ymmQQ_ymmQQ_xmmQ = XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq, 
        Vpsrlw_ymmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsrlw_ymmU16_maskMSKW_ymmU16_imm8_avx512 = XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512, 
        Vpsrlw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsrlw_ymmU16_maskMSKW_ymmU16_xmmU16_avx512 = XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512, 
        Vpsrlw_zmmU16_maskMSKW_memU16_imm8_avx512 = XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512, 
        Vpsrlw_zmmU16_maskMSKW_zmmU16_imm8_avx512 = XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512, 
        Vpsrlw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsrlw_zmmU16_maskMSKW_zmmU16_xmmU16_avx512 = XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512, 
        Vpsubb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq, 
        Vpsubb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq, 
        Vpsubb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpsubb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpsubb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq, 
        Vpsubb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq, 
        Vpsubb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpsubb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpsubb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpsubb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpsubd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq, 
        Vpsubd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq, 
        Vpsubd_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpsubd_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpsubd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq, 
        Vpsubd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq, 
        Vpsubd_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpsubd_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpsubd_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpsubd_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpsubq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq, 
        Vpsubq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq, 
        Vpsubq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpsubq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpsubq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq, 
        Vpsubq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq, 
        Vpsubq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpsubq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpsubq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpsubq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpsubsb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq, 
        Vpsubsb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq, 
        Vpsubsb_xmmI8_maskMSKW_xmmI8_memI8_avx512 = XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512, 
        Vpsubsb_xmmI8_maskMSKW_xmmI8_xmmI8_avx512 = XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512, 
        Vpsubsb_ymmI8_maskMSKW_ymmI8_memI8_avx512 = XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512, 
        Vpsubsb_ymmI8_maskMSKW_ymmI8_ymmI8_avx512 = XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512, 
        Vpsubsb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq, 
        Vpsubsb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq, 
        Vpsubsb_zmmI8_maskMSKW_zmmI8_memI8_avx512 = XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512, 
        Vpsubsb_zmmI8_maskMSKW_zmmI8_zmmI8_avx512 = XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512, 
        Vpsubsw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq, 
        Vpsubsw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq, 
        Vpsubsw_xmmI16_maskMSKW_xmmI16_memI16_avx512 = XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512, 
        Vpsubsw_xmmI16_maskMSKW_xmmI16_xmmI16_avx512 = XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512, 
        Vpsubsw_ymmI16_maskMSKW_ymmI16_memI16_avx512 = XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512, 
        Vpsubsw_ymmI16_maskMSKW_ymmI16_ymmI16_avx512 = XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512, 
        Vpsubsw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq, 
        Vpsubsw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq, 
        Vpsubsw_zmmI16_maskMSKW_zmmI16_memI16_avx512 = XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512, 
        Vpsubsw_zmmI16_maskMSKW_zmmI16_zmmI16_avx512 = XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512, 
        Vpsubusb_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq, 
        Vpsubusb_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq, 
        Vpsubusb_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpsubusb_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpsubusb_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq, 
        Vpsubusb_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq, 
        Vpsubusb_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpsubusb_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpsubusb_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpsubusb_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpsubusw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq, 
        Vpsubusw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq, 
        Vpsubusw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsubusw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsubusw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq, 
        Vpsubusw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq, 
        Vpsubusw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsubusw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpsubusw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsubusw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpsubw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq, 
        Vpsubw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq, 
        Vpsubw_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpsubw_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpsubw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq, 
        Vpsubw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq, 
        Vpsubw_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpsubw_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpsubw_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpsubw_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpternlogd_xmmU32_maskMSKW_xmmU32_memU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512, 
        Vpternlogd_xmmU32_maskMSKW_xmmU32_xmmU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512, 
        Vpternlogd_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vpternlogd_ymmU32_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Vpternlogd_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vpternlogd_zmmU32_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Vpternlogq_xmmU64_maskMSKW_xmmU64_memU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512, 
        Vpternlogq_xmmU64_maskMSKW_xmmU64_xmmU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512, 
        Vpternlogq_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vpternlogq_ymmU64_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Vpternlogq_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vpternlogq_zmmU64_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vptest_xmmDQ_memDQ = XED_IFORM_VPTEST_XMMdq_MEMdq, 
        Vptest_xmmDQ_xmmDQ = XED_IFORM_VPTEST_XMMdq_XMMdq, 
        Vptest_ymmQQ_memQQ = XED_IFORM_VPTEST_YMMqq_MEMqq, 
        Vptest_ymmQQ_ymmQQ = XED_IFORM_VPTEST_YMMqq_YMMqq, 
        Vptestmb_maskMSKW_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vptestmb_maskMSKW_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vptestmb_maskMSKW_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vptestmb_maskMSKW_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vptestmb_maskMSKW_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vptestmb_maskMSKW_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vptestmd_maskMSKW_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vptestmq_maskMSKW_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vptestmw_maskMSKW_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vptestnmb_maskMSKW_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vptestnmd_maskMSKW_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vptestnmq_maskMSKW_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vptestnmw_maskMSKW_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpunpckhbw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq, 
        Vpunpckhbw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq, 
        Vpunpckhbw_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpunpckhbw_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpunpckhbw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq, 
        Vpunpckhbw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq, 
        Vpunpckhbw_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpunpckhbw_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpunpckhbw_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpunpckhbw_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpunpckhdq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq, 
        Vpunpckhdq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq, 
        Vpunpckhdq_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpunpckhdq_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpunpckhdq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq, 
        Vpunpckhdq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq, 
        Vpunpckhdq_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpunpckhdq_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpunpckhdq_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpunpckhdq_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpunpckhqdq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq, 
        Vpunpckhqdq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq, 
        Vpunpckhqdq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpunpckhqdq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpunpckhqdq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq, 
        Vpunpckhqdq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq, 
        Vpunpckhqdq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpunpckhqdq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpunpckhqdq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpunpckhqdq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpunpckhwd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq, 
        Vpunpckhwd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq, 
        Vpunpckhwd_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpunpckhwd_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpunpckhwd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq, 
        Vpunpckhwd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq, 
        Vpunpckhwd_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpunpckhwd_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpunpckhwd_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpunpckhwd_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpunpcklbw_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq, 
        Vpunpcklbw_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq, 
        Vpunpcklbw_xmmU8_maskMSKW_xmmU8_memU8_avx512 = XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512, 
        Vpunpcklbw_xmmU8_maskMSKW_xmmU8_xmmU8_avx512 = XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512, 
        Vpunpcklbw_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq, 
        Vpunpcklbw_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq, 
        Vpunpcklbw_ymmU8_maskMSKW_ymmU8_memU8_avx512 = XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512, 
        Vpunpcklbw_ymmU8_maskMSKW_ymmU8_ymmU8_avx512 = XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512, 
        Vpunpcklbw_zmmU8_maskMSKW_zmmU8_memU8_avx512 = XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512, 
        Vpunpcklbw_zmmU8_maskMSKW_zmmU8_zmmU8_avx512 = XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512, 
        Vpunpckldq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq, 
        Vpunpckldq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq, 
        Vpunpckldq_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpunpckldq_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpunpckldq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq, 
        Vpunpckldq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq, 
        Vpunpckldq_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpunpckldq_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpunpckldq_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpunpckldq_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpunpcklqdq_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq, 
        Vpunpcklqdq_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq, 
        Vpunpcklqdq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpunpcklqdq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpunpcklqdq_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq, 
        Vpunpcklqdq_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq, 
        Vpunpcklqdq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpunpcklqdq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpunpcklqdq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpunpcklqdq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vpunpcklwd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq, 
        Vpunpcklwd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq, 
        Vpunpcklwd_xmmU16_maskMSKW_xmmU16_memU16_avx512 = XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512, 
        Vpunpcklwd_xmmU16_maskMSKW_xmmU16_xmmU16_avx512 = XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512, 
        Vpunpcklwd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq, 
        Vpunpcklwd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq, 
        Vpunpcklwd_ymmU16_maskMSKW_ymmU16_memU16_avx512 = XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512, 
        Vpunpcklwd_ymmU16_maskMSKW_ymmU16_ymmU16_avx512 = XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512, 
        Vpunpcklwd_zmmU16_maskMSKW_zmmU16_memU16_avx512 = XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512, 
        Vpunpcklwd_zmmU16_maskMSKW_zmmU16_zmmU16_avx512 = XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512, 
        Vpxor_xmmDQ_xmmDQ_memDQ = XED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq, 
        Vpxor_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq, 
        Vpxor_ymmQQ_ymmQQ_memQQ = XED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq, 
        Vpxor_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq, 
        Vpxord_xmmU32_maskMSKW_xmmU32_memU32_avx512 = XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512, 
        Vpxord_xmmU32_maskMSKW_xmmU32_xmmU32_avx512 = XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512, 
        Vpxord_ymmU32_maskMSKW_ymmU32_memU32_avx512 = XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512, 
        Vpxord_ymmU32_maskMSKW_ymmU32_ymmU32_avx512 = XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512, 
        Vpxord_zmmU32_maskMSKW_zmmU32_memU32_avx512 = XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512, 
        Vpxord_zmmU32_maskMSKW_zmmU32_zmmU32_avx512 = XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512, 
        Vpxorq_xmmU64_maskMSKW_xmmU64_memU64_avx512 = XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512, 
        Vpxorq_xmmU64_maskMSKW_xmmU64_xmmU64_avx512 = XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512, 
        Vpxorq_ymmU64_maskMSKW_ymmU64_memU64_avx512 = XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512, 
        Vpxorq_ymmU64_maskMSKW_ymmU64_ymmU64_avx512 = XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512, 
        Vpxorq_zmmU64_maskMSKW_zmmU64_memU64_avx512 = XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512, 
        Vpxorq_zmmU64_maskMSKW_zmmU64_zmmU64_avx512 = XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512, 
        Vrangepd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vrangepd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vrangepd_ymmF64_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vrangepd_ymmF64_maskMSKW_ymmF64_ymmF64_imm8_avx512 = XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512, 
        Vrangepd_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vrangepd_zmmF64_maskMSKW_zmmF64_zmmF64_imm8_avx512 = XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512, 
        Vrangeps_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vrangeps_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vrangeps_ymmF32_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vrangeps_ymmF32_maskMSKW_ymmF32_ymmF32_imm8_avx512 = XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512, 
        Vrangeps_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vrangeps_zmmF32_maskMSKW_zmmF32_zmmF32_imm8_avx512 = XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512, 
        Vrangesd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vrangesd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vrangess_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vrangess_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vrcp14pd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vrcp14pd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vrcp14pd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vrcp14pd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vrcp14pd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vrcp14pd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vrcp14ps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vrcp14ps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vrcp14ps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vrcp14ps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vrcp14ps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vrcp14ps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vrcp14sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vrcp14sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vrcp14ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vrcp14ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vrcp28pd_zmmF64_maskMSKW_memF64_avx512er = XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER, 
        Vrcp28pd_zmmF64_maskMSKW_zmmF64_avx512er = XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER, 
        Vrcp28ps_zmmF32_maskMSKW_memF32_avx512er = XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER, 
        Vrcp28ps_zmmF32_maskMSKW_zmmF32_avx512er = XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER, 
        Vrcp28sd_xmmF64_maskMSKW_xmmF64_memF64_avx512er = XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER, 
        Vrcp28sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512er = XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER, 
        Vrcp28ss_xmmF32_maskMSKW_xmmF32_memF32_avx512er = XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER, 
        Vrcp28ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512er = XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER, 
        Vrcpps_xmmDQ_memDQ = XED_IFORM_VRCPPS_XMMdq_MEMdq, 
        Vrcpps_xmmDQ_xmmDQ = XED_IFORM_VRCPPS_XMMdq_XMMdq, 
        Vrcpps_ymmQQ_memQQ = XED_IFORM_VRCPPS_YMMqq_MEMqq, 
        Vrcpps_ymmQQ_ymmQQ = XED_IFORM_VRCPPS_YMMqq_YMMqq, 
        Vrcpss_xmmDQ_xmmDQ_memD = XED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd, 
        Vrcpss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd, 
        Vreducepd_xmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vreducepd_xmmF64_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512, 
        Vreducepd_ymmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vreducepd_ymmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vreducepd_zmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vreducepd_zmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vreduceps_xmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vreduceps_xmmF32_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512, 
        Vreduceps_ymmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vreduceps_ymmF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vreduceps_zmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vreduceps_zmmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vreducesd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vreducesd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vreducess_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vreducess_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vrndscalepd_xmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vrndscalepd_xmmF64_maskMSKW_xmmF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512, 
        Vrndscalepd_ymmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vrndscalepd_ymmF64_maskMSKW_ymmF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512, 
        Vrndscalepd_zmmF64_maskMSKW_memF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512, 
        Vrndscalepd_zmmF64_maskMSKW_zmmF64_imm8_avx512 = XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512, 
        Vrndscaleps_xmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vrndscaleps_xmmF32_maskMSKW_xmmF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512, 
        Vrndscaleps_ymmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vrndscaleps_ymmF32_maskMSKW_ymmF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512, 
        Vrndscaleps_zmmF32_maskMSKW_memF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512, 
        Vrndscaleps_zmmF32_maskMSKW_zmmF32_imm8_avx512 = XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512, 
        Vrndscalesd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vrndscalesd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vrndscaless_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vrndscaless_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vroundpd_xmmDQ_memDQ_immB = XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb, 
        Vroundpd_xmmDQ_xmmDQ_immB = XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb, 
        Vroundpd_ymmQQ_memQQ_immB = XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb, 
        Vroundpd_ymmQQ_ymmQQ_immB = XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb, 
        Vroundps_xmmDQ_memDQ_immB = XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb, 
        Vroundps_xmmDQ_xmmDQ_immB = XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb, 
        Vroundps_ymmQQ_memQQ_immB = XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb, 
        Vroundps_ymmQQ_ymmQQ_immB = XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb, 
        Vroundsd_xmmDQ_xmmDQ_memQ_immB = XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb, 
        Vroundsd_xmmDQ_xmmDQ_xmmQ_immB = XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb, 
        Vroundss_xmmDQ_xmmDQ_memD_immB = XED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb, 
        Vroundss_xmmDQ_xmmDQ_xmmD_immB = XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb, 
        Vrsqrt14pd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vrsqrt14pd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vrsqrt14pd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vrsqrt14pd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vrsqrt14pd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vrsqrt14pd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vrsqrt14ps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vrsqrt14ps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vrsqrt14ps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vrsqrt14ps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vrsqrt14ps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vrsqrt14ps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vrsqrt14sd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vrsqrt14sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vrsqrt14ss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vrsqrt14ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vrsqrt28pd_zmmF64_maskMSKW_memF64_avx512er = XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER, 
        Vrsqrt28pd_zmmF64_maskMSKW_zmmF64_avx512er = XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER, 
        Vrsqrt28ps_zmmF32_maskMSKW_memF32_avx512er = XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER, 
        Vrsqrt28ps_zmmF32_maskMSKW_zmmF32_avx512er = XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER, 
        Vrsqrt28sd_xmmF64_maskMSKW_xmmF64_memF64_avx512er = XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER, 
        Vrsqrt28sd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512er = XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER, 
        Vrsqrt28ss_xmmF32_maskMSKW_xmmF32_memF32_avx512er = XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER, 
        Vrsqrt28ss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512er = XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER, 
        Vrsqrtps_xmmDQ_memDQ = XED_IFORM_VRSQRTPS_XMMdq_MEMdq, 
        Vrsqrtps_xmmDQ_xmmDQ = XED_IFORM_VRSQRTPS_XMMdq_XMMdq, 
        Vrsqrtps_ymmQQ_memQQ = XED_IFORM_VRSQRTPS_YMMqq_MEMqq, 
        Vrsqrtps_ymmQQ_ymmQQ = XED_IFORM_VRSQRTPS_YMMqq_YMMqq, 
        Vrsqrtss_xmmDQ_xmmDQ_memD = XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd, 
        Vrsqrtss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd, 
        Vscalefpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vscalefpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vscalefpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vscalefpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vscalefpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vscalefpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vscalefps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vscalefps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vscalefps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vscalefps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vscalefps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vscalefps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vscalefsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vscalefsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vscalefss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vscalefss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vscatterdpd_memF64_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128, 
        Vscatterdpd_memF64_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256, 
        Vscatterdpd_memF64_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512, 
        Vscatterdps_memF32_maskMSKW_xmmF32_avx512_vl128 = XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128, 
        Vscatterdps_memF32_maskMSKW_ymmF32_avx512_vl256 = XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256, 
        Vscatterdps_memF32_maskMSKW_zmmF32_avx512_vl512 = XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512, 
        Vscatterpf0dpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vscatterpf0dps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vscatterpf0qpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vscatterpf0qps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vscatterpf1dpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vscatterpf1dps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vscatterpf1qpd_memF64_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512, 
        Vscatterpf1qps_memF32_maskMSKW_avx512pf_vl512 = XED_IFORM_VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512, 
        Vscatterqpd_memF64_maskMSKW_xmmF64_avx512_vl128 = XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128, 
        Vscatterqpd_memF64_maskMSKW_ymmF64_avx512_vl256 = XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256, 
        Vscatterqpd_memF64_maskMSKW_zmmF64_avx512_vl512 = XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512, 
        Vscatterqps_memF32_maskMSKW_xmmF32_avx512_vl128 = XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128, 
        Vscatterqps_memF32_maskMSKW_xmmF32_avx512_vl256 = XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256, 
        Vscatterqps_memF32_maskMSKW_ymmF32_avx512_vl512 = XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512, 
        Vshuff32x4_ymmF32_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vshuff32x4_ymmF32_maskMSKW_ymmF32_ymmF32_imm8_avx512 = XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512, 
        Vshuff32x4_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vshuff32x4_zmmF32_maskMSKW_zmmF32_zmmF32_imm8_avx512 = XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512, 
        Vshuff64x2_ymmF64_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vshuff64x2_ymmF64_maskMSKW_ymmF64_ymmF64_imm8_avx512 = XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512, 
        Vshuff64x2_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vshuff64x2_zmmF64_maskMSKW_zmmF64_zmmF64_imm8_avx512 = XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512, 
        Vshufi32x4_ymmU32_maskMSKW_ymmU32_memU32_imm8_avx512 = XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512, 
        Vshufi32x4_ymmU32_maskMSKW_ymmU32_ymmU32_imm8_avx512 = XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512, 
        Vshufi32x4_zmmU32_maskMSKW_zmmU32_memU32_imm8_avx512 = XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512, 
        Vshufi32x4_zmmU32_maskMSKW_zmmU32_zmmU32_imm8_avx512 = XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512, 
        Vshufi64x2_ymmU64_maskMSKW_ymmU64_memU64_imm8_avx512 = XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512, 
        Vshufi64x2_ymmU64_maskMSKW_ymmU64_ymmU64_imm8_avx512 = XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512, 
        Vshufi64x2_zmmU64_maskMSKW_zmmU64_memU64_imm8_avx512 = XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512, 
        Vshufi64x2_zmmU64_maskMSKW_zmmU64_zmmU64_imm8_avx512 = XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512, 
        Vshufpd_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb, 
        Vshufpd_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb, 
        Vshufpd_xmmF64_maskMSKW_xmmF64_memF64_imm8_avx512 = XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512, 
        Vshufpd_xmmF64_maskMSKW_xmmF64_xmmF64_imm8_avx512 = XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512, 
        Vshufpd_ymmF64_maskMSKW_ymmF64_memF64_imm8_avx512 = XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512, 
        Vshufpd_ymmF64_maskMSKW_ymmF64_ymmF64_imm8_avx512 = XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512, 
        Vshufpd_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb, 
        Vshufpd_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb, 
        Vshufpd_zmmF64_maskMSKW_zmmF64_memF64_imm8_avx512 = XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512, 
        Vshufpd_zmmF64_maskMSKW_zmmF64_zmmF64_imm8_avx512 = XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512, 
        Vshufps_xmmDQ_xmmDQ_memDQ_immB = XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb, 
        Vshufps_xmmDQ_xmmDQ_xmmDQ_immB = XED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb, 
        Vshufps_xmmF32_maskMSKW_xmmF32_memF32_imm8_avx512 = XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512, 
        Vshufps_xmmF32_maskMSKW_xmmF32_xmmF32_imm8_avx512 = XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512, 
        Vshufps_ymmF32_maskMSKW_ymmF32_memF32_imm8_avx512 = XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512, 
        Vshufps_ymmF32_maskMSKW_ymmF32_ymmF32_imm8_avx512 = XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512, 
        Vshufps_ymmQQ_ymmQQ_memQQ_immB = XED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb, 
        Vshufps_ymmQQ_ymmQQ_ymmQQ_immB = XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb, 
        Vshufps_zmmF32_maskMSKW_zmmF32_memF32_imm8_avx512 = XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512, 
        Vshufps_zmmF32_maskMSKW_zmmF32_zmmF32_imm8_avx512 = XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512, 
        Vsqrtpd_xmmDQ_memDQ = XED_IFORM_VSQRTPD_XMMdq_MEMdq, 
        Vsqrtpd_xmmDQ_xmmDQ = XED_IFORM_VSQRTPD_XMMdq_XMMdq, 
        Vsqrtpd_xmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512, 
        Vsqrtpd_xmmF64_maskMSKW_xmmF64_avx512 = XED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512, 
        Vsqrtpd_ymmF64_maskMSKW_memF64_avx512 = XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512, 
        Vsqrtpd_ymmF64_maskMSKW_ymmF64_avx512 = XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512, 
        Vsqrtpd_ymmQQ_memQQ = XED_IFORM_VSQRTPD_YMMqq_MEMqq, 
        Vsqrtpd_ymmQQ_ymmQQ = XED_IFORM_VSQRTPD_YMMqq_YMMqq, 
        Vsqrtpd_zmmF64_maskMSKW_memF64_avx512 = XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512, 
        Vsqrtpd_zmmF64_maskMSKW_zmmF64_avx512 = XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512, 
        Vsqrtps_xmmDQ_memDQ = XED_IFORM_VSQRTPS_XMMdq_MEMdq, 
        Vsqrtps_xmmDQ_xmmDQ = XED_IFORM_VSQRTPS_XMMdq_XMMdq, 
        Vsqrtps_xmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512, 
        Vsqrtps_xmmF32_maskMSKW_xmmF32_avx512 = XED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512, 
        Vsqrtps_ymmF32_maskMSKW_memF32_avx512 = XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512, 
        Vsqrtps_ymmF32_maskMSKW_ymmF32_avx512 = XED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512, 
        Vsqrtps_ymmQQ_memQQ = XED_IFORM_VSQRTPS_YMMqq_MEMqq, 
        Vsqrtps_ymmQQ_ymmQQ = XED_IFORM_VSQRTPS_YMMqq_YMMqq, 
        Vsqrtps_zmmF32_maskMSKW_memF32_avx512 = XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512, 
        Vsqrtps_zmmF32_maskMSKW_zmmF32_avx512 = XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512, 
        Vsqrtsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq, 
        Vsqrtsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq, 
        Vsqrtsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vsqrtsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vsqrtss_xmmDQ_xmmDQ_memD = XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd, 
        Vsqrtss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd, 
        Vsqrtss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vsqrtss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vstmxcsr_memD = XED_IFORM_VSTMXCSR_MEMd, 
        Vsubpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq, 
        Vsubpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq, 
        Vsubpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vsubpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vsubpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vsubpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vsubpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq, 
        Vsubpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq, 
        Vsubpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vsubpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vsubps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq, 
        Vsubps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq, 
        Vsubps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vsubps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vsubps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vsubps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vsubps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq, 
        Vsubps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq, 
        Vsubps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vsubps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vsubsd_xmmDQ_xmmDQ_memQ = XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq, 
        Vsubsd_xmmDQ_xmmDQ_xmmQ = XED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq, 
        Vsubsd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vsubsd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vsubss_xmmDQ_xmmDQ_memD = XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd, 
        Vsubss_xmmDQ_xmmDQ_xmmD = XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd, 
        Vsubss_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vsubss_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vtestpd_xmmDQ_memDQ = XED_IFORM_VTESTPD_XMMdq_MEMdq, 
        Vtestpd_xmmDQ_xmmDQ = XED_IFORM_VTESTPD_XMMdq_XMMdq, 
        Vtestpd_ymmQQ_memQQ = XED_IFORM_VTESTPD_YMMqq_MEMqq, 
        Vtestpd_ymmQQ_ymmQQ = XED_IFORM_VTESTPD_YMMqq_YMMqq, 
        Vtestps_xmmDQ_memDQ = XED_IFORM_VTESTPS_XMMdq_MEMdq, 
        Vtestps_xmmDQ_xmmDQ = XED_IFORM_VTESTPS_XMMdq_XMMdq, 
        Vtestps_ymmQQ_memQQ = XED_IFORM_VTESTPS_YMMqq_MEMqq, 
        Vtestps_ymmQQ_ymmQQ = XED_IFORM_VTESTPS_YMMqq_YMMqq, 
        Vucomisd_xmmDQ_memQ = XED_IFORM_VUCOMISD_XMMdq_MEMq, 
        Vucomisd_xmmDQ_xmmQ = XED_IFORM_VUCOMISD_XMMdq_XMMq, 
        Vucomisd_xmmF64_memF64_avx512 = XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512, 
        Vucomisd_xmmF64_xmmF64_avx512 = XED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512, 
        Vucomiss_xmmDQ_memD = XED_IFORM_VUCOMISS_XMMdq_MEMd, 
        Vucomiss_xmmDQ_xmmD = XED_IFORM_VUCOMISS_XMMdq_XMMd, 
        Vucomiss_xmmF32_memF32_avx512 = XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512, 
        Vucomiss_xmmF32_xmmF32_avx512 = XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512, 
        Vunpckhpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq, 
        Vunpckhpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq, 
        Vunpckhpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vunpckhpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vunpckhpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vunpckhpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vunpckhpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq, 
        Vunpckhpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq, 
        Vunpckhpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vunpckhpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vunpckhps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq, 
        Vunpckhps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq, 
        Vunpckhps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vunpckhps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vunpckhps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vunpckhps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vunpckhps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq, 
        Vunpckhps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq, 
        Vunpckhps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vunpckhps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vunpcklpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq, 
        Vunpcklpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq, 
        Vunpcklpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vunpcklpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vunpcklpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vunpcklpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vunpcklpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq, 
        Vunpcklpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq, 
        Vunpcklpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vunpcklpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vunpcklps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq, 
        Vunpcklps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq, 
        Vunpcklps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vunpcklps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vunpcklps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vunpcklps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vunpcklps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq, 
        Vunpcklps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq, 
        Vunpcklps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vunpcklps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vxorpd_xmmDQ_xmmDQ_memDQ = XED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq, 
        Vxorpd_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq, 
        Vxorpd_xmmF64_maskMSKW_xmmF64_memF64_avx512 = XED_IFORM_VXORPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512, 
        Vxorpd_xmmF64_maskMSKW_xmmF64_xmmF64_avx512 = XED_IFORM_VXORPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512, 
        Vxorpd_ymmF64_maskMSKW_ymmF64_memF64_avx512 = XED_IFORM_VXORPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512, 
        Vxorpd_ymmF64_maskMSKW_ymmF64_ymmF64_avx512 = XED_IFORM_VXORPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512, 
        Vxorpd_ymmQQ_ymmQQ_memQQ = XED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq, 
        Vxorpd_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq, 
        Vxorpd_zmmF64_maskMSKW_zmmF64_memF64_avx512 = XED_IFORM_VXORPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512, 
        Vxorpd_zmmF64_maskMSKW_zmmF64_zmmF64_avx512 = XED_IFORM_VXORPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512, 
        Vxorps_xmmDQ_xmmDQ_memDQ = XED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq, 
        Vxorps_xmmDQ_xmmDQ_xmmDQ = XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq, 
        Vxorps_xmmF32_maskMSKW_xmmF32_memF32_avx512 = XED_IFORM_VXORPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512, 
        Vxorps_xmmF32_maskMSKW_xmmF32_xmmF32_avx512 = XED_IFORM_VXORPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512, 
        Vxorps_ymmF32_maskMSKW_ymmF32_memF32_avx512 = XED_IFORM_VXORPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512, 
        Vxorps_ymmF32_maskMSKW_ymmF32_ymmF32_avx512 = XED_IFORM_VXORPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512, 
        Vxorps_ymmQQ_ymmQQ_memQQ = XED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq, 
        Vxorps_ymmQQ_ymmQQ_ymmQQ = XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq, 
        Vxorps_zmmF32_maskMSKW_zmmF32_memF32_avx512 = XED_IFORM_VXORPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512, 
        Vxorps_zmmF32_maskMSKW_zmmF32_zmmF32_avx512 = XED_IFORM_VXORPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512, 
        Vzeroall = XED_IFORM_VZEROALL, 
        Vzeroupper = XED_IFORM_VZEROUPPER, 
        Wbinvd = XED_IFORM_WBINVD, 
        Wrfsbase_gprY = XED_IFORM_WRFSBASE_GPRy, 
        Wrgsbase_gprY = XED_IFORM_WRGSBASE_GPRy, 
        Wrmsr = XED_IFORM_WRMSR, 
        Wrpkru = XED_IFORM_WRPKRU, 
        Wrssd_memU32_gpr32U32 = XED_IFORM_WRSSD_MEMu32_GPR32u32, 
        Wrssq_memU64_gpr64U64 = XED_IFORM_WRSSQ_MEMu64_GPR64u64, 
        Wrussd_memU32_gpr32U32 = XED_IFORM_WRUSSD_MEMu32_GPR32u32, 
        Wrussq_memU64_gpr64U64 = XED_IFORM_WRUSSQ_MEMu64_GPR64u64, 
        Xabort_immB = XED_IFORM_XABORT_IMMb, 
        Xadd_gpr8_gpr8 = XED_IFORM_XADD_GPR8_GPR8, 
        Xadd_gprV_gprV = XED_IFORM_XADD_GPRv_GPRv, 
        Xadd_memB_gpr8 = XED_IFORM_XADD_MEMb_GPR8, 
        Xadd_memV_gprV = XED_IFORM_XADD_MEMv_GPRv, 
        Xadd_lock_memB_gpr8 = XED_IFORM_XADD_LOCK_MEMb_GPR8, 
        Xadd_lock_memV_gprV = XED_IFORM_XADD_LOCK_MEMv_GPRv, 
        Xbegin_relbrZ = XED_IFORM_XBEGIN_RELBRz, 
        Xchg_gpr8_gpr8 = XED_IFORM_XCHG_GPR8_GPR8, 
        Xchg_gprV_gprV = XED_IFORM_XCHG_GPRv_GPRv, 
        Xchg_gprV_oRax = XED_IFORM_XCHG_GPRv_OrAX, 
        Xchg_memB_gpr8 = XED_IFORM_XCHG_MEMb_GPR8, 
        Xchg_memV_gprV = XED_IFORM_XCHG_MEMv_GPRv, 
        Xend = XED_IFORM_XEND, 
        Xgetbv = XED_IFORM_XGETBV, 
        Xlat = XED_IFORM_XLAT, 
        Xor_al_immB = XED_IFORM_XOR_AL_IMMb, 
        Xor_gpr8_gpr8_30 = XED_IFORM_XOR_GPR8_GPR8_30, 
        Xor_gpr8_gpr8_32 = XED_IFORM_XOR_GPR8_GPR8_32, 
        Xor_gpr8_immB_80R6 = XED_IFORM_XOR_GPR8_IMMb_80r6, 
        Xor_gpr8_immB_82R6 = XED_IFORM_XOR_GPR8_IMMb_82r6, 
        Xor_gpr8_memB = XED_IFORM_XOR_GPR8_MEMb, 
        Xor_gprV_gprV_31 = XED_IFORM_XOR_GPRv_GPRv_31, 
        Xor_gprV_gprV_33 = XED_IFORM_XOR_GPRv_GPRv_33, 
        Xor_gprV_immB = XED_IFORM_XOR_GPRv_IMMb, 
        Xor_gprV_immZ = XED_IFORM_XOR_GPRv_IMMz, 
        Xor_gprV_memV = XED_IFORM_XOR_GPRv_MEMv, 
        Xor_memB_gpr8 = XED_IFORM_XOR_MEMb_GPR8, 
        Xor_memB_immB_80R6 = XED_IFORM_XOR_MEMb_IMMb_80r6, 
        Xor_memB_immB_82R6 = XED_IFORM_XOR_MEMb_IMMb_82r6, 
        Xor_memV_gprV = XED_IFORM_XOR_MEMv_GPRv, 
        Xor_memV_immB = XED_IFORM_XOR_MEMv_IMMb, 
        Xor_memV_immZ = XED_IFORM_XOR_MEMv_IMMz, 
        Xor_oRax_immZ = XED_IFORM_XOR_OrAX_IMMz, 
        Xorpd_xmmPD_memPD = XED_IFORM_XORPD_XMMpd_MEMpd, 
        Xorpd_xmmPD_xmmPD = XED_IFORM_XORPD_XMMpd_XMMpd, 
        Xorps_xmmPS_memPS = XED_IFORM_XORPS_XMMps_MEMps, 
        Xorps_xmmPS_xmmPS = XED_IFORM_XORPS_XMMps_XMMps, 
        Xor_lock_memB_gpr8 = XED_IFORM_XOR_LOCK_MEMb_GPR8, 
        Xor_lock_memB_immB_80R6 = XED_IFORM_XOR_LOCK_MEMb_IMMb_80r6, 
        Xor_lock_memB_immB_82R6 = XED_IFORM_XOR_LOCK_MEMb_IMMb_82r6, 
        Xor_lock_memV_gprV = XED_IFORM_XOR_LOCK_MEMv_GPRv, 
        Xor_lock_memV_immB = XED_IFORM_XOR_LOCK_MEMv_IMMb, 
        Xor_lock_memV_immZ = XED_IFORM_XOR_LOCK_MEMv_IMMz, 
        Xrstor_memMXSAVE = XED_IFORM_XRSTOR_MEMmxsave, 
        Xrstor64_memMXSAVE = XED_IFORM_XRSTOR64_MEMmxsave, 
        Xrstors_memMXSAVE = XED_IFORM_XRSTORS_MEMmxsave, 
        Xrstors64_memMXSAVE = XED_IFORM_XRSTORS64_MEMmxsave, 
        Xsave_memMXSAVE = XED_IFORM_XSAVE_MEMmxsave, 
        Xsave64_memMXSAVE = XED_IFORM_XSAVE64_MEMmxsave, 
        Xsavec_memMXSAVE = XED_IFORM_XSAVEC_MEMmxsave, 
        Xsavec64_memMXSAVE = XED_IFORM_XSAVEC64_MEMmxsave, 
        Xsaveopt_memMXSAVE = XED_IFORM_XSAVEOPT_MEMmxsave, 
        Xsaveopt64_memMXSAVE = XED_IFORM_XSAVEOPT64_MEMmxsave, 
        Xsaves_memMXSAVE = XED_IFORM_XSAVES_MEMmxsave, 
        Xsaves64_memMXSAVE = XED_IFORM_XSAVES64_MEMmxsave, 
        Xsetbv = XED_IFORM_XSETBV, 
        Xtest = XED_IFORM_XTEST, 
    };

    public enum class Chip
    {
        Invalid = XED_CHIP_INVALID,
        I86 = XED_CHIP_I86,
        I86fp = XED_CHIP_I86FP,
        I186 = XED_CHIP_I186,
        I186fp = XED_CHIP_I186FP,
        I286real = XED_CHIP_I286REAL,
        I286 = XED_CHIP_I286,
        I2186fp = XED_CHIP_I2186FP,
        I386real = XED_CHIP_I386REAL,
        I386 = XED_CHIP_I386,
        I386fp = XED_CHIP_I386FP,
        I486real = XED_CHIP_I486REAL,
        I486 = XED_CHIP_I486,
        Pentiumreal = XED_CHIP_PENTIUMREAL,
        Pentium = XED_CHIP_PENTIUM,
        Quark = XED_CHIP_QUARK,
        Pentiummmxreal = XED_CHIP_PENTIUMMMXREAL,
        Pentiummmx = XED_CHIP_PENTIUMMMX,
        Allreal = XED_CHIP_ALLREAL,
        Pentiumpro = XED_CHIP_PENTIUMPRO,
        Pentium2 = XED_CHIP_PENTIUM2,
        Pentium3 = XED_CHIP_PENTIUM3,
        Pentium4 = XED_CHIP_PENTIUM4,
        P4prescott = XED_CHIP_P4PRESCOTT,
        P4prescott_nolahf = XED_CHIP_P4PRESCOTT_NOLAHF,
        P4prescott_vtx = XED_CHIP_P4PRESCOTT_VTX,
        Core2 = XED_CHIP_CORE2,
        Penryn = XED_CHIP_PENRYN,
        Penryn_e = XED_CHIP_PENRYN_E,
        Nehalem = XED_CHIP_NEHALEM,
        Westmere = XED_CHIP_WESTMERE,
        Bonnell = XED_CHIP_BONNELL,
        Saltwell = XED_CHIP_SALTWELL,
        Silvermont = XED_CHIP_SILVERMONT,
        Amd = XED_CHIP_AMD,
        Goldmont = XED_CHIP_GOLDMONT,
        Sandybridge = XED_CHIP_SANDYBRIDGE,
        Ivybridge = XED_CHIP_IVYBRIDGE,
        Haswell = XED_CHIP_HASWELL,
        Broadwell = XED_CHIP_BROADWELL,
        Skylake = XED_CHIP_SKYLAKE,
        Skylake_server = XED_CHIP_SKYLAKE_SERVER,
        Knl = XED_CHIP_KNL,
        Knm = XED_CHIP_KNM,
        Cannonlake = XED_CHIP_CANNONLAKE,
        Icelake = XED_CHIP_ICELAKE,
        Future = XED_CHIP_FUTURE,
        All = XED_CHIP_ALL,
    };

    public enum class OperandElementType
    {
        Invalid = XED_OPERAND_ELEMENT_TYPE_INVALID,
        UInt = XED_OPERAND_ELEMENT_TYPE_UINT,
        Int = XED_OPERAND_ELEMENT_TYPE_INT,
        Single = XED_OPERAND_ELEMENT_TYPE_SINGLE,
        Double = XED_OPERAND_ELEMENT_TYPE_DOUBLE,
        LongDouble = XED_OPERAND_ELEMENT_TYPE_LONGDOUBLE,
        LongBcd = XED_OPERAND_ELEMENT_TYPE_LONGBCD,
        Struct = XED_OPERAND_ELEMENT_TYPE_STRUCT,
        Variable = XED_OPERAND_ELEMENT_TYPE_VARIABLE,
        Float16 = XED_OPERAND_ELEMENT_TYPE_FLOAT16,
    };

    public enum class Syntax
    {
        Xed = XED_SYNTAX_XED,
        Att = XED_SYNTAX_ATT,
        Intel = XED_SYNTAX_INTEL,
    };

    public enum class OperandAction
    {
        Invalid = XED_OPERAND_ACTION_INVALID,
        Rw = XED_OPERAND_ACTION_RW,
        R = XED_OPERAND_ACTION_R,
        W = XED_OPERAND_ACTION_W,
        Rcw = XED_OPERAND_ACTION_RCW,
        Cw = XED_OPERAND_ACTION_CW,
        Crw = XED_OPERAND_ACTION_CRW,
        Cr = XED_OPERAND_ACTION_CR,
    };

    public enum class InstException
    {
        Invalid = XED_EXCEPTION_INVALID,
        Avx512_e1 = XED_EXCEPTION_AVX512_E1,
        Avx512_e10 = XED_EXCEPTION_AVX512_E10,
        Avx512_e10nf = XED_EXCEPTION_AVX512_E10NF,
        Avx512_e11 = XED_EXCEPTION_AVX512_E11,
        Avx512_e11nf = XED_EXCEPTION_AVX512_E11NF,
        Avx512_e12 = XED_EXCEPTION_AVX512_E12,
        Avx512_e12np = XED_EXCEPTION_AVX512_E12NP,
        Avx512_e1nf = XED_EXCEPTION_AVX512_E1NF,
        Avx512_e2 = XED_EXCEPTION_AVX512_E2,
        Avx512_e3 = XED_EXCEPTION_AVX512_E3,
        Avx512_e3nf = XED_EXCEPTION_AVX512_E3NF,
        Avx512_e4 = XED_EXCEPTION_AVX512_E4,
        Avx512_e4nf = XED_EXCEPTION_AVX512_E4NF,
        Avx512_e5 = XED_EXCEPTION_AVX512_E5,
        Avx512_e5nf = XED_EXCEPTION_AVX512_E5NF,
        Avx512_e6 = XED_EXCEPTION_AVX512_E6,
        Avx512_e6nf = XED_EXCEPTION_AVX512_E6NF,
        Avx512_e7nm = XED_EXCEPTION_AVX512_E7NM,
        Avx512_e7nm128 = XED_EXCEPTION_AVX512_E7NM128,
        Avx512_e9nf = XED_EXCEPTION_AVX512_E9NF,
        Avx512_k20 = XED_EXCEPTION_AVX512_K20,
        Avx512_k21 = XED_EXCEPTION_AVX512_K21,
        Avx_type_1 = XED_EXCEPTION_AVX_TYPE_1,
        Avx_type_11 = XED_EXCEPTION_AVX_TYPE_11,
        Avx_type_12 = XED_EXCEPTION_AVX_TYPE_12,
        Avx_type_2 = XED_EXCEPTION_AVX_TYPE_2,
        Avx_type_2d = XED_EXCEPTION_AVX_TYPE_2D,
        Avx_type_3 = XED_EXCEPTION_AVX_TYPE_3,
        Avx_type_4 = XED_EXCEPTION_AVX_TYPE_4,
        Avx_type_4m = XED_EXCEPTION_AVX_TYPE_4M,
        Avx_type_5 = XED_EXCEPTION_AVX_TYPE_5,
        Avx_type_5l = XED_EXCEPTION_AVX_TYPE_5L,
        Avx_type_6 = XED_EXCEPTION_AVX_TYPE_6,
        Avx_type_7 = XED_EXCEPTION_AVX_TYPE_7,
        Avx_type_8 = XED_EXCEPTION_AVX_TYPE_8,
        Mmx_fp = XED_EXCEPTION_MMX_FP,
        Mmx_fp_16align = XED_EXCEPTION_MMX_FP_16ALIGN,
        Mmx_mem = XED_EXCEPTION_MMX_MEM,
        Mmx_nofp = XED_EXCEPTION_MMX_NOFP,
        Mmx_nofp2 = XED_EXCEPTION_MMX_NOFP2,
        Mmx_nomem = XED_EXCEPTION_MMX_NOMEM,
        Sse_type_1 = XED_EXCEPTION_SSE_TYPE_1,
        Sse_type_2 = XED_EXCEPTION_SSE_TYPE_2,
        Sse_type_2d = XED_EXCEPTION_SSE_TYPE_2D,
        Sse_type_3 = XED_EXCEPTION_SSE_TYPE_3,
        Sse_type_4 = XED_EXCEPTION_SSE_TYPE_4,
        Sse_type_4m = XED_EXCEPTION_SSE_TYPE_4M,
        Sse_type_5 = XED_EXCEPTION_SSE_TYPE_5,
        Sse_type_7 = XED_EXCEPTION_SSE_TYPE_7,
    };

    public enum class OperandVisibility
    {
        Invalid = XED_OPVIS_INVALID,
        Explicit = XED_OPVIS_EXPLICIT,
        Implicit = XED_OPVIS_IMPLICIT,
        Suppressed = XED_OPVIS_SUPPRESSED,
    };

    public enum class OperandType
    {
        Invalid = XED_OPERAND_TYPE_INVALID,
        Error = XED_OPERAND_TYPE_ERROR,
        Imm = XED_OPERAND_TYPE_IMM,
        ImmConst = XED_OPERAND_TYPE_IMM_CONST,
        NtLookupFn = XED_OPERAND_TYPE_NT_LOOKUP_FN,
        Reg = XED_OPERAND_TYPE_REG,
    };

    public enum class OperandXType
    {
        Invalid = XED_OPERAND_XTYPE_INVALID,
        B80 = XED_OPERAND_XTYPE_B80,
        F16 = XED_OPERAND_XTYPE_F16,
        F32 = XED_OPERAND_XTYPE_F32,
        F64 = XED_OPERAND_XTYPE_F64,
        F80 = XED_OPERAND_XTYPE_F80,
        I1 = XED_OPERAND_XTYPE_I1,
        I16 = XED_OPERAND_XTYPE_I16,
        I32 = XED_OPERAND_XTYPE_I32,
        I64 = XED_OPERAND_XTYPE_I64,
        I8 = XED_OPERAND_XTYPE_I8,
        Int = XED_OPERAND_XTYPE_INT,
        Struct = XED_OPERAND_XTYPE_STRUCT,
        U128 = XED_OPERAND_XTYPE_U128,
        U16 = XED_OPERAND_XTYPE_U16,
        U256 = XED_OPERAND_XTYPE_U256,
        U32 = XED_OPERAND_XTYPE_U32,
        U64 = XED_OPERAND_XTYPE_U64,
        U8 = XED_OPERAND_XTYPE_U8,
        UInt = XED_OPERAND_XTYPE_UINT,
        Var = XED_OPERAND_XTYPE_VAR,
    };

    public enum class OperandWidth
    {
        Invalid = XED_OPERAND_WIDTH_INVALID,
        XED_OPERAND_WIDTH_ASZ,
        Operand_width_ssz = XED_OPERAND_WIDTH_SSZ,
        Pseudo = XED_OPERAND_WIDTH_PSEUDO,
        Pseudox87 = XED_OPERAND_WIDTH_PSEUDOX87,
        A16 = XED_OPERAND_WIDTH_A16,
        A32 = XED_OPERAND_WIDTH_A32,
        B = XED_OPERAND_WIDTH_B,
        D = XED_OPERAND_WIDTH_D,
        I8 = XED_OPERAND_WIDTH_I8,
        U8 = XED_OPERAND_WIDTH_U8,
        I16 = XED_OPERAND_WIDTH_I16,
        U16 = XED_OPERAND_WIDTH_U16,
        I32 = XED_OPERAND_WIDTH_I32,
        U32 = XED_OPERAND_WIDTH_U32,
        I64 = XED_OPERAND_WIDTH_I64,
        U64 = XED_OPERAND_WIDTH_U64,
        F16 = XED_OPERAND_WIDTH_F16,
        F32 = XED_OPERAND_WIDTH_F32,
        F64 = XED_OPERAND_WIDTH_F64,
        Dq = XED_OPERAND_WIDTH_DQ,
        Xub = XED_OPERAND_WIDTH_XUB,
        Xuw = XED_OPERAND_WIDTH_XUW,
        Xud = XED_OPERAND_WIDTH_XUD,
        Xuq = XED_OPERAND_WIDTH_XUQ,
        X128 = XED_OPERAND_WIDTH_X128,
        Xb = XED_OPERAND_WIDTH_XB,
        Xw = XED_OPERAND_WIDTH_XW,
        Xd = XED_OPERAND_WIDTH_XD,
        Xq = XED_OPERAND_WIDTH_XQ,
        Mb = XED_OPERAND_WIDTH_MB,
        Mw = XED_OPERAND_WIDTH_MW,
        Md = XED_OPERAND_WIDTH_MD,
        Mq = XED_OPERAND_WIDTH_MQ,
        M64int = XED_OPERAND_WIDTH_M64INT,
        M64real = XED_OPERAND_WIDTH_M64REAL,
        Mem108 = XED_OPERAND_WIDTH_MEM108,
        Mem14 = XED_OPERAND_WIDTH_MEM14,
        Mem16 = XED_OPERAND_WIDTH_MEM16,
        Mem16int = XED_OPERAND_WIDTH_MEM16INT,
        Mem28 = XED_OPERAND_WIDTH_MEM28,
        Mem32int = XED_OPERAND_WIDTH_MEM32INT,
        Mem32real = XED_OPERAND_WIDTH_MEM32REAL,
        Mem80dec = XED_OPERAND_WIDTH_MEM80DEC,
        Mem80real = XED_OPERAND_WIDTH_MEM80REAL,
        F80 = XED_OPERAND_WIDTH_F80,
        Mem94 = XED_OPERAND_WIDTH_MEM94,
        Mfpxenv = XED_OPERAND_WIDTH_MFPXENV,
        Mxsave = XED_OPERAND_WIDTH_MXSAVE,
        Mprefetch = XED_OPERAND_WIDTH_MPREFETCH,
        P = XED_OPERAND_WIDTH_P,
        P2 = XED_OPERAND_WIDTH_P2,
        Pd = XED_OPERAND_WIDTH_PD,
        Ps = XED_OPERAND_WIDTH_PS,
        Pi = XED_OPERAND_WIDTH_PI,
        Q = XED_OPERAND_WIDTH_Q,
        S = XED_OPERAND_WIDTH_S,
        S64 = XED_OPERAND_WIDTH_S64,
        Sd = XED_OPERAND_WIDTH_SD,
        Si = XED_OPERAND_WIDTH_SI,
        Ss = XED_OPERAND_WIDTH_SS,
        V = XED_OPERAND_WIDTH_V,
        Y = XED_OPERAND_WIDTH_Y,
        W = XED_OPERAND_WIDTH_W,
        Z = XED_OPERAND_WIDTH_Z,
        Spw8 = XED_OPERAND_WIDTH_SPW8,
        Spw = XED_OPERAND_WIDTH_SPW,
        Spw3 = XED_OPERAND_WIDTH_SPW3,
        Spw2 = XED_OPERAND_WIDTH_SPW2,
        I1 = XED_OPERAND_WIDTH_I1,
        I2 = XED_OPERAND_WIDTH_I2,
        I3 = XED_OPERAND_WIDTH_I3,
        I4 = XED_OPERAND_WIDTH_I4,
        I5 = XED_OPERAND_WIDTH_I5,
        I6 = XED_OPERAND_WIDTH_I6,
        I7 = XED_OPERAND_WIDTH_I7,
        Var = XED_OPERAND_WIDTH_VAR,
        Bnd32 = XED_OPERAND_WIDTH_BND32,
        Bnd64 = XED_OPERAND_WIDTH_BND64,
        Qq = XED_OPERAND_WIDTH_QQ,
        Yub = XED_OPERAND_WIDTH_YUB,
        Yuw = XED_OPERAND_WIDTH_YUW,
        Yud = XED_OPERAND_WIDTH_YUD,
        Yuq = XED_OPERAND_WIDTH_YUQ,
        Y128 = XED_OPERAND_WIDTH_Y128,
        Yb = XED_OPERAND_WIDTH_YB,
        Yw = XED_OPERAND_WIDTH_YW,
        Yd = XED_OPERAND_WIDTH_YD,
        Yq = XED_OPERAND_WIDTH_YQ,
        Yps = XED_OPERAND_WIDTH_YPS,
        Ypd = XED_OPERAND_WIDTH_YPD,
        Vv = XED_OPERAND_WIDTH_VV,
        Zv = XED_OPERAND_WIDTH_ZV,
        Wrd = XED_OPERAND_WIDTH_WRD,
        Mskw = XED_OPERAND_WIDTH_MSKW,
        Zmskw = XED_OPERAND_WIDTH_ZMSKW,
        Zf32 = XED_OPERAND_WIDTH_ZF32,
        Zf64 = XED_OPERAND_WIDTH_ZF64,
        Zb = XED_OPERAND_WIDTH_ZB,
        Zw = XED_OPERAND_WIDTH_ZW,
        Zd = XED_OPERAND_WIDTH_ZD,
        Zq = XED_OPERAND_WIDTH_ZQ,
        Zub = XED_OPERAND_WIDTH_ZUB,
        Zuw = XED_OPERAND_WIDTH_ZUW,
        Zud = XED_OPERAND_WIDTH_ZUD,
        Zuq = XED_OPERAND_WIDTH_ZUQ,
        Zi8 = XED_OPERAND_WIDTH_ZI8,
        Zi16 = XED_OPERAND_WIDTH_ZI16,
        Zi32 = XED_OPERAND_WIDTH_ZI32,
        Zi64 = XED_OPERAND_WIDTH_ZI64,
        Zu8 = XED_OPERAND_WIDTH_ZU8,
        Zu16 = XED_OPERAND_WIDTH_ZU16,
        Zu32 = XED_OPERAND_WIDTH_ZU32,
        Zu64 = XED_OPERAND_WIDTH_ZU64,
        Zu128 = XED_OPERAND_WIDTH_ZU128,
    };

    public enum class NonterminalName
    {
        Invalid = XED_NONTERMINAL_INVALID,
        Ar10 = XED_NONTERMINAL_AR10,
        Ar11 = XED_NONTERMINAL_AR11,
        Ar12 = XED_NONTERMINAL_AR12,
        Ar13 = XED_NONTERMINAL_AR13,
        Ar14 = XED_NONTERMINAL_AR14,
        Ar15 = XED_NONTERMINAL_AR15,
        Ar8 = XED_NONTERMINAL_AR8,
        Ar9 = XED_NONTERMINAL_AR9,
        Arax = XED_NONTERMINAL_ARAX,
        Arbp = XED_NONTERMINAL_ARBP,
        Arbx = XED_NONTERMINAL_ARBX,
        Arcx = XED_NONTERMINAL_ARCX,
        Ardi = XED_NONTERMINAL_ARDI,
        Ardx = XED_NONTERMINAL_ARDX,
        Arsi = XED_NONTERMINAL_ARSI,
        Arsp = XED_NONTERMINAL_ARSP,
        Asz_nonterm = XED_NONTERMINAL_ASZ_NONTERM,
        Avx512_round = XED_NONTERMINAL_AVX512_ROUND,
        Avx_instructions = XED_NONTERMINAL_AVX_INSTRUCTIONS,
        Avx_splitter = XED_NONTERMINAL_AVX_SPLITTER,
        Bnd_b = XED_NONTERMINAL_BND_B,
        Bnd_b_check = XED_NONTERMINAL_BND_B_CHECK,
        Bnd_r = XED_NONTERMINAL_BND_R,
        Bnd_r_check = XED_NONTERMINAL_BND_R_CHECK,
        Branch_hint = XED_NONTERMINAL_BRANCH_HINT,
        Brdisp32 = XED_NONTERMINAL_BRDISP32,
        Brdisp8 = XED_NONTERMINAL_BRDISP8,
        Brdispz = XED_NONTERMINAL_BRDISPZ,
        Cr_b = XED_NONTERMINAL_CR_B,
        Cr_r = XED_NONTERMINAL_CR_R,
        Cr_width = XED_NONTERMINAL_CR_WIDTH,
        Df64 = XED_NONTERMINAL_DF64,
        Dr_b = XED_NONTERMINAL_DR_B,
        Dr_r = XED_NONTERMINAL_DR_R,
        Esize_128_bits = XED_NONTERMINAL_ESIZE_128_BITS,
        Esize_16_bits = XED_NONTERMINAL_ESIZE_16_BITS,
        Esize_1_bits = XED_NONTERMINAL_ESIZE_1_BITS,
        Esize_2_bits = XED_NONTERMINAL_ESIZE_2_BITS,
        Esize_32_bits = XED_NONTERMINAL_ESIZE_32_BITS,
        Esize_4_bits = XED_NONTERMINAL_ESIZE_4_BITS,
        Esize_64_bits = XED_NONTERMINAL_ESIZE_64_BITS,
        Esize_8_bits = XED_NONTERMINAL_ESIZE_8_BITS,
        Evex_instructions = XED_NONTERMINAL_EVEX_INSTRUCTIONS,
        Evex_splitter = XED_NONTERMINAL_EVEX_SPLITTER,
        Final_dseg = XED_NONTERMINAL_FINAL_DSEG,
        Final_dseg1 = XED_NONTERMINAL_FINAL_DSEG1,
        Final_dseg1_mode64 = XED_NONTERMINAL_FINAL_DSEG1_MODE64,
        Final_dseg1_not64 = XED_NONTERMINAL_FINAL_DSEG1_NOT64,
        Final_dseg_mode64 = XED_NONTERMINAL_FINAL_DSEG_MODE64,
        Final_dseg_not64 = XED_NONTERMINAL_FINAL_DSEG_NOT64,
        Final_eseg = XED_NONTERMINAL_FINAL_ESEG,
        Final_eseg1 = XED_NONTERMINAL_FINAL_ESEG1,
        Final_sseg = XED_NONTERMINAL_FINAL_SSEG,
        Final_sseg0 = XED_NONTERMINAL_FINAL_SSEG0,
        Final_sseg1 = XED_NONTERMINAL_FINAL_SSEG1,
        Final_sseg_mode64 = XED_NONTERMINAL_FINAL_SSEG_MODE64,
        Final_sseg_not64 = XED_NONTERMINAL_FINAL_SSEG_NOT64,
        Fix_round_len128 = XED_NONTERMINAL_FIX_ROUND_LEN128,
        Fix_round_len512 = XED_NONTERMINAL_FIX_ROUND_LEN512,
        Force64 = XED_NONTERMINAL_FORCE64,
        Gpr16_b = XED_NONTERMINAL_GPR16_B,
        Gpr16_r = XED_NONTERMINAL_GPR16_R,
        Gpr16_sb = XED_NONTERMINAL_GPR16_SB,
        Gpr32_b = XED_NONTERMINAL_GPR32_B,
        Gpr32_r = XED_NONTERMINAL_GPR32_R,
        Gpr32_sb = XED_NONTERMINAL_GPR32_SB,
        Gpr32_x = XED_NONTERMINAL_GPR32_X,
        Gpr64_b = XED_NONTERMINAL_GPR64_B,
        Gpr64_r = XED_NONTERMINAL_GPR64_R,
        Gpr64_sb = XED_NONTERMINAL_GPR64_SB,
        Gpr64_x = XED_NONTERMINAL_GPR64_X,
        Gpr8_b = XED_NONTERMINAL_GPR8_B,
        Gpr8_r = XED_NONTERMINAL_GPR8_R,
        Gpr8_sb = XED_NONTERMINAL_GPR8_SB,
        Gprm_b = XED_NONTERMINAL_GPRM_B,
        Gprm_r = XED_NONTERMINAL_GPRM_R,
        Gprv_b = XED_NONTERMINAL_GPRV_B,
        Gprv_r = XED_NONTERMINAL_GPRV_R,
        Gprv_sb = XED_NONTERMINAL_GPRV_SB,
        Gpry_b = XED_NONTERMINAL_GPRY_B,
        Gpry_r = XED_NONTERMINAL_GPRY_R,
        Gprz_b = XED_NONTERMINAL_GPRZ_B,
        Gprz_r = XED_NONTERMINAL_GPRZ_R,
        Ignore66 = XED_NONTERMINAL_IGNORE66,
        Immune66 = XED_NONTERMINAL_IMMUNE66,
        Immune66_loop64 = XED_NONTERMINAL_IMMUNE66_LOOP64,
        Immune_rexw = XED_NONTERMINAL_IMMUNE_REXW,
        Instructions = XED_NONTERMINAL_INSTRUCTIONS,
        Isa = XED_NONTERMINAL_ISA,
        Mask1 = XED_NONTERMINAL_MASK1,
        Masknot0 = XED_NONTERMINAL_MASKNOT0,
        Mask_b = XED_NONTERMINAL_MASK_B,
        Mask_n = XED_NONTERMINAL_MASK_N,
        Mask_n32 = XED_NONTERMINAL_MASK_N32,
        Mask_n64 = XED_NONTERMINAL_MASK_N64,
        Mask_r = XED_NONTERMINAL_MASK_R,
        Memdisp = XED_NONTERMINAL_MEMDISP,
        Memdisp16 = XED_NONTERMINAL_MEMDISP16,
        Memdisp32 = XED_NONTERMINAL_MEMDISP32,
        Memdisp8 = XED_NONTERMINAL_MEMDISP8,
        Memdispv = XED_NONTERMINAL_MEMDISPV,
        Mmx_b = XED_NONTERMINAL_MMX_B,
        Mmx_r = XED_NONTERMINAL_MMX_R,
        Modrm = XED_NONTERMINAL_MODRM,
        Modrm16 = XED_NONTERMINAL_MODRM16,
        Modrm32 = XED_NONTERMINAL_MODRM32,
        Modrm64alt32 = XED_NONTERMINAL_MODRM64ALT32,
        Nelem_eighthmem = XED_NONTERMINAL_NELEM_EIGHTHMEM,
        Nelem_full = XED_NONTERMINAL_NELEM_FULL,
        Nelem_fullmem = XED_NONTERMINAL_NELEM_FULLMEM,
        Nelem_gpr_reader = XED_NONTERMINAL_NELEM_GPR_READER,
        Nelem_gpr_reader_byte = XED_NONTERMINAL_NELEM_GPR_READER_BYTE,
        Nelem_gpr_reader_subdword = XED_NONTERMINAL_NELEM_GPR_READER_SUBDWORD,
        Nelem_gpr_reader_word = XED_NONTERMINAL_NELEM_GPR_READER_WORD,
        Nelem_gpr_writer_ldop = XED_NONTERMINAL_NELEM_GPR_WRITER_LDOP,
        Nelem_gpr_writer_ldop_d = XED_NONTERMINAL_NELEM_GPR_WRITER_LDOP_D,
        Nelem_gpr_writer_ldop_q = XED_NONTERMINAL_NELEM_GPR_WRITER_LDOP_Q,
        Nelem_gpr_writer_store = XED_NONTERMINAL_NELEM_GPR_WRITER_STORE,
        Nelem_gpr_writer_store_byte = XED_NONTERMINAL_NELEM_GPR_WRITER_STORE_BYTE,
        Nelem_gpr_writer_store_subdword = XED_NONTERMINAL_NELEM_GPR_WRITER_STORE_SUBDWORD,
        Nelem_gpr_writer_store_word = XED_NONTERMINAL_NELEM_GPR_WRITER_STORE_WORD,
        Nelem_gscat = XED_NONTERMINAL_NELEM_GSCAT,
        Nelem_half = XED_NONTERMINAL_NELEM_HALF,
        Nelem_halfmem = XED_NONTERMINAL_NELEM_HALFMEM,
        Nelem_mem128 = XED_NONTERMINAL_NELEM_MEM128,
        Nelem_movddup = XED_NONTERMINAL_NELEM_MOVDDUP,
        Nelem_quartermem = XED_NONTERMINAL_NELEM_QUARTERMEM,
        Nelem_scalar = XED_NONTERMINAL_NELEM_SCALAR,
        Nelem_tuple1 = XED_NONTERMINAL_NELEM_TUPLE1,
        Nelem_tuple1_4x = XED_NONTERMINAL_NELEM_TUPLE1_4X,
        Nelem_tuple1_byte = XED_NONTERMINAL_NELEM_TUPLE1_BYTE,
        Nelem_tuple1_subdword = XED_NONTERMINAL_NELEM_TUPLE1_SUBDWORD,
        Nelem_tuple1_word = XED_NONTERMINAL_NELEM_TUPLE1_WORD,
        Nelem_tuple2 = XED_NONTERMINAL_NELEM_TUPLE2,
        Nelem_tuple4 = XED_NONTERMINAL_NELEM_TUPLE4,
        Nelem_tuple8 = XED_NONTERMINAL_NELEM_TUPLE8,
        Oeax = XED_NONTERMINAL_OEAX,
        One = XED_NONTERMINAL_ONE,
        Orax = XED_NONTERMINAL_ORAX,
        Orbp = XED_NONTERMINAL_ORBP,
        Ordx = XED_NONTERMINAL_ORDX,
        Orsp = XED_NONTERMINAL_ORSP,
        Osz_nonterm = XED_NONTERMINAL_OSZ_NONTERM,
        Override_seg0 = XED_NONTERMINAL_OVERRIDE_SEG0,
        Override_seg1 = XED_NONTERMINAL_OVERRIDE_SEG1,
        Prefixes = XED_NONTERMINAL_PREFIXES,
        Refining66 = XED_NONTERMINAL_REFINING66,
        Remove_segment = XED_NONTERMINAL_REMOVE_SEGMENT,
        Rflags = XED_NONTERMINAL_RFLAGS,
        Rip = XED_NONTERMINAL_RIP,
        Ripa = XED_NONTERMINAL_RIPA,
        Sae = XED_NONTERMINAL_SAE,
        Seg = XED_NONTERMINAL_SEG,
        Seg_mov = XED_NONTERMINAL_SEG_MOV,
        Se_imm8 = XED_NONTERMINAL_SE_IMM8,
        Sib = XED_NONTERMINAL_SIB,
        Sib_base0 = XED_NONTERMINAL_SIB_BASE0,
        Simm8 = XED_NONTERMINAL_SIMM8,
        Simmz = XED_NONTERMINAL_SIMMZ,
        Srbp = XED_NONTERMINAL_SRBP,
        Srsp = XED_NONTERMINAL_SRSP,
        Uimm16 = XED_NONTERMINAL_UIMM16,
        Uimm32 = XED_NONTERMINAL_UIMM32,
        Uimm8 = XED_NONTERMINAL_UIMM8,
        Uimm8_1 = XED_NONTERMINAL_UIMM8_1,
        Uimmv = XED_NONTERMINAL_UIMMV,
        Uisa_vmodrm_xmm = XED_NONTERMINAL_UISA_VMODRM_XMM,
        Uisa_vmodrm_ymm = XED_NONTERMINAL_UISA_VMODRM_YMM,
        Uisa_vmodrm_zmm = XED_NONTERMINAL_UISA_VMODRM_ZMM,
        Uisa_vsib_base = XED_NONTERMINAL_UISA_VSIB_BASE,
        Uisa_vsib_index_xmm = XED_NONTERMINAL_UISA_VSIB_INDEX_XMM,
        Uisa_vsib_index_ymm = XED_NONTERMINAL_UISA_VSIB_INDEX_YMM,
        Uisa_vsib_index_zmm = XED_NONTERMINAL_UISA_VSIB_INDEX_ZMM,
        Uisa_vsib_xmm = XED_NONTERMINAL_UISA_VSIB_XMM,
        Uisa_vsib_ymm = XED_NONTERMINAL_UISA_VSIB_YMM,
        Uisa_vsib_zmm = XED_NONTERMINAL_UISA_VSIB_ZMM,
        Vgpr32_b = XED_NONTERMINAL_VGPR32_B,
        Vgpr32_b_32 = XED_NONTERMINAL_VGPR32_B_32,
        Vgpr32_b_64 = XED_NONTERMINAL_VGPR32_B_64,
        Vgpr32_n = XED_NONTERMINAL_VGPR32_N,
        Vgpr32_n_32 = XED_NONTERMINAL_VGPR32_N_32,
        Vgpr32_n_64 = XED_NONTERMINAL_VGPR32_N_64,
        Vgpr32_r = XED_NONTERMINAL_VGPR32_R,
        Vgpr32_r_32 = XED_NONTERMINAL_VGPR32_R_32,
        Vgpr32_r_64 = XED_NONTERMINAL_VGPR32_R_64,
        Vgpr64_b = XED_NONTERMINAL_VGPR64_B,
        Vgpr64_n = XED_NONTERMINAL_VGPR64_N,
        Vgpr64_r = XED_NONTERMINAL_VGPR64_R,
        Vgpry_n = XED_NONTERMINAL_VGPRY_N,
        Vmodrm_xmm = XED_NONTERMINAL_VMODRM_XMM,
        Vmodrm_ymm = XED_NONTERMINAL_VMODRM_YMM,
        Vsib_base = XED_NONTERMINAL_VSIB_BASE,
        Vsib_index_xmm = XED_NONTERMINAL_VSIB_INDEX_XMM,
        Vsib_index_ymm = XED_NONTERMINAL_VSIB_INDEX_YMM,
        Vsib_xmm = XED_NONTERMINAL_VSIB_XMM,
        Vsib_ymm = XED_NONTERMINAL_VSIB_YMM,
        X87 = XED_NONTERMINAL_X87,
        Xmm_b = XED_NONTERMINAL_XMM_B,
        Xmm_b3 = XED_NONTERMINAL_XMM_B3,
        Xmm_b3_32 = XED_NONTERMINAL_XMM_B3_32,
        Xmm_b3_64 = XED_NONTERMINAL_XMM_B3_64,
        Xmm_b_32 = XED_NONTERMINAL_XMM_B_32,
        Xmm_b_64 = XED_NONTERMINAL_XMM_B_64,
        Xmm_n = XED_NONTERMINAL_XMM_N,
        Xmm_n3 = XED_NONTERMINAL_XMM_N3,
        Xmm_n3_32 = XED_NONTERMINAL_XMM_N3_32,
        Xmm_n3_64 = XED_NONTERMINAL_XMM_N3_64,
        Xmm_n_32 = XED_NONTERMINAL_XMM_N_32,
        Xmm_n_64 = XED_NONTERMINAL_XMM_N_64,
        Xmm_r = XED_NONTERMINAL_XMM_R,
        Xmm_r3 = XED_NONTERMINAL_XMM_R3,
        Xmm_r3_32 = XED_NONTERMINAL_XMM_R3_32,
        Xmm_r3_64 = XED_NONTERMINAL_XMM_R3_64,
        Xmm_r_32 = XED_NONTERMINAL_XMM_R_32,
        Xmm_r_64 = XED_NONTERMINAL_XMM_R_64,
        Xmm_se = XED_NONTERMINAL_XMM_SE,
        Xmm_se32 = XED_NONTERMINAL_XMM_SE32,
        Xmm_se64 = XED_NONTERMINAL_XMM_SE64,
        Xop_instructions = XED_NONTERMINAL_XOP_INSTRUCTIONS,
        Ymm_b = XED_NONTERMINAL_YMM_B,
        Ymm_b3 = XED_NONTERMINAL_YMM_B3,
        Ymm_b3_32 = XED_NONTERMINAL_YMM_B3_32,
        Ymm_b3_64 = XED_NONTERMINAL_YMM_B3_64,
        Ymm_b_32 = XED_NONTERMINAL_YMM_B_32,
        Ymm_b_64 = XED_NONTERMINAL_YMM_B_64,
        Ymm_n = XED_NONTERMINAL_YMM_N,
        Ymm_n3 = XED_NONTERMINAL_YMM_N3,
        Ymm_n3_32 = XED_NONTERMINAL_YMM_N3_32,
        Ymm_n3_64 = XED_NONTERMINAL_YMM_N3_64,
        Ymm_n_32 = XED_NONTERMINAL_YMM_N_32,
        Ymm_n_64 = XED_NONTERMINAL_YMM_N_64,
        Ymm_r = XED_NONTERMINAL_YMM_R,
        Ymm_r3 = XED_NONTERMINAL_YMM_R3,
        Ymm_r3_32 = XED_NONTERMINAL_YMM_R3_32,
        Ymm_r3_64 = XED_NONTERMINAL_YMM_R3_64,
        Ymm_r_32 = XED_NONTERMINAL_YMM_R_32,
        Ymm_r_64 = XED_NONTERMINAL_YMM_R_64,
        Ymm_se = XED_NONTERMINAL_YMM_SE,
        Ymm_se32 = XED_NONTERMINAL_YMM_SE32,
        Ymm_se64 = XED_NONTERMINAL_YMM_SE64,
        Zmm_b3 = XED_NONTERMINAL_ZMM_B3,
        Zmm_b3_32 = XED_NONTERMINAL_ZMM_B3_32,
        Zmm_b3_64 = XED_NONTERMINAL_ZMM_B3_64,
        Zmm_n3 = XED_NONTERMINAL_ZMM_N3,
        Zmm_n3_32 = XED_NONTERMINAL_ZMM_N3_32,
        Zmm_n3_64 = XED_NONTERMINAL_ZMM_N3_64,
        Zmm_r3 = XED_NONTERMINAL_ZMM_R3,
        Zmm_r3_32 = XED_NONTERMINAL_ZMM_R3_32,
        Zmm_r3_64 = XED_NONTERMINAL_ZMM_R3_64,
    };

    [System::Runtime::CompilerServices::Extension]
    public ref class EnumExtensions sealed abstract
    {
    public:
        [System::Runtime::CompilerServices::Extension]
        static bool IsRegister(OperandName name);

        [System::Runtime::CompilerServices::Extension]
        static bool IsMemoryAddressingRegister(OperandName name);

        [System::Runtime::CompilerServices::Extension]
        static InstClass RemoveRep(InstClass cls);

        [System::Runtime::CompilerServices::Extension]
        static InstClass WithRepe(InstClass cls);

        [System::Runtime::CompilerServices::Extension]
        static InstClass WithRepne(InstClass cls);

        [System::Runtime::CompilerServices::Extension]
        static InstClass WithRep(InstClass cls);
    };
}
