<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Two Wire Interface<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Two wire interface registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Two Wire Interface:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_twi.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__twi_map">
<map name="group____xg__nut__arch__arm__at91__twi_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>TWI Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g922de3d09565e0cf748e072c393c6e1c">TWI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="#g922de3d09565e0cf748e072c393c6e1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address.  <a href="#g02b3d1b1a042abb22c9de7bb29298911"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3b12a0369906d5264bd6e7ea596f6d29">TWI_START</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send start condition.  <a href="#g3b12a0369906d5264bd6e7ea596f6d29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gbc6fae092860c77838a2a320fbfcc512">TWI_STOP</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send stop condition.  <a href="#gbc6fae092860c77838a2a320fbfcc512"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g9a73bd2a5544a605e918f26a2311dd1f">TWI_MSEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable master mode.  <a href="#g9a73bd2a5544a605e918f26a2311dd1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3db7623f1a7c47c1a01d6791e6deed4a">TWI_MSDIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable master mode.  <a href="#g3db7623f1a7c47c1a01d6791e6deed4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g6350bfdf7be1f856a82c73893f817309">TWI_SVEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable slave mode.  <a href="#g6350bfdf7be1f856a82c73893f817309"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g77ced5478a085fa780e1bb37aaa09a22">TWI_SVDIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable slave mode.  <a href="#g77ced5478a085fa780e1bb37aaa09a22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g556126f8cc213b3ad4b59da0d680ec2c">TWI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="#g556126f8cc213b3ad4b59da0d680ec2c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Master Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gac2348146926c9c8e5c6c05cac8d89b0">TWI_MMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register offset.  <a href="#gac2348146926c9c8e5c6c05cac8d89b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_MMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register address.  <a href="#gd8d84be2df06ad45ecf3542a47af9ba1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1bc048bf2a7563eb5dcf9da81e2a487a">TWI_IADRSZ</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal device address size mask.  <a href="#g1bc048bf2a7563eb5dcf9da81e2a487a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g75f30c93fb0db0f48418009d75d047ff">TWI_IADRSZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No internal device address.  <a href="#g75f30c93fb0db0f48418009d75d047ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g60feaaf374eb7cc377151a84c8adf270">TWI_IADRSZ_1BYTE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One byte internal device address.  <a href="#g60feaaf374eb7cc377151a84c8adf270"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g18cc243cb0bb8e10d0b29b2ca48eb36e">TWI_IADRSZ_2BYTE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two byte internal device address.  <a href="#g18cc243cb0bb8e10d0b29b2ca48eb36e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g2f6307902296fd694c6ac85b6c99b94d">TWI_IADRSZ_3BYTE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three byte internal device address.  <a href="#g2f6307902296fd694c6ac85b6c99b94d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gb6b865a83ebfef45a9876fe79a4133bb">TWI_MREAD</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master read direction.  <a href="#gb6b865a83ebfef45a9876fe79a4133bb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gea6ee8163200a798017f57608404bc6f">TWI_DADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address mask.  <a href="#gea6ee8163200a798017f57608404bc6f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gae7db067d8905eb076b6dd718a4c2a0b">TWI_DADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address LSB.  <a href="#gae7db067d8905eb076b6dd718a4c2a0b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Slave Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf0eeeb3504dc4f83b02b736583cc2bd8">TWI_SMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register offset.  <a href="#gf0eeeb3504dc4f83b02b736583cc2bd8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g4945f5cccad93021240ab34b889c0a6e">TWI_SMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register address.  <a href="#g4945f5cccad93021240ab34b889c0a6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g86b30b37d384f2158d3e9abc13d337d0">TWI_SADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address mask.  <a href="#g86b30b37d384f2158d3e9abc13d337d0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g9916b4fcf6bee38bcbb1cc4fdb77e9e1">TWI_SADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address LSB.  <a href="#g9916b4fcf6bee38bcbb1cc4fdb77e9e1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Internal Address Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd32b4b666d459f8a8d106be100b62825">TWI_IADRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register offset.  <a href="#gd32b4b666d459f8a8d106be100b62825"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g174a122637b6cee9e58935a3f53afc8f">TWI_IADRR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IADRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register address.  <a href="#g174a122637b6cee9e58935a3f53afc8f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address mask.  <a href="#g8bead1fd15629dfaa03bcecaed7bd805"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g36195bdb9a1d7bbf5bc297e61937a2a0">TWI_IADR_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address LSB.  <a href="#g36195bdb9a1d7bbf5bc297e61937a2a0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Clock Waveform Generator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gcbacc9a303aa617523cd53cdc5dbc5a9">TWI_CWGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register offset.  <a href="#gcbacc9a303aa617523cd53cdc5dbc5a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gb596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CWGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register address.  <a href="#gb596a5d1047574a8e0e6f28af3819bbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g8b10effff921177df0e49882754a04f3">TWI_CLDIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider mask.  <a href="#g8b10effff921177df0e49882754a04f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ga883dc316794fdc595721e714199723e">TWI_CLDIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider LSB.  <a href="#ga883dc316794fdc595721e714199723e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge979bee5c2c5194cd53594e9c63e0fcc">TWI_CHDIV</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider mask.  <a href="#ge979bee5c2c5194cd53594e9c63e0fcc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g16875ddeefa348ea8db8c3fbe66439b3">TWI_CHDIV_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider LSB.  <a href="#g16875ddeefa348ea8db8c3fbe66439b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gebec47f30aa17c741e4adc2355c3385c">TWI_CKDIV</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask.  <a href="#gebec47f30aa17c741e4adc2355c3385c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge6d341aaf9c6a154fd5f1460909cb47a">TWI_CKDIV_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider LSB.  <a href="#ge6d341aaf9c6a154fd5f1460909cb47a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Status and Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g53347b4c5ac3a5dbd98729c941fb8e98">TWI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="#g53347b4c5ac3a5dbd98729c941fb8e98"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gce05219303a4d04f60d0667e05cc203a">TWI_SR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#gce05219303a4d04f60d0667e05cc203a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge480da62fec6380d989242804b867a3f">TWI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="#ge480da62fec6380d989242804b867a3f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gcd0b43819e666d118cc878ded56bb806">TWI_IER</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="#gcd0b43819e666d118cc878ded56bb806"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g421a5537af5f865a55da8f712647979d">TWI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="#g421a5537af5f865a55da8f712647979d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="#g3b24e0af67309bddaf69254fc506d5b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g40f0e5a92c2bc9c72c8716357265dc3e">TWI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#g40f0e5a92c2bc9c72c8716357265dc3e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="#g628dad2c0cd19a9ead7e62d30d5f0468"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf4539af6e9b4506eb9eca59e1d40a920">TWI_TXCOMP</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission completed.  <a href="#gf4539af6e9b4506eb9eca59e1d40a920"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g32a53045ac658af41a2fdf6ca77e27e2">TWI_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register ready.  <a href="#g32a53045ac658af41a2fdf6ca77e27e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g0c62400ce2a0f304fb62cb13f708913b">TWI_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register ready.  <a href="#g0c62400ce2a0f304fb62cb13f708913b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gf7ee261620fe4b1c70a94c934c189405">TWI_SVREAD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave read.  <a href="#gf7ee261620fe4b1c70a94c934c189405"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#ge0fc1f593b84852454c7f77d233c333d">TWI_SVACC</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave access.  <a href="#ge0fc1f593b84852454c7f77d233c333d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g3d5d4d2cb7c1344c76eafc43522f7760">TWI_GACC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General call access.  <a href="#g3d5d4d2cb7c1344c76eafc43522f7760"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g89c8db5ac31c5d3b8f973a89dcb42e85">TWI_OVRE</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="#g89c8db5ac31c5d3b8f973a89dcb42e85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gaf28e960d6d1c0553791faf52ebd8ef6">TWI_NACK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not acknowledged.  <a href="#gaf28e960d6d1c0553791faf52ebd8ef6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g34911fed18cbaf9b1edd9aaa72909c2a">TWI_ARBLST</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Arbitration lost.  <a href="#g34911fed18cbaf9b1edd9aaa72909c2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1e1b9b73535e7724bd3e0711d2fb430e">TWI_SCLWS</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock wait state.  <a href="#g1e1b9b73535e7724bd3e0711d2fb430e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g1d64c04a65f252cbf713e491fef46d38">TWI_EOSACC</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of slave access.  <a href="#g1d64c04a65f252cbf713e491fef46d38"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Receive Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gfa8a2fea32dfa50e784c7e982c59a1e9">TWI_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register offset.  <a href="#gfa8a2fea32dfa50e784c7e982c59a1e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register address.  <a href="#g10ec126222ab67b1b0d4d45a12bfce86"></a><br></td></tr>
<tr><td colspan="2"><br><h2>TWI Transmit Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#gd3d9a9d239fa02ee5a1ad319a7b06d29">TWI_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register offset.  <a href="#gd3d9a9d239fa02ee5a1ad319a7b06d29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html#g4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register address.  <a href="#g4b03a7b68ca09ea527c41c27eb79b885"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Two wire interface registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g922de3d09565e0cf748e072c393c6e1c"></a><!-- doxytag: member="at91_twi.h::TWI_CR_OFF" ref="g922de3d09565e0cf748e072c393c6e1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR_OFF&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00060">60</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02b3d1b1a042abb22c9de7bb29298911"></a><!-- doxytag: member="at91_twi.h::TWI_CR" ref="g02b3d1b1a042abb22c9de7bb29298911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00061">61</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>, <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3b12a0369906d5264bd6e7ea596f6d29"></a><!-- doxytag: member="at91_twi.h::TWI_START" ref="g3b12a0369906d5264bd6e7ea596f6d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_START&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Send start condition. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00062">62</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbc6fae092860c77838a2a320fbfcc512"></a><!-- doxytag: member="at91_twi.h::TWI_STOP" ref="gbc6fae092860c77838a2a320fbfcc512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_STOP&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Send stop condition. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00063">63</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9a73bd2a5544a605e918f26a2311dd1f"></a><!-- doxytag: member="at91_twi.h::TWI_MSEN" ref="g9a73bd2a5544a605e918f26a2311dd1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MSEN&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable master mode. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00064">64</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3db7623f1a7c47c1a01d6791e6deed4a"></a><!-- doxytag: member="at91_twi.h::TWI_MSDIS" ref="g3db7623f1a7c47c1a01d6791e6deed4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MSDIS&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable master mode. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00065">65</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6350bfdf7be1f856a82c73893f817309"></a><!-- doxytag: member="at91_twi.h::TWI_SVEN" ref="g6350bfdf7be1f856a82c73893f817309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SVEN&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable slave mode. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00066">66</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77ced5478a085fa780e1bb37aaa09a22"></a><!-- doxytag: member="at91_twi.h::TWI_SVDIS" ref="g77ced5478a085fa780e1bb37aaa09a22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SVDIS&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable slave mode. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00067">67</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g556126f8cc213b3ad4b59da0d680ec2c"></a><!-- doxytag: member="at91_twi.h::TWI_SWRST" ref="g556126f8cc213b3ad4b59da0d680ec2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SWRST&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00068">68</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gac2348146926c9c8e5c6c05cac8d89b0"></a><!-- doxytag: member="at91_twi.h::TWI_MMR_OFF" ref="gac2348146926c9c8e5c6c05cac8d89b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR_OFF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master mode register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00073">73</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd8d84be2df06ad45ecf3542a47af9ba1"></a><!-- doxytag: member="at91_twi.h::TWI_MMR" ref="gd8d84be2df06ad45ecf3542a47af9ba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_MMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00074">74</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1bc048bf2a7563eb5dcf9da81e2a487a"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ" ref="g1bc048bf2a7563eb5dcf9da81e2a487a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRSZ&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal device address size mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00075">75</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g75f30c93fb0db0f48418009d75d047ff"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_NONE" ref="g75f30c93fb0db0f48418009d75d047ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRSZ_NONE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No internal device address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00076">76</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g60feaaf374eb7cc377151a84c8adf270"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_1BYTE" ref="g60feaaf374eb7cc377151a84c8adf270" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRSZ_1BYTE&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
One byte internal device address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00077">77</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g18cc243cb0bb8e10d0b29b2ca48eb36e"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_2BYTE" ref="g18cc243cb0bb8e10d0b29b2ca48eb36e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRSZ_2BYTE&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Two byte internal device address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00078">78</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2f6307902296fd694c6ac85b6c99b94d"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_3BYTE" ref="g2f6307902296fd694c6ac85b6c99b94d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRSZ_3BYTE&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Three byte internal device address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00079">79</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6b865a83ebfef45a9876fe79a4133bb"></a><!-- doxytag: member="at91_twi.h::TWI_MREAD" ref="gb6b865a83ebfef45a9876fe79a4133bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MREAD&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master read direction. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00080">80</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gea6ee8163200a798017f57608404bc6f"></a><!-- doxytag: member="at91_twi.h::TWI_DADR" ref="gea6ee8163200a798017f57608404bc6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_DADR&nbsp;&nbsp;&nbsp;0x007F0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device address mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00081">81</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gae7db067d8905eb076b6dd718a4c2a0b"></a><!-- doxytag: member="at91_twi.h::TWI_DADR_LSB" ref="gae7db067d8905eb076b6dd718a4c2a0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_DADR_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device address LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00082">82</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf0eeeb3504dc4f83b02b736583cc2bd8"></a><!-- doxytag: member="at91_twi.h::TWI_SMR_OFF" ref="gf0eeeb3504dc4f83b02b736583cc2bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SMR_OFF&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave mode register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00087">87</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4945f5cccad93021240ab34b889c0a6e"></a><!-- doxytag: member="at91_twi.h::TWI_SMR" ref="g4945f5cccad93021240ab34b889c0a6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SMR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00088">88</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86b30b37d384f2158d3e9abc13d337d0"></a><!-- doxytag: member="at91_twi.h::TWI_SADR" ref="g86b30b37d384f2158d3e9abc13d337d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SADR&nbsp;&nbsp;&nbsp;0x007F0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave address mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00089">89</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9916b4fcf6bee38bcbb1cc4fdb77e9e1"></a><!-- doxytag: member="at91_twi.h::TWI_SADR_LSB" ref="g9916b4fcf6bee38bcbb1cc4fdb77e9e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SADR_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave address LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00090">90</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd32b4b666d459f8a8d106be100b62825"></a><!-- doxytag: member="at91_twi.h::TWI_IADRR_OFF" ref="gd32b4b666d459f8a8d106be100b62825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRR_OFF&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal address register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00095">95</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g174a122637b6cee9e58935a3f53afc8f"></a><!-- doxytag: member="at91_twi.h::TWI_IADRR" ref="g174a122637b6cee9e58935a3f53afc8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADRR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IADRR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal address register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00096">96</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8bead1fd15629dfaa03bcecaed7bd805"></a><!-- doxytag: member="at91_twi.h::TWI_IADR" ref="g8bead1fd15629dfaa03bcecaed7bd805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR&nbsp;&nbsp;&nbsp;0x00FFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal address mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00097">97</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g36195bdb9a1d7bbf5bc297e61937a2a0"></a><!-- doxytag: member="at91_twi.h::TWI_IADR_LSB" ref="g36195bdb9a1d7bbf5bc297e61937a2a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal address LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00098">98</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcbacc9a303aa617523cd53cdc5dbc5a9"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR_OFF" ref="gcbacc9a303aa617523cd53cdc5dbc5a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR_OFF&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock waveform generator register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00103">103</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb596a5d1047574a8e0e6f28af3819bbd"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR" ref="gb596a5d1047574a8e0e6f28af3819bbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CWGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock waveform generator register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00104">104</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00438">TwIOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8b10effff921177df0e49882754a04f3"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV" ref="g8b10effff921177df0e49882754a04f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CLDIV&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock low divider mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00105">105</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga883dc316794fdc595721e714199723e"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV_LSB" ref="ga883dc316794fdc595721e714199723e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CLDIV_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock low divider LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00106">106</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge979bee5c2c5194cd53594e9c63e0fcc"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV" ref="ge979bee5c2c5194cd53594e9c63e0fcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CHDIV&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock high divider mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00107">107</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g16875ddeefa348ea8db8c3fbe66439b3"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV_LSB" ref="g16875ddeefa348ea8db8c3fbe66439b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CHDIV_LSB&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock high divider LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00108">108</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gebec47f30aa17c741e4adc2355c3385c"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV" ref="gebec47f30aa17c741e4adc2355c3385c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CKDIV&nbsp;&nbsp;&nbsp;0x00070000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider mask. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00109">109</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge6d341aaf9c6a154fd5f1460909cb47a"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV_LSB" ref="ge6d341aaf9c6a154fd5f1460909cb47a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CKDIV_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider LSB. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00110">110</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g53347b4c5ac3a5dbd98729c941fb8e98"></a><!-- doxytag: member="at91_twi.h::TWI_SR_OFF" ref="g53347b4c5ac3a5dbd98729c941fb8e98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR_OFF&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00115">115</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gce05219303a4d04f60d0667e05cc203a"></a><!-- doxytag: member="at91_twi.h::TWI_SR" ref="gce05219303a4d04f60d0667e05cc203a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00116">116</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge480da62fec6380d989242804b867a3f"></a><!-- doxytag: member="at91_twi.h::TWI_IER_OFF" ref="ge480da62fec6380d989242804b867a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IER_OFF&nbsp;&nbsp;&nbsp;0x00000024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00118">118</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcd0b43819e666d118cc878ded56bb806"></a><!-- doxytag: member="at91_twi.h::TWI_IER" ref="gcd0b43819e666d118cc878ded56bb806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IER&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00119">119</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g421a5537af5f865a55da8f712647979d"></a><!-- doxytag: member="at91_twi.h::TWI_IDR_OFF" ref="g421a5537af5f865a55da8f712647979d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IDR_OFF&nbsp;&nbsp;&nbsp;0x00000028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00121">121</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3b24e0af67309bddaf69254fc506d5b3"></a><!-- doxytag: member="at91_twi.h::TWI_IDR" ref="g3b24e0af67309bddaf69254fc506d5b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IDR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00122">122</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>, <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g40f0e5a92c2bc9c72c8716357265dc3e"></a><!-- doxytag: member="at91_twi.h::TWI_IMR_OFF" ref="g40f0e5a92c2bc9c72c8716357265dc3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IMR_OFF&nbsp;&nbsp;&nbsp;0x0000002C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00124">124</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g628dad2c0cd19a9ead7e62d30d5f0468"></a><!-- doxytag: member="at91_twi.h::TWI_IMR" ref="g628dad2c0cd19a9ead7e62d30d5f0468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IMR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00125">125</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf4539af6e9b4506eb9eca59e1d40a920"></a><!-- doxytag: member="at91_twi.h::TWI_TXCOMP" ref="gf4539af6e9b4506eb9eca59e1d40a920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TXCOMP&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmission completed. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00127">127</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g32a53045ac658af41a2fdf6ca77e27e2"></a><!-- doxytag: member="at91_twi.h::TWI_RXRDY" ref="g32a53045ac658af41a2fdf6ca77e27e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RXRDY&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive holding register ready. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00128">128</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00269">TwMasterRegRead()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0c62400ce2a0f304fb62cb13f708913b"></a><!-- doxytag: member="at91_twi.h::TWI_TXRDY" ref="g0c62400ce2a0f304fb62cb13f708913b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TXRDY&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit holding register ready. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00129">129</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf7ee261620fe4b1c70a94c934c189405"></a><!-- doxytag: member="at91_twi.h::TWI_SVREAD" ref="gf7ee261620fe4b1c70a94c934c189405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SVREAD&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave read. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00130">130</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge0fc1f593b84852454c7f77d233c333d"></a><!-- doxytag: member="at91_twi.h::TWI_SVACC" ref="ge0fc1f593b84852454c7f77d233c333d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SVACC&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave access. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00131">131</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d5d4d2cb7c1344c76eafc43522f7760"></a><!-- doxytag: member="at91_twi.h::TWI_GACC" ref="g3d5d4d2cb7c1344c76eafc43522f7760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_GACC&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
General call access. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00132">132</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g89c8db5ac31c5d3b8f973a89dcb42e85"></a><!-- doxytag: member="at91_twi.h::TWI_OVRE" ref="g89c8db5ac31c5d3b8f973a89dcb42e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_OVRE&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Overrun error. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00133">133</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf28e960d6d1c0553791faf52ebd8ef6"></a><!-- doxytag: member="at91_twi.h::TWI_NACK" ref="gaf28e960d6d1c0553791faf52ebd8ef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_NACK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Not acknowledged. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00134">134</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g34911fed18cbaf9b1edd9aaa72909c2a"></a><!-- doxytag: member="at91_twi.h::TWI_ARBLST" ref="g34911fed18cbaf9b1edd9aaa72909c2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_ARBLST&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitration lost. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00135">135</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1e1b9b73535e7724bd3e0711d2fb430e"></a><!-- doxytag: member="at91_twi.h::TWI_SCLWS" ref="g1e1b9b73535e7724bd3e0711d2fb430e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SCLWS&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock wait state. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00136">136</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1d64c04a65f252cbf713e491fef46d38"></a><!-- doxytag: member="at91_twi.h::TWI_EOSACC" ref="g1d64c04a65f252cbf713e491fef46d38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_EOSACC&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of slave access. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00137">137</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfa8a2fea32dfa50e784c7e982c59a1e9"></a><!-- doxytag: member="at91_twi.h::TWI_RHR_OFF" ref="gfa8a2fea32dfa50e784c7e982c59a1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR_OFF&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive holding register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00142">142</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g10ec126222ab67b1b0d4d45a12bfce86"></a><!-- doxytag: member="at91_twi.h::TWI_RHR" ref="g10ec126222ab67b1b0d4d45a12bfce86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_RHR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00143">143</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd3d9a9d239fa02ee5a1ad319a7b06d29"></a><!-- doxytag: member="at91_twi.h::TWI_THR_OFF" ref="gd3d9a9d239fa02ee5a1ad319a7b06d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR_OFF&nbsp;&nbsp;&nbsp;0x00000034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit holding register offset. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00148">148</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4b03a7b68ca09ea527c41c27eb79b885"></a><!-- doxytag: member="at91_twi.h::TWI_THR" ref="g4b03a7b68ca09ea527c41c27eb79b885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_THR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__twi_8h-source.html#l00149">149</a> of file <a class="el" href="at91__twi_8h-source.html">at91_twi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__twi_8c-source.html#l00344">TwMasterRegWrite()</a>, and <a class="el" href="at91__twi_8c-source.html#l00173">TwMasterTransact()</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
