 
****************************************
Report : qor
Design : top_level
Version: L-2016.03-SP1
Date   : Sat Mar 11 14:10:58 2017
****************************************


  Timing Path Group 'CLOCK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.40
  Critical Path Slack:          13.02
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.06
  Critical Path Slack:           4.76
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.43
  Critical Path Slack:           4.37
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3404
  Buf/Inv Cell Count:             581
  Buf Cell Count:                  30
  Inv Cell Count:                 551
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2852
  Sequential Cell Count:          552
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3852.752506
  Noncombinational Area:  1965.625265
  Buf/Inv Area:            312.757210
  Total Buffer Area:            21.17
  Total Inverter Area:         291.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       22547.34
  Net YLength        :       20184.60
  -----------------------------------
  Cell Area:              5818.377772
  Design Area:            5818.377772
  Net Length        :        42731.95


  Design Rules
  -----------------------------------
  Total Number of Nets:          4162
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sagittarius-a

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.57
  Logic Optimization:                  3.00
  Mapping Optimization:               14.41
  -----------------------------------------
  Overall Compile Time:               68.17
  Overall Compile Wall Clock Time:    77.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
