Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 19 13:44:38 2024
| Host         : ECEB-4022-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_example_timing_summary_routed.rpt -pb lab3_example_timing_summary_routed.pb -rpx lab3_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           33          
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-18  Warning           Missing input or output delay                         9           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: hostIF/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 2648        0.058        0.000                      0                 2648        2.000        0.000                       0                  1160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         
sys_clk        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         1.466        0.000                      0                 2157        0.058        0.000                      0                 2157        3.710        0.000                       0                  1018  
  mmcm0_clkfb                                                                                                                                                    7.765        0.000                       0                     3  
sys_clk              0.514        0.000                      0                  361        0.180        0.000                      0                  361        2.000        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   34        1.029        0.000                      0                   34  
okUH0         mmcm0_clk0          0.208        0.000                      0                   36        1.262        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.974        0.000                      0                   60        0.912        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mmcm0_clk0    sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mmcm0_clk0                  
(none)        mmcm0_clkfb                 
(none)        sys_clk                     
(none)                      mmcm0_clk0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.146ns  (logic 3.410ns (41.860%)  route 4.736ns (58.140%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.590     8.324    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.518     9.390    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.642    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.790    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.146ns  (logic 3.410ns (41.860%)  route 4.736ns (58.140%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.590     8.324    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.518     9.390    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.642    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.790    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.146ns  (logic 3.410ns (41.860%)  route 4.736ns (58.140%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.590     8.324    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.518     9.390    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.642    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.790    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.146ns  (logic 3.410ns (41.860%)  route 4.736ns (58.140%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.590     8.324    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.518     9.390    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y61          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.642    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.790    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.318ns  (logic 3.534ns (42.487%)  route 4.784ns (57.513%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 9.391 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.637     8.371    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.495 r  hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.495    hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.519     9.391    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y64         FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.624    10.015    
                         clock uncertainty           -0.073     9.942    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.031     9.973    hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.196ns  (logic 3.534ns (43.120%)  route 4.662ns (56.880%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 r  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 f  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.515     8.249    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.124     8.373 r  hostIF/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1/O
                         net (fo=1, routed)           0.000     8.373    hostIF/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y62          FDRE                                         r  hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.029    10.048    hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.205ns  (logic 3.534ns (43.070%)  route 4.671ns (56.930%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 9.469 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.525     8.259    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.124     8.383 r  hostIF/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     8.383    hostIF/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.597     9.469    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.624    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.081    10.101    hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                         10.101    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.194ns  (logic 3.534ns (43.128%)  route 4.660ns (56.872%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 9.469 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.514     8.248    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  hostIF/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     8.372    hostIF/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.597     9.469    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.624    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.077    10.097    hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.198ns  (logic 3.527ns (43.022%)  route 4.671ns (56.978%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 9.469 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.525     8.259    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.117     8.376 r  hostIF/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     8.376    hostIF/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.597     9.469    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism              0.624    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    10.138    hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.186ns  (logic 3.526ns (43.072%)  route 4.660ns (56.928%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 9.469 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.352     3.983    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X10Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.133 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.961     5.094    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.356     5.450 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.126     6.576    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     6.902 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.708     7.610    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.734 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.514     8.248    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.116     8.364 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2/O
                         net (fo=1, routed)           0.000     8.364    hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2_n_0
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.597     9.469    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y61          FDRE                                         r  hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/C
                         clock pessimism              0.624    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    10.138    hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  1.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.570     0.908    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y62         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hostIF/core0/core0/a0/pc0/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.178     1.227    hostIF/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[5]
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.881     0.711    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.275     0.986    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.169    hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.570     0.908    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y62         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.128    hostIF/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.840     0.670    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.252     0.921    
    SLICE_X10Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.835%)  route 0.222ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.570     0.908    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y62         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.222     1.271    hostIF/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[7]
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.881     0.711    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.275     0.986    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.169    hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.570     0.908    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y62         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.232     1.281    hostIF/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.881     0.711    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.275     0.986    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.169    hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.452%)  route 0.138ns (49.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.569     0.907    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y63         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  hostIF/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.138     1.187    hostIF/core0/core0/a0/pc0/stack_ram_high/DID0
    SLICE_X10Y62         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.840     0.670    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y62         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.067    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.569     0.907    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y63         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  hostIF/core0/core0/a0/pc0/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139     1.188    hostIF/core0/core0/a0/pc0/stack_ram_high/DIC0
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.840     0.670    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.067    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/l431a8e61e105e20aa447e42fe70ec139_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 0.693 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 0.930 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.592     0.930    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y78          FDCE                                         r  hostIF/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.071 r  hostIF/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg/Q
                         net (fo=2, routed)           0.056     1.127    hostIF/core0/core0/lff3d64fc8c56e1daea4118a6081cd348_reg_n_0
    SLICE_X1Y78          FDCE                                         r  hostIF/core0/core0/l431a8e61e105e20aa447e42fe70ec139_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.863     0.693    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y78          FDCE                                         r  hostIF/core0/core0/l431a8e61e105e20aa447e42fe70ec139_reg/C
                         clock pessimism              0.238     0.930    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.075     1.005    hostIF/core0/core0/l431a8e61e105e20aa447e42fe70ec139_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.967%)  route 0.251ns (64.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.571     0.909    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y61         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  hostIF/core0/core0/a0/pc0/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.251     1.301    hostIF/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[3]
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.881     0.711    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.275     0.986    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.169    hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.569     0.907    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y63         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  hostIF/core0/core0/a0/pc0/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.131     1.179    hostIF/core0/core0/a0/pc0/stack_ram_high/DID1
    SLICE_X10Y62         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.840     0.670    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y62         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.044    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.570     0.908    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y62         FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hostIF/core0/core0/a0/pc0/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.133     1.182    hostIF/core0/core0/a0/pc0/stack_ram_high/DIB1
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.840     0.670    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y62         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.252     0.921    
    SLICE_X10Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.045    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y25     hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    hostIF/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     hostIF/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y91     hostIF/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y63      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y63      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y62      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y63      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y63      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y3    hostIF/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.120ns (28.692%)  route 2.784ns (71.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.670     8.979    clkdiv1[31]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.785    clk_BUFG
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[25]/C
                         clock pessimism              0.267    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524     9.493    clkdiv1_reg[25]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.120ns (28.692%)  route 2.784ns (71.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.670     8.979    clkdiv1[31]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.785    clk_BUFG
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[26]/C
                         clock pessimism              0.267    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524     9.493    clkdiv1_reg[26]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.120ns (28.692%)  route 2.784ns (71.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.670     8.979    clkdiv1[31]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.785    clk_BUFG
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[27]/C
                         clock pessimism              0.267    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524     9.493    clkdiv1_reg[27]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.120ns (28.692%)  route 2.784ns (71.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.670     8.979    clkdiv1[31]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.785    clk_BUFG
    SLICE_X12Y85         FDRE                                         r  clkdiv1_reg[28]/C
                         clock pessimism              0.267    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524     9.493    clkdiv1_reg[28]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 clkdiv2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.952ns (24.301%)  route 2.965ns (75.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X13Y84         FDRE                                         r  clkdiv2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clkdiv2_reg[20]/Q
                         net (fo=4, routed)           0.839     6.370    clkdiv2_reg_n_0_[20]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.494 r  FSM_sequential_state[1]_i_16/O
                         net (fo=1, routed)           0.518     7.012    FSM_sequential_state[1]_i_16_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.136 f  FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.295     7.431    FSM_sequential_state[1]_i_10_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.555 r  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.551     8.106    FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.230 r  clkdiv2[31]_i_1/O
                         net (fo=32, routed)          0.762     8.993    clkdiv2[31]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.510     9.779    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[2]/C
                         clock pessimism              0.267    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X13Y80         FDRE (Setup_fdre_C_R)       -0.429     9.582    clkdiv2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 clkdiv2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.952ns (24.301%)  route 2.965ns (75.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X13Y84         FDRE                                         r  clkdiv2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clkdiv2_reg[20]/Q
                         net (fo=4, routed)           0.839     6.370    clkdiv2_reg_n_0_[20]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.494 r  FSM_sequential_state[1]_i_16/O
                         net (fo=1, routed)           0.518     7.012    FSM_sequential_state[1]_i_16_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.136 f  FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.295     7.431    FSM_sequential_state[1]_i_10_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.555 r  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.551     8.106    FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.230 r  clkdiv2[31]_i_1/O
                         net (fo=32, routed)          0.762     8.993    clkdiv2[31]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.510     9.779    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[3]/C
                         clock pessimism              0.267    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X13Y80         FDRE (Setup_fdre_C_R)       -0.429     9.582    clkdiv2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 clkdiv2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.952ns (24.301%)  route 2.965ns (75.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X13Y84         FDRE                                         r  clkdiv2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clkdiv2_reg[20]/Q
                         net (fo=4, routed)           0.839     6.370    clkdiv2_reg_n_0_[20]
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.494 r  FSM_sequential_state[1]_i_16/O
                         net (fo=1, routed)           0.518     7.012    FSM_sequential_state[1]_i_16_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.136 f  FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.295     7.431    FSM_sequential_state[1]_i_10_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.555 r  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.551     8.106    FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.230 r  clkdiv2[31]_i_1/O
                         net (fo=32, routed)          0.762     8.993    clkdiv2[31]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.510     9.779    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[4]/C
                         clock pessimism              0.267    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X13Y80         FDRE (Setup_fdre_C_R)       -0.429     9.582    clkdiv2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.120ns (29.341%)  route 2.697ns (70.659%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.584     8.892    clkdiv1[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.513     9.782    clk_BUFG
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[0]/C
                         clock pessimism              0.267    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     9.490    clkdiv1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.120ns (29.341%)  route 2.697ns (70.659%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.584     8.892    clkdiv1[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.513     9.782    clk_BUFG
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[10]/C
                         clock pessimism              0.267    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     9.490    clkdiv1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 clkdiv1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.120ns (29.341%)  route 2.697ns (70.659%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X12Y84         FDRE                                         r  clkdiv1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkdiv1_reg[24]/Q
                         net (fo=3, routed)           1.015     6.608    clkdiv1_reg_n_0_[24]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.652     7.409    FSM_sequential_state[1]_i_6_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.328     7.737 r  FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.447     8.185    FSM_sequential_state[1]_i_2_n_0
    SLICE_X14Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.309 r  clkdiv1[31]_i_1/O
                         net (fo=32, routed)          0.584     8.892    clkdiv1[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.513     9.782    clk_BUFG
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[11]/C
                         clock pessimism              0.267    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     9.490    clkdiv1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y84         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.128     2.102    state__0[1]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  P_i_1/O
                         net (fo=1, routed)           0.000     2.147    P_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.838     2.203    clk_BUFG
    SLICE_X10Y84         FDRE                                         r  P_reg/C
                         clock pessimism             -0.357     1.846    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.121     1.967    P_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 clkdiv3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.566     1.830    clk_BUFG
    SLICE_X9Y81          FDRE                                         r  clkdiv3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.971 f  clkdiv3_reg[0]/Q
                         net (fo=2, routed)           0.116     2.087    clkdiv3[0]
    SLICE_X9Y81          LUT1 (Prop_lut1_I0_O)        0.045     2.132 r  clkdiv3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.132    clkdiv3[0]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  clkdiv3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.835     2.200    clk_BUFG
    SLICE_X9Y81          FDRE                                         r  clkdiv3_reg[0]/C
                         clock pessimism             -0.370     1.830    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.091     1.921    clkdiv3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.750%)  route 0.167ns (54.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y84         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.167     2.141    state__0[1]
    SLICE_X11Y85         FDRE                                         r  led_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.839     2.204    clk_BUFG
    SLICE_X11Y85         FDRE                                         r  led_register_reg[1]/C
                         clock pessimism             -0.356     1.848    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.070     1.918    led_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clkdiv1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.831    clk_BUFG
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.995 f  clkdiv1_reg[0]/Q
                         net (fo=2, routed)           0.151     2.146    clkdiv1_reg_n_0_[0]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.191 r  clkdiv1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.191    clkdiv1[0]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.836     2.201    clk_BUFG
    SLICE_X14Y82         FDRE                                         r  clkdiv1_reg[0]/C
                         clock pessimism             -0.370     1.831    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121     1.952    clkdiv1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.565     1.829    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  clkdiv2_reg[4]/Q
                         net (fo=1, routed)           0.108     2.078    clkdiv2_reg_n_0_[4]
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.186 r  clkdiv2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.186    clkdiv20[4]
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.834     2.199    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[4]/C
                         clock pessimism             -0.370     1.829    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.105     1.934    clkdiv2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.831    clk_BUFG
    SLICE_X8Y82          FDRE                                         r  clkdiv3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.995 r  clkdiv3_reg[7]/Q
                         net (fo=1, routed)           0.114     2.109    clkdiv3[7]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.219 r  clkdiv3_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.219    clkdiv30[7]
    SLICE_X8Y82          FDRE                                         r  clkdiv3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.836     2.201    clk_BUFG
    SLICE_X8Y82          FDRE                                         r  clkdiv3_reg[7]/C
                         clock pessimism             -0.370     1.831    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.134     1.965    clkdiv3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.565     1.829    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  clkdiv2_reg[3]/Q
                         net (fo=1, routed)           0.109     2.079    clkdiv2_reg_n_0_[3]
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.190 r  clkdiv2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.190    clkdiv20[3]
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.834     2.199    clk_BUFG
    SLICE_X13Y80         FDRE                                         r  clkdiv2_reg[3]/C
                         clock pessimism             -0.370     1.829    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.105     1.934    clkdiv2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.563     1.827    clk_BUFG
    SLICE_X51Y94         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.117     2.085    clkdiv[12]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.193 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    p_1_in[12]
    SLICE_X51Y94         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.833     2.198    clk_BUFG
    SLICE_X51Y94         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.371     1.827    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.932    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.564     1.828    clk_BUFG
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.117     2.086    clkdiv[24]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.194 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.194    p_1_in[24]
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.834     2.199    clk_BUFG
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.371     1.828    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.933    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clkdiv2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  clkdiv2_reg[24]/Q
                         net (fo=3, routed)           0.118     2.092    clkdiv2_reg_n_0_[24]
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.200 r  clkdiv2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.200    clkdiv20[24]
    SLICE_X13Y85         FDRE                                         r  clkdiv2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.839     2.204    clk_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv2_reg[24]/C
                         clock pessimism             -0.371     1.833    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.105     1.938    clkdiv2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X11Y84   FSM_sequential_state_reg[0]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X11Y84   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y84   NS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y84   P_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y82   clkdiv1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y82   clkdiv1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y82   clkdiv1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y82   clkdiv1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y83   clkdiv1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[0]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[0]_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   NS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   NS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   P_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y82   clkdiv1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y82   clkdiv1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[0]_inv/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y84   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   NS_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   NS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y84   P_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y82   clkdiv1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y82   clkdiv1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  hostIF/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  hostIF/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.596     0.934    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  hostIF/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  hostIF/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  hostIF/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.595     0.933    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  hostIF/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  hostIF/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    hostIF/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  hostIF/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    hostIF/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  hostIF/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    hostIF/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.567     9.438    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    hostIF/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  hostIF/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    hostIF/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  hostIF/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    hostIF/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  hostIF/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    hostIF/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  hostIF/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    hostIF/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.577     9.448    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    hostIF/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  hostIF/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    hostIF/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.569     9.440    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    hostIF/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  hostIF/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    hostIF/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  hostIF/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    hostIF/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  hostIF/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    hostIF/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  hostIF/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    hostIF/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  hostIF/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    hostIF/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.868    10.618    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    hostIF/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.311ns  (logic 0.606ns (18.302%)  route 2.705ns (81.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.890     3.438    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDCE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDCE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.607     9.412    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.319ns  (logic 0.606ns (18.258%)  route 2.713ns (81.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 9.465 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.898     3.446    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y66          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.593     9.465    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y66          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.624    10.089    
                         clock uncertainty           -0.073    10.016    
    SLICE_X5Y66          FDPE (Recov_fdpe_C_PRE)     -0.561     9.455    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.319ns  (logic 0.606ns (18.258%)  route 2.713ns (81.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 9.465 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.898     3.446    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y66          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.593     9.465    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y66          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.624    10.089    
                         clock uncertainty           -0.073    10.016    
    SLICE_X5Y66          FDPE (Recov_fdpe_C_PRE)     -0.561     9.455    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.311ns  (logic 0.606ns (18.302%)  route 2.705ns (81.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.890     3.438    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDPE (Recov_fdpe_C_PRE)     -0.561     9.458    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.311ns  (logic 0.606ns (18.302%)  route 2.705ns (81.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.890     3.438    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDPE (Recov_fdpe_C_PRE)     -0.561     9.458    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.151ns  (logic 0.606ns (19.233%)  route 2.545ns (80.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 9.464 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.730     3.278    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y67          FDCE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.592     9.464    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y67          FDCE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.624    10.088    
                         clock uncertainty           -0.073    10.015    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.607     9.408    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.151ns  (logic 0.606ns (19.233%)  route 2.545ns (80.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 9.464 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.730     3.278    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y67          FDCE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.592     9.464    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y67          FDCE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.624    10.088    
                         clock uncertainty           -0.073    10.015    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.607     9.408    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.151ns  (logic 0.606ns (19.233%)  route 2.545ns (80.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 9.464 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.730     3.278    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y67          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.592     9.464    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y67          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.624    10.088    
                         clock uncertainty           -0.073    10.015    
    SLICE_X5Y67          FDPE (Recov_fdpe_C_PRE)     -0.561     9.454    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.151ns  (logic 0.606ns (19.233%)  route 2.545ns (80.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 9.464 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.730     3.278    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y67          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.592     9.464    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y67          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.624    10.088    
                         clock uncertainty           -0.073    10.015    
    SLICE_X5Y67          FDPE (Recov_fdpe_C_PRE)     -0.561     9.454    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.151ns  (logic 0.606ns (19.233%)  route 2.545ns (80.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 9.464 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     0.583 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.815     1.398    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.150     1.548 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.730     3.278    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y67          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.592     9.464    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y67          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.624    10.088    
                         clock uncertainty           -0.073    10.015    
    SLICE_X5Y67          FDPE (Recov_fdpe_C_PRE)     -0.561     9.454    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.187ns (23.582%)  route 0.606ns (76.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.269     1.694    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y71          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.832     0.662    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y71          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.275     0.936    
    SLICE_X9Y71          FDCE (Remov_fdce_C_CLR)     -0.154     0.782    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.187ns (23.582%)  route 0.606ns (76.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.269     1.694    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y71          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.832     0.662    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y71          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/C
                         clock pessimism              0.275     0.936    
    SLICE_X9Y71          FDCE (Remov_fdce_C_CLR)     -0.154     0.782    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.187ns (23.582%)  route 0.606ns (76.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.269     1.694    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y71          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.832     0.662    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y71          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/C
                         clock pessimism              0.275     0.936    
    SLICE_X9Y71          FDCE (Remov_fdce_C_CLR)     -0.154     0.782    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.187ns (23.582%)  route 0.606ns (76.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.269     1.694    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y71          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.832     0.662    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y71          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/C
                         clock pessimism              0.275     0.936    
    SLICE_X9Y71          FDCE (Remov_fdce_C_CLR)     -0.154     0.782    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.846ns  (logic 0.187ns (22.094%)  route 0.659ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.322     1.748    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.275     0.935    
    SLICE_X9Y72          FDCE (Remov_fdce_C_CLR)     -0.154     0.781    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.846ns  (logic 0.187ns (22.094%)  route 0.659ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.322     1.748    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.275     0.935    
    SLICE_X9Y72          FDCE (Remov_fdce_C_CLR)     -0.154     0.781    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.846ns  (logic 0.187ns (22.094%)  route 0.659ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.322     1.748    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.275     0.935    
    SLICE_X9Y72          FDCE (Remov_fdce_C_CLR)     -0.154     0.781    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.846ns  (logic 0.187ns (22.094%)  route 0.659ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.322     1.748    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.275     0.935    
    SLICE_X9Y72          FDCE (Remov_fdce_C_CLR)     -0.154     0.781    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.949ns  (logic 0.187ns (19.701%)  route 0.762ns (80.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.425     1.850    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y69          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.834     0.664    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y69          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.275     0.938    
    SLICE_X8Y69          FDCE (Remov_fdce_C_CLR)     -0.129     0.809    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.949ns  (logic 0.187ns (19.701%)  route 0.762ns (80.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.563     0.901    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y71         FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.337     1.379    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I1_O)        0.046     1.425 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.425     1.850    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y69          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.834     0.664    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y69          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.275     0.938    
    SLICE_X8Y69          FDCE (Remov_fdce_C_CLR)     -0.129     0.809    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  1.041    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  sys_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire10/ep_dataout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.145ns (25.641%)  route 3.321ns (74.359%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    -1.367ns = ( 0.121 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.625     0.121    wire10/okHE[40]
    SLICE_X10Y75         FDRE                                         r  wire10/ep_dataout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.478     0.599 f  wire10/ep_dataout_reg[26]/Q
                         net (fo=5, routed)           0.857     1.456    variable_1[26]
    SLICE_X9Y76          LUT4 (Prop_lut4_I1_O)        0.295     1.751 f  P_i_8/O
                         net (fo=1, routed)           0.984     2.735    P_i_8_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124     2.859 f  P_i_5/O
                         net (fo=1, routed)           0.165     3.024    P_i_5_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.148 r  P_i_2/O
                         net (fo=1, routed)           1.315     4.463    P_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     4.587 r  P_i_1/O
                         net (fo=1, routed)           0.000     4.587    P_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.518     4.787    clk_BUFG
    SLICE_X10Y84         FDRE                                         r  P_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire10/ep_dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.567ns (33.877%)  route 1.107ns (66.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    -2.030ns = ( -0.542 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire10/okHE[40]
    SLICE_X13Y76         FDRE                                         r  wire10/ep_dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.367    -0.175 f  wire10/ep_dataout_reg[12]/Q
                         net (fo=5, routed)           0.248     0.073    variable_1[12]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.100     0.173 f  P_i_3/O
                         net (fo=1, routed)           0.858     1.031    P_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.100     1.131 r  P_i_1/O
                         net (fo=1, routed)           0.000     1.131    P_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.638     5.076    clk_BUFG
    SLICE_X10Y84         FDRE                                         r  P_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.986ns  (logic 3.108ns (62.341%)  route 1.878ns (37.659%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.721     0.217    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y60          FDRE                                         r  hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     0.673 r  hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           1.878     2.551    hostIF/tbuf/I
    N13                  OBUFT (Prop_obuft_I_O)       2.652     5.203 r  hostIF/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.203    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.149ns  (logic 2.323ns (73.777%)  route 0.826ns (26.223%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.939 r  result_register_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.939    result_register_reg[27]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.273 r  result_register_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.273    result_register00_out[29]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.128ns  (logic 2.302ns (73.601%)  route 0.826ns (26.399%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.939 r  result_register_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.939    result_register_reg[27]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.252 r  result_register_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.252    result_register00_out[31]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 2.228ns (72.961%)  route 0.826ns (27.039%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.939 r  result_register_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.939    result_register_reg[27]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.178 r  result_register_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.178    result_register00_out[30]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.038ns  (logic 2.212ns (72.819%)  route 0.826ns (27.181%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.939 r  result_register_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.939    result_register_reg[27]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.162 r  result_register_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.162    result_register00_out[28]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.035ns  (logic 2.209ns (72.792%)  route 0.826ns (27.208%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.159 r  result_register_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.159    result_register00_out[25]
    SLICE_X11Y78         FDRE                                         r  result_register_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 2.188ns (72.603%)  route 0.826ns (27.397%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.138 r  result_register_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.138    result_register00_out[27]
    SLICE_X11Y78         FDRE                                         r  result_register_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.940ns  (logic 2.114ns (71.913%)  route 0.826ns (28.087%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.064 r  result_register_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.064    result_register00_out[26]
    SLICE_X11Y78         FDRE                                         r  result_register_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.924ns  (logic 2.098ns (71.759%)  route 0.826ns (28.241%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.825 r  result_register_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.825    result_register_reg[23]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.048 r  result_register_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.048    result_register00_out[24]
    SLICE_X11Y78         FDRE                                         r  result_register_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 2.095ns (71.730%)  route 0.826ns (28.270%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.628     0.124    wire11/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire11/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.478     0.602 r  wire11/ep_dataout_reg[0]/Q
                         net (fo=2, routed)           0.817     1.419    variable_2[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.295     1.714 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     1.714    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.246 r  result_register_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    result_register_reg[3]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.360 r  result_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.360    result_register_reg[7]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.474 r  result_register_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.483    result_register_reg[11]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.597 r  result_register_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    result_register_reg[15]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.711 r  result_register_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.711    result_register_reg[19]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.045 r  result_register_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.045    result_register00_out[21]
    SLICE_X11Y77         FDRE                                         r  result_register_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire11/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.641ns (71.086%)  route 0.261ns (28.914%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire11/okHE[40]
    SLICE_X9Y73          FDRE                                         r  wire11/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.367    -0.175 r  wire11/ep_dataout_reg[5]/Q
                         net (fo=2, routed)           0.261     0.085    variable_2[5]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.100     0.185 r  result_register[7]_i_4/O
                         net (fo=1, routed)           0.000     0.185    result_register[7]_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     0.359 r  result_register_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.359    result_register00_out[5]
    SLICE_X11Y73         FDRE                                         r  result_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.933ns  (logic 0.656ns (70.293%)  route 0.277ns (29.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire11/okHE[40]
    SLICE_X9Y73          FDRE                                         r  wire11/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.367    -0.175 r  wire11/ep_dataout_reg[3]/Q
                         net (fo=2, routed)           0.277     0.102    variable_2[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.100     0.202 r  result_register[3]_i_2/O
                         net (fo=1, routed)           0.000     0.202    result_register[3]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     0.391 r  result_register_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.391    result_register00_out[3]
    SLICE_X11Y72         FDRE                                         r  result_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.947ns  (logic 0.656ns (69.303%)  route 0.291ns (30.697%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.510    -0.538    wire10/okHE[40]
    SLICE_X9Y79          FDRE                                         r  wire10/ep_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.171 r  wire10/ep_dataout_reg[27]/Q
                         net (fo=5, routed)           0.291     0.119    variable_1[27]
    SLICE_X11Y78         LUT2 (Prop_lut2_I1_O)        0.100     0.219 r  result_register[27]_i_2/O
                         net (fo=1, routed)           0.000     0.219    result_register[27]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     0.408 r  result_register_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.408    result_register00_out[27]
    SLICE_X11Y78         FDRE                                         r  result_register_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.952ns  (logic 0.656ns (68.929%)  route 0.296ns (31.071%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire10/okHE[40]
    SLICE_X13Y73         FDRE                                         r  wire10/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.367    -0.175 r  wire10/ep_dataout_reg[4]/Q
                         net (fo=5, routed)           0.296     0.120    variable_1[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.100     0.220 r  result_register[7]_i_5/O
                         net (fo=1, routed)           0.000     0.220    result_register[7]_i_5_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     0.409 r  result_register_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.409    result_register00_out[4]
    SLICE_X11Y73         FDRE                                         r  result_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.692ns (69.496%)  route 0.304ns (30.504%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire10/okHE[40]
    SLICE_X12Y76         FDRE                                         r  wire10/ep_dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.418    -0.124 r  wire10/ep_dataout_reg[17]/Q
                         net (fo=5, routed)           0.304     0.179    variable_1[17]
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.100     0.279 r  result_register[19]_i_4/O
                         net (fo=1, routed)           0.000     0.279    result_register[19]_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     0.453 r  result_register_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.453    result_register00_out[17]
    SLICE_X11Y76         FDRE                                         r  result_register_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.067ns  (logic 0.656ns (61.493%)  route 0.411ns (38.507%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire10/okHE[40]
    SLICE_X13Y73         FDRE                                         r  wire10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.367    -0.175 r  wire10/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           0.411     0.235    variable_1[0]
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.100     0.335 r  result_register[3]_i_5/O
                         net (fo=1, routed)           0.000     0.335    result_register[3]_i_5_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     0.524 r  result_register_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.524    result_register00_out[0]
    SLICE_X11Y72         FDRE                                         r  result_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.067ns  (logic 0.692ns (64.847%)  route 0.375ns (35.153%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.514    -0.534    wire10/okHE[40]
    SLICE_X10Y81         FDRE                                         r  wire10/ep_dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.418    -0.116 r  wire10/ep_dataout_reg[29]/Q
                         net (fo=5, routed)           0.375     0.259    variable_1[29]
    SLICE_X11Y79         LUT2 (Prop_lut2_I1_O)        0.100     0.359 r  result_register[31]_i_4/O
                         net (fo=1, routed)           0.000     0.359    result_register[31]_i_4_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     0.533 r  result_register_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.533    result_register00_out[29]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.692ns (62.984%)  route 0.407ns (37.016%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire10/okHE[40]
    SLICE_X12Y76         FDRE                                         r  wire10/ep_dataout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.418    -0.124 r  wire10/ep_dataout_reg[13]/Q
                         net (fo=5, routed)           0.407     0.282    variable_1[13]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.100     0.382 r  result_register[15]_i_4/O
                         net (fo=1, routed)           0.000     0.382    result_register[15]_i_4_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     0.556 r  result_register_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.556    result_register00_out[13]
    SLICE_X11Y75         FDRE                                         r  result_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.133ns  (logic 0.827ns (73.008%)  route 0.306ns (26.992%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.510    -0.538    wire10/okHE[40]
    SLICE_X9Y79          FDRE                                         r  wire10/ep_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.171 r  wire10/ep_dataout_reg[27]/Q
                         net (fo=5, routed)           0.306     0.134    variable_1[27]
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.310     0.444 r  result_register_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.444    result_register_reg[27]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     0.594 r  result_register_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.594    result_register00_out[28]
    SLICE_X11Y79         FDRE                                         r  result_register_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            result_register_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.159ns  (logic 0.656ns (56.612%)  route 0.503ns (43.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.506    -0.542    wire11/okHE[40]
    SLICE_X9Y76          FDRE                                         r  wire11/ep_dataout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.367    -0.175 r  wire11/ep_dataout_reg[22]/Q
                         net (fo=2, routed)           0.503     0.327    variable_2[22]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.100     0.427 r  result_register[23]_i_3/O
                         net (fo=1, routed)           0.000     0.427    result_register[23]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     0.616 r  result_register_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.616    result_register00_out[22]
    SLICE_X11Y77         FDRE                                         r  result_register_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.302 f  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 2.798ns (30.681%)  route 6.322ns (69.319%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  led_register_reg[5]/Q
                         net (fo=1, routed)           0.762     6.259    led_register_reg_n_0_[5]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.299     6.558 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.560    12.119    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.080    14.199 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.199    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 2.814ns (31.512%)  route 6.115ns (68.488%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.641     5.079    clk_BUFG
    SLICE_X11Y87         FDRE                                         r  led_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.498 f  led_register_reg[2]/Q
                         net (fo=1, routed)           0.826     6.324    led_register_reg_n_0_[2]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.299     6.623 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.289    11.912    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096    14.008 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.008    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 2.524ns (30.538%)  route 5.741ns (69.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  led_register_reg[6]_inv/Q
                         net (fo=1, routed)           5.741    11.275    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.068    13.343 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.343    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.076ns  (logic 2.522ns (31.225%)  route 5.554ns (68.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  led_register_reg[7]_inv/Q
                         net (fo=1, routed)           5.554    11.088    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.066    13.154 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.154    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 2.656ns (34.991%)  route 4.934ns (65.009%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X11Y85         FDRE                                         r  led_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  led_register_reg[1]/Q
                         net (fo=1, routed)           1.145     6.679    led_register_reg_n_0_[1]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.789    10.592    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076    12.668 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.668    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 2.732ns (36.394%)  route 4.775ns (63.606%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X10Y86         FDRE                                         r  led_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  led_register_reg[0]/Q
                         net (fo=1, routed)           0.744     6.340    led_register_reg_n_0_[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.124     6.464 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.031    10.495    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         2.090    12.586 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.586    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 2.596ns (38.684%)  route 4.115ns (61.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.637     5.075    clk_BUFG
    SLICE_X10Y83         FDRE                                         r  led_register_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  led_register_reg[3]_inv/Q
                         net (fo=1, routed)           4.115     9.708    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078    11.786 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.786    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 2.524ns (37.903%)  route 4.135ns (62.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=137, routed)         1.640     5.078    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  led_register_reg[4]_inv/Q
                         net (fo=1, routed)           4.135     9.669    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068    11.738 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.738    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_register_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 0.959ns (42.287%)  route 1.308ns (57.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  led_register_reg[4]_inv/Q
                         net (fo=1, routed)           1.308     3.282    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         0.818     4.100 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.100    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 0.991ns (43.119%)  route 1.308ns (56.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.568     1.832    clk_BUFG
    SLICE_X10Y83         FDRE                                         r  led_register_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.996 r  led_register_reg[3]_inv/Q
                         net (fo=1, routed)           1.308     3.304    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         0.827     4.131 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.131    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.011ns (39.084%)  route 1.576ns (60.916%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y85         FDRE                                         r  led_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  led_register_reg[1]/Q
                         net (fo=1, routed)           0.408     2.382    led_register_reg_n_0_[1]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.168     3.595    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         0.825     4.420 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.420    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.049ns (39.934%)  route 1.577ns (60.066%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X10Y86         FDRE                                         r  led_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.997 f  led_register_reg[0]/Q
                         net (fo=1, routed)           0.261     2.258    led_register_reg_n_0_[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.045     2.303 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.316     3.619    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         0.840     4.459 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.459    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 0.956ns (30.891%)  route 2.139ns (69.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  led_register_reg[7]_inv/Q
                         net (fo=1, routed)           2.139     4.113    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         0.815     4.929 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.929    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 0.959ns (30.156%)  route 2.220ns (69.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  led_register_reg[6]_inv/Q
                         net (fo=1, routed)           2.220     4.194    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         0.818     5.011 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.011    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.399ns  (logic 1.072ns (31.535%)  route 2.327ns (68.465%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.570     1.834    clk_BUFG
    SLICE_X11Y87         FDRE                                         r  led_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.962 f  led_register_reg[2]/Q
                         net (fo=1, routed)           0.280     2.242    led_register_reg_n_0_[2]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.099     2.341 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.047     4.388    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         0.845     5.233 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.233    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.057ns (30.495%)  route 2.408ns (69.505%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=137, routed)         0.569     1.833    clk_BUFG
    SLICE_X11Y86         FDRE                                         r  led_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.128     1.961 f  led_register_reg[5]/Q
                         net (fo=1, routed)           0.263     2.224    led_register_reg_n_0_[5]
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.099     2.323 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.145     4.468    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         0.830     5.298 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.298    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 3.214ns (62.568%)  route 1.923ns (37.432%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  hostIF/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  hostIF/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.923     5.137    hostIF/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X6Y70          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.589    -0.459    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y70          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.941ns  (logic 0.989ns (50.970%)  route 0.952ns (49.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( -0.447 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    hostIF/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  hostIF/tbuf/IBUF/O
                         net (fo=1, routed)           0.952     1.941    hostIF/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y58          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.601    -0.447    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y58          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 result_register_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.927%)  route 0.779ns (63.073%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  result_register_reg[25]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[25]/Q
                         net (fo=1, routed)           0.779     1.235    wire21/ep_datain[25]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.513    -0.535    wire21/okHE[40]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[25]/C

Slack:                    inf
  Source:                 result_register_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.351%)  route 0.674ns (59.649%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  result_register_reg[13]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[13]/Q
                         net (fo=1, routed)           0.674     1.130    wire21/ep_datain[13]
    SLICE_X12Y74         FDRE                                         r  wire21/wirehold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.504    -0.544    wire21/okHE[40]
    SLICE_X12Y74         FDRE                                         r  wire21/wirehold_reg[13]/C

Slack:                    inf
  Source:                 result_register_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.250%)  route 0.649ns (58.750%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  result_register_reg[9]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[9]/Q
                         net (fo=1, routed)           0.649     1.105    wire21/ep_datain[9]
    SLICE_X10Y74         FDRE                                         r  wire21/wirehold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.507    -0.541    wire21/okHE[40]
    SLICE_X10Y74         FDRE                                         r  wire21/wirehold_reg[9]/C

Slack:                    inf
  Source:                 result_register_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.568%)  route 0.641ns (58.432%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  result_register_reg[26]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[26]/Q
                         net (fo=1, routed)           0.641     1.097    wire21/ep_datain[26]
    SLICE_X10Y78         FDRE                                         r  wire21/wirehold_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.512    -0.536    wire21/okHE[40]
    SLICE_X10Y78         FDRE                                         r  wire21/wirehold_reg[26]/C

Slack:                    inf
  Source:                 result_register_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.568%)  route 0.641ns (58.432%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  result_register_reg[30]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[30]/Q
                         net (fo=1, routed)           0.641     1.097    wire21/ep_datain[30]
    SLICE_X10Y79         FDRE                                         r  wire21/wirehold_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.513    -0.535    wire21/okHE[40]
    SLICE_X10Y79         FDRE                                         r  wire21/wirehold_reg[30]/C

Slack:                    inf
  Source:                 result_register_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.789%)  route 0.635ns (58.211%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE                         0.000     0.000 r  result_register_reg[21]/C
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[21]/Q
                         net (fo=1, routed)           0.635     1.091    wire21/ep_datain[21]
    SLICE_X12Y77         FDRE                                         r  wire21/wirehold_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.507    -0.541    wire21/okHE[40]
    SLICE_X12Y77         FDRE                                         r  wire21/wirehold_reg[21]/C

Slack:                    inf
  Source:                 result_register_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.789%)  route 0.635ns (58.211%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE                         0.000     0.000 r  result_register_reg[22]/C
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[22]/Q
                         net (fo=1, routed)           0.635     1.091    wire21/ep_datain[22]
    SLICE_X12Y77         FDRE                                         r  wire21/wirehold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.507    -0.541    wire21/okHE[40]
    SLICE_X12Y77         FDRE                                         r  wire21/wirehold_reg[22]/C

Slack:                    inf
  Source:                 result_register_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.959%)  route 0.631ns (58.041%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  result_register_reg[24]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  result_register_reg[24]/Q
                         net (fo=1, routed)           0.631     1.087    wire21/ep_datain[24]
    SLICE_X9Y79          FDRE                                         r  wire21/wirehold_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        1.510    -0.538    wire21/okHE[40]
    SLICE_X9Y79          FDRE                                         r  wire21/wirehold_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE                         0.000     0.000 r  result_register_reg[0]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    wire21/ep_datain[0]
    SLICE_X10Y72         FDRE                                         r  wire21/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    wire21/okHE[40]
    SLICE_X10Y72         FDRE                                         r  wire21/wirehold_reg[0]/C

Slack:                    inf
  Source:                 result_register_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  result_register_reg[31]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[31]/Q
                         net (fo=1, routed)           0.112     0.253    wire21/ep_datain[31]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.834     0.664    wire21/okHE[40]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[31]/C

Slack:                    inf
  Source:                 result_register_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE                         0.000     0.000 r  result_register_reg[16]/C
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[16]/Q
                         net (fo=1, routed)           0.115     0.256    wire21/ep_datain[16]
    SLICE_X9Y76          FDRE                                         r  wire21/wirehold_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.829     0.659    wire21/okHE[40]
    SLICE_X9Y76          FDRE                                         r  wire21/wirehold_reg[16]/C

Slack:                    inf
  Source:                 result_register_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  result_register_reg[28]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[28]/Q
                         net (fo=1, routed)           0.117     0.258    wire21/ep_datain[28]
    SLICE_X8Y79          FDRE                                         r  wire21/wirehold_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.833     0.663    wire21/okHE[40]
    SLICE_X8Y79          FDRE                                         r  wire21/wirehold_reg[28]/C

Slack:                    inf
  Source:                 result_register_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE                         0.000     0.000 r  result_register_reg[5]/C
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[5]/Q
                         net (fo=1, routed)           0.117     0.258    wire21/ep_datain[5]
    SLICE_X9Y73          FDRE                                         r  wire21/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.829     0.659    wire21/okHE[40]
    SLICE_X9Y73          FDRE                                         r  wire21/wirehold_reg[5]/C

Slack:                    inf
  Source:                 result_register_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.554%)  route 0.169ns (54.446%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  result_register_reg[11]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[11]/Q
                         net (fo=1, routed)           0.169     0.310    wire21/ep_datain[11]
    SLICE_X12Y74         FDRE                                         r  wire21/wirehold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.828     0.658    wire21/okHE[40]
    SLICE_X12Y74         FDRE                                         r  wire21/wirehold_reg[11]/C

Slack:                    inf
  Source:                 result_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.554%)  route 0.169ns (54.446%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE                         0.000     0.000 r  result_register_reg[3]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[3]/Q
                         net (fo=1, routed)           0.169     0.310    wire21/ep_datain[3]
    SLICE_X12Y72         FDRE                                         r  wire21/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.831     0.661    wire21/okHE[40]
    SLICE_X12Y72         FDRE                                         r  wire21/wirehold_reg[3]/C

Slack:                    inf
  Source:                 result_register_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE                         0.000     0.000 r  result_register_reg[18]/C
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[18]/Q
                         net (fo=1, routed)           0.169     0.310    wire21/ep_datain[18]
    SLICE_X9Y76          FDRE                                         r  wire21/wirehold_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.829     0.659    wire21/okHE[40]
    SLICE_X9Y76          FDRE                                         r  wire21/wirehold_reg[18]/C

Slack:                    inf
  Source:                 result_register_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE                         0.000     0.000 r  result_register_reg[6]/C
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[6]/Q
                         net (fo=1, routed)           0.169     0.310    wire21/ep_datain[6]
    SLICE_X9Y73          FDRE                                         r  wire21/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.829     0.659    wire21/okHE[40]
    SLICE_X9Y73          FDRE                                         r  wire21/wirehold_reg[6]/C

Slack:                    inf
  Source:                 result_register_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire21/wirehold_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE                         0.000     0.000 r  result_register_reg[23]/C
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_register_reg[23]/Q
                         net (fo=1, routed)           0.170     0.311    wire21/ep_datain[23]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1016, routed)        0.834     0.664    wire21/okHE[40]
    SLICE_X11Y80         FDRE                                         r  wire21/wirehold_reg[23]/C





