<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ Adaptive SoC Architecture Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# NoC HBM Tutorials

## Network on Chip (NoC) and High Bandwidth Memory (HBM) Design and Optimization 
<table style="width:100%">
  <tr>
    <td width="35%" align="center"><b>Tutorial</b></td>
    <td width="65%" align="center"><b>Description</b></td>
  </tr>
  <tr>
    <td align="center">
      <a href="./Intro_Design_Flow/">NoC and HBM Controller Design Flow Introduction</a>
    </td>
    <td>This tutorial introduces the basic concepts, tools, and techniques of the NoC and HBM controller design flow in AMD Vivado&trade; along with running the design on VHK158.
    </td>
  </tr>
   <tr>
    <td align="center">
      <a href="./HBM_Performance_Tuning/">NoC and HBM Controller Performance Tuning</a>
    </td>
    <td>This tutorial demonstrates how to tune the NoC and HBM controller designs to deliver optimum performance for the designs.
    </td>
  </tr>
</table>


<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2023–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
