<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>My Resume</title>
</head>
<style>
    table, th, td {
  border:1px solid rgb(0, 0, 0);
}
</style>
<body>
    <h1> Margineanu Teodor </h1>
    <img src="./WhatsApp Image 2023-08-09 at 11.30.54.jpeg" width="150" />
    <h2> Summary</h2>
    <p> Physical Design Engineer, looking for new opportunities to learn and develop good quality ICs in
        cutting edge technologies.
    </p>
    <h2> Work experience </h2>
    <h3> PHYSICAL DESIGN ENGINEER - Microchip Technology </h3>
    <h3> 01/11/2021 - Current, Bucharest, Romanaia</h3>
    <p>
        <ul>
            <li> Responsible for timing closure on a 40nm design </li>
            <li> Reviewed Clock Tree Synthesis constraints in order to achieve the target skew and slew;</li>
            <li> Performed Physical Verification and fixed all violations, including DRCs, shorts, opens and antenna violations;</li>
            <li> Responsible for implementing ECOs in order to fix remaining setup and hold violations; </li>
            <li> Worked on top level floorplanning for a 40nm, mixed signal design; </li>
            <li> Responsible for creating the Power and Ground Mesh, as well as routing the PG nets in order to achieve the resistance requirements for analog IPs;</li>
            <li> Developed methodologies and procedures to improve workspace creation for numerous  teams, using PERL and MAKEFILE;</li>
            <li> Mentored a third year student and helped her understand the VLSI world; </li>
        </ul>
    </p>
    <hr>
    <h2> Education</h2>
    <h3> Master of Science - University of Polytechnique, Bucharest </h3>
    <h3> 1/10/2021 - 26/06/2023, Bucharest, Romania </h3>
    <h4> Disertion Thesis - Cryptography ASIC implementation in 40 nm technology </h4>
    <p>
        <ul>
            <li> Responsible for integrating 7 modules, in Verilog: UART, Memory Controller, 2 RAMS, CPU, AES and a PRNG;</li>
            <li> Developed constraints and run Synthesis (Non Physical Aware and Physical Aware);</li>
            <li> Created the power and ground mesh for the core;</li>
            <li> Run all the PnR steps;</li>
            <li> Did the logical verification, including Formality and STA;</li>
            <li> Did the physical verification and fixed all violations;</li>
            <li> Run EM and IR drop analysis;</li>
            <li> Obtained a design that functions with 100 MHz clock signal, with 0 timing violations while keeping a low area (0.538 square mm) and low leakage current (3.043 mW);</li>
        </ul>
    </p>
    <hr> 
    <h3> Language Skills </h3>
    <h4> Mother Tangue - Romanian </h4>
    <h4> Other Languages:</h4>
    <h5> 
        <table style="width:100%">
            <tr>
              <th> Language</th>
              <th> Listening</th>
              <th> Reading</th>
              <th> Writing</th>
              <th> Spoken production</th>
              <th> Spoken interaction</th>
            </tr>
            <tr>
              <td>English</td>
              <td>C1</td>
              <td>C1</td>
              <td>C1</td>
              <td>C1</td>
              <td>C1</td>
            </tr>
          </table>
            
        
    </h5>
    <hr/>
    <h2> Digital Skills </h2>
    <p>
        <ol>
            <li> Synopsis ICC2</li>
            <li> Mentor Graphics - Calibre </li>
            <li> Ansys Redhawk </li>
            <li> Timing Analysis: : Synopsys
                PrimeTime
            </li>
            <li> Design Compiler </li>
            <li> StarRC</li>
        </ol>
    </p>
    <h2> Hobbies and Interests</h2>
    <p>
        <ul>
            <li>Skiing;</li>
            <li>Hiking;</li>
        </ul>
    </p>
    <h4> <a href="./contact.html"> Contact Me</a> </h4>
</body>
</html>