Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed May 15 15:24:30 2019
| Host             : alex-pc running 64-bit Ubuntu 18.10
| Command          : report_power -file sys_top_power_routed.rpt -pb sys_top_power_summary_routed.pb -rpx sys_top_power_routed.rpx
| Design           : sys_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.540        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.394        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.2         |
| Junction Temperature (C) | 42.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.038 |        3 |       --- |             --- |
| Slice Logic              |     0.037 |    26235 |       --- |             --- |
|   LUT as Logic           |     0.034 |    10038 |     53200 |           18.87 |
|   F7/F8 Muxes            |     0.001 |      875 |     53200 |            1.64 |
|   Register               |    <0.001 |    11421 |    106400 |           10.73 |
|   CARRY4                 |    <0.001 |      350 |     13300 |            2.63 |
|   LUT as Distributed RAM |    <0.001 |      104 |     17400 |            0.60 |
|   LUT as Shift Register  |    <0.001 |      425 |     17400 |            2.44 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     1024 |       --- |             --- |
| Signals                  |     0.042 |    18974 |       --- |             --- |
| Block RAM                |     0.021 |     56.5 |       140 |           40.36 |
| I/O                      |    <0.001 |        4 |       125 |            3.20 |
| PS7                      |     1.257 |        1 |       --- |             --- |
| Static Power             |     0.146 |          |           |                 |
| Total                    |     1.540 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.152 |       0.136 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.676 |       0.647 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                       | Constraint (ns) |
+------------+------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| sys_top                                                                                 |     1.394 |
|   design_1_wrapper                                                                      |     1.383 |
|     design_1_i                                                                          |     1.382 |
|       aes_0                                                                             |     0.058 |
|         inst                                                                            |     0.058 |
|           aes                                                                           |     0.057 |
|             control_unit                                                                |    <0.001 |
|             decryption_module                                                           |     0.031 |
|               cipher_unit                                                               |     0.030 |
|                 reg                                                                     |     0.027 |
|               control_unit                                                              |    <0.001 |
|               counter                                                                   |    <0.001 |
|             encryption_module                                                           |     0.019 |
|               cipher_unit                                                               |     0.018 |
|                 reg                                                                     |     0.014 |
|               control_unit                                                              |    <0.001 |
|               counter                                                                   |    <0.001 |
|             key_expansion                                                               |     0.007 |
|               expander                                                                  |    <0.001 |
|               ram                                                                       |     0.007 |
|           aes_v1_0_S00_AXI_inst                                                         |    <0.001 |
|           din                                                                           |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_upsizer_conversion.axisc_upsizer_0                                    |    <0.001 |
|           dout                                                                          |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_upsizer_conversion.axisc_upsizer_0                                    |    <0.001 |
|       axi_bram_ctrl_0                                                                   |     0.002 |
|         U0                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                         |     0.002 |
|               I_RD_CHNL                                                                 |     0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                               |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|               I_WR_CHNL                                                                 |    <0.001 |
|                 BID_FIFO                                                                |    <0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                               |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|       axi_bram_ctrl_1                                                                   |     0.002 |
|         U0                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                         |     0.002 |
|               I_RD_CHNL                                                                 |     0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                               |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|               I_WR_CHNL                                                                 |    <0.001 |
|                 BID_FIFO                                                                |    <0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                               |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|       axi_bram_ctrl_2                                                                   |     0.002 |
|         U0                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                        |    <0.001 |
|               I_RD_CHNL                                                                 |     0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|               I_WR_CHNL                                                                 |    <0.001 |
|                 BID_FIFO                                                                |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|       axi_bram_ctrl_3                                                                   |     0.002 |
|         U0                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                        |    <0.001 |
|               I_RD_CHNL                                                                 |     0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|               I_WR_CHNL                                                                 |    <0.001 |
|                 BID_FIFO                                                                |    <0.001 |
|                 I_WRAP_BRST                                                             |    <0.001 |
|       axi_dma_0                                                                         |     0.008 |
|         U0                                                                              |     0.008 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                     |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                          |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                        |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                     |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                          |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                        |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                          |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                               |     0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                      |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                      |    <0.001 |
|           I_PRMRY_DATAMOVER                                                             |     0.006 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |     0.002 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                          |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                               |    <0.001 |
|                 I_DATA_FIFO                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                |    <0.001 |
|                       xpm_fifo_base_inst                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                         rdp_inst                                                        |    <0.001 |
|                         rdpp1_inst                                                      |    <0.001 |
|                         wrp_inst                                                        |    <0.001 |
|                         wrpp1_inst                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                               |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_MSTR_PCC                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                         |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                           |     0.004 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                       |    <0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                   |    <0.001 |
|                 I_DATA_FIFO                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                |    <0.001 |
|                       xpm_fifo_base_inst                                                |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                         rdp_inst                                                        |    <0.001 |
|                         rdpp1_inst                                                      |    <0.001 |
|                         wrp_inst                                                        |    <0.001 |
|                         wrpp1_inst                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                               |    <0.001 |
|                 I_XD_FIFO                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                |    <0.001 |
|                       xpm_fifo_base_inst                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                     |    <0.001 |
|                         rdp_inst                                                        |    <0.001 |
|                         rdpp1_inst                                                      |    <0.001 |
|                         wrp_inst                                                        |    <0.001 |
|                         wrpp1_inst                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                         DYNSHREG_F_I                                                    |    <0.001 |
|                   SLICE_INSERTION                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|           I_RST_MODULE                                                                  |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                  |    <0.001 |
|             REG_HRD_RST                                                                 |    <0.001 |
|             REG_HRD_RST_OUT                                                             |    <0.001 |
|       axi_mem_intercon                                                                  |     0.014 |
|         m02_couplers                                                                    |     0.003 |
|           auto_pc                                                                       |     0.003 |
|             inst                                                                        |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.003 |
|                 RD.ar_channel_0                                                         |    <0.001 |
|                   ar_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 RD.r_channel_0                                                          |    <0.001 |
|                   rd_data_fifo_0                                                        |    <0.001 |
|                   transaction_fifo_0                                                    |    <0.001 |
|                 SI_REG                                                                  |     0.001 |
|                   ar.ar_pipe                                                            |    <0.001 |
|                   aw.aw_pipe                                                            |    <0.001 |
|                   b.b_pipe                                                              |    <0.001 |
|                   r.r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                         |    <0.001 |
|                   aw_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 WR.b_channel_0                                                          |    <0.001 |
|                   bid_fifo_0                                                            |    <0.001 |
|                   bresp_fifo_0                                                          |    <0.001 |
|         m03_couplers                                                                    |     0.004 |
|           auto_pc                                                                       |     0.004 |
|             inst                                                                        |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.004 |
|                 RD.ar_channel_0                                                         |     0.001 |
|                   ar_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 RD.r_channel_0                                                          |    <0.001 |
|                   rd_data_fifo_0                                                        |    <0.001 |
|                   transaction_fifo_0                                                    |    <0.001 |
|                 SI_REG                                                                  |     0.001 |
|                   ar.ar_pipe                                                            |    <0.001 |
|                   aw.aw_pipe                                                            |    <0.001 |
|                   b.b_pipe                                                              |    <0.001 |
|                   r.r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                         |    <0.001 |
|                   aw_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 WR.b_channel_0                                                          |    <0.001 |
|                   bid_fifo_0                                                            |    <0.001 |
|                   bresp_fifo_0                                                          |    <0.001 |
|         s00_couplers                                                                    |     0.000 |
|           auto_pc                                                                       |     0.000 |
|         xbar                                                                            |     0.007 |
|           inst                                                                          |     0.007 |
|             gen_samd.crossbar_samd                                                      |     0.007 |
|               addr_arbiter_ar                                                           |    <0.001 |
|               addr_arbiter_aw                                                           |    <0.001 |
|                 gen_arbiter.mux_mesg                                                    |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                        |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[2].gen_mi_write.wdata_mux_w                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[3].gen_mi_write.wdata_mux_w                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[4].gen_mi_write.wdata_mux_w                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                           |     0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                      |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                          |     0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                      |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                            |    <0.001 |
|                 wrouter_aw_fifo                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                        |    <0.001 |
|               gen_slave_slots[2].gen_si_read.si_transactor_ar                           |    <0.001 |
|                 gen_single_thread.mux_resp_single_thread                                |    <0.001 |
|               gen_slave_slots[3].gen_si_write.si_transactor_aw                          |    <0.001 |
|                 gen_single_thread.mux_resp_single_thread                                |    <0.001 |
|               gen_slave_slots[3].gen_si_write.splitter_aw_si                            |    <0.001 |
|               gen_slave_slots[3].gen_si_write.wdata_router_w                            |    <0.001 |
|                 wrouter_aw_fifo                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                        |    <0.001 |
|               splitter_aw_mi                                                            |    <0.001 |
|       axi_mem_intercon_1                                                                |     0.013 |
|         m02_couplers                                                                    |     0.004 |
|           auto_pc                                                                       |     0.004 |
|             inst                                                                        |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.004 |
|                 RD.ar_channel_0                                                         |    <0.001 |
|                   ar_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 RD.r_channel_0                                                          |    <0.001 |
|                   rd_data_fifo_0                                                        |    <0.001 |
|                   transaction_fifo_0                                                    |    <0.001 |
|                 SI_REG                                                                  |     0.001 |
|                   ar.ar_pipe                                                            |    <0.001 |
|                   aw.aw_pipe                                                            |    <0.001 |
|                   b.b_pipe                                                              |    <0.001 |
|                   r.r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                         |    <0.001 |
|                   aw_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 WR.b_channel_0                                                          |    <0.001 |
|                   bid_fifo_0                                                            |    <0.001 |
|                   bresp_fifo_0                                                          |    <0.001 |
|         m03_couplers                                                                    |     0.003 |
|           auto_pc                                                                       |     0.003 |
|             inst                                                                        |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.003 |
|                 RD.ar_channel_0                                                         |    <0.001 |
|                   ar_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 RD.r_channel_0                                                          |    <0.001 |
|                   rd_data_fifo_0                                                        |    <0.001 |
|                   transaction_fifo_0                                                    |    <0.001 |
|                 SI_REG                                                                  |     0.001 |
|                   ar.ar_pipe                                                            |    <0.001 |
|                   aw.aw_pipe                                                            |    <0.001 |
|                   b.b_pipe                                                              |    <0.001 |
|                   r.r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                         |    <0.001 |
|                   aw_cmd_fsm_0                                                          |    <0.001 |
|                   cmd_translator_0                                                      |    <0.001 |
|                     incr_cmd_0                                                          |    <0.001 |
|                     wrap_cmd_0                                                          |    <0.001 |
|                 WR.b_channel_0                                                          |    <0.001 |
|                   bid_fifo_0                                                            |    <0.001 |
|                   bresp_fifo_0                                                          |    <0.001 |
|         s00_couplers                                                                    |     0.000 |
|           auto_pc                                                                       |     0.000 |
|         xbar                                                                            |     0.006 |
|           inst                                                                          |     0.006 |
|             gen_samd.crossbar_samd                                                      |     0.006 |
|               addr_arbiter_ar                                                           |    <0.001 |
|               addr_arbiter_aw                                                           |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                        |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                          |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                           |     0.002 |
|                 gen_multi_thread.arbiter_resp_inst                                      |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                          |     0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                      |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                            |    <0.001 |
|                 wrouter_aw_fifo                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                        |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                        |    <0.001 |
|               splitter_aw_mi                                                            |    <0.001 |
|       axi_smc                                                                           |     0.006 |
|         inst                                                                            |     0.006 |
|           clk_map                                                                       |    <0.001 |
|             psr_aclk                                                                    |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 EXT_LPF                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|                 SEQ                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                           |    <0.001 |
|           m00_exit_pipeline                                                             |     0.002 |
|             m00_exit                                                                    |     0.002 |
|               inst                                                                      |     0.002 |
|                 ar_reg                                                                  |    <0.001 |
|                 exit_inst                                                               |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                             |    <0.001 |
|                     gen_srls[10].srl_nx1                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                |    <0.001 |
|                     gen_srls[3].srl_nx1                                                 |    <0.001 |
|                 r_reg                                                                   |    <0.001 |
|                 splitter_inst                                                           |    <0.001 |
|                   gen_axi3.axi3_conv_inst                                               |    <0.001 |
|                     USE_READ.USE_SPLIT_R.read_addr_inst                                 |    <0.001 |
|                       USE_R_CHANNEL.cmd_queue                                           |    <0.001 |
|                         gen_srls[0].srl_nx1                                             |    <0.001 |
|                     USE_WRITE.write_addr_inst                                           |    <0.001 |
|           s00_entry_pipeline                                                            |     0.002 |
|             s00_mmu                                                                     |     0.002 |
|               inst                                                                      |     0.002 |
|                 ar_reg_stall                                                            |    <0.001 |
|                 ar_sreg                                                                 |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                          |    <0.001 |
|                 r_sreg                                                                  |    <0.001 |
|             s00_si_converter                                                            |    <0.001 |
|               inst                                                                      |    <0.001 |
|           s00_nodes                                                                     |     0.001 |
|             s00_ar_node                                                                 |    <0.001 |
|               inst                                                                      |    <0.001 |
|                 inst_mi_handler                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                    |    <0.001 |
|                         xpm_memory_base_inst                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                           |    <0.001 |
|                 inst_si_handler                                                         |    <0.001 |
|                   inst_arb_stall_late                                                   |    <0.001 |
|             s00_r_node                                                                  |    <0.001 |
|               inst                                                                      |    <0.001 |
|                 inst_mi_handler                                                         |    <0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                          |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                    |    <0.001 |
|                         xpm_memory_base_inst                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                           |    <0.001 |
|                 inst_si_handler                                                         |    <0.001 |
|                   inst_arb_stall_late                                                   |    <0.001 |
|       blk_mem_gen_0                                                                     |     0.005 |
|         U0                                                                              |     0.005 |
|           inst_blk_mem_gen                                                              |     0.005 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                       |     0.005 |
|               valid.cstr                                                                |     0.005 |
|                 ramloop[0].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[10].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[11].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[12].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[13].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[14].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[15].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[1].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[2].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[3].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[4].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[5].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[6].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[7].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[8].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[9].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|       blk_mem_gen_1                                                                     |     0.005 |
|         U0                                                                              |     0.005 |
|           inst_blk_mem_gen                                                              |     0.005 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                       |     0.005 |
|               valid.cstr                                                                |     0.005 |
|                 ramloop[0].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[10].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[11].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[12].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[13].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[14].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[15].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[1].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[2].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[3].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[4].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[5].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[6].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[7].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[8].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|                 ramloop[9].ram.r                                                        |    <0.001 |
|                   prim_noinit.ram                                                       |    <0.001 |
|       partial_led_test_0                                                                |    <0.001 |
|         inst                                                                            |    <0.001 |
|           partial_led_test_v1_0_S00_AXI_inst                                            |    <0.001 |
|       processing_system7_0                                                              |     1.259 |
|         inst                                                                            |     1.259 |
|       rst_processing_system7_0_50M                                                      |    <0.001 |
|         U0                                                                              |    <0.001 |
|           EXT_LPF                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|           SEQ                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                 |    <0.001 |
|       xlconcat_0                                                                        |     0.000 |
|       zycap_0                                                                           |     0.006 |
|         inst                                                                            |     0.006 |
|           axi_dma_0                                                                     |     0.006 |
|             U0                                                                          |     0.006 |
|               INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                            |    <0.001 |
|                 GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                 |    <0.001 |
|                 GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                      |    <0.001 |
|                 GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                    |    <0.001 |
|               I_AXI_DMA_REG_MODULE                                                      |    <0.001 |
|                 GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|                 GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                  |    <0.001 |
|               I_PRMRY_DATAMOVER                                                         |     0.004 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                       |     0.004 |
|                   ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                      |    <0.001 |
|                   GEN_INCLUDE_MM2S_SF.I_RD_SF                                           |     0.002 |
|                     I_DATA_FIFO                                                         |     0.002 |
|                       BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |     0.002 |
|                         xpm_fifo_instance.xpm_fifo_sync_inst                            |     0.002 |
|                           xpm_fifo_base_inst                                            |     0.002 |
|                             gen_fwft.rdpp1_inst                                         |    <0.001 |
|                             gen_sdpram.xpm_memory_base_inst                             |     0.002 |
|                             rdp_inst                                                    |    <0.001 |
|                             rdpp1_inst                                                  |    <0.001 |
|                             wrp_inst                                                    |    <0.001 |
|                             wrpp1_inst                                                  |    <0.001 |
|                             xpm_fifo_rst_inst                                           |    <0.001 |
|                     OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                       |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                   I_ADDR_CNTL                                                           |    <0.001 |
|                     GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                           DYNSHREG_F_I                                                  |    <0.001 |
|                   I_CMD_STATUS                                                          |    <0.001 |
|                     GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|                     I_CMD_FIFO                                                          |    <0.001 |
|                   I_MSTR_PCC                                                            |    <0.001 |
|                   I_RD_DATA_CNTL                                                        |    <0.001 |
|                     GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                           DYNSHREG_F_I                                                  |    <0.001 |
|                   I_RD_STATUS_CNTLR                                                     |    <0.001 |
|                   I_RESET                                                               |    <0.001 |
|               I_RST_MODULE                                                              |    <0.001 |
|                 GEN_RESET_FOR_MM2S.RESET_I                                              |    <0.001 |
|                 REG_HRD_RST                                                             |    <0.001 |
|                 REG_HRD_RST_OUT                                                         |    <0.001 |
|           icap_ctrl_0                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|   eth_bridge                                                                            |     0.011 |
|     arb_fifo                                                                            |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_fifo_gen                                                                   |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                       |    <0.001 |
|             grf.rf                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                 grss.rsts                                                               |    <0.001 |
|                 rpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                 gwss.wsts                                                               |    <0.001 |
|                 wpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                |    <0.001 |
|                   inst_blk_mem_gen                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                       valid.cstr                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|               rstblk                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     bit_buffer                                                                          |    <0.001 |
|       inst                                                                              |    <0.001 |
|         gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gr1.gr1_int.rfwft                                                     |    <0.001 |
|                   gr1.grdc2.rdc                                                         |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     bram0                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram1                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram2                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram3                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram4                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram5                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram6                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     bram7                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|             valid.cstr                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                          |    <0.001 |
|                 prim_noinit.ram                                                         |    <0.001 |
|     fifo1                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_fifo_gen                                                                   |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                       |    <0.001 |
|             grf.rf                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                 gr1.gdcf.dc                                                             |    <0.001 |
|                   dc                                                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                 grss.rsts                                                               |    <0.001 |
|                   c1                                                                    |    <0.001 |
|                   c2                                                                    |    <0.001 |
|                 rpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                 gwss.wsts                                                               |    <0.001 |
|                   c0                                                                    |    <0.001 |
|                   c1                                                                    |    <0.001 |
|                 wpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                |    <0.001 |
|                   inst_blk_mem_gen                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                       valid.cstr                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[1].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[2].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[3].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[4].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|               rstblk                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     fifo2                                                                               |    <0.001 |
|       U0                                                                                |    <0.001 |
|         inst_fifo_gen                                                                   |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                       |    <0.001 |
|             grf.rf                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                 gr1.gdcf.dc                                                             |    <0.001 |
|                   dc                                                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                 grss.rsts                                                               |    <0.001 |
|                   c1                                                                    |    <0.001 |
|                   c2                                                                    |    <0.001 |
|                 rpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                 gwss.wsts                                                               |    <0.001 |
|                   c0                                                                    |    <0.001 |
|                   c1                                                                    |    <0.001 |
|                 wpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                |    <0.001 |
|                   inst_blk_mem_gen                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                       valid.cstr                                                        |    <0.001 |
|                         ramloop[1].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[2].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[3].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[4].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|               rstblk                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|   rxarb                                                                                 |    <0.001 |
|   txarb                                                                                 |    <0.001 |
|   userlogic1                                                                            |    <0.001 |
|     ul1                                                                                 |    <0.001 |
|   userlogic2                                                                            |    <0.001 |
|     ul2                                                                                 |    <0.001 |
|   userlogic3                                                                            |    <0.001 |
+-----------------------------------------------------------------------------------------+-----------+


