{
  "module_name": "other.json",
  "hash_id": "b5c5f3218d41f22cb4f6df643ec1ed3f67c2e3cb1ee694d0001acb8a72a7fe94",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/meteorlake/other.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"ASSISTS.PAGE_FAULT\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"ASSISTS.PAGE_FAULT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that have any type of response.\",\n        \"EventCode\": \"0x2A,0x2B\",\n        \"EventName\": \"OCR.STREAMING_WR.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when Reservation Station (RS) is empty for the thread.\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"RS.EMPTY\",\n        \"PublicDescription\": \"Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x7\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts end of periods where the Reservation Station (RS) was empty.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"RS.EMPTY_COUNT\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x7\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"RS.EMPTY_RESOURCE\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"RS.EMPTY_RESOURCE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state. For Tremont, UMWAIT and TPAUSE will only put the CPU into C0.1 activity state (not C0.2 activity state)\",\n        \"EventCode\": \"0x75\",\n        \"EventName\": \"SERIALIZATION.C01_MS_SCB\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the uncore cannot take further requests\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x2d\",\n        \"EventName\": \"XQ.FULL_CYCLES\",\n        \"PublicDescription\": \"number of cycles when the thread is active and the uncore cannot take any further requests (for example prefetches, loads or stores initiated by the Core that miss the L2 cache).\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}