Analysis & Synthesis report for part5
Tue May 20 18:11:00 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: regn:reg_0
 14. Parameter Settings for User Entity Instance: regn:reg_1
 15. Parameter Settings for User Entity Instance: regn:reg_2
 16. Parameter Settings for User Entity Instance: regn:reg_3
 17. Parameter Settings for User Entity Instance: regn:reg_4
 18. Parameter Settings for User Entity Instance: regn:reg_5
 19. Parameter Settings for User Entity Instance: regn:reg_6
 20. Parameter Settings for User Entity Instance: regn:reg_7
 21. Parameter Settings for User Entity Instance: regn:reg_IR
 22. Parameter Settings for User Entity Instance: regn:reg_A
 23. Parameter Settings for User Entity Instance: regn:reg_G
 24. Parameter Settings for User Entity Instance: addsub:AS|lpm_add_sub:lpm_add_sub_component
 25. Port Connectivity Checks: "addsub:AS"
 26. Port Connectivity Checks: "regn:reg_G"
 27. Port Connectivity Checks: "regn:reg_A"
 28. Port Connectivity Checks: "regn:reg_7"
 29. Port Connectivity Checks: "regn:reg_6"
 30. Port Connectivity Checks: "regn:reg_5"
 31. Port Connectivity Checks: "regn:reg_4"
 32. Port Connectivity Checks: "regn:reg_3"
 33. Port Connectivity Checks: "regn:reg_2"
 34. Port Connectivity Checks: "regn:reg_1"
 35. Port Connectivity Checks: "regn:reg_0"
 36. Port Connectivity Checks: "dec3to8:decY"
 37. Port Connectivity Checks: "dec3to8:decX"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 20 18:11:00 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; part5                                      ;
; Top-level Entity Name              ; part1                                      ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 85                                         ;
;     Total combinational functions  ; 76                                         ;
;     Dedicated logic registers      ; 21                                         ;
; Total registers                    ; 21                                         ;
; Total pins                         ; 14                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; part1              ; part5              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; part1.v                          ; yes             ; User Verilog HDL File        ; D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v            ;         ;
; addsub.v                         ; yes             ; User Wizard-Generated File   ; D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                            ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                         ;         ;
; db/add_sub_3ng.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/db/add_sub_3ng.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 85          ;
;                                             ;             ;
; Total combinational functions               ; 76          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 49          ;
;     -- 3 input functions                    ; 17          ;
;     -- <=2 input functions                  ; 10          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 76          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 21          ;
;     -- Dedicated logic registers            ; 21          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 14          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 21          ;
; Total fan-out                               ; 334         ;
; Average fan-out                             ; 2.67        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                          ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
; |part1                     ; 76 (58)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |part1               ; work         ;
;    |regn:reg_0|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_0    ; work         ;
;    |regn:reg_1|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_1    ; work         ;
;    |regn:reg_2|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_2    ; work         ;
;    |regn:reg_3|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_3    ; work         ;
;    |regn:reg_4|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_4    ; work         ;
;    |regn:reg_5|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_5    ; work         ;
;    |regn:reg_6|            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_6    ; work         ;
;    |regn:reg_7|            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_7    ; work         ;
;    |regn:reg_A|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_A    ; work         ;
;    |regn:reg_G|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_G    ; work         ;
;    |regn:reg_IR|           ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|regn:reg_IR   ; work         ;
;    |upcount:Tstep|         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|upcount:Tstep ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; N/A     ; N/A          ; N/A          ; |part1|addsub:AS ; D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v ;
+--------+--------------+---------+--------------+--------------+------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; BusWires$latch                                     ; WideNor1            ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; regn:reg_A|Q[1..8]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |part1|Mux15               ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |part1|Mux17               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_5 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_6 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_7 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_IR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_A ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg_G ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addsub:AS|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------+
; Parameter Name         ; Value       ; Type                                              ;
+------------------------+-------------+---------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                           ;
; USE_WYS                ; OFF         ; Untyped                                           ;
; STYLE                  ; FAST        ; Untyped                                           ;
; CBXI_PARAMETER         ; add_sub_3ng ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                    ;
+------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addsub:AS"                                                                                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa  ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "dataa[15..9]" will be connected to GND. ;
; datab  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "datab[15..1]" will be connected to GND. ;
; result ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "result[15..9]" have no fanouts                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_G"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..9]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_A"                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_7"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_6"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_5"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_4"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_3"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_2"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_1"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regn:reg_0"                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (9 bits) it drives; bit(s) "Q[15..9]" have no fanouts                      ;
; Q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "dec3to8:decY" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; En   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "dec3to8:decX" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; En   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 20 18:10:54 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 4 design units, including 4 entities, in source file part1.v
    Info (12023): Found entity 1: part1
    Info (12023): Found entity 2: upcount
    Info (12023): Found entity 3: dec3to8
    Info (12023): Found entity 4: regn
Info (12021): Found 1 design units, including 1 entities, in source file addsub.v
    Info (12023): Found entity 1: addsub
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 3 design units, including 3 entities, in source file part5.v
    Info (12023): Found entity 1: part5
    Info (12023): Found entity 2: multiplier
    Info (12023): Found entity 3: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file part4.v
    Info (12023): Found entity 1: part4
Info (12021): Found 1 design units, including 1 entities, in source file part2.v
    Info (12023): Found entity 1: part2
Info (12021): Found 1 design units, including 1 entities, in source file hexd.v
    Info (12023): Found entity 1: hexD
Info (12021): Found 1 design units, including 1 entities, in source file b2dd.v
    Info (12023): Found entity 1: b2dD
Info (12021): Found 1 design units, including 1 entities, in source file part3.v
    Info (12023): Found entity 1: part3
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: DeBounce
Info (12021): Found 1 design units, including 1 entities, in source file countermodk.v
    Info (12023): Found entity 1: counterModK
Info (12021): Found 1 design units, including 1 entities, in source file part1v1.v
    Info (12023): Found entity 1: part1v1
Info (12021): Found 1 design units, including 1 entities, in source file ram16bits.v
    Info (12023): Found entity 1: ram16bits
Info (12021): Found 1 design units, including 1 entities, in source file ramlpm16bits4.v
    Info (12023): Found entity 1: ramlpm16bits4
Info (12021): Found 1 design units, including 1 entities, in source file rom1port.v
    Info (12023): Found entity 1: Rom1Port
Warning (10236): Verilog HDL Implicit Net warning at part4.v(13): created implicit net for "Bt"
Warning (10236): Verilog HDL Implicit Net warning at part2.v(10): created implicit net for "MClock"
Warning (10236): Verilog HDL Implicit Net warning at part2.v(11): created implicit net for "PClock"
Warning (10236): Verilog HDL Implicit Net warning at part3.v(15): created implicit net for "Bt"
Warning (10236): Verilog HDL Implicit Net warning at part1v1.v(13): created implicit net for "Bt"
Info (12127): Elaborating entity "part1" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at part1.v(47): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at part1.v(72): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at part1.v(86): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at part1.v(128): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(128): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(129): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(129): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(130): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(130): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(131): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(131): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(132): variable "R2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(132): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(133): variable "R3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(133): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(134): variable "R4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(134): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(135): variable "R5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(135): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(136): variable "R6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(136): truncated value with size 9 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at part1.v(137): variable "R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at part1.v(137): truncated value with size 9 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at part1.v(127): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at part1.v(127): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at part1.v(121): inferring latch(es) for variable "BusWires", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusWires" at part1.v(121)
Info (12128): Elaborating entity "upcount" for hierarchy "upcount:Tstep"
Info (12128): Elaborating entity "dec3to8" for hierarchy "dec3to8:decX"
Info (12128): Elaborating entity "regn" for hierarchy "regn:reg_0"
Info (12128): Elaborating entity "regn" for hierarchy "regn:reg_IR"
Info (12128): Elaborating entity "addsub" for hierarchy "addsub:AS"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "addsub:AS|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "addsub:AS|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "addsub:AS|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ng.tdf
    Info (12023): Found entity 1: add_sub_3ng
Info (12128): Elaborating entity "add_sub_3ng" for hierarchy "addsub:AS|lpm_add_sub:lpm_add_sub_component|add_sub_3ng:auto_generated"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch BusWires$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal upcount:Tstep|Q[0]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Run"
Info (21057): Implemented 99 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 85 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Tue May 20 18:11:01 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg.


