#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ea85862000 .scope module, "tb_writeback" "tb_writeback" 2 4;
 .timescale -9 -12;
P_000001ea85862190 .param/l "AWIDTH" 0 2 6, +C4<00000000000000000000000000000101>;
P_000001ea858621c8 .param/l "DWIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001ea85862200 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000001ea85862238 .param/l "PC_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v000001ea858c4e50_0 .var "wb_clk", 0 0;
v000001ea858c4270_0 .var "wb_i_ce", 0 0;
v000001ea858c44f0_0 .var "wb_i_csr", 31 0;
v000001ea858c4450_0 .var "wb_i_data_load", 31 0;
v000001ea858c37d0_0 .var "wb_i_flush", 0 0;
v000001ea858c48b0_0 .var "wb_i_funct", 2 0;
v000001ea858c32d0_0 .var "wb_i_opcode", 10 0;
v000001ea858c4310_0 .var "wb_i_pc", 31 0;
v000001ea858c4590_0 .var "wb_i_rd_addr", 4 0;
v000001ea858c3f50_0 .var "wb_i_rd_data", 31 0;
v000001ea858c3a50_0 .var "wb_i_stall", 0 0;
v000001ea858c4090_0 .var "wb_i_we", 0 0;
v000001ea858c4b30_0 .var "wb_i_we_rd", 0 0;
v000001ea858c49f0_0 .net "wb_o_ce", 0 0, v000001ea858c4db0_0;  1 drivers
v000001ea858c3410_0 .net "wb_o_change_pc", 0 0, v000001ea858c3c30_0;  1 drivers
v000001ea858c4130_0 .net "wb_o_flush", 0 0, v000001ea858c4630_0;  1 drivers
v000001ea858c3370_0 .net "wb_o_next_pc", 31 0, v000001ea858c3730_0;  1 drivers
v000001ea858c46d0_0 .net "wb_o_rd_addr", 4 0, v000001ea858c3190_0;  1 drivers
v000001ea858c3910_0 .net "wb_o_rd_data", 31 0, v000001ea858c3ff0_0;  1 drivers
v000001ea858c4ef0_0 .net "wb_o_stall", 0 0, v000001ea858c39b0_0;  1 drivers
v000001ea858c3870_0 .net "wb_o_we", 0 0, v000001ea858c3cd0_0;  1 drivers
v000001ea858c4bd0_0 .net "wb_o_we_rd", 0 0, v000001ea858c41d0_0;  1 drivers
v000001ea858c3550_0 .var "wb_rst", 0 0;
S_000001ea85822d60 .scope task, "reset" "reset" 2 76, 2 76 0, S_000001ea85862000;
 .timescale -9 -12;
v000001ea858524f0_0 .var/i "cycles", 31 0;
E_000001ea8584ed40 .event posedge, v000001ea858519b0_0;
TD_tb_writeback.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c3550_0, 0, 1;
    %load/vec4 v000001ea858524f0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ea8584ed40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea858c3550_0, 0, 1;
    %end;
S_000001ea85854e90 .scope module, "uut" "writeback" 2 43, 3 4 0, S_000001ea85862000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk";
    .port_info 1 /INPUT 1 "wb_rst";
    .port_info 2 /INPUT 11 "wb_i_opcode";
    .port_info 3 /INPUT 32 "wb_i_data_load";
    .port_info 4 /INPUT 1 "wb_i_we_rd";
    .port_info 5 /OUTPUT 1 "wb_o_we_rd";
    .port_info 6 /INPUT 5 "wb_i_rd_addr";
    .port_info 7 /OUTPUT 5 "wb_o_rd_addr";
    .port_info 8 /INPUT 32 "wb_i_rd_data";
    .port_info 9 /OUTPUT 32 "wb_o_rd_data";
    .port_info 10 /INPUT 32 "wb_i_pc";
    .port_info 11 /OUTPUT 32 "wb_o_next_pc";
    .port_info 12 /OUTPUT 1 "wb_o_change_pc";
    .port_info 13 /INPUT 1 "wb_i_ce";
    .port_info 14 /OUTPUT 1 "wb_o_stall";
    .port_info 15 /OUTPUT 1 "wb_o_flush";
    .port_info 16 /INPUT 32 "wb_i_csr";
    .port_info 17 /INPUT 3 "wb_i_funct";
    .port_info 18 /INPUT 1 "wb_i_flush";
    .port_info 19 /INPUT 1 "wb_i_stall";
    .port_info 20 /OUTPUT 1 "wb_o_ce";
    .port_info 21 /OUTPUT 1 "wb_o_we";
    .port_info 22 /INPUT 1 "wb_i_we";
P_000001ea85862280 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_000001ea858622b8 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001ea858622f0 .param/l "FUNCT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_000001ea85862328 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000001ea85864ca0 .functor OR 1, v000001ea858c3a50_0, v000001ea858c39b0_0, C4<0>, C4<0>;
v000001ea85851e10_0 .net *"_ivl_0", 31 0, L_000001ea858c43b0;  1 drivers
L_000001ea858c5190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea85852130_0 .net/2s *"_ivl_10", 1 0, L_000001ea858c5190;  1 drivers
v000001ea85852270_0 .net *"_ivl_12", 1 0, L_000001ea858c35f0;  1 drivers
v000001ea85852450_0 .net *"_ivl_16", 31 0, L_000001ea858c4810;  1 drivers
L_000001ea858c51d8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea858521d0_0 .net *"_ivl_19", 20 0, L_000001ea858c51d8;  1 drivers
L_000001ea858c5220 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001ea858526d0_0 .net/2u *"_ivl_20", 31 0, L_000001ea858c5220;  1 drivers
v000001ea85851d70_0 .net *"_ivl_22", 0 0, L_000001ea858c3af0;  1 drivers
L_000001ea858c5268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ea85851eb0_0 .net/2s *"_ivl_24", 1 0, L_000001ea858c5268;  1 drivers
L_000001ea858c52b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea85852630_0 .net/2s *"_ivl_26", 1 0, L_000001ea858c52b0;  1 drivers
v000001ea85852590_0 .net *"_ivl_28", 1 0, L_000001ea858c3d70;  1 drivers
L_000001ea858c50b8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea85852770_0 .net *"_ivl_3", 20 0, L_000001ea858c50b8;  1 drivers
L_000001ea858c5100 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ea85851b90_0 .net/2u *"_ivl_4", 31 0, L_000001ea858c5100;  1 drivers
v000001ea85852810_0 .net *"_ivl_6", 0 0, L_000001ea858c4f90;  1 drivers
L_000001ea858c5148 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ea85851f50_0 .net/2s *"_ivl_8", 1 0, L_000001ea858c5148;  1 drivers
v000001ea85852090_0 .net "stall_bit", 0 0, L_000001ea85864ca0;  1 drivers
v000001ea858519b0_0 .net "wb_clk", 0 0, v000001ea858c4e50_0;  1 drivers
v000001ea85851910_0 .net "wb_i_ce", 0 0, v000001ea858c4270_0;  1 drivers
v000001ea85851c30_0 .net "wb_i_csr", 31 0, v000001ea858c44f0_0;  1 drivers
v000001ea85851ff0_0 .net "wb_i_data_load", 31 0, v000001ea858c4450_0;  1 drivers
v000001ea85851a50_0 .net "wb_i_flush", 0 0, v000001ea858c37d0_0;  1 drivers
v000001ea85851af0_0 .net "wb_i_funct", 2 0, v000001ea858c48b0_0;  1 drivers
v000001ea85851cd0_0 .net "wb_i_opcode", 10 0, v000001ea858c32d0_0;  1 drivers
v000001ea85852310_0 .net "wb_i_pc", 31 0, v000001ea858c4310_0;  1 drivers
v000001ea858523b0_0 .net "wb_i_rd_addr", 4 0, v000001ea858c4590_0;  1 drivers
v000001ea858c3690_0 .net "wb_i_rd_data", 31 0, v000001ea858c3f50_0;  1 drivers
v000001ea858c4d10_0 .net "wb_i_stall", 0 0, v000001ea858c3a50_0;  1 drivers
v000001ea858c4770_0 .net "wb_i_we", 0 0, v000001ea858c4090_0;  1 drivers
v000001ea858c30f0_0 .net "wb_i_we_rd", 0 0, v000001ea858c4b30_0;  1 drivers
v000001ea858c4db0_0 .var "wb_o_ce", 0 0;
v000001ea858c3c30_0 .var "wb_o_change_pc", 0 0;
v000001ea858c4630_0 .var "wb_o_flush", 0 0;
v000001ea858c3730_0 .var "wb_o_next_pc", 31 0;
v000001ea858c3190_0 .var "wb_o_rd_addr", 4 0;
v000001ea858c3ff0_0 .var "wb_o_rd_data", 31 0;
v000001ea858c39b0_0 .var "wb_o_stall", 0 0;
v000001ea858c3cd0_0 .var "wb_o_we", 0 0;
v000001ea858c41d0_0 .var "wb_o_we_rd", 0 0;
v000001ea858c4c70_0 .net "wb_opcode_load", 0 0, L_000001ea858c3b90;  1 drivers
v000001ea858c3230_0 .net "wb_opcode_system", 0 0, L_000001ea858c3e10;  1 drivers
v000001ea858c34b0_0 .net "wb_rst", 0 0, v000001ea858c3550_0;  1 drivers
E_000001ea8584ee40/0 .event negedge, v000001ea858c34b0_0;
E_000001ea8584ee40/1 .event posedge, v000001ea858519b0_0;
E_000001ea8584ee40 .event/or E_000001ea8584ee40/0, E_000001ea8584ee40/1;
L_000001ea858c43b0 .concat [ 11 21 0 0], v000001ea858c32d0_0, L_000001ea858c50b8;
L_000001ea858c4f90 .cmp/eq 32, L_000001ea858c43b0, L_000001ea858c5100;
L_000001ea858c35f0 .functor MUXZ 2, L_000001ea858c5190, L_000001ea858c5148, L_000001ea858c4f90, C4<>;
L_000001ea858c3b90 .part L_000001ea858c35f0, 0, 1;
L_000001ea858c4810 .concat [ 11 21 0 0], v000001ea858c32d0_0, L_000001ea858c51d8;
L_000001ea858c3af0 .cmp/eq 32, L_000001ea858c4810, L_000001ea858c5220;
L_000001ea858c3d70 .functor MUXZ 2, L_000001ea858c52b0, L_000001ea858c5268, L_000001ea858c3af0, C4<>;
L_000001ea858c3e10 .part L_000001ea858c3d70, 0, 1;
    .scope S_000001ea85854e90;
T_1 ;
    %wait E_000001ea8584ee40;
    %load/vec4 v000001ea858c34b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c41d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ea858c3190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea858c3ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea858c3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c4db0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ea85851a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ea85851910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea858c3c30_0, 0;
    %load/vec4 v000001ea858c30f0_0;
    %assign/vec4 v000001ea858c41d0_0, 0;
    %load/vec4 v000001ea858c4770_0;
    %assign/vec4 v000001ea858c3cd0_0, 0;
    %load/vec4 v000001ea858523b0_0;
    %assign/vec4 v000001ea858c3190_0, 0;
    %load/vec4 v000001ea858c4c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001ea858c4770_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001ea85851ff0_0;
    %assign/vec4 v000001ea858c3ff0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001ea858c3230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001ea85851af0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001ea85851c30_0;
    %assign/vec4 v000001ea858c3ff0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001ea858c30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v000001ea858c3690_0;
    %assign/vec4 v000001ea858c3ff0_0, 0;
T_1.12 ;
T_1.10 ;
T_1.7 ;
    %load/vec4 v000001ea85852310_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ea858c3730_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea858c4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea858c39b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea858c3c30_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ea85862000;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c4e50_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ea858c4e50_0;
    %inv;
    %store/vec4 v000001ea858c4e50_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001ea85862000;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea858c48b0_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ea858c32d0_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea858c4450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea858c44f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c4090_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ea858c4590_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea858c3f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea858c4310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c4270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c3a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c37d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ea858524f0_0, 0, 32;
    %fork TD_tb_writeback.reset, S_000001ea85822d60;
    %join;
    %wait E_000001ea8584ed40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea858c4270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea858c4090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea858c4b30_0, 0, 1;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v000001ea858c32d0_0, 0, 11;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea858c48b0_0, 0, 3;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001ea858c4590_0, 0, 5;
    %wait E_000001ea8584ed40;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001ea858c4450_0, 0, 32;
    %wait E_000001ea8584ed40;
    %vpi_call 2 116 "$display", "%0t: we_rd=%b, we=%b, rd_addr=%d, rd_data=0x%h, next_pc=%d, change_pc=%b, stall=%b, flush=%b, ce=%b", $time, v000001ea858c4bd0_0, v000001ea858c3870_0, v000001ea858c46d0_0, v000001ea858c3910_0, v000001ea858c3370_0, v000001ea858c3410_0, v000001ea858c4ef0_0, v000001ea858c4130_0, v000001ea858c49f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea858c4270_0, 0, 1;
    %wait E_000001ea8584ed40;
    %vpi_call 2 122 "$display", "%0t: (after CE=0) stall=%b, flush=%b, change_pc=%b", $time, v000001ea858c4ef0_0, v000001ea858c4130_0, v000001ea858c3410_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_write_back_stage.v";
    "././source/write_back_stage.v";
