<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3913" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3913{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3913{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3913{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3913{left:70px;bottom:1079px;letter-spacing:0.17px;}
#t5_3913{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t6_3913{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3913{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t8_3913{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3913{left:70px;bottom:996px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#ta_3913{left:159px;bottom:996px;letter-spacing:-0.09px;}
#tb_3913{left:174px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tc_3913{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#td_3913{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3913{left:70px;bottom:936px;}
#tf_3913{left:96px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3913{left:96px;bottom:923px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3913{left:70px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#ti_3913{left:70px;bottom:881px;letter-spacing:-0.19px;word-spacing:-1.07px;}
#tj_3913{left:70px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tk_3913{left:70px;bottom:838px;}
#tl_3913{left:96px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3913{left:96px;bottom:825px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tn_3913{left:96px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_3913{left:96px;bottom:791px;letter-spacing:-0.13px;}
#tp_3913{left:70px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3913{left:70px;bottom:740px;}
#tr_3913{left:96px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3913{left:96px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3913{left:96px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tu_3913{left:96px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3913{left:70px;bottom:667px;}
#tw_3913{left:96px;bottom:671px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#tx_3913{left:96px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3913{left:70px;bottom:627px;}
#tz_3913{left:96px;bottom:631px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#t10_3913{left:96px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_3913{left:96px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_3913{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3913{left:70px;bottom:546px;}
#t14_3913{left:96px;bottom:550px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t15_3913{left:96px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3913{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3913{left:70px;bottom:482px;}
#t18_3913{left:96px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3913{left:96px;bottom:461px;}
#t1a_3913{left:122px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_3913{left:122px;bottom:444px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t1c_3913{left:122px;bottom:428px;letter-spacing:-0.13px;}
#t1d_3913{left:96px;bottom:403px;}
#t1e_3913{left:122px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_3913{left:122px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1g_3913{left:122px;bottom:370px;letter-spacing:-0.12px;}
#t1h_3913{left:70px;bottom:343px;}
#t1i_3913{left:96px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1j_3913{left:96px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_3913{left:70px;bottom:304px;}
#t1l_3913{left:96px;bottom:307px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1m_3913{left:96px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t1n_3913{left:96px;bottom:273px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1o_3913{left:96px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1p_3913{left:96px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_3913{left:70px;bottom:213px;}
#t1r_3913{left:96px;bottom:217px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1s_3913{left:96px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1t_3913{left:96px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_3913{left:96px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_3913{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3913{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3913{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3913{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3913{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_3913{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3913" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3913Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3913" style="-webkit-user-select: none;"><object width="935" height="1210" data="3913/3913.svg" type="image/svg+xml" id="pdf3913" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3913" class="t s1_3913">Vol. 3B </span><span id="t2_3913" class="t s1_3913">23-21 </span>
<span id="t3_3913" class="t s2_3913">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3913" class="t s3_3913">23.25 </span><span id="t5_3913" class="t s3_3913">EXCEPTIONS AND/OR EXCEPTION CONDITIONS </span>
<span id="t6_3913" class="t s4_3913">This section describes the new exceptions and exception conditions added to the 32-bit IA-32 processors and </span>
<span id="t7_3913" class="t s4_3913">implementation differences in existing exception handling. See Chapter 6, “Interrupt and Exception Handling,” for </span>
<span id="t8_3913" class="t s4_3913">a detailed description of the IA-32 exceptions. </span>
<span id="t9_3913" class="t s4_3913">The Pentium </span><span id="ta_3913" class="t s5_3913">III </span><span id="tb_3913" class="t s4_3913">processor introduced new state with the XMM registers. Computations involving data in these regis- </span>
<span id="tc_3913" class="t s4_3913">ters can produce exceptions. A new MXCSR control/status register is used to determine which exception or excep- </span>
<span id="td_3913" class="t s4_3913">tions have occurred. When an exception associated with the XMM registers occurs, an interrupt is generated. </span>
<span id="te_3913" class="t s6_3913">• </span><span id="tf_3913" class="t s4_3913">SIMD floating-point exception (#XM, interrupt 19) — New exceptions associated with the SIMD floating-point </span>
<span id="tg_3913" class="t s4_3913">registers and resulting computations. </span>
<span id="th_3913" class="t s4_3913">No new exceptions were added with the Pentium Pro and Pentium II processors. The set of available exceptions is </span>
<span id="ti_3913" class="t s4_3913">the same as for the Pentium processor. However, the following exception condition was added to the IA-32 with the </span>
<span id="tj_3913" class="t s4_3913">Pentium Pro processor: </span>
<span id="tk_3913" class="t s6_3913">• </span><span id="tl_3913" class="t s4_3913">Machine-check exception (#MC, interrupt 18) — New exception conditions. Many exception conditions have </span>
<span id="tm_3913" class="t s4_3913">been added to the machine-check exception and a new architecture has been added for handling and reporting </span>
<span id="tn_3913" class="t s4_3913">on hardware errors. See Chapter 16, “Machine-Check Architecture,” for a detailed description of the new </span>
<span id="to_3913" class="t s4_3913">conditions. </span>
<span id="tp_3913" class="t s4_3913">The following exceptions and/or exception conditions were added to the IA-32 with the Pentium processor: </span>
<span id="tq_3913" class="t s6_3913">• </span><span id="tr_3913" class="t s4_3913">Machine-check exception (#MC, interrupt 18) — New exception. This exception reports parity and other </span>
<span id="ts_3913" class="t s4_3913">hardware errors. It is a model-specific exception and may not be implemented or implemented differently in </span>
<span id="tt_3913" class="t s4_3913">future processors. The MCE flag in control register CR4 enables the machine-check exception. When this bit is </span>
<span id="tu_3913" class="t s4_3913">clear (which it is at reset), the processor inhibits generation of the machine-check exception. </span>
<span id="tv_3913" class="t s6_3913">• </span><span id="tw_3913" class="t s4_3913">General-protection exception (#GP, interrupt 13) — New exception condition added. An attempt to write a 1 to </span>
<span id="tx_3913" class="t s4_3913">a reserved bit position of a special register causes a general-protection exception to be generated. </span>
<span id="ty_3913" class="t s6_3913">• </span><span id="tz_3913" class="t s4_3913">Page-fault exception (#PF, interrupt 14) — New exception condition added. When a 1 is detected in any of the </span>
<span id="t10_3913" class="t s4_3913">reserved bit positions of a page-table entry, page-directory entry, or page-directory pointer during address </span>
<span id="t11_3913" class="t s4_3913">translation, a page-fault exception is generated. </span>
<span id="t12_3913" class="t s4_3913">The following exception was added to the Intel486 processor: </span>
<span id="t13_3913" class="t s6_3913">• </span><span id="t14_3913" class="t s4_3913">Alignment-check exception (#AC, interrupt 17) — New exception. Reports unaligned memory references when </span>
<span id="t15_3913" class="t s4_3913">alignment checking is being performed. </span>
<span id="t16_3913" class="t s4_3913">The following exceptions and/or exception conditions were added to the Intel386 processor: </span>
<span id="t17_3913" class="t s6_3913">• </span><span id="t18_3913" class="t s4_3913">Divide-error exception (#DE, interrupt 0) </span>
<span id="t19_3913" class="t s4_3913">— </span><span id="t1a_3913" class="t s4_3913">Change in exception handling. Divide-error exceptions on the Intel386 processors always leave the saved </span>
<span id="t1b_3913" class="t s4_3913">CS:IP value pointing to the instruction that failed. On the 8086 processor, the CS:IP value points to the next </span>
<span id="t1c_3913" class="t s4_3913">instruction. </span>
<span id="t1d_3913" class="t s4_3913">— </span><span id="t1e_3913" class="t s4_3913">Change in exception handling. The Intel386 processors can generate the largest negative number as a </span>
<span id="t1f_3913" class="t s4_3913">quotient for the IDIV instruction (80H and 8000H). The 8086 processor generates a divide-error exception </span>
<span id="t1g_3913" class="t s4_3913">instead. </span>
<span id="t1h_3913" class="t s6_3913">• </span><span id="t1i_3913" class="t s4_3913">Invalid-opcode exception (#UD, interrupt 6) — New exception condition added. Improper use of the LOCK </span>
<span id="t1j_3913" class="t s4_3913">instruction prefix can generate an invalid-opcode exception. </span>
<span id="t1k_3913" class="t s6_3913">• </span><span id="t1l_3913" class="t s4_3913">Page-fault exception (#PF, interrupt 14) — New exception condition added. If paging is enabled in a 16-bit </span>
<span id="t1m_3913" class="t s4_3913">program, a page-fault exception can be generated as follows. Paging can be used in a system with 16-bit tasks </span>
<span id="t1n_3913" class="t s4_3913">if all tasks use the same page directory. Because there is no place in a 16-bit TSS to store the PDBR register, </span>
<span id="t1o_3913" class="t s4_3913">switching to a 16-bit task does not change the value of the PDBR register. Tasks ported from the Intel 286 </span>
<span id="t1p_3913" class="t s4_3913">processor should be given 32-bit TSSs so they can make full use of paging. </span>
<span id="t1q_3913" class="t s6_3913">• </span><span id="t1r_3913" class="t s4_3913">General-protection exception (#GP, interrupt 13) — New exception condition added. The Intel386 processor </span>
<span id="t1s_3913" class="t s4_3913">sets a limit of 15 bytes on instruction length. The only way to violate this limit is by putting redundant prefixes </span>
<span id="t1t_3913" class="t s4_3913">before an instruction. A general-protection exception is generated if the limit on instruction length is violated. </span>
<span id="t1u_3913" class="t s4_3913">The 8086 processor has no instruction length limit. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
