
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117852                       # Number of seconds simulated
sim_ticks                                117852123500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49475                       # Simulator instruction rate (inst/s)
host_tick_rate                               16703679                       # Simulator tick rate (ticks/s)
host_mem_usage                                 264264                       # Number of bytes of host memory used
host_seconds                                  7055.46                       # Real time elapsed on the host
sim_insts                                   349066258                       # Number of instructions simulated
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  191                       # Number of system calls
system.cpu.numCycles                        235704248                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                 37732885                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted           20795463                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect            3471100                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups              27302215                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                 21001151                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                  7420100                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect               72463                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles           39991725                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      328152707                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    37732885                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28421251                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      76800425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3608252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                  39991725                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                624732                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          235576888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.817631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.040837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                159366483     67.65%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9270231      3.94%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5914286      2.51%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6643493      2.82%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5462624      2.32%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4799627      2.04%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3754754      1.59%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4137731      1.76%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36227659     15.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            235576888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160086                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.392222                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 84492760                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              69387883                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  73181829                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1548924                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6965492                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7488186                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 73175                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              420043685                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                215754                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6965492                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 90152933                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  976284                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       57875196                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  69216447                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10390536                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              409431138                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  10006                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               5114847                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents               42                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           449313195                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2409887049                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1322854173                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        1087032876                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             384568949                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 64744241                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3898927                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        3897858                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  35694607                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            106772052                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            90018438                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11281294                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         21363407                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  384862513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             3813526                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 372770888                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1408906                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        37984896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    125485450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         258042                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     235576888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.582375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.822791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            95699423     40.62%     40.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            48065676     20.40%     61.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27569248     11.70%     72.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20762200      8.81%     81.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21955543      9.32%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            12942689      5.49%     96.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5977724      2.54%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1956925      0.83%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              647460      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       235576888                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2414      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5043      0.04%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             11301      0.09%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp               197      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt              1510      0.01%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 3      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc           142649      1.07%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             1224      0.01%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc        303363      2.28%      3.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7115466     53.58%     57.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5697057     42.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             126467737     33.93%     33.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2147032      0.58%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   3      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    2      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     34.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         6836061      1.83%     36.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp         8620472      2.31%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         3526603      0.95%     39.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv         1580695      0.42%     40.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc       21030277      5.64%     45.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        7283358      1.95%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc      7262499      1.95%     49.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt         175286      0.05%     49.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            102234129     27.43%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            85606734     22.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              372770888                       # Type of FU issued
system.cpu.iq.rate                           1.581520                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    13280227                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035626                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          746488455                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         293551634                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    247041034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           249319342                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          133204458                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    118172579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              258240891                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               127810224                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4605348                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     12123008                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        25231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       199737                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      7642570                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          301                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6965492                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   10869                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   480                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           388723243                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           6854795                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             106772052                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             90018438                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3802280                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     54                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   341                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         199737                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3305937                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       361135                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3667072                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             368528754                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             101011008                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4242134                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         47204                       # number of nop insts executed
system.cpu.iew.exec_refs                    185554303                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 31933479                       # Number of branches executed
system.cpu.iew.exec_stores                   84543295                       # Number of stores executed
system.cpu.iew.exec_rate                     1.563522                       # Inst execution rate
system.cpu.iew.wb_sent                      365991200                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     365213613                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 165367337                       # num instructions producing a value
system.cpu.iew.wb_consumers                 317313225                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.549457                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.521149                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts      349066870                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts        39653224                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         3555484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3440231                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    228611397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.526901                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.127678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    102653839     44.90%     44.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     52967573     23.17%     68.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21494828      9.40%     77.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     16426131      7.19%     84.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11610822      5.08%     89.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6946497      3.04%     92.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3261718      1.43%     94.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2914745      1.27%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10335244      4.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    228611397                       # Number of insts commited each cycle
system.cpu.commit.count                     349066870                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      177024911                       # Number of memory references committed
system.cpu.commit.loads                      94649043                       # Number of loads committed
system.cpu.commit.membars                       11033                       # Number of memory barriers committed
system.cpu.commit.branches                   30521922                       # Number of branches committed
system.cpu.commit.fp_insts                  114216705                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 279586109                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6225114                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10335244                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    606993724                       # The number of ROB reads
system.cpu.rob.rob_writes                   784416922                       # The number of ROB writes
system.cpu.timesIdled                            2785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          127360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   349066258                       # Number of Instructions Simulated
system.cpu.committedInsts_total             349066258                       # Number of Instructions Simulated
system.cpu.cpi                               0.675242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.675242                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.480950                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.480950                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1759160975                       # number of integer regfile reads
system.cpu.int_regfile_writes               232094825                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 189729002                       # number of floating regfile reads
system.cpu.fp_regfile_writes                134274190                       # number of floating regfile writes
system.cpu.misc_regfile_reads               986066945                       # number of misc regfile reads
system.cpu.misc_regfile_writes               34422257                       # number of misc regfile writes
system.cpu.icache.replacements                  13781                       # number of replacements
system.cpu.icache.tagsinuse               1824.800983                       # Cycle average of tags in use
system.cpu.icache.total_refs                 39975644                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  15643                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2555.497283                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0           1824.800983                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.891016                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits               39975644                       # number of ReadReq hits
system.cpu.icache.demand_hits                39975644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits               39975644                       # number of overall hits
system.cpu.icache.ReadReq_misses                16081                       # number of ReadReq misses
system.cpu.icache.demand_misses                 16081                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                16081                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency      189840000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency       189840000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency      189840000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses           39991725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses            39991725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses           39991725                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000402                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 11805.235993                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 11805.235993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 11805.235993                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits               435                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits                435                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits               435                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses           15646                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses            15646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses           15646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency    131146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency    131146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency    131146500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000391                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency  8382.110444                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency  8382.110444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency  8382.110444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   1396                       # number of replacements
system.cpu.dcache.tagsinuse               3097.520126                       # Cycle average of tags in use
system.cpu.dcache.total_refs                178371323                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4582                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               38928.704278                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           3097.520126                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.756230                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits               96315033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits              82033723                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits            11410                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits             11146                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits               178348756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits              178348756                       # number of overall hits
system.cpu.dcache.ReadReq_misses                 3256                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses               18976                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses                 22232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses                22232                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency      108888000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency     618616000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency       727504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency      727504000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses           96318289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses          82052699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses        11412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses         11146                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses           178370988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses          178370988                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.000231                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.000125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.000125                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 33442.260442                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 32599.915683                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 32723.281756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 32723.281756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       288500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 26227.272727                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                     1019                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits              1507                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits            16140                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits              17647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits             17647                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses            1749                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses           2836                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses             4585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses            4585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency     54106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency    100544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency    154650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency    154650000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.000026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.000026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30935.391652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35452.750353                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33729.552890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33729.552890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                    54                       # number of replacements
system.cpu.l2cache.tagsinuse              3793.062863                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                   13102                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                  5236                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  2.502292                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0          3424.878969                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1           368.183894                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.104519                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.011236                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits                 13017                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits                1019                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits                  17                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                  13034                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits                 13034                       # number of overall hits
system.cpu.l2cache.ReadReq_misses                4374                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses                3                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses              2816                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses                 7190                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses                7190                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency     150210000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency     96886500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency      247096500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency     247096500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses             17391                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses            1019                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses              3                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses            2833                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses              20224                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses             20224                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.251509                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.993999                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.355518                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.355518                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34341.563786                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34405.717330                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34366.689847                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34366.689847                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                       0                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits               51                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits                51                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits               51                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses           4323                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses            3                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses         2816                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses            7139                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses           7139                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency    134686000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency        93000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency     88056000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency    222742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency    222742000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.248577                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.993999                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.352996                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.352996                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31155.678927                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        31000                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31269.886364                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31200.728393                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31200.728393                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
