
A_interface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005340  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08005400  08005400  00015400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056a8  080056a8  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  080056a8  080056a8  000156a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b0  080056b0  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b0  080056b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056b4  080056b4  000156b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  080056b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200000a0  08005758  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08005758  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d90f  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ac1  00000000  00000000  0003d9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000126c7  00000000  00000000  00041498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc8  00000000  00000000  00053b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001a68  00000000  00000000  00054b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000162cb  00000000  00000000  00056590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ecf0  00000000  00000000  0006c85b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008506e  00000000  00000000  0008b54b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001105b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036e0  00000000  00000000  0011060c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000a0 	.word	0x200000a0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053e8 	.word	0x080053e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a4 	.word	0x200000a4
 8000104:	080053e8 	.word	0x080053e8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cfrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0008      	movs	r0, r1
 8000430:	4661      	mov	r1, ip
 8000432:	e7ff      	b.n	8000434 <__aeabi_cfcmpeq>

08000434 <__aeabi_cfcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f000 f9b9 	bl	80007ac <__lesf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cfcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_fcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 f945 	bl	80006d4 <__eqsf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_fcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 f9ab 	bl	80007ac <__lesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_fcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_fcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 f9a1 	bl	80007ac <__lesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_fcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_fcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 f951 	bl	8000720 <__gesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_fcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_fcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 f947 	bl	8000720 <__gesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_fcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_uldivmod>:
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d111      	bne.n	80004c8 <__aeabi_uldivmod+0x28>
 80004a4:	2a00      	cmp	r2, #0
 80004a6:	d10f      	bne.n	80004c8 <__aeabi_uldivmod+0x28>
 80004a8:	2900      	cmp	r1, #0
 80004aa:	d100      	bne.n	80004ae <__aeabi_uldivmod+0xe>
 80004ac:	2800      	cmp	r0, #0
 80004ae:	d002      	beq.n	80004b6 <__aeabi_uldivmod+0x16>
 80004b0:	2100      	movs	r1, #0
 80004b2:	43c9      	mvns	r1, r1
 80004b4:	0008      	movs	r0, r1
 80004b6:	b407      	push	{r0, r1, r2}
 80004b8:	4802      	ldr	r0, [pc, #8]	; (80004c4 <__aeabi_uldivmod+0x24>)
 80004ba:	a102      	add	r1, pc, #8	; (adr r1, 80004c4 <__aeabi_uldivmod+0x24>)
 80004bc:	1840      	adds	r0, r0, r1
 80004be:	9002      	str	r0, [sp, #8]
 80004c0:	bd03      	pop	{r0, r1, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	ffffff65 	.word	0xffffff65
 80004c8:	b403      	push	{r0, r1}
 80004ca:	4668      	mov	r0, sp
 80004cc:	b501      	push	{r0, lr}
 80004ce:	9802      	ldr	r0, [sp, #8]
 80004d0:	f000 f834 	bl	800053c <__udivmoddi4>
 80004d4:	9b01      	ldr	r3, [sp, #4]
 80004d6:	469e      	mov	lr, r3
 80004d8:	b002      	add	sp, #8
 80004da:	bc0c      	pop	{r2, r3}
 80004dc:	4770      	bx	lr
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_lmul>:
 80004e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e2:	46ce      	mov	lr, r9
 80004e4:	4647      	mov	r7, r8
 80004e6:	b580      	push	{r7, lr}
 80004e8:	0007      	movs	r7, r0
 80004ea:	4699      	mov	r9, r3
 80004ec:	0c3b      	lsrs	r3, r7, #16
 80004ee:	469c      	mov	ip, r3
 80004f0:	0413      	lsls	r3, r2, #16
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0400      	lsls	r0, r0, #16
 80004fc:	0c14      	lsrs	r4, r2, #16
 80004fe:	0c00      	lsrs	r0, r0, #16
 8000500:	4345      	muls	r5, r0
 8000502:	434b      	muls	r3, r1
 8000504:	4360      	muls	r0, r4
 8000506:	4361      	muls	r1, r4
 8000508:	18c0      	adds	r0, r0, r3
 800050a:	0c2c      	lsrs	r4, r5, #16
 800050c:	1820      	adds	r0, r4, r0
 800050e:	468c      	mov	ip, r1
 8000510:	4283      	cmp	r3, r0
 8000512:	d903      	bls.n	800051c <__aeabi_lmul+0x3c>
 8000514:	2380      	movs	r3, #128	; 0x80
 8000516:	025b      	lsls	r3, r3, #9
 8000518:	4698      	mov	r8, r3
 800051a:	44c4      	add	ip, r8
 800051c:	4649      	mov	r1, r9
 800051e:	4379      	muls	r1, r7
 8000520:	4372      	muls	r2, r6
 8000522:	0c03      	lsrs	r3, r0, #16
 8000524:	4463      	add	r3, ip
 8000526:	042d      	lsls	r5, r5, #16
 8000528:	0c2d      	lsrs	r5, r5, #16
 800052a:	18c9      	adds	r1, r1, r3
 800052c:	0400      	lsls	r0, r0, #16
 800052e:	1940      	adds	r0, r0, r5
 8000530:	1889      	adds	r1, r1, r2
 8000532:	bcc0      	pop	{r6, r7}
 8000534:	46b9      	mov	r9, r7
 8000536:	46b0      	mov	r8, r6
 8000538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053a:	46c0      	nop			; (mov r8, r8)

0800053c <__udivmoddi4>:
 800053c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053e:	4657      	mov	r7, sl
 8000540:	464e      	mov	r6, r9
 8000542:	4645      	mov	r5, r8
 8000544:	46de      	mov	lr, fp
 8000546:	b5e0      	push	{r5, r6, r7, lr}
 8000548:	0004      	movs	r4, r0
 800054a:	000d      	movs	r5, r1
 800054c:	4692      	mov	sl, r2
 800054e:	4699      	mov	r9, r3
 8000550:	b083      	sub	sp, #12
 8000552:	428b      	cmp	r3, r1
 8000554:	d830      	bhi.n	80005b8 <__udivmoddi4+0x7c>
 8000556:	d02d      	beq.n	80005b4 <__udivmoddi4+0x78>
 8000558:	4649      	mov	r1, r9
 800055a:	4650      	mov	r0, sl
 800055c:	f000 faf0 	bl	8000b40 <__clzdi2>
 8000560:	0029      	movs	r1, r5
 8000562:	0006      	movs	r6, r0
 8000564:	0020      	movs	r0, r4
 8000566:	f000 faeb 	bl	8000b40 <__clzdi2>
 800056a:	1a33      	subs	r3, r6, r0
 800056c:	4698      	mov	r8, r3
 800056e:	3b20      	subs	r3, #32
 8000570:	469b      	mov	fp, r3
 8000572:	d433      	bmi.n	80005dc <__udivmoddi4+0xa0>
 8000574:	465a      	mov	r2, fp
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	4642      	mov	r2, r8
 800057c:	001f      	movs	r7, r3
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	001e      	movs	r6, r3
 8000584:	42af      	cmp	r7, r5
 8000586:	d83a      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000588:	42af      	cmp	r7, r5
 800058a:	d100      	bne.n	800058e <__udivmoddi4+0x52>
 800058c:	e078      	b.n	8000680 <__udivmoddi4+0x144>
 800058e:	465b      	mov	r3, fp
 8000590:	1ba4      	subs	r4, r4, r6
 8000592:	41bd      	sbcs	r5, r7
 8000594:	2b00      	cmp	r3, #0
 8000596:	da00      	bge.n	800059a <__udivmoddi4+0x5e>
 8000598:	e075      	b.n	8000686 <__udivmoddi4+0x14a>
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	465a      	mov	r2, fp
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	4642      	mov	r2, r8
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	e028      	b.n	8000606 <__udivmoddi4+0xca>
 80005b4:	4282      	cmp	r2, r0
 80005b6:	d9cf      	bls.n	8000558 <__udivmoddi4+0x1c>
 80005b8:	2200      	movs	r2, #0
 80005ba:	2300      	movs	r3, #0
 80005bc:	9200      	str	r2, [sp, #0]
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <__udivmoddi4+0x8e>
 80005c6:	601c      	str	r4, [r3, #0]
 80005c8:	605d      	str	r5, [r3, #4]
 80005ca:	9800      	ldr	r0, [sp, #0]
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	b003      	add	sp, #12
 80005d0:	bcf0      	pop	{r4, r5, r6, r7}
 80005d2:	46bb      	mov	fp, r7
 80005d4:	46b2      	mov	sl, r6
 80005d6:	46a9      	mov	r9, r5
 80005d8:	46a0      	mov	r8, r4
 80005da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005dc:	4642      	mov	r2, r8
 80005de:	2320      	movs	r3, #32
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	4652      	mov	r2, sl
 80005e4:	40da      	lsrs	r2, r3
 80005e6:	4641      	mov	r1, r8
 80005e8:	0013      	movs	r3, r2
 80005ea:	464a      	mov	r2, r9
 80005ec:	408a      	lsls	r2, r1
 80005ee:	0017      	movs	r7, r2
 80005f0:	4642      	mov	r2, r8
 80005f2:	431f      	orrs	r7, r3
 80005f4:	4653      	mov	r3, sl
 80005f6:	4093      	lsls	r3, r2
 80005f8:	001e      	movs	r6, r3
 80005fa:	42af      	cmp	r7, r5
 80005fc:	d9c4      	bls.n	8000588 <__udivmoddi4+0x4c>
 80005fe:	2200      	movs	r2, #0
 8000600:	2300      	movs	r3, #0
 8000602:	9200      	str	r2, [sp, #0]
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	4643      	mov	r3, r8
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0d9      	beq.n	80005c0 <__udivmoddi4+0x84>
 800060c:	07fb      	lsls	r3, r7, #31
 800060e:	0872      	lsrs	r2, r6, #1
 8000610:	431a      	orrs	r2, r3
 8000612:	4646      	mov	r6, r8
 8000614:	087b      	lsrs	r3, r7, #1
 8000616:	e00e      	b.n	8000636 <__udivmoddi4+0xfa>
 8000618:	42ab      	cmp	r3, r5
 800061a:	d101      	bne.n	8000620 <__udivmoddi4+0xe4>
 800061c:	42a2      	cmp	r2, r4
 800061e:	d80c      	bhi.n	800063a <__udivmoddi4+0xfe>
 8000620:	1aa4      	subs	r4, r4, r2
 8000622:	419d      	sbcs	r5, r3
 8000624:	2001      	movs	r0, #1
 8000626:	1924      	adds	r4, r4, r4
 8000628:	416d      	adcs	r5, r5
 800062a:	2100      	movs	r1, #0
 800062c:	3e01      	subs	r6, #1
 800062e:	1824      	adds	r4, r4, r0
 8000630:	414d      	adcs	r5, r1
 8000632:	2e00      	cmp	r6, #0
 8000634:	d006      	beq.n	8000644 <__udivmoddi4+0x108>
 8000636:	42ab      	cmp	r3, r5
 8000638:	d9ee      	bls.n	8000618 <__udivmoddi4+0xdc>
 800063a:	3e01      	subs	r6, #1
 800063c:	1924      	adds	r4, r4, r4
 800063e:	416d      	adcs	r5, r5
 8000640:	2e00      	cmp	r6, #0
 8000642:	d1f8      	bne.n	8000636 <__udivmoddi4+0xfa>
 8000644:	9800      	ldr	r0, [sp, #0]
 8000646:	9901      	ldr	r1, [sp, #4]
 8000648:	465b      	mov	r3, fp
 800064a:	1900      	adds	r0, r0, r4
 800064c:	4169      	adcs	r1, r5
 800064e:	2b00      	cmp	r3, #0
 8000650:	db24      	blt.n	800069c <__udivmoddi4+0x160>
 8000652:	002b      	movs	r3, r5
 8000654:	465a      	mov	r2, fp
 8000656:	4644      	mov	r4, r8
 8000658:	40d3      	lsrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	db2a      	blt.n	80006be <__udivmoddi4+0x182>
 8000668:	0026      	movs	r6, r4
 800066a:	409e      	lsls	r6, r3
 800066c:	0033      	movs	r3, r6
 800066e:	0026      	movs	r6, r4
 8000670:	4647      	mov	r7, r8
 8000672:	40be      	lsls	r6, r7
 8000674:	0032      	movs	r2, r6
 8000676:	1a80      	subs	r0, r0, r2
 8000678:	4199      	sbcs	r1, r3
 800067a:	9000      	str	r0, [sp, #0]
 800067c:	9101      	str	r1, [sp, #4]
 800067e:	e79f      	b.n	80005c0 <__udivmoddi4+0x84>
 8000680:	42a3      	cmp	r3, r4
 8000682:	d8bc      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000684:	e783      	b.n	800058e <__udivmoddi4+0x52>
 8000686:	4642      	mov	r2, r8
 8000688:	2320      	movs	r3, #32
 800068a:	2100      	movs	r1, #0
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	2200      	movs	r2, #0
 8000690:	9100      	str	r1, [sp, #0]
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	2201      	movs	r2, #1
 8000696:	40da      	lsrs	r2, r3
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	e786      	b.n	80005aa <__udivmoddi4+0x6e>
 800069c:	4642      	mov	r2, r8
 800069e:	2320      	movs	r3, #32
 80006a0:	1a9b      	subs	r3, r3, r2
 80006a2:	002a      	movs	r2, r5
 80006a4:	4646      	mov	r6, r8
 80006a6:	409a      	lsls	r2, r3
 80006a8:	0023      	movs	r3, r4
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	4644      	mov	r4, r8
 80006ae:	4313      	orrs	r3, r2
 80006b0:	002a      	movs	r2, r5
 80006b2:	40e2      	lsrs	r2, r4
 80006b4:	001c      	movs	r4, r3
 80006b6:	465b      	mov	r3, fp
 80006b8:	0015      	movs	r5, r2
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	dad4      	bge.n	8000668 <__udivmoddi4+0x12c>
 80006be:	4642      	mov	r2, r8
 80006c0:	002f      	movs	r7, r5
 80006c2:	2320      	movs	r3, #32
 80006c4:	0026      	movs	r6, r4
 80006c6:	4097      	lsls	r7, r2
 80006c8:	1a9b      	subs	r3, r3, r2
 80006ca:	40de      	lsrs	r6, r3
 80006cc:	003b      	movs	r3, r7
 80006ce:	4333      	orrs	r3, r6
 80006d0:	e7cd      	b.n	800066e <__udivmoddi4+0x132>
 80006d2:	46c0      	nop			; (mov r8, r8)

080006d4 <__eqsf2>:
 80006d4:	b570      	push	{r4, r5, r6, lr}
 80006d6:	0042      	lsls	r2, r0, #1
 80006d8:	0245      	lsls	r5, r0, #9
 80006da:	024e      	lsls	r6, r1, #9
 80006dc:	004c      	lsls	r4, r1, #1
 80006de:	0fc3      	lsrs	r3, r0, #31
 80006e0:	0a6d      	lsrs	r5, r5, #9
 80006e2:	2001      	movs	r0, #1
 80006e4:	0e12      	lsrs	r2, r2, #24
 80006e6:	0a76      	lsrs	r6, r6, #9
 80006e8:	0e24      	lsrs	r4, r4, #24
 80006ea:	0fc9      	lsrs	r1, r1, #31
 80006ec:	2aff      	cmp	r2, #255	; 0xff
 80006ee:	d006      	beq.n	80006fe <__eqsf2+0x2a>
 80006f0:	2cff      	cmp	r4, #255	; 0xff
 80006f2:	d003      	beq.n	80006fc <__eqsf2+0x28>
 80006f4:	42a2      	cmp	r2, r4
 80006f6:	d101      	bne.n	80006fc <__eqsf2+0x28>
 80006f8:	42b5      	cmp	r5, r6
 80006fa:	d006      	beq.n	800070a <__eqsf2+0x36>
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d1fc      	bne.n	80006fc <__eqsf2+0x28>
 8000702:	2cff      	cmp	r4, #255	; 0xff
 8000704:	d1fa      	bne.n	80006fc <__eqsf2+0x28>
 8000706:	2e00      	cmp	r6, #0
 8000708:	d1f8      	bne.n	80006fc <__eqsf2+0x28>
 800070a:	428b      	cmp	r3, r1
 800070c:	d006      	beq.n	800071c <__eqsf2+0x48>
 800070e:	2001      	movs	r0, #1
 8000710:	2a00      	cmp	r2, #0
 8000712:	d1f3      	bne.n	80006fc <__eqsf2+0x28>
 8000714:	0028      	movs	r0, r5
 8000716:	1e43      	subs	r3, r0, #1
 8000718:	4198      	sbcs	r0, r3
 800071a:	e7ef      	b.n	80006fc <__eqsf2+0x28>
 800071c:	2000      	movs	r0, #0
 800071e:	e7ed      	b.n	80006fc <__eqsf2+0x28>

08000720 <__gesf2>:
 8000720:	b570      	push	{r4, r5, r6, lr}
 8000722:	0042      	lsls	r2, r0, #1
 8000724:	0245      	lsls	r5, r0, #9
 8000726:	024e      	lsls	r6, r1, #9
 8000728:	004c      	lsls	r4, r1, #1
 800072a:	0fc3      	lsrs	r3, r0, #31
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0e12      	lsrs	r2, r2, #24
 8000730:	0a76      	lsrs	r6, r6, #9
 8000732:	0e24      	lsrs	r4, r4, #24
 8000734:	0fc8      	lsrs	r0, r1, #31
 8000736:	2aff      	cmp	r2, #255	; 0xff
 8000738:	d01b      	beq.n	8000772 <__gesf2+0x52>
 800073a:	2cff      	cmp	r4, #255	; 0xff
 800073c:	d00e      	beq.n	800075c <__gesf2+0x3c>
 800073e:	2a00      	cmp	r2, #0
 8000740:	d11b      	bne.n	800077a <__gesf2+0x5a>
 8000742:	2c00      	cmp	r4, #0
 8000744:	d101      	bne.n	800074a <__gesf2+0x2a>
 8000746:	2e00      	cmp	r6, #0
 8000748:	d01c      	beq.n	8000784 <__gesf2+0x64>
 800074a:	2d00      	cmp	r5, #0
 800074c:	d00c      	beq.n	8000768 <__gesf2+0x48>
 800074e:	4283      	cmp	r3, r0
 8000750:	d01c      	beq.n	800078c <__gesf2+0x6c>
 8000752:	2102      	movs	r1, #2
 8000754:	1e58      	subs	r0, r3, #1
 8000756:	4008      	ands	r0, r1
 8000758:	3801      	subs	r0, #1
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	2e00      	cmp	r6, #0
 800075e:	d122      	bne.n	80007a6 <__gesf2+0x86>
 8000760:	2a00      	cmp	r2, #0
 8000762:	d1f4      	bne.n	800074e <__gesf2+0x2e>
 8000764:	2d00      	cmp	r5, #0
 8000766:	d1f2      	bne.n	800074e <__gesf2+0x2e>
 8000768:	2800      	cmp	r0, #0
 800076a:	d1f6      	bne.n	800075a <__gesf2+0x3a>
 800076c:	2001      	movs	r0, #1
 800076e:	4240      	negs	r0, r0
 8000770:	e7f3      	b.n	800075a <__gesf2+0x3a>
 8000772:	2d00      	cmp	r5, #0
 8000774:	d117      	bne.n	80007a6 <__gesf2+0x86>
 8000776:	2cff      	cmp	r4, #255	; 0xff
 8000778:	d0f0      	beq.n	800075c <__gesf2+0x3c>
 800077a:	2c00      	cmp	r4, #0
 800077c:	d1e7      	bne.n	800074e <__gesf2+0x2e>
 800077e:	2e00      	cmp	r6, #0
 8000780:	d1e5      	bne.n	800074e <__gesf2+0x2e>
 8000782:	e7e6      	b.n	8000752 <__gesf2+0x32>
 8000784:	2000      	movs	r0, #0
 8000786:	2d00      	cmp	r5, #0
 8000788:	d0e7      	beq.n	800075a <__gesf2+0x3a>
 800078a:	e7e2      	b.n	8000752 <__gesf2+0x32>
 800078c:	42a2      	cmp	r2, r4
 800078e:	dc05      	bgt.n	800079c <__gesf2+0x7c>
 8000790:	dbea      	blt.n	8000768 <__gesf2+0x48>
 8000792:	42b5      	cmp	r5, r6
 8000794:	d802      	bhi.n	800079c <__gesf2+0x7c>
 8000796:	d3e7      	bcc.n	8000768 <__gesf2+0x48>
 8000798:	2000      	movs	r0, #0
 800079a:	e7de      	b.n	800075a <__gesf2+0x3a>
 800079c:	4243      	negs	r3, r0
 800079e:	4158      	adcs	r0, r3
 80007a0:	0040      	lsls	r0, r0, #1
 80007a2:	3801      	subs	r0, #1
 80007a4:	e7d9      	b.n	800075a <__gesf2+0x3a>
 80007a6:	2002      	movs	r0, #2
 80007a8:	4240      	negs	r0, r0
 80007aa:	e7d6      	b.n	800075a <__gesf2+0x3a>

080007ac <__lesf2>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	0042      	lsls	r2, r0, #1
 80007b0:	0245      	lsls	r5, r0, #9
 80007b2:	024e      	lsls	r6, r1, #9
 80007b4:	004c      	lsls	r4, r1, #1
 80007b6:	0fc3      	lsrs	r3, r0, #31
 80007b8:	0a6d      	lsrs	r5, r5, #9
 80007ba:	0e12      	lsrs	r2, r2, #24
 80007bc:	0a76      	lsrs	r6, r6, #9
 80007be:	0e24      	lsrs	r4, r4, #24
 80007c0:	0fc8      	lsrs	r0, r1, #31
 80007c2:	2aff      	cmp	r2, #255	; 0xff
 80007c4:	d00b      	beq.n	80007de <__lesf2+0x32>
 80007c6:	2cff      	cmp	r4, #255	; 0xff
 80007c8:	d00d      	beq.n	80007e6 <__lesf2+0x3a>
 80007ca:	2a00      	cmp	r2, #0
 80007cc:	d11f      	bne.n	800080e <__lesf2+0x62>
 80007ce:	2c00      	cmp	r4, #0
 80007d0:	d116      	bne.n	8000800 <__lesf2+0x54>
 80007d2:	2e00      	cmp	r6, #0
 80007d4:	d114      	bne.n	8000800 <__lesf2+0x54>
 80007d6:	2000      	movs	r0, #0
 80007d8:	2d00      	cmp	r5, #0
 80007da:	d010      	beq.n	80007fe <__lesf2+0x52>
 80007dc:	e009      	b.n	80007f2 <__lesf2+0x46>
 80007de:	2d00      	cmp	r5, #0
 80007e0:	d10c      	bne.n	80007fc <__lesf2+0x50>
 80007e2:	2cff      	cmp	r4, #255	; 0xff
 80007e4:	d113      	bne.n	800080e <__lesf2+0x62>
 80007e6:	2e00      	cmp	r6, #0
 80007e8:	d108      	bne.n	80007fc <__lesf2+0x50>
 80007ea:	2a00      	cmp	r2, #0
 80007ec:	d008      	beq.n	8000800 <__lesf2+0x54>
 80007ee:	4283      	cmp	r3, r0
 80007f0:	d012      	beq.n	8000818 <__lesf2+0x6c>
 80007f2:	2102      	movs	r1, #2
 80007f4:	1e58      	subs	r0, r3, #1
 80007f6:	4008      	ands	r0, r1
 80007f8:	3801      	subs	r0, #1
 80007fa:	e000      	b.n	80007fe <__lesf2+0x52>
 80007fc:	2002      	movs	r0, #2
 80007fe:	bd70      	pop	{r4, r5, r6, pc}
 8000800:	2d00      	cmp	r5, #0
 8000802:	d1f4      	bne.n	80007ee <__lesf2+0x42>
 8000804:	2800      	cmp	r0, #0
 8000806:	d1fa      	bne.n	80007fe <__lesf2+0x52>
 8000808:	2001      	movs	r0, #1
 800080a:	4240      	negs	r0, r0
 800080c:	e7f7      	b.n	80007fe <__lesf2+0x52>
 800080e:	2c00      	cmp	r4, #0
 8000810:	d1ed      	bne.n	80007ee <__lesf2+0x42>
 8000812:	2e00      	cmp	r6, #0
 8000814:	d1eb      	bne.n	80007ee <__lesf2+0x42>
 8000816:	e7ec      	b.n	80007f2 <__lesf2+0x46>
 8000818:	42a2      	cmp	r2, r4
 800081a:	dc05      	bgt.n	8000828 <__lesf2+0x7c>
 800081c:	dbf2      	blt.n	8000804 <__lesf2+0x58>
 800081e:	42b5      	cmp	r5, r6
 8000820:	d802      	bhi.n	8000828 <__lesf2+0x7c>
 8000822:	d3ef      	bcc.n	8000804 <__lesf2+0x58>
 8000824:	2000      	movs	r0, #0
 8000826:	e7ea      	b.n	80007fe <__lesf2+0x52>
 8000828:	4243      	negs	r3, r0
 800082a:	4158      	adcs	r0, r3
 800082c:	0040      	lsls	r0, r0, #1
 800082e:	3801      	subs	r0, #1
 8000830:	e7e5      	b.n	80007fe <__lesf2+0x52>
 8000832:	46c0      	nop			; (mov r8, r8)

08000834 <__aeabi_fmul>:
 8000834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000836:	464f      	mov	r7, r9
 8000838:	4646      	mov	r6, r8
 800083a:	46d6      	mov	lr, sl
 800083c:	0244      	lsls	r4, r0, #9
 800083e:	0045      	lsls	r5, r0, #1
 8000840:	b5c0      	push	{r6, r7, lr}
 8000842:	0a64      	lsrs	r4, r4, #9
 8000844:	1c0f      	adds	r7, r1, #0
 8000846:	0e2d      	lsrs	r5, r5, #24
 8000848:	0fc6      	lsrs	r6, r0, #31
 800084a:	2d00      	cmp	r5, #0
 800084c:	d100      	bne.n	8000850 <__aeabi_fmul+0x1c>
 800084e:	e08d      	b.n	800096c <__aeabi_fmul+0x138>
 8000850:	2dff      	cmp	r5, #255	; 0xff
 8000852:	d100      	bne.n	8000856 <__aeabi_fmul+0x22>
 8000854:	e092      	b.n	800097c <__aeabi_fmul+0x148>
 8000856:	2300      	movs	r3, #0
 8000858:	2080      	movs	r0, #128	; 0x80
 800085a:	4699      	mov	r9, r3
 800085c:	469a      	mov	sl, r3
 800085e:	00e4      	lsls	r4, r4, #3
 8000860:	04c0      	lsls	r0, r0, #19
 8000862:	4304      	orrs	r4, r0
 8000864:	3d7f      	subs	r5, #127	; 0x7f
 8000866:	0278      	lsls	r0, r7, #9
 8000868:	0a43      	lsrs	r3, r0, #9
 800086a:	4698      	mov	r8, r3
 800086c:	007b      	lsls	r3, r7, #1
 800086e:	0e1b      	lsrs	r3, r3, #24
 8000870:	0fff      	lsrs	r7, r7, #31
 8000872:	2b00      	cmp	r3, #0
 8000874:	d100      	bne.n	8000878 <__aeabi_fmul+0x44>
 8000876:	e070      	b.n	800095a <__aeabi_fmul+0x126>
 8000878:	2bff      	cmp	r3, #255	; 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fmul+0x4a>
 800087c:	e086      	b.n	800098c <__aeabi_fmul+0x158>
 800087e:	4642      	mov	r2, r8
 8000880:	00d0      	lsls	r0, r2, #3
 8000882:	2280      	movs	r2, #128	; 0x80
 8000884:	3b7f      	subs	r3, #127	; 0x7f
 8000886:	18ed      	adds	r5, r5, r3
 8000888:	2300      	movs	r3, #0
 800088a:	04d2      	lsls	r2, r2, #19
 800088c:	4302      	orrs	r2, r0
 800088e:	4690      	mov	r8, r2
 8000890:	469c      	mov	ip, r3
 8000892:	0031      	movs	r1, r6
 8000894:	464b      	mov	r3, r9
 8000896:	4079      	eors	r1, r7
 8000898:	1c68      	adds	r0, r5, #1
 800089a:	2b0f      	cmp	r3, #15
 800089c:	d81c      	bhi.n	80008d8 <__aeabi_fmul+0xa4>
 800089e:	4a76      	ldr	r2, [pc, #472]	; (8000a78 <__aeabi_fmul+0x244>)
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	58d3      	ldr	r3, [r2, r3]
 80008a4:	469f      	mov	pc, r3
 80008a6:	0039      	movs	r1, r7
 80008a8:	4644      	mov	r4, r8
 80008aa:	46e2      	mov	sl, ip
 80008ac:	4653      	mov	r3, sl
 80008ae:	2b02      	cmp	r3, #2
 80008b0:	d00f      	beq.n	80008d2 <__aeabi_fmul+0x9e>
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	d100      	bne.n	80008b8 <__aeabi_fmul+0x84>
 80008b6:	e0d7      	b.n	8000a68 <__aeabi_fmul+0x234>
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d137      	bne.n	800092c <__aeabi_fmul+0xf8>
 80008bc:	2000      	movs	r0, #0
 80008be:	2400      	movs	r4, #0
 80008c0:	05c0      	lsls	r0, r0, #23
 80008c2:	4320      	orrs	r0, r4
 80008c4:	07c9      	lsls	r1, r1, #31
 80008c6:	4308      	orrs	r0, r1
 80008c8:	bce0      	pop	{r5, r6, r7}
 80008ca:	46ba      	mov	sl, r7
 80008cc:	46b1      	mov	r9, r6
 80008ce:	46a8      	mov	r8, r5
 80008d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d2:	20ff      	movs	r0, #255	; 0xff
 80008d4:	2400      	movs	r4, #0
 80008d6:	e7f3      	b.n	80008c0 <__aeabi_fmul+0x8c>
 80008d8:	0c26      	lsrs	r6, r4, #16
 80008da:	0424      	lsls	r4, r4, #16
 80008dc:	0c22      	lsrs	r2, r4, #16
 80008de:	4644      	mov	r4, r8
 80008e0:	0424      	lsls	r4, r4, #16
 80008e2:	0c24      	lsrs	r4, r4, #16
 80008e4:	4643      	mov	r3, r8
 80008e6:	0027      	movs	r7, r4
 80008e8:	0c1b      	lsrs	r3, r3, #16
 80008ea:	4357      	muls	r7, r2
 80008ec:	4374      	muls	r4, r6
 80008ee:	435a      	muls	r2, r3
 80008f0:	435e      	muls	r6, r3
 80008f2:	1912      	adds	r2, r2, r4
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	189b      	adds	r3, r3, r2
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d903      	bls.n	8000904 <__aeabi_fmul+0xd0>
 80008fc:	2280      	movs	r2, #128	; 0x80
 80008fe:	0252      	lsls	r2, r2, #9
 8000900:	4694      	mov	ip, r2
 8000902:	4466      	add	r6, ip
 8000904:	043f      	lsls	r7, r7, #16
 8000906:	041a      	lsls	r2, r3, #16
 8000908:	0c3f      	lsrs	r7, r7, #16
 800090a:	19d2      	adds	r2, r2, r7
 800090c:	0194      	lsls	r4, r2, #6
 800090e:	1e67      	subs	r7, r4, #1
 8000910:	41bc      	sbcs	r4, r7
 8000912:	0c1b      	lsrs	r3, r3, #16
 8000914:	0e92      	lsrs	r2, r2, #26
 8000916:	199b      	adds	r3, r3, r6
 8000918:	4314      	orrs	r4, r2
 800091a:	019b      	lsls	r3, r3, #6
 800091c:	431c      	orrs	r4, r3
 800091e:	011b      	lsls	r3, r3, #4
 8000920:	d400      	bmi.n	8000924 <__aeabi_fmul+0xf0>
 8000922:	e09b      	b.n	8000a5c <__aeabi_fmul+0x228>
 8000924:	2301      	movs	r3, #1
 8000926:	0862      	lsrs	r2, r4, #1
 8000928:	401c      	ands	r4, r3
 800092a:	4314      	orrs	r4, r2
 800092c:	0002      	movs	r2, r0
 800092e:	327f      	adds	r2, #127	; 0x7f
 8000930:	2a00      	cmp	r2, #0
 8000932:	dd64      	ble.n	80009fe <__aeabi_fmul+0x1ca>
 8000934:	0763      	lsls	r3, r4, #29
 8000936:	d004      	beq.n	8000942 <__aeabi_fmul+0x10e>
 8000938:	230f      	movs	r3, #15
 800093a:	4023      	ands	r3, r4
 800093c:	2b04      	cmp	r3, #4
 800093e:	d000      	beq.n	8000942 <__aeabi_fmul+0x10e>
 8000940:	3404      	adds	r4, #4
 8000942:	0123      	lsls	r3, r4, #4
 8000944:	d503      	bpl.n	800094e <__aeabi_fmul+0x11a>
 8000946:	0002      	movs	r2, r0
 8000948:	4b4c      	ldr	r3, [pc, #304]	; (8000a7c <__aeabi_fmul+0x248>)
 800094a:	3280      	adds	r2, #128	; 0x80
 800094c:	401c      	ands	r4, r3
 800094e:	2afe      	cmp	r2, #254	; 0xfe
 8000950:	dcbf      	bgt.n	80008d2 <__aeabi_fmul+0x9e>
 8000952:	01a4      	lsls	r4, r4, #6
 8000954:	0a64      	lsrs	r4, r4, #9
 8000956:	b2d0      	uxtb	r0, r2
 8000958:	e7b2      	b.n	80008c0 <__aeabi_fmul+0x8c>
 800095a:	4643      	mov	r3, r8
 800095c:	2b00      	cmp	r3, #0
 800095e:	d13d      	bne.n	80009dc <__aeabi_fmul+0x1a8>
 8000960:	464a      	mov	r2, r9
 8000962:	3301      	adds	r3, #1
 8000964:	431a      	orrs	r2, r3
 8000966:	4691      	mov	r9, r2
 8000968:	469c      	mov	ip, r3
 800096a:	e792      	b.n	8000892 <__aeabi_fmul+0x5e>
 800096c:	2c00      	cmp	r4, #0
 800096e:	d129      	bne.n	80009c4 <__aeabi_fmul+0x190>
 8000970:	2304      	movs	r3, #4
 8000972:	4699      	mov	r9, r3
 8000974:	3b03      	subs	r3, #3
 8000976:	2500      	movs	r5, #0
 8000978:	469a      	mov	sl, r3
 800097a:	e774      	b.n	8000866 <__aeabi_fmul+0x32>
 800097c:	2c00      	cmp	r4, #0
 800097e:	d11b      	bne.n	80009b8 <__aeabi_fmul+0x184>
 8000980:	2308      	movs	r3, #8
 8000982:	4699      	mov	r9, r3
 8000984:	3b06      	subs	r3, #6
 8000986:	25ff      	movs	r5, #255	; 0xff
 8000988:	469a      	mov	sl, r3
 800098a:	e76c      	b.n	8000866 <__aeabi_fmul+0x32>
 800098c:	4643      	mov	r3, r8
 800098e:	35ff      	adds	r5, #255	; 0xff
 8000990:	2b00      	cmp	r3, #0
 8000992:	d10b      	bne.n	80009ac <__aeabi_fmul+0x178>
 8000994:	2302      	movs	r3, #2
 8000996:	464a      	mov	r2, r9
 8000998:	431a      	orrs	r2, r3
 800099a:	4691      	mov	r9, r2
 800099c:	469c      	mov	ip, r3
 800099e:	e778      	b.n	8000892 <__aeabi_fmul+0x5e>
 80009a0:	4653      	mov	r3, sl
 80009a2:	0031      	movs	r1, r6
 80009a4:	2b02      	cmp	r3, #2
 80009a6:	d000      	beq.n	80009aa <__aeabi_fmul+0x176>
 80009a8:	e783      	b.n	80008b2 <__aeabi_fmul+0x7e>
 80009aa:	e792      	b.n	80008d2 <__aeabi_fmul+0x9e>
 80009ac:	2303      	movs	r3, #3
 80009ae:	464a      	mov	r2, r9
 80009b0:	431a      	orrs	r2, r3
 80009b2:	4691      	mov	r9, r2
 80009b4:	469c      	mov	ip, r3
 80009b6:	e76c      	b.n	8000892 <__aeabi_fmul+0x5e>
 80009b8:	230c      	movs	r3, #12
 80009ba:	4699      	mov	r9, r3
 80009bc:	3b09      	subs	r3, #9
 80009be:	25ff      	movs	r5, #255	; 0xff
 80009c0:	469a      	mov	sl, r3
 80009c2:	e750      	b.n	8000866 <__aeabi_fmul+0x32>
 80009c4:	0020      	movs	r0, r4
 80009c6:	f000 f89d 	bl	8000b04 <__clzsi2>
 80009ca:	2576      	movs	r5, #118	; 0x76
 80009cc:	1f43      	subs	r3, r0, #5
 80009ce:	409c      	lsls	r4, r3
 80009d0:	2300      	movs	r3, #0
 80009d2:	426d      	negs	r5, r5
 80009d4:	4699      	mov	r9, r3
 80009d6:	469a      	mov	sl, r3
 80009d8:	1a2d      	subs	r5, r5, r0
 80009da:	e744      	b.n	8000866 <__aeabi_fmul+0x32>
 80009dc:	4640      	mov	r0, r8
 80009de:	f000 f891 	bl	8000b04 <__clzsi2>
 80009e2:	4642      	mov	r2, r8
 80009e4:	1f43      	subs	r3, r0, #5
 80009e6:	409a      	lsls	r2, r3
 80009e8:	2300      	movs	r3, #0
 80009ea:	1a2d      	subs	r5, r5, r0
 80009ec:	4690      	mov	r8, r2
 80009ee:	469c      	mov	ip, r3
 80009f0:	3d76      	subs	r5, #118	; 0x76
 80009f2:	e74e      	b.n	8000892 <__aeabi_fmul+0x5e>
 80009f4:	2480      	movs	r4, #128	; 0x80
 80009f6:	2100      	movs	r1, #0
 80009f8:	20ff      	movs	r0, #255	; 0xff
 80009fa:	03e4      	lsls	r4, r4, #15
 80009fc:	e760      	b.n	80008c0 <__aeabi_fmul+0x8c>
 80009fe:	2301      	movs	r3, #1
 8000a00:	1a9b      	subs	r3, r3, r2
 8000a02:	2b1b      	cmp	r3, #27
 8000a04:	dd00      	ble.n	8000a08 <__aeabi_fmul+0x1d4>
 8000a06:	e759      	b.n	80008bc <__aeabi_fmul+0x88>
 8000a08:	0022      	movs	r2, r4
 8000a0a:	309e      	adds	r0, #158	; 0x9e
 8000a0c:	40da      	lsrs	r2, r3
 8000a0e:	4084      	lsls	r4, r0
 8000a10:	0013      	movs	r3, r2
 8000a12:	1e62      	subs	r2, r4, #1
 8000a14:	4194      	sbcs	r4, r2
 8000a16:	431c      	orrs	r4, r3
 8000a18:	0763      	lsls	r3, r4, #29
 8000a1a:	d004      	beq.n	8000a26 <__aeabi_fmul+0x1f2>
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	4023      	ands	r3, r4
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d000      	beq.n	8000a26 <__aeabi_fmul+0x1f2>
 8000a24:	3404      	adds	r4, #4
 8000a26:	0163      	lsls	r3, r4, #5
 8000a28:	d51a      	bpl.n	8000a60 <__aeabi_fmul+0x22c>
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	2400      	movs	r4, #0
 8000a2e:	e747      	b.n	80008c0 <__aeabi_fmul+0x8c>
 8000a30:	2080      	movs	r0, #128	; 0x80
 8000a32:	03c0      	lsls	r0, r0, #15
 8000a34:	4204      	tst	r4, r0
 8000a36:	d009      	beq.n	8000a4c <__aeabi_fmul+0x218>
 8000a38:	4643      	mov	r3, r8
 8000a3a:	4203      	tst	r3, r0
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_fmul+0x218>
 8000a3e:	4644      	mov	r4, r8
 8000a40:	4304      	orrs	r4, r0
 8000a42:	0264      	lsls	r4, r4, #9
 8000a44:	0039      	movs	r1, r7
 8000a46:	20ff      	movs	r0, #255	; 0xff
 8000a48:	0a64      	lsrs	r4, r4, #9
 8000a4a:	e739      	b.n	80008c0 <__aeabi_fmul+0x8c>
 8000a4c:	2080      	movs	r0, #128	; 0x80
 8000a4e:	03c0      	lsls	r0, r0, #15
 8000a50:	4304      	orrs	r4, r0
 8000a52:	0264      	lsls	r4, r4, #9
 8000a54:	0031      	movs	r1, r6
 8000a56:	20ff      	movs	r0, #255	; 0xff
 8000a58:	0a64      	lsrs	r4, r4, #9
 8000a5a:	e731      	b.n	80008c0 <__aeabi_fmul+0x8c>
 8000a5c:	0028      	movs	r0, r5
 8000a5e:	e765      	b.n	800092c <__aeabi_fmul+0xf8>
 8000a60:	01a4      	lsls	r4, r4, #6
 8000a62:	2000      	movs	r0, #0
 8000a64:	0a64      	lsrs	r4, r4, #9
 8000a66:	e72b      	b.n	80008c0 <__aeabi_fmul+0x8c>
 8000a68:	2080      	movs	r0, #128	; 0x80
 8000a6a:	03c0      	lsls	r0, r0, #15
 8000a6c:	4304      	orrs	r4, r0
 8000a6e:	0264      	lsls	r4, r4, #9
 8000a70:	20ff      	movs	r0, #255	; 0xff
 8000a72:	0a64      	lsrs	r4, r4, #9
 8000a74:	e724      	b.n	80008c0 <__aeabi_fmul+0x8c>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	08005474 	.word	0x08005474
 8000a7c:	f7ffffff 	.word	0xf7ffffff

08000a80 <__aeabi_ui2f>:
 8000a80:	b570      	push	{r4, r5, r6, lr}
 8000a82:	1e05      	subs	r5, r0, #0
 8000a84:	d00e      	beq.n	8000aa4 <__aeabi_ui2f+0x24>
 8000a86:	f000 f83d 	bl	8000b04 <__clzsi2>
 8000a8a:	239e      	movs	r3, #158	; 0x9e
 8000a8c:	0004      	movs	r4, r0
 8000a8e:	1a1b      	subs	r3, r3, r0
 8000a90:	2b96      	cmp	r3, #150	; 0x96
 8000a92:	dc0c      	bgt.n	8000aae <__aeabi_ui2f+0x2e>
 8000a94:	2808      	cmp	r0, #8
 8000a96:	dd01      	ble.n	8000a9c <__aeabi_ui2f+0x1c>
 8000a98:	3c08      	subs	r4, #8
 8000a9a:	40a5      	lsls	r5, r4
 8000a9c:	026d      	lsls	r5, r5, #9
 8000a9e:	0a6d      	lsrs	r5, r5, #9
 8000aa0:	b2d8      	uxtb	r0, r3
 8000aa2:	e001      	b.n	8000aa8 <__aeabi_ui2f+0x28>
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	2500      	movs	r5, #0
 8000aa8:	05c0      	lsls	r0, r0, #23
 8000aaa:	4328      	orrs	r0, r5
 8000aac:	bd70      	pop	{r4, r5, r6, pc}
 8000aae:	2b99      	cmp	r3, #153	; 0x99
 8000ab0:	dd09      	ble.n	8000ac6 <__aeabi_ui2f+0x46>
 8000ab2:	0002      	movs	r2, r0
 8000ab4:	0029      	movs	r1, r5
 8000ab6:	321b      	adds	r2, #27
 8000ab8:	4091      	lsls	r1, r2
 8000aba:	1e4a      	subs	r2, r1, #1
 8000abc:	4191      	sbcs	r1, r2
 8000abe:	2205      	movs	r2, #5
 8000ac0:	1a12      	subs	r2, r2, r0
 8000ac2:	40d5      	lsrs	r5, r2
 8000ac4:	430d      	orrs	r5, r1
 8000ac6:	2c05      	cmp	r4, #5
 8000ac8:	dc12      	bgt.n	8000af0 <__aeabi_ui2f+0x70>
 8000aca:	0029      	movs	r1, r5
 8000acc:	4e0c      	ldr	r6, [pc, #48]	; (8000b00 <__aeabi_ui2f+0x80>)
 8000ace:	4031      	ands	r1, r6
 8000ad0:	076a      	lsls	r2, r5, #29
 8000ad2:	d009      	beq.n	8000ae8 <__aeabi_ui2f+0x68>
 8000ad4:	200f      	movs	r0, #15
 8000ad6:	4028      	ands	r0, r5
 8000ad8:	2804      	cmp	r0, #4
 8000ada:	d005      	beq.n	8000ae8 <__aeabi_ui2f+0x68>
 8000adc:	3104      	adds	r1, #4
 8000ade:	014a      	lsls	r2, r1, #5
 8000ae0:	d502      	bpl.n	8000ae8 <__aeabi_ui2f+0x68>
 8000ae2:	239f      	movs	r3, #159	; 0x9f
 8000ae4:	4031      	ands	r1, r6
 8000ae6:	1b1b      	subs	r3, r3, r4
 8000ae8:	0189      	lsls	r1, r1, #6
 8000aea:	0a4d      	lsrs	r5, r1, #9
 8000aec:	b2d8      	uxtb	r0, r3
 8000aee:	e7db      	b.n	8000aa8 <__aeabi_ui2f+0x28>
 8000af0:	1f62      	subs	r2, r4, #5
 8000af2:	4095      	lsls	r5, r2
 8000af4:	0029      	movs	r1, r5
 8000af6:	4e02      	ldr	r6, [pc, #8]	; (8000b00 <__aeabi_ui2f+0x80>)
 8000af8:	4031      	ands	r1, r6
 8000afa:	076a      	lsls	r2, r5, #29
 8000afc:	d0f4      	beq.n	8000ae8 <__aeabi_ui2f+0x68>
 8000afe:	e7e9      	b.n	8000ad4 <__aeabi_ui2f+0x54>
 8000b00:	fbffffff 	.word	0xfbffffff

08000b04 <__clzsi2>:
 8000b04:	211c      	movs	r1, #28
 8000b06:	2301      	movs	r3, #1
 8000b08:	041b      	lsls	r3, r3, #16
 8000b0a:	4298      	cmp	r0, r3
 8000b0c:	d301      	bcc.n	8000b12 <__clzsi2+0xe>
 8000b0e:	0c00      	lsrs	r0, r0, #16
 8000b10:	3910      	subs	r1, #16
 8000b12:	0a1b      	lsrs	r3, r3, #8
 8000b14:	4298      	cmp	r0, r3
 8000b16:	d301      	bcc.n	8000b1c <__clzsi2+0x18>
 8000b18:	0a00      	lsrs	r0, r0, #8
 8000b1a:	3908      	subs	r1, #8
 8000b1c:	091b      	lsrs	r3, r3, #4
 8000b1e:	4298      	cmp	r0, r3
 8000b20:	d301      	bcc.n	8000b26 <__clzsi2+0x22>
 8000b22:	0900      	lsrs	r0, r0, #4
 8000b24:	3904      	subs	r1, #4
 8000b26:	a202      	add	r2, pc, #8	; (adr r2, 8000b30 <__clzsi2+0x2c>)
 8000b28:	5c10      	ldrb	r0, [r2, r0]
 8000b2a:	1840      	adds	r0, r0, r1
 8000b2c:	4770      	bx	lr
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	02020304 	.word	0x02020304
 8000b34:	01010101 	.word	0x01010101
	...

08000b40 <__clzdi2>:
 8000b40:	b510      	push	{r4, lr}
 8000b42:	2900      	cmp	r1, #0
 8000b44:	d103      	bne.n	8000b4e <__clzdi2+0xe>
 8000b46:	f7ff ffdd 	bl	8000b04 <__clzsi2>
 8000b4a:	3020      	adds	r0, #32
 8000b4c:	e002      	b.n	8000b54 <__clzdi2+0x14>
 8000b4e:	0008      	movs	r0, r1
 8000b50:	f7ff ffd8 	bl	8000b04 <__clzsi2>
 8000b54:	bd10      	pop	{r4, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)

08000b58 <DS3231_set_time>:

void DS3231_set_time(uint8_t sec, uint8_t minute, uint8_t hour)
{
  uint8_t buffer[4];

  buffer[0] = SECONDS_AD;
 8000b58:	2300      	movs	r3, #0
{
 8000b5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b5c:	b087      	sub	sp, #28
  buffer[0] = SECONDS_AD;
 8000b5e:	ac05      	add	r4, sp, #20
{
 8000b60:	000e      	movs	r6, r1
  buffer[1] = ((sec/10)<<4) + (sec%10);
 8000b62:	210a      	movs	r1, #10
{
 8000b64:	0015      	movs	r5, r2
 8000b66:	0007      	movs	r7, r0
  buffer[0] = SECONDS_AD;
 8000b68:	7023      	strb	r3, [r4, #0]
  buffer[1] = ((sec/10)<<4) + (sec%10);
 8000b6a:	f7ff fae9 	bl	8000140 <__udivsi3>
 8000b6e:	210a      	movs	r1, #10
 8000b70:	0103      	lsls	r3, r0, #4
 8000b72:	0038      	movs	r0, r7
 8000b74:	9303      	str	r3, [sp, #12]
 8000b76:	f7ff fb69 	bl	800024c <__aeabi_uidivmod>
 8000b7a:	9b03      	ldr	r3, [sp, #12]
  buffer[2] = ((minute/10)<<4) + (minute%10);
 8000b7c:	0030      	movs	r0, r6
  buffer[1] = ((sec/10)<<4) + (sec%10);
 8000b7e:	1859      	adds	r1, r3, r1
 8000b80:	7061      	strb	r1, [r4, #1]
  buffer[2] = ((minute/10)<<4) + (minute%10);
 8000b82:	210a      	movs	r1, #10
 8000b84:	f7ff fadc 	bl	8000140 <__udivsi3>
 8000b88:	210a      	movs	r1, #10
 8000b8a:	0107      	lsls	r7, r0, #4
 8000b8c:	0030      	movs	r0, r6
 8000b8e:	f7ff fb5d 	bl	800024c <__aeabi_uidivmod>
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000b92:	0028      	movs	r0, r5
  buffer[2] = ((minute/10)<<4) + (minute%10);
 8000b94:	187f      	adds	r7, r7, r1
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000b96:	210a      	movs	r1, #10
  buffer[2] = ((minute/10)<<4) + (minute%10);
 8000b98:	70a7      	strb	r7, [r4, #2]
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000b9a:	f7ff fad1 	bl	8000140 <__udivsi3>
 8000b9e:	0106      	lsls	r6, r0, #4
 8000ba0:	2030      	movs	r0, #48	; 0x30
 8000ba2:	210a      	movs	r1, #10
 8000ba4:	4006      	ands	r6, r0
 8000ba6:	0028      	movs	r0, r5
 8000ba8:	f7ff fb50 	bl	800024c <__aeabi_uidivmod>

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000bac:	2364      	movs	r3, #100	; 0x64
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000bae:	1876      	adds	r6, r6, r1
 8000bb0:	70e6      	strb	r6, [r4, #3]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000bb2:	0022      	movs	r2, r4
 8000bb4:	9300      	str	r3, [sp, #0]
 8000bb6:	21d0      	movs	r1, #208	; 0xd0
 8000bb8:	3b60      	subs	r3, #96	; 0x60
 8000bba:	4802      	ldr	r0, [pc, #8]	; (8000bc4 <DS3231_set_time+0x6c>)
 8000bbc:	f002 fcd4 	bl	8003568 <HAL_I2C_Master_Transmit>
}
 8000bc0:	b007      	add	sp, #28
 8000bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bc4:	2000019c 	.word	0x2000019c

08000bc8 <DS3231_get_time>:

void DS3231_get_time(uint8_t *get_second, uint8_t *get_minute, uint8_t *get_hour)
{
  uint8_t buffer;

  buffer = SECONDS_AD;
 8000bc8:	2300      	movs	r3, #0
{
 8000bca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bcc:	b087      	sub	sp, #28
 8000bce:	0016      	movs	r6, r2
  buffer = SECONDS_AD;
 8000bd0:	aa02      	add	r2, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000bd2:	2564      	movs	r5, #100	; 0x64
  buffer = SECONDS_AD;
 8000bd4:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000bd6:	220f      	movs	r2, #15
 8000bd8:	4c29      	ldr	r4, [pc, #164]	; (8000c80 <DS3231_get_time+0xb8>)
{
 8000bda:	9103      	str	r1, [sp, #12]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000bdc:	a902      	add	r1, sp, #8
{
 8000bde:	9002      	str	r0, [sp, #8]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000be0:	1852      	adds	r2, r2, r1
 8000be2:	0020      	movs	r0, r4
 8000be4:	21d1      	movs	r1, #209	; 0xd1
 8000be6:	9500      	str	r5, [sp, #0]
 8000be8:	3301      	adds	r3, #1
 8000bea:	f002 fcbd 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_second, 1, 100);
 8000bee:	9a02      	ldr	r2, [sp, #8]
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	21d1      	movs	r1, #209	; 0xd1
 8000bf4:	0020      	movs	r0, r4
 8000bf6:	9500      	str	r5, [sp, #0]
 8000bf8:	f002 fd48 	bl	800368c <HAL_I2C_Master_Receive>

  buffer = MINUTES_AD;
 8000bfc:	2701      	movs	r7, #1
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000bfe:	220f      	movs	r2, #15
  buffer = MINUTES_AD;
 8000c00:	ab02      	add	r3, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000c02:	a902      	add	r1, sp, #8
  buffer = MINUTES_AD;
 8000c04:	73df      	strb	r7, [r3, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000c06:	1852      	adds	r2, r2, r1
 8000c08:	003b      	movs	r3, r7
 8000c0a:	21d1      	movs	r1, #209	; 0xd1
 8000c0c:	0020      	movs	r0, r4
 8000c0e:	9500      	str	r5, [sp, #0]
 8000c10:	f002 fcaa 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_minute, 1, 100);
 8000c14:	003b      	movs	r3, r7
 8000c16:	9a03      	ldr	r2, [sp, #12]
 8000c18:	21d1      	movs	r1, #209	; 0xd1
 8000c1a:	0020      	movs	r0, r4
 8000c1c:	9500      	str	r5, [sp, #0]
 8000c1e:	f002 fd35 	bl	800368c <HAL_I2C_Master_Receive>

  buffer = HOURS_AD;
 8000c22:	2302      	movs	r3, #2
 8000c24:	aa02      	add	r2, sp, #8
 8000c26:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000c28:	220f      	movs	r2, #15
 8000c2a:	a902      	add	r1, sp, #8
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	1852      	adds	r2, r2, r1
 8000c30:	0020      	movs	r0, r4
 8000c32:	21d1      	movs	r1, #209	; 0xd1
 8000c34:	9500      	str	r5, [sp, #0]
 8000c36:	f002 fc97 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_hour, 1, 100);
 8000c3a:	003b      	movs	r3, r7
 8000c3c:	0032      	movs	r2, r6
 8000c3e:	21d1      	movs	r1, #209	; 0xd1
 8000c40:	0020      	movs	r0, r4
 8000c42:	9500      	str	r5, [sp, #0]
 8000c44:	f002 fd22 	bl	800368c <HAL_I2C_Master_Receive>

  *get_hour = (((*get_hour & 0x30) >> 4) * 10) + (*get_hour & 0x0f);
 8000c48:	230a      	movs	r3, #10
 8000c4a:	210f      	movs	r1, #15
 8000c4c:	7830      	ldrb	r0, [r6, #0]
 8000c4e:	0682      	lsls	r2, r0, #26
 8000c50:	0f92      	lsrs	r2, r2, #30
 8000c52:	435a      	muls	r2, r3
 8000c54:	4008      	ands	r0, r1
 8000c56:	1812      	adds	r2, r2, r0
 8000c58:	7032      	strb	r2, [r6, #0]
  *get_minute = ((*get_minute >> 4) * 10) + (*get_minute & 0x0f);
 8000c5a:	9a03      	ldr	r2, [sp, #12]
 8000c5c:	7810      	ldrb	r0, [r2, #0]
 8000c5e:	0902      	lsrs	r2, r0, #4
 8000c60:	435a      	muls	r2, r3
 8000c62:	4008      	ands	r0, r1
 8000c64:	1812      	adds	r2, r2, r0
 8000c66:	9803      	ldr	r0, [sp, #12]
 8000c68:	7002      	strb	r2, [r0, #0]
  *get_second = ((*get_second >> 4) * 10) + (*get_second & 0x0f);
 8000c6a:	9a02      	ldr	r2, [sp, #8]
 8000c6c:	7812      	ldrb	r2, [r2, #0]
 8000c6e:	0910      	lsrs	r0, r2, #4
 8000c70:	4343      	muls	r3, r0
 8000c72:	400a      	ands	r2, r1
 8000c74:	189b      	adds	r3, r3, r2
 8000c76:	9a02      	ldr	r2, [sp, #8]
 8000c78:	7013      	strb	r3, [r2, #0]
}
 8000c7a:	b007      	add	sp, #28
 8000c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	2000019c 	.word	0x2000019c

08000c84 <DS3231_set_date>:

void DS3231_set_date(uint8_t day, uint8_t month, uint8_t year)
{
  uint8_t buffer[4];

  buffer[0] = DATE_AD;
 8000c84:	2304      	movs	r3, #4
{
 8000c86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c88:	b087      	sub	sp, #28
  buffer[0] = DATE_AD;
 8000c8a:	ac05      	add	r4, sp, #20
{
 8000c8c:	000e      	movs	r6, r1
  buffer[1] = ((day/10)<<4) + (day%10);
 8000c8e:	210a      	movs	r1, #10
{
 8000c90:	0015      	movs	r5, r2
 8000c92:	0007      	movs	r7, r0
  buffer[0] = DATE_AD;
 8000c94:	7023      	strb	r3, [r4, #0]
  buffer[1] = ((day/10)<<4) + (day%10);
 8000c96:	f7ff fa53 	bl	8000140 <__udivsi3>
 8000c9a:	210a      	movs	r1, #10
 8000c9c:	0103      	lsls	r3, r0, #4
 8000c9e:	0038      	movs	r0, r7
 8000ca0:	9303      	str	r3, [sp, #12]
 8000ca2:	f7ff fad3 	bl	800024c <__aeabi_uidivmod>
 8000ca6:	9b03      	ldr	r3, [sp, #12]
  buffer[2] = ((month/10)<<4) + (month%10);
 8000ca8:	0030      	movs	r0, r6
  buffer[1] = ((day/10)<<4) + (day%10);
 8000caa:	1859      	adds	r1, r3, r1
 8000cac:	7061      	strb	r1, [r4, #1]
  buffer[2] = ((month/10)<<4) + (month%10);
 8000cae:	210a      	movs	r1, #10
 8000cb0:	f7ff fa46 	bl	8000140 <__udivsi3>
 8000cb4:	210a      	movs	r1, #10
 8000cb6:	0107      	lsls	r7, r0, #4
 8000cb8:	0030      	movs	r0, r6
 8000cba:	f7ff fac7 	bl	800024c <__aeabi_uidivmod>
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000cbe:	0028      	movs	r0, r5
  buffer[2] = ((month/10)<<4) + (month%10);
 8000cc0:	187f      	adds	r7, r7, r1
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000cc2:	210a      	movs	r1, #10
  buffer[2] = ((month/10)<<4) + (month%10);
 8000cc4:	70a7      	strb	r7, [r4, #2]
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000cc6:	f7ff fa3b 	bl	8000140 <__udivsi3>
 8000cca:	0106      	lsls	r6, r0, #4
 8000ccc:	2030      	movs	r0, #48	; 0x30
 8000cce:	210a      	movs	r1, #10
 8000cd0:	4006      	ands	r6, r0
 8000cd2:	0028      	movs	r0, r5
 8000cd4:	f7ff faba 	bl	800024c <__aeabi_uidivmod>

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000cd8:	2364      	movs	r3, #100	; 0x64
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000cda:	1876      	adds	r6, r6, r1
 8000cdc:	70e6      	strb	r6, [r4, #3]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000cde:	0022      	movs	r2, r4
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	21d0      	movs	r1, #208	; 0xd0
 8000ce4:	3b60      	subs	r3, #96	; 0x60
 8000ce6:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <DS3231_set_date+0x6c>)
 8000ce8:	f002 fc3e 	bl	8003568 <HAL_I2C_Master_Transmit>
}
 8000cec:	b007      	add	sp, #28
 8000cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cf0:	2000019c 	.word	0x2000019c

08000cf4 <DS3231_get_date>:

void DS3231_get_date(uint8_t *get_day, uint8_t *get_month, uint8_t *get_year)
{
  uint8_t buffer;

  buffer = DATE_AD;
 8000cf4:	2304      	movs	r3, #4
{
 8000cf6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf8:	b087      	sub	sp, #28
 8000cfa:	9203      	str	r2, [sp, #12]
  buffer = DATE_AD;
 8000cfc:	aa02      	add	r2, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000cfe:	2564      	movs	r5, #100	; 0x64
  buffer = DATE_AD;
 8000d00:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000d02:	220f      	movs	r2, #15
{
 8000d04:	0007      	movs	r7, r0
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000d06:	4c28      	ldr	r4, [pc, #160]	; (8000da8 <DS3231_get_date+0xb4>)
{
 8000d08:	000e      	movs	r6, r1
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000d0a:	a902      	add	r1, sp, #8
 8000d0c:	1852      	adds	r2, r2, r1
 8000d0e:	0020      	movs	r0, r4
 8000d10:	21d1      	movs	r1, #209	; 0xd1
 8000d12:	9500      	str	r5, [sp, #0]
 8000d14:	3b03      	subs	r3, #3
 8000d16:	f002 fc27 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_day, 1, 100);
 8000d1a:	003a      	movs	r2, r7
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	21d1      	movs	r1, #209	; 0xd1
 8000d20:	0020      	movs	r0, r4
 8000d22:	9500      	str	r5, [sp, #0]
 8000d24:	f002 fcb2 	bl	800368c <HAL_I2C_Master_Receive>

  buffer = MONTH_AD;
 8000d28:	2305      	movs	r3, #5
 8000d2a:	aa02      	add	r2, sp, #8
 8000d2c:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000d2e:	220f      	movs	r2, #15
 8000d30:	a902      	add	r1, sp, #8
 8000d32:	1852      	adds	r2, r2, r1
 8000d34:	0020      	movs	r0, r4
 8000d36:	21d1      	movs	r1, #209	; 0xd1
 8000d38:	9500      	str	r5, [sp, #0]
 8000d3a:	3b04      	subs	r3, #4
 8000d3c:	f002 fc14 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_month, 1, 100);
 8000d40:	0032      	movs	r2, r6
 8000d42:	2301      	movs	r3, #1
 8000d44:	21d1      	movs	r1, #209	; 0xd1
 8000d46:	0020      	movs	r0, r4
 8000d48:	9500      	str	r5, [sp, #0]
 8000d4a:	f002 fc9f 	bl	800368c <HAL_I2C_Master_Receive>

  buffer = YEAR_AD;
 8000d4e:	2306      	movs	r3, #6
 8000d50:	aa02      	add	r2, sp, #8
 8000d52:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000d54:	220f      	movs	r2, #15
 8000d56:	a902      	add	r1, sp, #8
 8000d58:	1852      	adds	r2, r2, r1
 8000d5a:	0020      	movs	r0, r4
 8000d5c:	21d1      	movs	r1, #209	; 0xd1
 8000d5e:	9500      	str	r5, [sp, #0]
 8000d60:	3b05      	subs	r3, #5
 8000d62:	f002 fc01 	bl	8003568 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_year, 1, 100);
 8000d66:	9a03      	ldr	r2, [sp, #12]
 8000d68:	2301      	movs	r3, #1
 8000d6a:	21d1      	movs	r1, #209	; 0xd1
 8000d6c:	0020      	movs	r0, r4
 8000d6e:	9500      	str	r5, [sp, #0]
 8000d70:	f002 fc8c 	bl	800368c <HAL_I2C_Master_Receive>

  *get_day = ((*get_day >> 4) * 10) + (*get_day & 0x0f);
 8000d74:	230a      	movs	r3, #10
 8000d76:	210f      	movs	r1, #15
 8000d78:	7838      	ldrb	r0, [r7, #0]
 8000d7a:	0902      	lsrs	r2, r0, #4
 8000d7c:	435a      	muls	r2, r3
 8000d7e:	4008      	ands	r0, r1
 8000d80:	1812      	adds	r2, r2, r0
 8000d82:	703a      	strb	r2, [r7, #0]
  *get_month = (((*get_month & 0x10) >> 4) * 10) + (*get_month & 0x0f);
 8000d84:	7830      	ldrb	r0, [r6, #0]
 8000d86:	06c2      	lsls	r2, r0, #27
 8000d88:	0fd2      	lsrs	r2, r2, #31
 8000d8a:	435a      	muls	r2, r3
 8000d8c:	4008      	ands	r0, r1
 8000d8e:	1812      	adds	r2, r2, r0
 8000d90:	7032      	strb	r2, [r6, #0]
  *get_year = ((*get_year >> 4) * 10) + (*get_year & 0x0f);
 8000d92:	9a03      	ldr	r2, [sp, #12]
 8000d94:	7812      	ldrb	r2, [r2, #0]
 8000d96:	0910      	lsrs	r0, r2, #4
 8000d98:	4343      	muls	r3, r0
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	189b      	adds	r3, r3, r2
 8000d9e:	9a03      	ldr	r2, [sp, #12]
 8000da0:	7013      	strb	r3, [r2, #0]
}
 8000da2:	b007      	add	sp, #28
 8000da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	2000019c 	.word	0x2000019c

08000dac <readRegister8>:

static TS_POINT coor; // user coordinate
static uint8_t touches;
static uint16_t touchX[2], touchY[2], touchID[2];

static uint8_t readRegister8(uint8_t reg){
 8000dac:	220f      	movs	r2, #15
 8000dae:	b570      	push	{r4, r5, r6, lr}
	uint8_t data;
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &reg, 1, 10);
 8000db0:	260a      	movs	r6, #10
	HAL_I2C_Master_Receive(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000db2:	2417      	movs	r4, #23
static uint8_t readRegister8(uint8_t reg){
 8000db4:	b086      	sub	sp, #24
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &reg, 1, 10);
 8000db6:	4d0a      	ldr	r5, [pc, #40]	; (8000de0 <readRegister8+0x34>)
static uint8_t readRegister8(uint8_t reg){
 8000db8:	446a      	add	r2, sp
 8000dba:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Receive(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000dbc:	446c      	add	r4, sp
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &reg, 1, 10);
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	2171      	movs	r1, #113	; 0x71
 8000dc2:	0028      	movs	r0, r5
 8000dc4:	9600      	str	r6, [sp, #0]
 8000dc6:	f002 fbcf 	bl	8003568 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000dca:	2301      	movs	r3, #1
 8000dcc:	0022      	movs	r2, r4
 8000dce:	2171      	movs	r1, #113	; 0x71
 8000dd0:	0028      	movs	r0, r5
 8000dd2:	9600      	str	r6, [sp, #0]
 8000dd4:	f002 fc5a 	bl	800368c <HAL_I2C_Master_Receive>
	return data;
 8000dd8:	7820      	ldrb	r0, [r4, #0]
}
 8000dda:	b006      	add	sp, #24
 8000ddc:	bd70      	pop	{r4, r5, r6, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	2000019c 	.word	0x2000019c

08000de4 <FT6206_Begin>:
static void writeRegister8(uint8_t reg, uint8_t val){
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &reg, 1, 10);
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &val, 1, 10);
}

bool FT6206_Begin(uint8_t thresh){
 8000de4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000de6:	250e      	movs	r5, #14
 8000de8:	220f      	movs	r2, #15
 8000dea:	2380      	movs	r3, #128	; 0x80
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &reg, 1, 10);
 8000dec:	260a      	movs	r6, #10
 8000dee:	4c14      	ldr	r4, [pc, #80]	; (8000e40 <FT6206_Begin+0x5c>)
 8000df0:	446a      	add	r2, sp
 8000df2:	446d      	add	r5, sp
 8000df4:	7013      	strb	r3, [r2, #0]
 8000df6:	7028      	strb	r0, [r5, #0]
 8000df8:	2171      	movs	r1, #113	; 0x71
 8000dfa:	3b7f      	subs	r3, #127	; 0x7f
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	9600      	str	r6, [sp, #0]
 8000e00:	f002 fbb2 	bl	8003568 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &val, 1, 10);
 8000e04:	2301      	movs	r3, #1
 8000e06:	002a      	movs	r2, r5
 8000e08:	2171      	movs	r1, #113	; 0x71
 8000e0a:	0020      	movs	r0, r4
 8000e0c:	9600      	str	r6, [sp, #0]
 8000e0e:	f002 fbab 	bl	8003568 <HAL_I2C_Master_Transmit>
	writeRegister8(FT62XX_REG_THRESHHOLD, thresh);

	if(readRegister8(FT62XX_REG_VENDID) != FT62XX_VENDID)
 8000e12:	20a8      	movs	r0, #168	; 0xa8
 8000e14:	f7ff ffca 	bl	8000dac <readRegister8>
 8000e18:	0003      	movs	r3, r0
		return false;
 8000e1a:	2000      	movs	r0, #0
	if(readRegister8(FT62XX_REG_VENDID) != FT62XX_VENDID)
 8000e1c:	2b11      	cmp	r3, #17
 8000e1e:	d10c      	bne.n	8000e3a <FT6206_Begin+0x56>
	uint8_t id = readRegister8(FT62XX_REG_CHIPID);
 8000e20:	30a3      	adds	r0, #163	; 0xa3
 8000e22:	f7ff ffc3 	bl	8000dac <readRegister8>
 8000e26:	0003      	movs	r3, r0
	if((id != FT6206_CHIPID) && (id != FT6236_CHIPID) && (id != FT6236U_CHIPID))
		return false;

	return true;
 8000e28:	2001      	movs	r0, #1
	if((id != FT6206_CHIPID) && (id != FT6236_CHIPID) && (id != FT6236U_CHIPID))
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d005      	beq.n	8000e3a <FT6206_Begin+0x56>
 8000e2e:	2b36      	cmp	r3, #54	; 0x36
 8000e30:	d003      	beq.n	8000e3a <FT6206_Begin+0x56>
 8000e32:	3b64      	subs	r3, #100	; 0x64
 8000e34:	425a      	negs	r2, r3
 8000e36:	4153      	adcs	r3, r2
 8000e38:	b2d8      	uxtb	r0, r3
}
 8000e3a:	b004      	add	sp, #16
 8000e3c:	bd70      	pop	{r4, r5, r6, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	2000019c 	.word	0x2000019c

08000e44 <readData>:

void readData(void){
	uint8_t i2cdat[16];
	uint8_t data = 0;
 8000e44:	220f      	movs	r2, #15
void readData(void){
 8000e46:	b5f0      	push	{r4, r5, r6, r7, lr}

	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000e48:	270a      	movs	r7, #10
	uint8_t data = 0;
 8000e4a:	2500      	movs	r5, #0
void readData(void){
 8000e4c:	b089      	sub	sp, #36	; 0x24
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000e4e:	4e1b      	ldr	r6, [pc, #108]	; (8000ebc <readData+0x78>)
	uint8_t data = 0;
 8000e50:	446a      	add	r2, sp
 8000e52:	7015      	strb	r5, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000e54:	2301      	movs	r3, #1
 8000e56:	2171      	movs	r1, #113	; 0x71
	HAL_I2C_Master_Receive(&hi2c1, FT62XX_ADDR, i2cdat, 16, 10);
 8000e58:	ac04      	add	r4, sp, #16
	HAL_I2C_Master_Transmit(&hi2c1, FT62XX_ADDR, &data, 1, 10);
 8000e5a:	0030      	movs	r0, r6
 8000e5c:	9700      	str	r7, [sp, #0]
 8000e5e:	f002 fb83 	bl	8003568 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, FT62XX_ADDR, i2cdat, 16, 10);
 8000e62:	2310      	movs	r3, #16
 8000e64:	0022      	movs	r2, r4
 8000e66:	2171      	movs	r1, #113	; 0x71
 8000e68:	0030      	movs	r0, r6
 8000e6a:	9700      	str	r7, [sp, #0]
 8000e6c:	f002 fc0e 	bl	800368c <HAL_I2C_Master_Receive>

	touches = i2cdat[0x02];
 8000e70:	78a2      	ldrb	r2, [r4, #2]
	if(touches > 2 || touches == 0)
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <readData+0x7c>)
 8000e74:	1e51      	subs	r1, r2, #1
 8000e76:	2901      	cmp	r1, #1
 8000e78:	d81d      	bhi.n	8000eb6 <readData+0x72>
	touches = i2cdat[0x02];
 8000e7a:	701a      	strb	r2, [r3, #0]
		touches = 0;

	for(uint8_t i = 0 ; i < 2 ; i++){
	    touchX[i] = i2cdat[0x03 + i * 6] & 0x0F;
 8000e7c:	200f      	movs	r0, #15
 8000e7e:	78e2      	ldrb	r2, [r4, #3]
	    touchX[i] <<= 8;
	    touchX[i] |= i2cdat[0x04 + i * 6];
 8000e80:	7921      	ldrb	r1, [r4, #4]
	    touchX[i] = i2cdat[0x03 + i * 6] & 0x0F;
 8000e82:	4002      	ands	r2, r0
	    touchX[i] |= i2cdat[0x04 + i * 6];
 8000e84:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <readData+0x80>)
	    touchX[i] <<= 8;
 8000e86:	0212      	lsls	r2, r2, #8
	    touchX[i] |= i2cdat[0x04 + i * 6];
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	801a      	strh	r2, [r3, #0]

	    touchY[i] = i2cdat[0x05 + i * 6] & 0x0F;
 8000e8c:	7962      	ldrb	r2, [r4, #5]
	    touchY[i] <<= 8;
	    touchY[i] |= i2cdat[0x06 + i * 6];
 8000e8e:	79a5      	ldrb	r5, [r4, #6]
	    touchY[i] = i2cdat[0x05 + i * 6] & 0x0F;
 8000e90:	4002      	ands	r2, r0
	    touchY[i] |= i2cdat[0x06 + i * 6];
 8000e92:	490d      	ldr	r1, [pc, #52]	; (8000ec8 <readData+0x84>)
	    touchY[i] <<= 8;
 8000e94:	0212      	lsls	r2, r2, #8
	    touchY[i] |= i2cdat[0x06 + i * 6];
 8000e96:	432a      	orrs	r2, r5
 8000e98:	800a      	strh	r2, [r1, #0]
	    touchX[i] = i2cdat[0x03 + i * 6] & 0x0F;
 8000e9a:	7a62      	ldrb	r2, [r4, #9]
	    touchX[i] |= i2cdat[0x04 + i * 6];
 8000e9c:	7aa5      	ldrb	r5, [r4, #10]
	    touchX[i] = i2cdat[0x03 + i * 6] & 0x0F;
 8000e9e:	4002      	ands	r2, r0
	    touchX[i] <<= 8;
 8000ea0:	0212      	lsls	r2, r2, #8
	    touchX[i] |= i2cdat[0x04 + i * 6];
 8000ea2:	432a      	orrs	r2, r5
 8000ea4:	805a      	strh	r2, [r3, #2]
	    touchY[i] = i2cdat[0x05 + i * 6] & 0x0F;
 8000ea6:	7ae3      	ldrb	r3, [r4, #11]
	    touchY[i] |= i2cdat[0x06 + i * 6];
 8000ea8:	7b22      	ldrb	r2, [r4, #12]
	    touchY[i] = i2cdat[0x05 + i * 6] & 0x0F;
 8000eaa:	4003      	ands	r3, r0
	    touchY[i] <<= 8;
 8000eac:	021b      	lsls	r3, r3, #8
	    touchY[i] |= i2cdat[0x06 + i * 6];
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	804b      	strh	r3, [r1, #2]

	    touchID[i] = i2cdat[0x05 + i * 6] >> 4;
	}
}
 8000eb2:	b009      	add	sp, #36	; 0x24
 8000eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		touches = 0;
 8000eb6:	701d      	strb	r5, [r3, #0]
 8000eb8:	e7e0      	b.n	8000e7c <readData+0x38>
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	2000019c 	.word	0x2000019c
 8000ec0:	200000ca 	.word	0x200000ca
 8000ec4:	200000c2 	.word	0x200000c2
 8000ec8:	200000c6 	.word	0x200000c6

08000ecc <INIT_FT6206>:

void INIT_FT6206(void) {
	touches = 0;
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4b01      	ldr	r3, [pc, #4]	; (8000ed4 <INIT_FT6206+0x8>)
 8000ed0:	701a      	strb	r2, [r3, #0]
}
 8000ed2:	4770      	bx	lr
 8000ed4:	200000ca 	.word	0x200000ca

08000ed8 <touched>:

uint8_t touched(void){
 8000ed8:	b510      	push	{r4, lr}
	uint8_t n = readRegister8(FT62XX_REG_NUMTOUCHES);
 8000eda:	2002      	movs	r0, #2
 8000edc:	f7ff ff66 	bl	8000dac <readRegister8>
	if(n > 2)
 8000ee0:	2802      	cmp	r0, #2
 8000ee2:	d900      	bls.n	8000ee6 <touched+0xe>
		n = 0;
 8000ee4:	2000      	movs	r0, #0
	return n;
}
 8000ee6:	bd10      	pop	{r4, pc}

08000ee8 <getPoint>:

TS_POINT getPoint(uint8_t n) {
 8000ee8:	b570      	push	{r4, r5, r6, lr}
 8000eea:	000d      	movs	r5, r1
 8000eec:	0004      	movs	r4, r0
	readData();
 8000eee:	f7ff ffa9 	bl	8000e44 <readData>
	if ((touches == 0) || (n >= 1))
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <getPoint+0x44>)
 8000ef4:	490e      	ldr	r1, [pc, #56]	; (8000f30 <getPoint+0x48>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <getPoint+0x18>
 8000efc:	2d00      	cmp	r5, #0
 8000efe:	d009      	beq.n	8000f14 <getPoint+0x2c>
void TS_POINT_clear(void) {
	coor.x = coor.y = coor.z = 0;
}

void TS_POINT_set(int16_t _x, int16_t _y, int16_t _z) {
	coor.x = _x;
 8000f00:	2300      	movs	r3, #0
 8000f02:	800b      	strh	r3, [r1, #0]
	coor.y = _y;
 8000f04:	804b      	strh	r3, [r1, #2]
	return coor;
 8000f06:	2206      	movs	r2, #6
 8000f08:	0020      	movs	r0, r4
	coor.z = _z;
 8000f0a:	808b      	strh	r3, [r1, #4]
	return coor;
 8000f0c:	f003 fdfa 	bl	8004b04 <memcpy>
}
 8000f10:	0020      	movs	r0, r4
 8000f12:	bd70      	pop	{r4, r5, r6, pc}
		TS_POINT_set(320 - touchY[n], touchX[n], 1);
 8000f14:	4b07      	ldr	r3, [pc, #28]	; (8000f34 <getPoint+0x4c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	5e9a      	ldrsh	r2, [r3, r2]
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <getPoint+0x50>)
	coor.y = _y;
 8000f1c:	804a      	strh	r2, [r1, #2]
		TS_POINT_set(320 - touchY[n], touchX[n], 1);
 8000f1e:	8818      	ldrh	r0, [r3, #0]
 8000f20:	23a0      	movs	r3, #160	; 0xa0
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	1a1b      	subs	r3, r3, r0
	coor.x = _x;
 8000f26:	800b      	strh	r3, [r1, #0]
	coor.z = _z;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e7ec      	b.n	8000f06 <getPoint+0x1e>
 8000f2c:	200000ca 	.word	0x200000ca
 8000f30:	200000bc 	.word	0x200000bc
 8000f34:	200000c2 	.word	0x200000c2
 8000f38:	200000c6 	.word	0x200000c6

08000f3c <Coordinate_Tx>:
		HAL_UART_Receive(&huart1, &rxData, 1, 10);
	}
	return rxData;
}

static void Coordinate_Tx(uint16_t x, uint16_t y){
 8000f3c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000f3e:	466b      	mov	r3, sp
	for(uint8_t i = 0 ; i < 2 ; i++){
		HAL_UART_Transmit(&huart1, (uint8_t*)&x, 1, 10);
 8000f40:	4e13      	ldr	r6, [pc, #76]	; (8000f90 <Coordinate_Tx+0x54>)
static void Coordinate_Tx(uint16_t x, uint16_t y){
 8000f42:	1d9c      	adds	r4, r3, #6
 8000f44:	ad01      	add	r5, sp, #4
 8000f46:	8029      	strh	r1, [r5, #0]
 8000f48:	80d8      	strh	r0, [r3, #6]
		HAL_UART_Transmit(&huart1, (uint8_t*)&x, 1, 10);
 8000f4a:	0021      	movs	r1, r4
 8000f4c:	0030      	movs	r0, r6
 8000f4e:	230a      	movs	r3, #10
 8000f50:	2201      	movs	r2, #1
 8000f52:	f003 fc30 	bl	80047b6 <HAL_UART_Transmit>
		x >>= 8;
 8000f56:	8823      	ldrh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)&x, 1, 10);
 8000f58:	0021      	movs	r1, r4
		x >>= 8;
 8000f5a:	0a1b      	lsrs	r3, r3, #8
		HAL_UART_Transmit(&huart1, (uint8_t*)&x, 1, 10);
 8000f5c:	0030      	movs	r0, r6
		x >>= 8;
 8000f5e:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)&x, 1, 10);
 8000f60:	2201      	movs	r2, #1
 8000f62:	230a      	movs	r3, #10
 8000f64:	f003 fc27 	bl	80047b6 <HAL_UART_Transmit>
		x >>= 8;
 8000f68:	8823      	ldrh	r3, [r4, #0]
	}
	for(uint8_t i = 0 ; i < 2 ; i++){
		HAL_UART_Transmit(&huart1, (uint8_t*)&y, 1, 10);
 8000f6a:	0029      	movs	r1, r5
		x >>= 8;
 8000f6c:	0a1b      	lsrs	r3, r3, #8
		HAL_UART_Transmit(&huart1, (uint8_t*)&y, 1, 10);
 8000f6e:	0030      	movs	r0, r6
		x >>= 8;
 8000f70:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)&y, 1, 10);
 8000f72:	2201      	movs	r2, #1
 8000f74:	230a      	movs	r3, #10
 8000f76:	f003 fc1e 	bl	80047b6 <HAL_UART_Transmit>
		y >>= 8;
 8000f7a:	882b      	ldrh	r3, [r5, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)&y, 1, 10);
 8000f7c:	0029      	movs	r1, r5
		y >>= 8;
 8000f7e:	0a1b      	lsrs	r3, r3, #8
 8000f80:	802b      	strh	r3, [r5, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)&y, 1, 10);
 8000f82:	0030      	movs	r0, r6
 8000f84:	230a      	movs	r3, #10
 8000f86:	2201      	movs	r2, #1
 8000f88:	f003 fc15 	bl	80047b6 <HAL_UART_Transmit>
	}
}
 8000f8c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	20000230 	.word	0x20000230

08000f94 <Test_Rx>:
static uint8_t Test_Rx(uint8_t num){
 8000f94:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000f96:	466b      	mov	r3, sp
 8000f98:	1ddd      	adds	r5, r3, #7
	rxData = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	4c0a      	ldr	r4, [pc, #40]	; (8000fc8 <Test_Rx+0x34>)
static uint8_t Test_Rx(uint8_t num){
 8000f9e:	7028      	strb	r0, [r5, #0]
	rxData = 0;
 8000fa0:	7023      	strb	r3, [r4, #0]
	while(rxData == 0) {
 8000fa2:	7820      	ldrb	r0, [r4, #0]
 8000fa4:	2800      	cmp	r0, #0
 8000fa6:	d000      	beq.n	8000faa <Test_Rx+0x16>
}
 8000fa8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
		HAL_UART_Transmit(&huart1, &num, 1, 10);
 8000faa:	4e08      	ldr	r6, [pc, #32]	; (8000fcc <Test_Rx+0x38>)
 8000fac:	0029      	movs	r1, r5
 8000fae:	230a      	movs	r3, #10
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	0030      	movs	r0, r6
 8000fb4:	f003 fbff 	bl	80047b6 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, &rxData, 1, 10);
 8000fb8:	230a      	movs	r3, #10
 8000fba:	2201      	movs	r2, #1
 8000fbc:	0021      	movs	r1, r4
 8000fbe:	0030      	movs	r0, r6
 8000fc0:	f003 fc60 	bl	8004884 <HAL_UART_Receive>
 8000fc4:	e7ed      	b.n	8000fa2 <Test_Rx+0xe>
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	200000cb 	.word	0x200000cb
 8000fcc:	20000230 	.word	0x20000230

08000fd0 <LCD_FillScreen>:
		}
	}
	else return;
}

void LCD_FillScreen(LCD_COLOR color){
 8000fd0:	b513      	push	{r0, r1, r4, lr}
 8000fd2:	466b      	mov	r3, sp
 8000fd4:	71d8      	strb	r0, [r3, #7]
	num = 3;
	if(Test_Rx(num)) {
 8000fd6:	2003      	movs	r0, #3
void LCD_FillScreen(LCD_COLOR color){
 8000fd8:	1ddc      	adds	r4, r3, #7
	if(Test_Rx(num)) {
 8000fda:	f7ff ffdb 	bl	8000f94 <Test_Rx>
 8000fde:	2800      	cmp	r0, #0
 8000fe0:	d005      	beq.n	8000fee <LCD_FillScreen+0x1e>
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 8000fe2:	230a      	movs	r3, #10
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	0021      	movs	r1, r4
 8000fe8:	4801      	ldr	r0, [pc, #4]	; (8000ff0 <LCD_FillScreen+0x20>)
 8000fea:	f003 fbe4 	bl	80047b6 <HAL_UART_Transmit>
	}
	else return;
}
 8000fee:	bd13      	pop	{r0, r1, r4, pc}
 8000ff0:	20000230 	.word	0x20000230

08000ff4 <LCD_DrawVLine>:
		HAL_UART_Transmit(&huart1, &color, 1, 10);
	}
	else return;
}

void LCD_DrawVLine(uint16_t x, uint16_t y, uint16_t height, LCD_COLOR color){
 8000ff4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ff6:	000f      	movs	r7, r1
 8000ff8:	4669      	mov	r1, sp
 8000ffa:	0005      	movs	r5, r0
	num = 7;
	if(Test_Rx(num)){
 8000ffc:	2007      	movs	r0, #7
void LCD_DrawVLine(uint16_t x, uint16_t y, uint16_t height, LCD_COLOR color){
 8000ffe:	1d8c      	adds	r4, r1, #6
 8001000:	80ca      	strh	r2, [r1, #6]
 8001002:	1d4e      	adds	r6, r1, #5
 8001004:	714b      	strb	r3, [r1, #5]
	if(Test_Rx(num)){
 8001006:	f7ff ffc5 	bl	8000f94 <Test_Rx>
 800100a:	2800      	cmp	r0, #0
 800100c:	d01c      	beq.n	8001048 <LCD_DrawVLine+0x54>
		Coordinate_Tx(x, y);
 800100e:	0028      	movs	r0, r5
 8001010:	0039      	movs	r1, r7
 8001012:	f7ff ff93 	bl	8000f3c <Coordinate_Tx>
		for(uint8_t i = 0 ; i < 2 ; i++){
			HAL_UART_Transmit(&huart1, (uint8_t*)&height, 1, 10);
 8001016:	4d0d      	ldr	r5, [pc, #52]	; (800104c <LCD_DrawVLine+0x58>)
 8001018:	230a      	movs	r3, #10
 800101a:	2201      	movs	r2, #1
 800101c:	0021      	movs	r1, r4
 800101e:	0028      	movs	r0, r5
 8001020:	f003 fbc9 	bl	80047b6 <HAL_UART_Transmit>
			height >>= 8;
 8001024:	8823      	ldrh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&height, 1, 10);
 8001026:	2201      	movs	r2, #1
			height >>= 8;
 8001028:	0a1b      	lsrs	r3, r3, #8
			HAL_UART_Transmit(&huart1, (uint8_t*)&height, 1, 10);
 800102a:	0021      	movs	r1, r4
			height >>= 8;
 800102c:	8023      	strh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&height, 1, 10);
 800102e:	0028      	movs	r0, r5
 8001030:	230a      	movs	r3, #10
 8001032:	f003 fbc0 	bl	80047b6 <HAL_UART_Transmit>
			height >>= 8;
 8001036:	8823      	ldrh	r3, [r4, #0]
		}
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 8001038:	2201      	movs	r2, #1
			height >>= 8;
 800103a:	0a1b      	lsrs	r3, r3, #8
 800103c:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 800103e:	0031      	movs	r1, r6
 8001040:	230a      	movs	r3, #10
 8001042:	0028      	movs	r0, r5
 8001044:	f003 fbb7 	bl	80047b6 <HAL_UART_Transmit>
	}
	else return;
}
 8001048:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	20000230 	.word	0x20000230

08001050 <LCD_DrawHollowCircle>:

void LCD_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, LCD_COLOR color){
 8001050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001052:	000f      	movs	r7, r1
 8001054:	4669      	mov	r1, sp
 8001056:	0005      	movs	r5, r0
	num = 8;
	if(Test_Rx(num)){
 8001058:	2008      	movs	r0, #8
void LCD_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, LCD_COLOR color){
 800105a:	1d8c      	adds	r4, r1, #6
 800105c:	80ca      	strh	r2, [r1, #6]
 800105e:	1d4e      	adds	r6, r1, #5
 8001060:	714b      	strb	r3, [r1, #5]
	if(Test_Rx(num)){
 8001062:	f7ff ff97 	bl	8000f94 <Test_Rx>
 8001066:	2800      	cmp	r0, #0
 8001068:	d01c      	beq.n	80010a4 <LCD_DrawHollowCircle+0x54>
		Coordinate_Tx(X, Y);
 800106a:	0028      	movs	r0, r5
 800106c:	0039      	movs	r1, r7
 800106e:	f7ff ff65 	bl	8000f3c <Coordinate_Tx>
		for(uint8_t i = 0 ; i < 2 ; i++){
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 8001072:	4d0d      	ldr	r5, [pc, #52]	; (80010a8 <LCD_DrawHollowCircle+0x58>)
 8001074:	230a      	movs	r3, #10
 8001076:	2201      	movs	r2, #1
 8001078:	0021      	movs	r1, r4
 800107a:	0028      	movs	r0, r5
 800107c:	f003 fb9b 	bl	80047b6 <HAL_UART_Transmit>
			radius >>= 8;
 8001080:	8823      	ldrh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 8001082:	2201      	movs	r2, #1
			radius >>= 8;
 8001084:	0a1b      	lsrs	r3, r3, #8
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 8001086:	0021      	movs	r1, r4
			radius >>= 8;
 8001088:	8023      	strh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 800108a:	0028      	movs	r0, r5
 800108c:	230a      	movs	r3, #10
 800108e:	f003 fb92 	bl	80047b6 <HAL_UART_Transmit>
			radius >>= 8;
 8001092:	8823      	ldrh	r3, [r4, #0]
		}
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 8001094:	2201      	movs	r2, #1
			radius >>= 8;
 8001096:	0a1b      	lsrs	r3, r3, #8
 8001098:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 800109a:	0031      	movs	r1, r6
 800109c:	230a      	movs	r3, #10
 800109e:	0028      	movs	r0, r5
 80010a0:	f003 fb89 	bl	80047b6 <HAL_UART_Transmit>
	}
	else return;
}
 80010a4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	20000230 	.word	0x20000230

080010ac <LCD_DrawFilledCircle>:

void LCD_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, LCD_COLOR color){
 80010ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010ae:	000f      	movs	r7, r1
 80010b0:	4669      	mov	r1, sp
 80010b2:	0005      	movs	r5, r0
	num = 9;
	if(Test_Rx(num)){
 80010b4:	2009      	movs	r0, #9
void LCD_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, LCD_COLOR color){
 80010b6:	1d8c      	adds	r4, r1, #6
 80010b8:	80ca      	strh	r2, [r1, #6]
 80010ba:	1d4e      	adds	r6, r1, #5
 80010bc:	714b      	strb	r3, [r1, #5]
	if(Test_Rx(num)){
 80010be:	f7ff ff69 	bl	8000f94 <Test_Rx>
 80010c2:	2800      	cmp	r0, #0
 80010c4:	d01c      	beq.n	8001100 <LCD_DrawFilledCircle+0x54>
		Coordinate_Tx(X, Y);
 80010c6:	0028      	movs	r0, r5
 80010c8:	0039      	movs	r1, r7
 80010ca:	f7ff ff37 	bl	8000f3c <Coordinate_Tx>
		for(uint8_t i = 0 ; i < 2 ; i++){
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 80010ce:	4d0d      	ldr	r5, [pc, #52]	; (8001104 <LCD_DrawFilledCircle+0x58>)
 80010d0:	230a      	movs	r3, #10
 80010d2:	2201      	movs	r2, #1
 80010d4:	0021      	movs	r1, r4
 80010d6:	0028      	movs	r0, r5
 80010d8:	f003 fb6d 	bl	80047b6 <HAL_UART_Transmit>
			radius >>= 8;
 80010dc:	8823      	ldrh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 80010de:	2201      	movs	r2, #1
			radius >>= 8;
 80010e0:	0a1b      	lsrs	r3, r3, #8
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 80010e2:	0021      	movs	r1, r4
			radius >>= 8;
 80010e4:	8023      	strh	r3, [r4, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&radius, 1, 10);
 80010e6:	0028      	movs	r0, r5
 80010e8:	230a      	movs	r3, #10
 80010ea:	f003 fb64 	bl	80047b6 <HAL_UART_Transmit>
			radius >>= 8;
 80010ee:	8823      	ldrh	r3, [r4, #0]
		}
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 80010f0:	2201      	movs	r2, #1
			radius >>= 8;
 80010f2:	0a1b      	lsrs	r3, r3, #8
 80010f4:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 80010f6:	0031      	movs	r1, r6
 80010f8:	230a      	movs	r3, #10
 80010fa:	0028      	movs	r0, r5
 80010fc:	f003 fb5b 	bl	80047b6 <HAL_UART_Transmit>
	}
	else return;
}
 8001100:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001102:	46c0      	nop			; (mov r8, r8)
 8001104:	20000230 	.word	0x20000230

08001108 <LCD_DrawFilledRectangleCoord>:
		HAL_UART_Transmit(&huart1, &color, 1, 10);
	}
	else return;
}

void LCD_DrawFilledRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, LCD_COLOR color){
 8001108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800110a:	0006      	movs	r6, r0
	num = 11;
	if(Test_Rx(num)){
 800110c:	200b      	movs	r0, #11
void LCD_DrawFilledRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, LCD_COLOR color){
 800110e:	000f      	movs	r7, r1
 8001110:	0014      	movs	r4, r2
 8001112:	001d      	movs	r5, r3
	if(Test_Rx(num)){
 8001114:	f7ff ff3e 	bl	8000f94 <Test_Rx>
 8001118:	2800      	cmp	r0, #0
 800111a:	d00d      	beq.n	8001138 <LCD_DrawFilledRectangleCoord+0x30>
		Coordinate_Tx(X0, Y0);
 800111c:	0039      	movs	r1, r7
 800111e:	0030      	movs	r0, r6
 8001120:	f7ff ff0c 	bl	8000f3c <Coordinate_Tx>
		Coordinate_Tx(X1, Y1);
 8001124:	0029      	movs	r1, r5
 8001126:	0020      	movs	r0, r4
 8001128:	f7ff ff08 	bl	8000f3c <Coordinate_Tx>
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 800112c:	230a      	movs	r3, #10
 800112e:	2201      	movs	r2, #1
 8001130:	4802      	ldr	r0, [pc, #8]	; (800113c <LCD_DrawFilledRectangleCoord+0x34>)
 8001132:	a906      	add	r1, sp, #24
 8001134:	f003 fb3f 	bl	80047b6 <HAL_UART_Transmit>
	}
	else return;
}
 8001138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	20000230 	.word	0x20000230

08001140 <LCD_DrawText>:
		HAL_UART_Transmit(&huart1, &bgcolor, 1, 10);
	}
	return;
}

void LCD_DrawText(const char* str, uint16_t X, uint16_t Y, LCD_COLOR color, LCD_COLOR bgcolor){
 8001140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001142:	b085      	sub	sp, #20
 8001144:	9202      	str	r2, [sp, #8]
 8001146:	aa02      	add	r2, sp, #8
 8001148:	0005      	movs	r5, r0
	num = 13;
	if(Test_Rx(num)){
 800114a:	200d      	movs	r0, #13
void LCD_DrawText(const char* str, uint16_t X, uint16_t Y, LCD_COLOR color, LCD_COLOR bgcolor){
 800114c:	1dd7      	adds	r7, r2, #7
 800114e:	9101      	str	r1, [sp, #4]
 8001150:	703b      	strb	r3, [r7, #0]
	if(Test_Rx(num)){
 8001152:	f7ff ff1f 	bl	8000f94 <Test_Rx>
 8001156:	2800      	cmp	r0, #0
 8001158:	d021      	beq.n	800119e <LCD_DrawText+0x5e>
		uint8_t len = strlen(str);
 800115a:	0028      	movs	r0, r5
 800115c:	f7fe ffd4 	bl	8000108 <strlen>
		for(uint8_t i = 0 ; i <= len ; i++)
 8001160:	2400      	movs	r4, #0
		uint8_t len = strlen(str);
 8001162:	b2c3      	uxtb	r3, r0
 8001164:	9300      	str	r3, [sp, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)&str[i], 1, 10);
 8001166:	4e0f      	ldr	r6, [pc, #60]	; (80011a4 <LCD_DrawText+0x64>)
 8001168:	230a      	movs	r3, #10
 800116a:	1929      	adds	r1, r5, r4
 800116c:	2201      	movs	r2, #1
 800116e:	0030      	movs	r0, r6
 8001170:	f003 fb21 	bl	80047b6 <HAL_UART_Transmit>
		for(uint8_t i = 0 ; i <= len ; i++)
 8001174:	3401      	adds	r4, #1
 8001176:	9b00      	ldr	r3, [sp, #0]
 8001178:	b2e4      	uxtb	r4, r4
 800117a:	42a3      	cmp	r3, r4
 800117c:	d2f3      	bcs.n	8001166 <LCD_DrawText+0x26>
		Coordinate_Tx(X, Y);
 800117e:	9902      	ldr	r1, [sp, #8]
 8001180:	9801      	ldr	r0, [sp, #4]
 8001182:	f7ff fedb 	bl	8000f3c <Coordinate_Tx>
		HAL_UART_Transmit(&huart1, &color, 1, 10);
 8001186:	230a      	movs	r3, #10
 8001188:	2201      	movs	r2, #1
 800118a:	0039      	movs	r1, r7
 800118c:	0030      	movs	r0, r6
 800118e:	f003 fb12 	bl	80047b6 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, &bgcolor, 1, 10);
 8001192:	230a      	movs	r3, #10
 8001194:	2201      	movs	r2, #1
 8001196:	0030      	movs	r0, r6
 8001198:	a90a      	add	r1, sp, #40	; 0x28
 800119a:	f003 fb0c 	bl	80047b6 <HAL_UART_Transmit>
	}
}
 800119e:	b005      	add	sp, #20
 80011a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	20000230 	.word	0x20000230

080011a8 <coor_check>:
__STATIC_INLINE void time_get(void){
	DS3231_get_date(&time.day, &time.month, &time.year);
	DS3231_get_time(&time.sec, &time.min, &time.hour);
}

__STATIC_INLINE uint8_t coor_check(uint16_t x0, uint16_t x1, uint16_t y0, uint16_t y1){
 80011a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	return ((curXY.x >= x0 * 15 && curXY.x <= x1 * 15) && (curXY.y >= y0 * 19 && curXY.y <= y1 * 19));
 80011aa:	250f      	movs	r5, #15
__STATIC_INLINE uint8_t coor_check(uint16_t x0, uint16_t x1, uint16_t y0, uint16_t y1){
 80011ac:	000e      	movs	r6, r1
	return ((curXY.x >= x0 * 15 && curXY.x <= x1 * 15) && (curXY.y >= y0 * 19 && curXY.y <= y1 * 19));
 80011ae:	4368      	muls	r0, r5
 80011b0:	490a      	ldr	r1, [pc, #40]	; (80011dc <coor_check+0x34>)
 80011b2:	2400      	movs	r4, #0
 80011b4:	5f0f      	ldrsh	r7, [r1, r4]
 80011b6:	2400      	movs	r4, #0
 80011b8:	4287      	cmp	r7, r0
 80011ba:	db0d      	blt.n	80011d8 <coor_check+0x30>
 80011bc:	4375      	muls	r5, r6
 80011be:	42af      	cmp	r7, r5
 80011c0:	dc0a      	bgt.n	80011d8 <coor_check+0x30>
 80011c2:	2502      	movs	r5, #2
 80011c4:	5f4d      	ldrsh	r5, [r1, r5]
 80011c6:	2113      	movs	r1, #19
 80011c8:	434a      	muls	r2, r1
 80011ca:	4295      	cmp	r5, r2
 80011cc:	db04      	blt.n	80011d8 <coor_check+0x30>
 80011ce:	2000      	movs	r0, #0
 80011d0:	4359      	muls	r1, r3
 80011d2:	0fec      	lsrs	r4, r5, #31
 80011d4:	42a9      	cmp	r1, r5
 80011d6:	4144      	adcs	r4, r0
 80011d8:	b2e0      	uxtb	r0, r4
}
 80011da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011dc:	200000d6 	.word	0x200000d6

080011e0 <reset_value>:

__STATIC_INLINE void LCD_Clear(LCD_COLOR color){
	LCD_FillScreen(color);
}

__STATIC_INLINE void reset_value(void){
 80011e0:	b510      	push	{r4, lr}
	backupM = modeF;
 80011e2:	4a09      	ldr	r2, [pc, #36]	; (8001208 <reset_value+0x28>)
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <reset_value+0x2c>)
 80011e6:	7811      	ldrb	r1, [r2, #0]
 80011e8:	7019      	strb	r1, [r3, #0]
	modeF = firF = buzM = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	4908      	ldr	r1, [pc, #32]	; (8001210 <reset_value+0x30>)
 80011ee:	7013      	strb	r3, [r2, #0]
 80011f0:	700b      	strb	r3, [r1, #0]
	curXY.x = curXY.y = 0;
 80011f2:	4a08      	ldr	r2, [pc, #32]	; (8001214 <reset_value+0x34>)
	modeF = firF = buzM = 0;
 80011f4:	4908      	ldr	r1, [pc, #32]	; (8001218 <reset_value+0x38>)
	curXY.x = curXY.y = 0;
 80011f6:	8053      	strh	r3, [r2, #2]
	modeF = firF = buzM = 0;
 80011f8:	700b      	strb	r3, [r1, #0]
	curXY.x = curXY.y = 0;
 80011fa:	8013      	strh	r3, [r2, #0]
	LCD_Clear(set_bcolor);
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <reset_value+0x3c>)
	LCD_FillScreen(color);
 80011fe:	7818      	ldrb	r0, [r3, #0]
 8001200:	f7ff fee6 	bl	8000fd0 <LCD_FillScreen>
}
 8001204:	bd10      	pop	{r4, pc}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	200002b8 	.word	0x200002b8
 800120c:	200000d1 	.word	0x200000d1
 8001210:	200000d4 	.word	0x200000d4
 8001214:	200000d6 	.word	0x200000d6
 8001218:	200000dd 	.word	0x200000dd
 800121c:	20000027 	.word	0x20000027

08001220 <time_get>:
__STATIC_INLINE void time_get(void){
 8001220:	b510      	push	{r4, lr}
	DS3231_get_date(&time.day, &time.month, &time.year);
 8001222:	4c06      	ldr	r4, [pc, #24]	; (800123c <time_get+0x1c>)
 8001224:	0022      	movs	r2, r4
 8001226:	1c61      	adds	r1, r4, #1
 8001228:	1ca0      	adds	r0, r4, #2
 800122a:	f7ff fd63 	bl	8000cf4 <DS3231_get_date>
	DS3231_get_time(&time.sec, &time.min, &time.hour);
 800122e:	1ce2      	adds	r2, r4, #3
 8001230:	1d21      	adds	r1, r4, #4
 8001232:	1d60      	adds	r0, r4, #5
 8001234:	f7ff fcc8 	bl	8000bc8 <DS3231_get_time>
}
 8001238:	bd10      	pop	{r4, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	20000029 	.word	0x20000029

08001240 <color_save>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void color_save(void){
 8001240:	b510      	push	{r4, lr}
	eepWrite(Background_Color_ADDR, set_bcolor);
 8001242:	4b08      	ldr	r3, [pc, #32]	; (8001264 <color_save+0x24>)
 8001244:	781c      	ldrb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Unlock();
 8001246:	f001 fecf 	bl	8002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>
	*(__IO uint8_t*)(DATA_EEPROM_BASE + addr) = data;
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <color_save+0x28>)
 800124c:	701c      	strb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Lock();
 800124e:	f001 fee3 	bl	8003018 <HAL_FLASHEx_DATAEEPROM_Lock>
	eepWrite(Text_Color_ADDR, set_tcolor);
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <color_save+0x2c>)
 8001254:	781c      	ldrb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Unlock();
 8001256:	f001 fec7 	bl	8002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>
	*(__IO uint8_t*)(DATA_EEPROM_BASE + addr) = data;
 800125a:	4b05      	ldr	r3, [pc, #20]	; (8001270 <color_save+0x30>)
 800125c:	701c      	strb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Lock();
 800125e:	f001 fedb 	bl	8003018 <HAL_FLASHEx_DATAEEPROM_Lock>
}
 8001262:	bd10      	pop	{r4, pc}
 8001264:	20000027 	.word	0x20000027
 8001268:	08080000 	.word	0x08080000
 800126c:	200002c1 	.word	0x200002c1
 8001270:	08080001 	.word	0x08080001

08001274 <color_read>:
	return *(__IO uint8_t*)(DATA_EEPROM_BASE + addr);
 8001274:	4b04      	ldr	r3, [pc, #16]	; (8001288 <color_read+0x14>)
 8001276:	781a      	ldrb	r2, [r3, #0]

void color_read(void){
	set_bcolor = eepRead(Background_Color_ADDR);
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <color_read+0x18>)
 800127a:	701a      	strb	r2, [r3, #0]
	return *(__IO uint8_t*)(DATA_EEPROM_BASE + addr);
 800127c:	4b04      	ldr	r3, [pc, #16]	; (8001290 <color_read+0x1c>)
 800127e:	781a      	ldrb	r2, [r3, #0]
	set_tcolor = eepRead(Text_Color_ADDR);
 8001280:	4b04      	ldr	r3, [pc, #16]	; (8001294 <color_read+0x20>)
 8001282:	701a      	strb	r2, [r3, #0]
}
 8001284:	4770      	bx	lr
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	08080000 	.word	0x08080000
 800128c:	20000027 	.word	0x20000027
 8001290:	08080001 	.word	0x08080001
 8001294:	200002c1 	.word	0x200002c1

08001298 <VP_save>:

void VP_save(void){
 8001298:	b510      	push	{r4, lr}
	eepWrite(Volume_ADDR, coor_volume);
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <VP_save+0x24>)
 800129c:	781c      	ldrb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Unlock();
 800129e:	f001 fea3 	bl	8002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>
	*(__IO uint8_t*)(DATA_EEPROM_BASE + addr) = data;
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <VP_save+0x28>)
 80012a4:	701c      	strb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Lock();
 80012a6:	f001 feb7 	bl	8003018 <HAL_FLASHEx_DATAEEPROM_Lock>
	eepWrite(Pitch_ADDR, coor_pitch);
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <VP_save+0x2c>)
 80012ac:	781c      	ldrb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Unlock();
 80012ae:	f001 fe9b 	bl	8002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>
	*(__IO uint8_t*)(DATA_EEPROM_BASE + addr) = data;
 80012b2:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <VP_save+0x30>)
 80012b4:	701c      	strb	r4, [r3, #0]
	HAL_FLASHEx_DATAEEPROM_Lock();
 80012b6:	f001 feaf 	bl	8003018 <HAL_FLASHEx_DATAEEPROM_Lock>
}
 80012ba:	bd10      	pop	{r4, pc}
 80012bc:	20000012 	.word	0x20000012
 80012c0:	08080002 	.word	0x08080002
 80012c4:	20000011 	.word	0x20000011
 80012c8:	08080003 	.word	0x08080003

080012cc <VP_read>:
	return *(__IO uint8_t*)(DATA_EEPROM_BASE + addr);
 80012cc:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <VP_read+0x14>)
 80012ce:	781a      	ldrb	r2, [r3, #0]

void VP_read(void){
	coor_volume = eepRead(Volume_ADDR);
 80012d0:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <VP_read+0x18>)
 80012d2:	701a      	strb	r2, [r3, #0]
	return *(__IO uint8_t*)(DATA_EEPROM_BASE + addr);
 80012d4:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <VP_read+0x1c>)
 80012d6:	781a      	ldrb	r2, [r3, #0]
	coor_pitch = eepRead(Pitch_ADDR);
 80012d8:	4b04      	ldr	r3, [pc, #16]	; (80012ec <VP_read+0x20>)
 80012da:	701a      	strb	r2, [r3, #0]
}
 80012dc:	4770      	bx	lr
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	08080002 	.word	0x08080002
 80012e4:	20000012 	.word	0x20000012
 80012e8:	08080003 	.word	0x08080003
 80012ec:	20000011 	.word	0x20000011

080012f0 <LCD_putsXY>:

void LCD_putsXY(uint16_t x, uint16_t y, char* str, LCD_COLOR color, LCD_COLOR bg_color){
 80012f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80012f2:	0014      	movs	r4, r2
 80012f4:	aa06      	add	r2, sp, #24
 80012f6:	7815      	ldrb	r5, [r2, #0]
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 80012f8:	2213      	movs	r2, #19
 80012fa:	434a      	muls	r2, r1
 80012fc:	210f      	movs	r1, #15
 80012fe:	4341      	muls	r1, r0
 8001300:	9500      	str	r5, [sp, #0]
 8001302:	0020      	movs	r0, r4
 8001304:	b292      	uxth	r2, r2
 8001306:	b289      	uxth	r1, r1
 8001308:	f7ff ff1a 	bl	8001140 <LCD_DrawText>
}
 800130c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
	...

08001310 <array_puts>:

void array_puts(POS* pos, char* title, char** arr, LCD_COLOR* color, LCD_COLOR* bg_color, uint8_t num){
 8001310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001312:	b087      	sub	sp, #28
 8001314:	001e      	movs	r6, r3
 8001316:	ab0c      	add	r3, sp, #48	; 0x30
 8001318:	cb80      	ldmia	r3!, {r7}
 800131a:	9203      	str	r2, [sp, #12]
 800131c:	781b      	ldrb	r3, [r3, #0]
	LCD_putsXY(0, 0, title, set_tcolor, set_bcolor);
 800131e:	4a11      	ldr	r2, [pc, #68]	; (8001364 <array_puts+0x54>)
void array_puts(POS* pos, char* title, char** arr, LCD_COLOR* color, LCD_COLOR* bg_color, uint8_t num){
 8001320:	9304      	str	r3, [sp, #16]
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001322:	7812      	ldrb	r2, [r2, #0]
	LCD_putsXY(0, 0, title, set_tcolor, set_bcolor);
 8001324:	4b10      	ldr	r3, [pc, #64]	; (8001368 <array_puts+0x58>)
void array_puts(POS* pos, char* title, char** arr, LCD_COLOR* color, LCD_COLOR* bg_color, uint8_t num){
 8001326:	0004      	movs	r4, r0
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	9200      	str	r2, [sp, #0]
 800132c:	2200      	movs	r2, #0
void array_puts(POS* pos, char* title, char** arr, LCD_COLOR* color, LCD_COLOR* bg_color, uint8_t num){
 800132e:	0008      	movs	r0, r1
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001330:	0011      	movs	r1, r2
 8001332:	f7ff ff05 	bl	8001140 <LCD_DrawText>
	for(uint8_t i = 0 ; i < num ; i++)
 8001336:	2500      	movs	r5, #0
 8001338:	9b04      	ldr	r3, [sp, #16]
 800133a:	429d      	cmp	r5, r3
 800133c:	d101      	bne.n	8001342 <array_puts+0x32>
		LCD_putsXY(pos[i].x, pos[i].y, arr[i], color[i], bg_color[i]);
}
 800133e:	b007      	add	sp, #28
 8001340:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LCD_putsXY(pos[i].x, pos[i].y, arr[i], color[i], bg_color[i]);
 8001342:	00aa      	lsls	r2, r5, #2
 8001344:	0011      	movs	r1, r2
 8001346:	8862      	ldrh	r2, [r4, #2]
 8001348:	5d73      	ldrb	r3, [r6, r5]
 800134a:	9205      	str	r2, [sp, #20]
 800134c:	5d7a      	ldrb	r2, [r7, r5]
 800134e:	8820      	ldrh	r0, [r4, #0]
 8001350:	9200      	str	r2, [sp, #0]
 8001352:	9a03      	ldr	r2, [sp, #12]
 8001354:	3501      	adds	r5, #1
 8001356:	5852      	ldr	r2, [r2, r1]
 8001358:	9905      	ldr	r1, [sp, #20]
 800135a:	f7ff ffc9 	bl	80012f0 <LCD_putsXY>
	for(uint8_t i = 0 ; i < num ; i++)
 800135e:	3404      	adds	r4, #4
 8001360:	e7ea      	b.n	8001338 <array_puts+0x28>
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	20000027 	.word	0x20000027
 8001368:	200002c1 	.word	0x200002c1

0800136c <time_setting>:

void time_setting(void){
 800136c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t sel = 0;
	TIME set_time = { 23, 6, 22, 0, 0, 0 };
 800136e:	2600      	movs	r6, #0
void time_setting(void){
 8001370:	b0bb      	sub	sp, #236	; 0xec

	POS pos[9] = {{5, 4}, {10, 4}, {14, 4}, {6, 5}, {10, 5}, {14, 5}, {7, 8}, {12, 8}, {17, 10}};
 8001372:	2224      	movs	r2, #36	; 0x24
 8001374:	49c9      	ldr	r1, [pc, #804]	; (800169c <time_setting+0x330>)
 8001376:	a80a      	add	r0, sp, #40	; 0x28
 8001378:	f003 fbc4 	bl	8004b04 <memcpy>
	char bf[6][20];

	LCD_Clear(set_bcolor);
 800137c:	4bc8      	ldr	r3, [pc, #800]	; (80016a0 <time_setting+0x334>)
	TIME set_time = { 23, 6, 22, 0, 0, 0 };
 800137e:	2716      	movs	r7, #22
	LCD_FillScreen(color);
 8001380:	7818      	ldrb	r0, [r3, #0]
 8001382:	f7ff fe25 	bl	8000fd0 <LCD_FillScreen>
	TIME set_time = { 23, 6, 22, 0, 0, 0 };
 8001386:	2306      	movs	r3, #6
	uint8_t sel = 0;
 8001388:	0035      	movs	r5, r6
	TIME set_time = { 23, 6, 22, 0, 0, 0 };
 800138a:	9302      	str	r3, [sp, #8]
 800138c:	3311      	adds	r3, #17
 800138e:	9605      	str	r6, [sp, #20]
 8001390:	9604      	str	r6, [sp, #16]
 8001392:	9303      	str	r3, [sp, #12]
	while(1){
		if(!firF){
 8001394:	4bc3      	ldr	r3, [pc, #780]	; (80016a4 <time_setting+0x338>)
 8001396:	781c      	ldrb	r4, [r3, #0]
 8001398:	2c00      	cmp	r4, #0
 800139a:	d100      	bne.n	800139e <time_setting+0x32>
 800139c:	e0cf      	b.n	800153e <time_setting+0x1d2>
					}
				}
				else txt_color[i] = set_tcolor;
			}
		}
		sprintf(bf[0], "Y:%04d", 2000 + set_time.year);
 800139e:	22fa      	movs	r2, #250	; 0xfa
 80013a0:	9b03      	ldr	r3, [sp, #12]
 80013a2:	00d2      	lsls	r2, r2, #3
 80013a4:	189a      	adds	r2, r3, r2
 80013a6:	49c0      	ldr	r1, [pc, #768]	; (80016a8 <time_setting+0x33c>)
 80013a8:	a81c      	add	r0, sp, #112	; 0x70
 80013aa:	f003 fbbd 	bl	8004b28 <siprintf>
		sprintf(bf[1], "M:%02d", set_time.month);
 80013ae:	9a02      	ldr	r2, [sp, #8]
 80013b0:	49be      	ldr	r1, [pc, #760]	; (80016ac <time_setting+0x340>)
 80013b2:	a821      	add	r0, sp, #132	; 0x84
 80013b4:	f003 fbb8 	bl	8004b28 <siprintf>
		if(set_time.day > lastDay[set_time.month - 1]) set_time.day = lastDay[set_time.month - 1];
 80013b8:	9a02      	ldr	r2, [sp, #8]
 80013ba:	4bbd      	ldr	r3, [pc, #756]	; (80016b0 <time_setting+0x344>)
 80013bc:	189b      	adds	r3, r3, r2
 80013be:	3b01      	subs	r3, #1
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	9306      	str	r3, [sp, #24]
 80013c4:	466b      	mov	r3, sp
 80013c6:	9a06      	ldr	r2, [sp, #24]
 80013c8:	7e1b      	ldrb	r3, [r3, #24]
 80013ca:	42ba      	cmp	r2, r7
 80013cc:	d900      	bls.n	80013d0 <time_setting+0x64>
 80013ce:	1c3b      	adds	r3, r7, #0
		sprintf(bf[3], "H:%02d", set_time.hour);
		sprintf(bf[4], "m:%02d", set_time.min);
		sprintf(bf[5], "S:%02d", set_time.sec);

		char* array[9] = { bf[0], bf[1], bf[2], bf[3], bf[4], bf[5], "UP", "DOWN", "OK!" };
		array_puts(pos, "", array, txt_color, back_color, 9);
 80013d0:	2409      	movs	r4, #9
 80013d2:	b2df      	uxtb	r7, r3
		sprintf(bf[2], "D:%02d", set_time.day);
 80013d4:	003a      	movs	r2, r7
 80013d6:	49b7      	ldr	r1, [pc, #732]	; (80016b4 <time_setting+0x348>)
 80013d8:	a826      	add	r0, sp, #152	; 0x98
 80013da:	f003 fba5 	bl	8004b28 <siprintf>
		sprintf(bf[3], "H:%02d", set_time.hour);
 80013de:	9a04      	ldr	r2, [sp, #16]
 80013e0:	49b5      	ldr	r1, [pc, #724]	; (80016b8 <time_setting+0x34c>)
 80013e2:	a82b      	add	r0, sp, #172	; 0xac
 80013e4:	f003 fba0 	bl	8004b28 <siprintf>
		sprintf(bf[4], "m:%02d", set_time.min);
 80013e8:	9a05      	ldr	r2, [sp, #20]
 80013ea:	49b4      	ldr	r1, [pc, #720]	; (80016bc <time_setting+0x350>)
 80013ec:	a830      	add	r0, sp, #192	; 0xc0
 80013ee:	f003 fb9b 	bl	8004b28 <siprintf>
		sprintf(bf[5], "S:%02d", set_time.sec);
 80013f2:	0032      	movs	r2, r6
 80013f4:	49b2      	ldr	r1, [pc, #712]	; (80016c0 <time_setting+0x354>)
 80013f6:	a835      	add	r0, sp, #212	; 0xd4
 80013f8:	f003 fb96 	bl	8004b28 <siprintf>
		char* array[9] = { bf[0], bf[1], bf[2], bf[3], bf[4], bf[5], "UP", "DOWN", "OK!" };
 80013fc:	ab1c      	add	r3, sp, #112	; 0x70
 80013fe:	9313      	str	r3, [sp, #76]	; 0x4c
 8001400:	ab21      	add	r3, sp, #132	; 0x84
 8001402:	9314      	str	r3, [sp, #80]	; 0x50
 8001404:	ab26      	add	r3, sp, #152	; 0x98
 8001406:	9315      	str	r3, [sp, #84]	; 0x54
 8001408:	ab2b      	add	r3, sp, #172	; 0xac
 800140a:	9316      	str	r3, [sp, #88]	; 0x58
 800140c:	ab30      	add	r3, sp, #192	; 0xc0
 800140e:	9317      	str	r3, [sp, #92]	; 0x5c
 8001410:	ab35      	add	r3, sp, #212	; 0xd4
 8001412:	9318      	str	r3, [sp, #96]	; 0x60
 8001414:	4bab      	ldr	r3, [pc, #684]	; (80016c4 <time_setting+0x358>)
		array_puts(pos, "", array, txt_color, back_color, 9);
 8001416:	49ac      	ldr	r1, [pc, #688]	; (80016c8 <time_setting+0x35c>)
		char* array[9] = { bf[0], bf[1], bf[2], bf[3], bf[4], bf[5], "UP", "DOWN", "OK!" };
 8001418:	9319      	str	r3, [sp, #100]	; 0x64
 800141a:	4bac      	ldr	r3, [pc, #688]	; (80016cc <time_setting+0x360>)
		array_puts(pos, "", array, txt_color, back_color, 9);
 800141c:	aa13      	add	r2, sp, #76	; 0x4c
		char* array[9] = { bf[0], bf[1], bf[2], bf[3], bf[4], bf[5], "UP", "DOWN", "OK!" };
 800141e:	931a      	str	r3, [sp, #104]	; 0x68
 8001420:	4bab      	ldr	r3, [pc, #684]	; (80016d0 <time_setting+0x364>)
		array_puts(pos, "", array, txt_color, back_color, 9);
 8001422:	a80a      	add	r0, sp, #40	; 0x28
		char* array[9] = { bf[0], bf[1], bf[2], bf[3], bf[4], bf[5], "UP", "DOWN", "OK!" };
 8001424:	931b      	str	r3, [sp, #108]	; 0x6c
		array_puts(pos, "", array, txt_color, back_color, 9);
 8001426:	4bab      	ldr	r3, [pc, #684]	; (80016d4 <time_setting+0x368>)
 8001428:	9401      	str	r4, [sp, #4]
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	4baa      	ldr	r3, [pc, #680]	; (80016d8 <time_setting+0x36c>)
 800142e:	f7ff ff6f 	bl	8001310 <array_puts>
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001432:	4a9b      	ldr	r2, [pc, #620]	; (80016a0 <time_setting+0x334>)
		LCD_putsXY(6, 1, "< Time Setting >", set_tcolor, set_bcolor);
 8001434:	4ba9      	ldr	r3, [pc, #676]	; (80016dc <time_setting+0x370>)
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001436:	7812      	ldrb	r2, [r2, #0]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	215a      	movs	r1, #90	; 0x5a
 800143c:	48a8      	ldr	r0, [pc, #672]	; (80016e0 <time_setting+0x374>)
 800143e:	9200      	str	r2, [sp, #0]
 8001440:	2213      	movs	r2, #19
 8001442:	f7ff fe7d 	bl	8001140 <LCD_DrawText>

		if(touched()){
 8001446:	f7ff fd47 	bl	8000ed8 <touched>
 800144a:	2800      	cmp	r0, #0
 800144c:	d0a2      	beq.n	8001394 <time_setting+0x28>
			firF = 0;
 800144e:	2200      	movs	r2, #0
 8001450:	4b94      	ldr	r3, [pc, #592]	; (80016a4 <time_setting+0x338>)
			if(coor_check(17, 17 + strlen("OK!"), 10, 11)) break;
 8001452:	2114      	movs	r1, #20
			firF = 0;
 8001454:	701a      	strb	r2, [r3, #0]
			if(coor_check(17, 17 + strlen("OK!"), 10, 11)) break;
 8001456:	2011      	movs	r0, #17
 8001458:	230b      	movs	r3, #11
 800145a:	320a      	adds	r2, #10
 800145c:	f7ff fea4 	bl	80011a8 <coor_check>
 8001460:	9007      	str	r0, [sp, #28]
 8001462:	2800      	cmp	r0, #0
 8001464:	d000      	beq.n	8001468 <time_setting+0xfc>
 8001466:	e141      	b.n	80016ec <time_setting+0x380>
			else if(coor_check(5, 5 + strlen(bf[0]), 4, 5)) sel = 0;
 8001468:	a81c      	add	r0, sp, #112	; 0x70
 800146a:	f7fe fe4d 	bl	8000108 <strlen>
 800146e:	2305      	movs	r3, #5
 8001470:	3005      	adds	r0, #5
 8001472:	b281      	uxth	r1, r0
 8001474:	2204      	movs	r2, #4
 8001476:	0018      	movs	r0, r3
 8001478:	f7ff fe96 	bl	80011a8 <coor_check>
 800147c:	2800      	cmp	r0, #0
 800147e:	d000      	beq.n	8001482 <time_setting+0x116>
 8001480:	e100      	b.n	8001684 <time_setting+0x318>
			else if(coor_check(10, 10 + strlen(bf[1]), 4, 5)) sel = 1;
 8001482:	a821      	add	r0, sp, #132	; 0x84
 8001484:	f7fe fe40 	bl	8000108 <strlen>
 8001488:	300a      	adds	r0, #10
 800148a:	b281      	uxth	r1, r0
 800148c:	2305      	movs	r3, #5
 800148e:	2204      	movs	r2, #4
 8001490:	200a      	movs	r0, #10
 8001492:	f7ff fe89 	bl	80011a8 <coor_check>
 8001496:	2800      	cmp	r0, #0
 8001498:	d000      	beq.n	800149c <time_setting+0x130>
 800149a:	e0f5      	b.n	8001688 <time_setting+0x31c>
			else if(coor_check(14, 14 + strlen(bf[2]), 4, 5)) sel = 2;
 800149c:	a826      	add	r0, sp, #152	; 0x98
 800149e:	f7fe fe33 	bl	8000108 <strlen>
 80014a2:	300e      	adds	r0, #14
 80014a4:	b281      	uxth	r1, r0
 80014a6:	2305      	movs	r3, #5
 80014a8:	2204      	movs	r2, #4
 80014aa:	200e      	movs	r0, #14
 80014ac:	f7ff fe7c 	bl	80011a8 <coor_check>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d000      	beq.n	80014b6 <time_setting+0x14a>
 80014b4:	e0ea      	b.n	800168c <time_setting+0x320>
			else if(coor_check(6, 7 + strlen(bf[3]), 5, 6)) sel = 3;
 80014b6:	a82b      	add	r0, sp, #172	; 0xac
 80014b8:	f7fe fe26 	bl	8000108 <strlen>
 80014bc:	2306      	movs	r3, #6
 80014be:	3007      	adds	r0, #7
 80014c0:	b281      	uxth	r1, r0
 80014c2:	2205      	movs	r2, #5
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff fe6f 	bl	80011a8 <coor_check>
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d000      	beq.n	80014d0 <time_setting+0x164>
 80014ce:	e0df      	b.n	8001690 <time_setting+0x324>
			else if(coor_check(10, 10 + strlen(bf[4]), 5, 6)) sel = 4;
 80014d0:	a830      	add	r0, sp, #192	; 0xc0
 80014d2:	f7fe fe19 	bl	8000108 <strlen>
 80014d6:	300a      	adds	r0, #10
 80014d8:	b281      	uxth	r1, r0
 80014da:	2306      	movs	r3, #6
 80014dc:	2205      	movs	r2, #5
 80014de:	200a      	movs	r0, #10
 80014e0:	f7ff fe62 	bl	80011a8 <coor_check>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d000      	beq.n	80014ea <time_setting+0x17e>
 80014e8:	e0d4      	b.n	8001694 <time_setting+0x328>
			else if(coor_check(14, 14 + strlen(bf[5]), 5, 6)) sel = 5;
 80014ea:	a835      	add	r0, sp, #212	; 0xd4
 80014ec:	f7fe fe0c 	bl	8000108 <strlen>
 80014f0:	300e      	adds	r0, #14
 80014f2:	b281      	uxth	r1, r0
 80014f4:	2306      	movs	r3, #6
 80014f6:	2205      	movs	r2, #5
 80014f8:	200e      	movs	r0, #14
 80014fa:	f7ff fe55 	bl	80011a8 <coor_check>
 80014fe:	2800      	cmp	r0, #0
 8001500:	d000      	beq.n	8001504 <time_setting+0x198>
 8001502:	e0c9      	b.n	8001698 <time_setting+0x32c>
			else{
				static uint32_t frev_tick;
				uint32_t now_tick = HAL_GetTick();
 8001504:	f001 f994 	bl	8002830 <HAL_GetTick>
				if(now_tick - frev_tick > 500){
 8001508:	21fa      	movs	r1, #250	; 0xfa
 800150a:	4a76      	ldr	r2, [pc, #472]	; (80016e4 <time_setting+0x378>)
 800150c:	0049      	lsls	r1, r1, #1
 800150e:	6813      	ldr	r3, [r2, #0]
 8001510:	1ac3      	subs	r3, r0, r3
 8001512:	428b      	cmp	r3, r1
 8001514:	d800      	bhi.n	8001518 <time_setting+0x1ac>
 8001516:	e73d      	b.n	8001394 <time_setting+0x28>
					frev_tick = now_tick;
 8001518:	6010      	str	r0, [r2, #0]
					if(coor_check(7, 7 + strlen("UP"), 7, 9)){
 800151a:	2207      	movs	r2, #7
 800151c:	0023      	movs	r3, r4
 800151e:	0021      	movs	r1, r4
 8001520:	0010      	movs	r0, r2
 8001522:	f7ff fe41 	bl	80011a8 <coor_check>
 8001526:	2800      	cmp	r0, #0
 8001528:	d076      	beq.n	8001618 <time_setting+0x2ac>
						if(sel == 0 && set_time.year < 99) set_time.year++;
 800152a:	2d00      	cmp	r5, #0
 800152c:	d146      	bne.n	80015bc <time_setting+0x250>
 800152e:	9b03      	ldr	r3, [sp, #12]
 8001530:	2b62      	cmp	r3, #98	; 0x62
 8001532:	d900      	bls.n	8001536 <time_setting+0x1ca>
 8001534:	e72e      	b.n	8001394 <time_setting+0x28>
 8001536:	3301      	adds	r3, #1
						else if(sel == 3 && set_time.hour < 23) set_time.hour++;
						else if(sel == 4 && set_time.min < 59) set_time.min++;
						else if(sel == 5 && set_time.sec < 59) set_time.sec++;
					}
					else if(coor_check(12, 12 + strlen("DOWN"), 7, 9)){
						if(sel == 0 && set_time.year > 0) set_time.year--;
 8001538:	b2db      	uxtb	r3, r3
 800153a:	9303      	str	r3, [sp, #12]
 800153c:	e72a      	b.n	8001394 <time_setting+0x28>
			firF = 1;
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
			curXY.x = curXY.y = 0;
 8001542:	4b69      	ldr	r3, [pc, #420]	; (80016e8 <time_setting+0x37c>)
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001544:	4a56      	ldr	r2, [pc, #344]	; (80016a0 <time_setting+0x334>)
			curXY.x = curXY.y = 0;
 8001546:	801c      	strh	r4, [r3, #0]
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001548:	7812      	ldrb	r2, [r2, #0]
			curXY.x = curXY.y = 0;
 800154a:	805c      	strh	r4, [r3, #2]
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 800154c:	4b63      	ldr	r3, [pc, #396]	; (80016dc <time_setting+0x370>)
 800154e:	215a      	movs	r1, #90	; 0x5a
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	4863      	ldr	r0, [pc, #396]	; (80016e0 <time_setting+0x374>)
 8001554:	9200      	str	r2, [sp, #0]
 8001556:	2213      	movs	r2, #19
 8001558:	f7ff fdf2 	bl	8001140 <LCD_DrawText>
				back_color[i] = set_bcolor;
 800155c:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <time_setting+0x334>)
						txt_color[i] = (set_tcolor + 1) % 7;
 800155e:	2107      	movs	r1, #7
				back_color[i] = set_bcolor;
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	9306      	str	r3, [sp, #24]
				else txt_color[i] = set_tcolor;
 8001564:	4b5d      	ldr	r3, [pc, #372]	; (80016dc <time_setting+0x370>)
 8001566:	781b      	ldrb	r3, [r3, #0]
						txt_color[i] = (set_tcolor + 1) % 7;
 8001568:	1c58      	adds	r0, r3, #1
				else txt_color[i] = set_tcolor;
 800156a:	9307      	str	r3, [sp, #28]
						txt_color[i] = (set_tcolor + 1) % 7;
 800156c:	f7fe ff58 	bl	8000420 <__aeabi_idivmod>
 8001570:	b2cb      	uxtb	r3, r1
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 8001572:	1c48      	adds	r0, r1, #1
 8001574:	2107      	movs	r1, #7
						txt_color[i] = (set_tcolor + 1) % 7;
 8001576:	9308      	str	r3, [sp, #32]
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 8001578:	f7fe ff52 	bl	8000420 <__aeabi_idivmod>
				back_color[i] = set_bcolor;
 800157c:	2209      	movs	r2, #9
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 800157e:	b2cb      	uxtb	r3, r1
				back_color[i] = set_bcolor;
 8001580:	4854      	ldr	r0, [pc, #336]	; (80016d4 <time_setting+0x368>)
 8001582:	9906      	ldr	r1, [sp, #24]
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 8001584:	9309      	str	r3, [sp, #36]	; 0x24
				back_color[i] = set_bcolor;
 8001586:	f003 fac6 	bl	8004b16 <memset>
 800158a:	4b53      	ldr	r3, [pc, #332]	; (80016d8 <time_setting+0x36c>)
					if(set_tcolor == white && set_bcolor == black) txt_color[i] = blue;
 800158c:	9a07      	ldr	r2, [sp, #28]
				if(sel == i) {
 800158e:	42a5      	cmp	r5, r4
 8001590:	d105      	bne.n	800159e <time_setting+0x232>
					if(set_tcolor == white && set_bcolor == black) txt_color[i] = blue;
 8001592:	2a05      	cmp	r2, #5
 8001594:	d10a      	bne.n	80015ac <time_setting+0x240>
 8001596:	9a06      	ldr	r2, [sp, #24]
 8001598:	2a00      	cmp	r2, #0
 800159a:	d107      	bne.n	80015ac <time_setting+0x240>
 800159c:	3201      	adds	r2, #1
			for(uint8_t i = 0 ; i < 9 ; i++){
 800159e:	3401      	adds	r4, #1
 80015a0:	b2e4      	uxtb	r4, r4
				else txt_color[i] = set_tcolor;
 80015a2:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0 ; i < 9 ; i++){
 80015a4:	3301      	adds	r3, #1
 80015a6:	2c09      	cmp	r4, #9
 80015a8:	d1f0      	bne.n	800158c <time_setting+0x220>
 80015aa:	e6f8      	b.n	800139e <time_setting+0x32>
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 80015ac:	9a06      	ldr	r2, [sp, #24]
 80015ae:	9908      	ldr	r1, [sp, #32]
 80015b0:	428a      	cmp	r2, r1
 80015b2:	d001      	beq.n	80015b8 <time_setting+0x24c>
						txt_color[i] = (set_tcolor + 1) % 7;
 80015b4:	000a      	movs	r2, r1
 80015b6:	e7f2      	b.n	800159e <time_setting+0x232>
						if(txt_color[i] == set_bcolor) txt_color[i] = (set_bcolor + 1) % 7;
 80015b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80015ba:	e7f0      	b.n	800159e <time_setting+0x232>
						else if(sel == 1 && set_time.month < 12) set_time.month++;
 80015bc:	2d01      	cmp	r5, #1
 80015be:	d107      	bne.n	80015d0 <time_setting+0x264>
 80015c0:	9b02      	ldr	r3, [sp, #8]
 80015c2:	2b0b      	cmp	r3, #11
 80015c4:	d900      	bls.n	80015c8 <time_setting+0x25c>
 80015c6:	e6e5      	b.n	8001394 <time_setting+0x28>
 80015c8:	3301      	adds	r3, #1
						else if(sel == 1 && set_time.month > 1) set_time.month--;
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	e6e1      	b.n	8001394 <time_setting+0x28>
						else if(sel == 2 && set_time.day < lastDay[set_time.month - 1]) set_time.day++;
 80015d0:	2d02      	cmp	r5, #2
 80015d2:	d106      	bne.n	80015e2 <time_setting+0x276>
 80015d4:	9b06      	ldr	r3, [sp, #24]
 80015d6:	42bb      	cmp	r3, r7
 80015d8:	d800      	bhi.n	80015dc <time_setting+0x270>
 80015da:	e6db      	b.n	8001394 <time_setting+0x28>
 80015dc:	3701      	adds	r7, #1
						else if(sel == 2 && set_time.day > 1) set_time.day--;
 80015de:	b2ff      	uxtb	r7, r7
 80015e0:	e6d8      	b.n	8001394 <time_setting+0x28>
						else if(sel == 3 && set_time.hour < 23) set_time.hour++;
 80015e2:	2d03      	cmp	r5, #3
 80015e4:	d107      	bne.n	80015f6 <time_setting+0x28a>
 80015e6:	9b04      	ldr	r3, [sp, #16]
 80015e8:	2b16      	cmp	r3, #22
 80015ea:	d900      	bls.n	80015ee <time_setting+0x282>
 80015ec:	e6d2      	b.n	8001394 <time_setting+0x28>
 80015ee:	3301      	adds	r3, #1
						else if(sel == 3 && set_time.hour > 0) set_time.hour--;
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	9304      	str	r3, [sp, #16]
 80015f4:	e6ce      	b.n	8001394 <time_setting+0x28>
						else if(sel == 4 && set_time.min < 59) set_time.min++;
 80015f6:	2d04      	cmp	r5, #4
 80015f8:	d107      	bne.n	800160a <time_setting+0x29e>
 80015fa:	9b05      	ldr	r3, [sp, #20]
 80015fc:	2b3a      	cmp	r3, #58	; 0x3a
 80015fe:	d900      	bls.n	8001602 <time_setting+0x296>
 8001600:	e6c8      	b.n	8001394 <time_setting+0x28>
 8001602:	3301      	adds	r3, #1
						else if(sel == 4 && set_time.min > 0) set_time.min--;
 8001604:	b2db      	uxtb	r3, r3
 8001606:	9305      	str	r3, [sp, #20]
 8001608:	e6c4      	b.n	8001394 <time_setting+0x28>
						else if(sel == 5 && set_time.sec < 59) set_time.sec++;
 800160a:	2505      	movs	r5, #5
 800160c:	2e3a      	cmp	r6, #58	; 0x3a
 800160e:	d900      	bls.n	8001612 <time_setting+0x2a6>
 8001610:	e6c0      	b.n	8001394 <time_setting+0x28>
 8001612:	3601      	adds	r6, #1
						else if(sel == 5 && set_time.sec > 0) set_time.sec--;
 8001614:	b2f6      	uxtb	r6, r6
 8001616:	e6bd      	b.n	8001394 <time_setting+0x28>
					else if(coor_check(12, 12 + strlen("DOWN"), 7, 9)){
 8001618:	2309      	movs	r3, #9
 800161a:	2207      	movs	r2, #7
 800161c:	2110      	movs	r1, #16
 800161e:	200c      	movs	r0, #12
 8001620:	f7ff fdc2 	bl	80011a8 <coor_check>
 8001624:	2800      	cmp	r0, #0
 8001626:	d100      	bne.n	800162a <time_setting+0x2be>
 8001628:	e6b4      	b.n	8001394 <time_setting+0x28>
						if(sel == 0 && set_time.year > 0) set_time.year--;
 800162a:	2d00      	cmp	r5, #0
 800162c:	d105      	bne.n	800163a <time_setting+0x2ce>
 800162e:	9b03      	ldr	r3, [sp, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d100      	bne.n	8001636 <time_setting+0x2ca>
 8001634:	e6ae      	b.n	8001394 <time_setting+0x28>
 8001636:	3b01      	subs	r3, #1
 8001638:	e77e      	b.n	8001538 <time_setting+0x1cc>
						else if(sel == 1 && set_time.month > 1) set_time.month--;
 800163a:	2d01      	cmp	r5, #1
 800163c:	d105      	bne.n	800164a <time_setting+0x2de>
 800163e:	9b02      	ldr	r3, [sp, #8]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d100      	bne.n	8001646 <time_setting+0x2da>
 8001644:	e6a6      	b.n	8001394 <time_setting+0x28>
 8001646:	3b01      	subs	r3, #1
 8001648:	e7bf      	b.n	80015ca <time_setting+0x25e>
						else if(sel == 2 && set_time.day > 1) set_time.day--;
 800164a:	2d02      	cmp	r5, #2
 800164c:	d104      	bne.n	8001658 <time_setting+0x2ec>
 800164e:	2f01      	cmp	r7, #1
 8001650:	d800      	bhi.n	8001654 <time_setting+0x2e8>
 8001652:	e69f      	b.n	8001394 <time_setting+0x28>
 8001654:	3f01      	subs	r7, #1
 8001656:	e7c2      	b.n	80015de <time_setting+0x272>
						else if(sel == 3 && set_time.hour > 0) set_time.hour--;
 8001658:	2d03      	cmp	r5, #3
 800165a:	d105      	bne.n	8001668 <time_setting+0x2fc>
 800165c:	9b04      	ldr	r3, [sp, #16]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d100      	bne.n	8001664 <time_setting+0x2f8>
 8001662:	e697      	b.n	8001394 <time_setting+0x28>
 8001664:	3b01      	subs	r3, #1
 8001666:	e7c3      	b.n	80015f0 <time_setting+0x284>
						else if(sel == 4 && set_time.min > 0) set_time.min--;
 8001668:	2d04      	cmp	r5, #4
 800166a:	d105      	bne.n	8001678 <time_setting+0x30c>
 800166c:	9b05      	ldr	r3, [sp, #20]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d100      	bne.n	8001674 <time_setting+0x308>
 8001672:	e68f      	b.n	8001394 <time_setting+0x28>
 8001674:	3b01      	subs	r3, #1
 8001676:	e7c5      	b.n	8001604 <time_setting+0x298>
						else if(sel == 5 && set_time.sec > 0) set_time.sec--;
 8001678:	2505      	movs	r5, #5
 800167a:	2e00      	cmp	r6, #0
 800167c:	d100      	bne.n	8001680 <time_setting+0x314>
 800167e:	e689      	b.n	8001394 <time_setting+0x28>
 8001680:	3e01      	subs	r6, #1
 8001682:	e7c7      	b.n	8001614 <time_setting+0x2a8>
			else if(coor_check(5, 5 + strlen(bf[0]), 4, 5)) sel = 0;
 8001684:	9d07      	ldr	r5, [sp, #28]
 8001686:	e685      	b.n	8001394 <time_setting+0x28>
			else if(coor_check(10, 10 + strlen(bf[1]), 4, 5)) sel = 1;
 8001688:	2501      	movs	r5, #1
 800168a:	e683      	b.n	8001394 <time_setting+0x28>
			else if(coor_check(14, 14 + strlen(bf[2]), 4, 5)) sel = 2;
 800168c:	2502      	movs	r5, #2
 800168e:	e681      	b.n	8001394 <time_setting+0x28>
			else if(coor_check(6, 7 + strlen(bf[3]), 5, 6)) sel = 3;
 8001690:	2503      	movs	r5, #3
 8001692:	e67f      	b.n	8001394 <time_setting+0x28>
			else if(coor_check(10, 10 + strlen(bf[4]), 5, 6)) sel = 4;
 8001694:	2504      	movs	r5, #4
 8001696:	e67d      	b.n	8001394 <time_setting+0x28>
			else if(coor_check(14, 14 + strlen(bf[5]), 5, 6)) sel = 5;
 8001698:	2505      	movs	r5, #5
	while(1){
 800169a:	e67b      	b.n	8001394 <time_setting+0x28>
 800169c:	08005400 	.word	0x08005400
 80016a0:	20000027 	.word	0x20000027
 80016a4:	200000dd 	.word	0x200000dd
 80016a8:	080054b4 	.word	0x080054b4
 80016ac:	080054bb 	.word	0x080054bb
 80016b0:	08005631 	.word	0x08005631
 80016b4:	080054c2 	.word	0x080054c2
 80016b8:	080054c9 	.word	0x080054c9
 80016bc:	080054d0 	.word	0x080054d0
 80016c0:	080054d7 	.word	0x080054d7
 80016c4:	080054de 	.word	0x080054de
 80016c8:	0800555f 	.word	0x0800555f
 80016cc:	080054e1 	.word	0x080054e1
 80016d0:	080054e6 	.word	0x080054e6
 80016d4:	20000000 	.word	0x20000000
 80016d8:	200002c8 	.word	0x200002c8
 80016dc:	200002c1 	.word	0x200002c1
 80016e0:	080054ea 	.word	0x080054ea
 80016e4:	200000e4 	.word	0x200000e4
 80016e8:	200000d6 	.word	0x200000d6
					}
				}
			}
		}
	}
	buzM = 1;
 80016ec:	2201      	movs	r2, #1
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <time_setting+0x3bc>)
	time = set_time;
 80016f0:	4c0e      	ldr	r4, [pc, #56]	; (800172c <time_setting+0x3c0>)
	buzM = 1;
 80016f2:	701a      	strb	r2, [r3, #0]
	time = set_time;
 80016f4:	9b03      	ldr	r3, [sp, #12]
	DS3231_set_date(time.day, time.month, time.year);
 80016f6:	0038      	movs	r0, r7
	time = set_time;
 80016f8:	7023      	strb	r3, [r4, #0]
 80016fa:	9b02      	ldr	r3, [sp, #8]
	DS3231_set_date(time.day, time.month, time.year);
 80016fc:	9a03      	ldr	r2, [sp, #12]
	time = set_time;
 80016fe:	7063      	strb	r3, [r4, #1]
 8001700:	9b04      	ldr	r3, [sp, #16]
	DS3231_set_date(time.day, time.month, time.year);
 8001702:	9902      	ldr	r1, [sp, #8]
	time = set_time;
 8001704:	70e3      	strb	r3, [r4, #3]
 8001706:	9b05      	ldr	r3, [sp, #20]
 8001708:	70a7      	strb	r7, [r4, #2]
 800170a:	7123      	strb	r3, [r4, #4]
 800170c:	7166      	strb	r6, [r4, #5]
	DS3231_set_date(time.day, time.month, time.year);
 800170e:	f7ff fab9 	bl	8000c84 <DS3231_set_date>
	DS3231_set_time(time.sec, time.min, time.hour);
 8001712:	78e2      	ldrb	r2, [r4, #3]
 8001714:	7921      	ldrb	r1, [r4, #4]
 8001716:	7960      	ldrb	r0, [r4, #5]
 8001718:	f7ff fa1e 	bl	8000b58 <DS3231_set_time>
	LCD_FillScreen(color);
 800171c:	4b04      	ldr	r3, [pc, #16]	; (8001730 <time_setting+0x3c4>)
 800171e:	7818      	ldrb	r0, [r3, #0]
 8001720:	f7ff fc56 	bl	8000fd0 <LCD_FillScreen>
	firF = 0;
	time_set();
	LCD_Clear(set_bcolor);
}
 8001724:	b03b      	add	sp, #236	; 0xec
 8001726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001728:	200000d4 	.word	0x200000d4
 800172c:	20000029 	.word	0x20000029
 8001730:	20000027 	.word	0x20000027

08001734 <main_screen>:
	LCD_putsXY(7, 6, "Audio Interface", set_tcolor, set_bcolor);
	HAL_Delay(2000);
	time_setting();
}

void main_screen(void){
 8001734:	b570      	push	{r4, r5, r6, lr}
	if(!firF){
 8001736:	4d49      	ldr	r5, [pc, #292]	; (800185c <main_screen+0x128>)
 8001738:	4c49      	ldr	r4, [pc, #292]	; (8001860 <main_screen+0x12c>)
 800173a:	782b      	ldrb	r3, [r5, #0]
void main_screen(void){
 800173c:	b096      	sub	sp, #88	; 0x58
	if(!firF){
 800173e:	2b00      	cmp	r3, #0
 8001740:	d110      	bne.n	8001764 <main_screen+0x30>
		firF = 1;
 8001742:	2201      	movs	r2, #1
		curXY.x = curXY.y = 0;
 8001744:	8063      	strh	r3, [r4, #2]
 8001746:	8023      	strh	r3, [r4, #0]

		for(uint8_t i = 0 ; i < 17 ; i++){
			txt_color[i] = set_tcolor;
			back_color[i] = set_bcolor;
 8001748:	4b46      	ldr	r3, [pc, #280]	; (8001864 <main_screen+0x130>)
		firF = 1;
 800174a:	702a      	strb	r2, [r5, #0]
			back_color[i] = set_bcolor;
 800174c:	781e      	ldrb	r6, [r3, #0]
			txt_color[i] = set_tcolor;
 800174e:	4b46      	ldr	r3, [pc, #280]	; (8001868 <main_screen+0x134>)
 8001750:	3210      	adds	r2, #16
 8001752:	7819      	ldrb	r1, [r3, #0]
 8001754:	4845      	ldr	r0, [pc, #276]	; (800186c <main_screen+0x138>)
 8001756:	f003 f9de 	bl	8004b16 <memset>
			back_color[i] = set_bcolor;
 800175a:	2211      	movs	r2, #17
 800175c:	0031      	movs	r1, r6
 800175e:	4844      	ldr	r0, [pc, #272]	; (8001870 <main_screen+0x13c>)
 8001760:	f003 f9d9 	bl	8004b16 <memset>
		}
	}
	time_get();
 8001764:	f7ff fd5c 	bl	8001220 <time_get>
	char bf[40];
	POS pos[4] = {{0, 1}, {2, 4}, {2, 7}, {15, 1}};
 8001768:	4942      	ldr	r1, [pc, #264]	; (8001874 <main_screen+0x140>)
 800176a:	2210      	movs	r2, #16
 800176c:	3124      	adds	r1, #36	; 0x24
 800176e:	a804      	add	r0, sp, #16
 8001770:	f003 f9c8 	bl	8004b04 <memcpy>
	sprintf(bf, "%04d.%02d.%02d %02d:%02d:%02d", 2000 + time.year, time.month, time.day, time.hour, time.min, time.sec);
 8001774:	20fa      	movs	r0, #250	; 0xfa
 8001776:	4940      	ldr	r1, [pc, #256]	; (8001878 <main_screen+0x144>)
 8001778:	00c0      	lsls	r0, r0, #3
 800177a:	780a      	ldrb	r2, [r1, #0]
 800177c:	784b      	ldrb	r3, [r1, #1]
 800177e:	1812      	adds	r2, r2, r0
 8001780:	7948      	ldrb	r0, [r1, #5]
 8001782:	ae0c      	add	r6, sp, #48	; 0x30
 8001784:	9003      	str	r0, [sp, #12]
 8001786:	7908      	ldrb	r0, [r1, #4]
 8001788:	9002      	str	r0, [sp, #8]
 800178a:	78c8      	ldrb	r0, [r1, #3]
 800178c:	9001      	str	r0, [sp, #4]
 800178e:	7889      	ldrb	r1, [r1, #2]
 8001790:	0030      	movs	r0, r6
 8001792:	9100      	str	r1, [sp, #0]
 8001794:	4939      	ldr	r1, [pc, #228]	; (800187c <main_screen+0x148>)
 8001796:	f003 f9c7 	bl	8004b28 <siprintf>

	char* array[4] = { bf, "1. Sound modulation", "2. Color Setting", "Back" };
 800179a:	4b39      	ldr	r3, [pc, #228]	; (8001880 <main_screen+0x14c>)
	array_puts(pos, ">Main", array, txt_color, back_color, 4);
 800179c:	aa08      	add	r2, sp, #32
	char* array[4] = { bf, "1. Sound modulation", "2. Color Setting", "Back" };
 800179e:	9309      	str	r3, [sp, #36]	; 0x24
 80017a0:	4b38      	ldr	r3, [pc, #224]	; (8001884 <main_screen+0x150>)
	array_puts(pos, ">Main", array, txt_color, back_color, 4);
 80017a2:	4939      	ldr	r1, [pc, #228]	; (8001888 <main_screen+0x154>)
	char* array[4] = { bf, "1. Sound modulation", "2. Color Setting", "Back" };
 80017a4:	930a      	str	r3, [sp, #40]	; 0x28
 80017a6:	4b39      	ldr	r3, [pc, #228]	; (800188c <main_screen+0x158>)
	array_puts(pos, ">Main", array, txt_color, back_color, 4);
 80017a8:	a804      	add	r0, sp, #16
	char* array[4] = { bf, "1. Sound modulation", "2. Color Setting", "Back" };
 80017aa:	930b      	str	r3, [sp, #44]	; 0x2c
	array_puts(pos, ">Main", array, txt_color, back_color, 4);
 80017ac:	2304      	movs	r3, #4
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	4b2f      	ldr	r3, [pc, #188]	; (8001870 <main_screen+0x13c>)
	char* array[4] = { bf, "1. Sound modulation", "2. Color Setting", "Back" };
 80017b2:	9608      	str	r6, [sp, #32]
	array_puts(pos, ">Main", array, txt_color, back_color, 4);
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	4b2d      	ldr	r3, [pc, #180]	; (800186c <main_screen+0x138>)
 80017b8:	f7ff fdaa 	bl	8001310 <array_puts>

	if(curXY.x > 0 || curXY.y > 0){
 80017bc:	2200      	movs	r2, #0
 80017be:	5ea3      	ldrsh	r3, [r4, r2]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	dc03      	bgt.n	80017cc <main_screen+0x98>
 80017c4:	2202      	movs	r2, #2
 80017c6:	5ea3      	ldrsh	r3, [r4, r2]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	dd29      	ble.n	8001820 <main_screen+0xec>
		if(coor_check(2, 2 + strlen("1. Sound modulation") - 6, 4, 4 + 1)){
 80017cc:	2305      	movs	r3, #5
 80017ce:	2204      	movs	r2, #4
 80017d0:	210f      	movs	r1, #15
 80017d2:	2002      	movs	r0, #2
 80017d4:	f7ff fce8 	bl	80011a8 <coor_check>
 80017d8:	2800      	cmp	r0, #0
 80017da:	d005      	beq.n	80017e8 <main_screen+0xb4>
			reset_value();
 80017dc:	f7ff fd00 	bl	80011e0 <reset_value>
			modeF = sound;
 80017e0:	2201      	movs	r2, #1
 80017e2:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <main_screen+0x15c>)
			reset_value();
			modeF = setting;
		}
		else if(coor_check(0, strlen(bf) - 6, 1, 1 + 1)) { firF = 0; time_setting(); }
		else if(coor_check(15, 15 + strlen("Back"), 1, 1 + 1)) { reset_value(); system_reset(); }
		else if(coor_check(0, strlen(">Main"),0, 1)) { reset_value(); modeF = select_menu; }
 80017e4:	701a      	strb	r2, [r3, #0]
	}
}
 80017e6:	e01b      	b.n	8001820 <main_screen+0xec>
		else if(coor_check(2, 2 + strlen("2. Color Setting") - 6, 7, 7 + 1)){
 80017e8:	2308      	movs	r3, #8
 80017ea:	2207      	movs	r2, #7
 80017ec:	210c      	movs	r1, #12
 80017ee:	2002      	movs	r0, #2
 80017f0:	f7ff fcda 	bl	80011a8 <coor_check>
 80017f4:	1e04      	subs	r4, r0, #0
 80017f6:	d004      	beq.n	8001802 <main_screen+0xce>
			reset_value();
 80017f8:	f7ff fcf2 	bl	80011e0 <reset_value>
			modeF = setting;
 80017fc:	2202      	movs	r2, #2
 80017fe:	4b24      	ldr	r3, [pc, #144]	; (8001890 <main_screen+0x15c>)
 8001800:	e7f0      	b.n	80017e4 <main_screen+0xb0>
		else if(coor_check(0, strlen(bf) - 6, 1, 1 + 1)) { firF = 0; time_setting(); }
 8001802:	0030      	movs	r0, r6
 8001804:	f7fe fc80 	bl	8000108 <strlen>
 8001808:	3806      	subs	r0, #6
 800180a:	b281      	uxth	r1, r0
 800180c:	2302      	movs	r3, #2
 800180e:	2201      	movs	r2, #1
 8001810:	0020      	movs	r0, r4
 8001812:	f7ff fcc9 	bl	80011a8 <coor_check>
 8001816:	2800      	cmp	r0, #0
 8001818:	d004      	beq.n	8001824 <main_screen+0xf0>
 800181a:	702c      	strb	r4, [r5, #0]
 800181c:	f7ff fda6 	bl	800136c <time_setting>
}
 8001820:	b016      	add	sp, #88	; 0x58
 8001822:	bd70      	pop	{r4, r5, r6, pc}
		else if(coor_check(15, 15 + strlen("Back"), 1, 1 + 1)) { reset_value(); system_reset(); }
 8001824:	2302      	movs	r3, #2
 8001826:	2201      	movs	r2, #1
 8001828:	2113      	movs	r1, #19
 800182a:	200f      	movs	r0, #15
 800182c:	f7ff fcbc 	bl	80011a8 <coor_check>
 8001830:	2800      	cmp	r0, #0
 8001832:	d006      	beq.n	8001842 <main_screen+0x10e>
 8001834:	f7ff fcd4 	bl	80011e0 <reset_value>
	HAL_DeInit();
 8001838:	f000 ffa2 	bl	8002780 <HAL_DeInit>
	HAL_NVIC_SystemReset();
 800183c:	f001 fa5c 	bl	8002cf8 <HAL_NVIC_SystemReset>
}
 8001840:	e7ee      	b.n	8001820 <main_screen+0xec>
		else if(coor_check(0, strlen(">Main"),0, 1)) { reset_value(); modeF = select_menu; }
 8001842:	2301      	movs	r3, #1
 8001844:	0002      	movs	r2, r0
 8001846:	2105      	movs	r1, #5
 8001848:	f7ff fcae 	bl	80011a8 <coor_check>
 800184c:	2800      	cmp	r0, #0
 800184e:	d0e7      	beq.n	8001820 <main_screen+0xec>
 8001850:	f7ff fcc6 	bl	80011e0 <reset_value>
 8001854:	2203      	movs	r2, #3
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <main_screen+0x15c>)
 8001858:	e7c4      	b.n	80017e4 <main_screen+0xb0>
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	200000dd 	.word	0x200000dd
 8001860:	200000d6 	.word	0x200000d6
 8001864:	20000027 	.word	0x20000027
 8001868:	200002c1 	.word	0x200002c1
 800186c:	200002c8 	.word	0x200002c8
 8001870:	20000000 	.word	0x20000000
 8001874:	08005400 	.word	0x08005400
 8001878:	20000029 	.word	0x20000029
 800187c:	080054fb 	.word	0x080054fb
 8001880:	08005519 	.word	0x08005519
 8001884:	0800552d 	.word	0x0800552d
 8001888:	08005543 	.word	0x08005543
 800188c:	0800553e 	.word	0x0800553e
 8001890:	200002b8 	.word	0x200002b8

08001894 <modulation_mode>:

void modulation_mode(void){
 8001894:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(!firF){
 8001896:	4b9c      	ldr	r3, [pc, #624]	; (8001b08 <modulation_mode+0x274>)
void modulation_mode(void){
 8001898:	b0a3      	sub	sp, #140	; 0x8c
	if(!firF){
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d11d      	bne.n	80018dc <modulation_mode+0x48>
		firF = 1;
 80018a0:	4a99      	ldr	r2, [pc, #612]	; (8001b08 <modulation_mode+0x274>)
 80018a2:	3301      	adds	r3, #1
 80018a4:	7013      	strb	r3, [r2, #0]
		for(uint8_t i = 0 ; i < 17 ; i++){
			txt_color[i] = set_tcolor;
 80018a6:	4b99      	ldr	r3, [pc, #612]	; (8001b0c <modulation_mode+0x278>)
 80018a8:	4f99      	ldr	r7, [pc, #612]	; (8001b10 <modulation_mode+0x27c>)
 80018aa:	781c      	ldrb	r4, [r3, #0]
			back_color[i] = set_bcolor;
 80018ac:	4b99      	ldr	r3, [pc, #612]	; (8001b14 <modulation_mode+0x280>)
			txt_color[i] = set_tcolor;
 80018ae:	2211      	movs	r2, #17
 80018b0:	0021      	movs	r1, r4
 80018b2:	0038      	movs	r0, r7
			back_color[i] = set_bcolor;
 80018b4:	781d      	ldrb	r5, [r3, #0]
			txt_color[i] = set_tcolor;
 80018b6:	f003 f92e 	bl	8004b16 <memset>
			back_color[i] = set_bcolor;
 80018ba:	4e97      	ldr	r6, [pc, #604]	; (8001b18 <modulation_mode+0x284>)
 80018bc:	2211      	movs	r2, #17
 80018be:	0029      	movs	r1, r5
 80018c0:	0030      	movs	r0, r6
 80018c2:	f003 f928 	bl	8004b16 <memset>
		}
		txt_color[3] = !dac_start ? set_tcolor : set_bcolor;
 80018c6:	4b95      	ldr	r3, [pc, #596]	; (8001b1c <modulation_mode+0x288>)
 80018c8:	0022      	movs	r2, r4
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d000      	beq.n	80018d2 <modulation_mode+0x3e>
 80018d0:	002a      	movs	r2, r5
 80018d2:	70fa      	strb	r2, [r7, #3]
		back_color[3] = !dac_start ? set_bcolor : set_tcolor;
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d100      	bne.n	80018da <modulation_mode+0x46>
 80018d8:	002c      	movs	r4, r5
 80018da:	70f4      	strb	r4, [r6, #3]
	}

	for(uint8_t i = 0 ; i <= 10 ; i++){
		if(coor_pitch >= 60 + (14 * i) && coor_pitch <= 74 + (14 * i)){
 80018dc:	2300      	movs	r3, #0
 80018de:	200e      	movs	r0, #14
 80018e0:	4f8f      	ldr	r7, [pc, #572]	; (8001b20 <modulation_mode+0x28c>)
 80018e2:	7839      	ldrb	r1, [r7, #0]
 80018e4:	0002      	movs	r2, r0
 80018e6:	435a      	muls	r2, r3
 80018e8:	0015      	movs	r5, r2
 80018ea:	353b      	adds	r5, #59	; 0x3b
 80018ec:	b2dc      	uxtb	r4, r3
 80018ee:	42a9      	cmp	r1, r5
 80018f0:	dc00      	bgt.n	80018f4 <modulation_mode+0x60>
 80018f2:	e09a      	b.n	8001a2a <modulation_mode+0x196>
 80018f4:	324a      	adds	r2, #74	; 0x4a
 80018f6:	4291      	cmp	r1, r2
 80018f8:	dd00      	ble.n	80018fc <modulation_mode+0x68>
 80018fa:	e096      	b.n	8001a2a <modulation_mode+0x196>
			pitch_state = i;
 80018fc:	4b89      	ldr	r3, [pc, #548]	; (8001b24 <modulation_mode+0x290>)
 80018fe:	701c      	strb	r4, [r3, #0]
			break;
		}
	}

	max_volume = coor_volume - 60;
 8001900:	4c89      	ldr	r4, [pc, #548]	; (8001b28 <modulation_mode+0x294>)
 8001902:	4a8a      	ldr	r2, [pc, #552]	; (8001b2c <modulation_mode+0x298>)
 8001904:	7823      	ldrb	r3, [r4, #0]
 8001906:	3b3c      	subs	r3, #60	; 0x3c
 8001908:	b29b      	uxth	r3, r3
	if(max_volume > 100) max_volume = 100;
 800190a:	2b64      	cmp	r3, #100	; 0x64
 800190c:	d900      	bls.n	8001910 <modulation_mode+0x7c>
 800190e:	e091      	b.n	8001a34 <modulation_mode+0x1a0>
 8001910:	8013      	strh	r3, [r2, #0]

	time_get();
 8001912:	f7ff fc85 	bl	8001220 <time_get>
	char bf[3][20];
	POS pos[6] = {{0, 1}, {15, 1}, {1, 4}, {5, 4}, {1, 6}, {1, 8}};
 8001916:	4986      	ldr	r1, [pc, #536]	; (8001b30 <modulation_mode+0x29c>)
 8001918:	2218      	movs	r2, #24
 800191a:	3134      	adds	r1, #52	; 0x34
 800191c:	a807      	add	r0, sp, #28
 800191e:	f003 f8f1 	bl	8004b04 <memcpy>
	sprintf(bf[0], "%04d.%02d.%02d %02d:%02d:%02d", 2000 + time.year, time.month, time.day, time.hour, time.min, time.sec);
 8001922:	20fa      	movs	r0, #250	; 0xfa
 8001924:	4983      	ldr	r1, [pc, #524]	; (8001b34 <modulation_mode+0x2a0>)
 8001926:	00c0      	lsls	r0, r0, #3
 8001928:	780a      	ldrb	r2, [r1, #0]
 800192a:	784b      	ldrb	r3, [r1, #1]
 800192c:	1812      	adds	r2, r2, r0
 800192e:	7948      	ldrb	r0, [r1, #5]
 8001930:	ae13      	add	r6, sp, #76	; 0x4c
 8001932:	9003      	str	r0, [sp, #12]
 8001934:	7908      	ldrb	r0, [r1, #4]
	sprintf(bf[1], "Volume: %d   ", max_volume);
 8001936:	ad18      	add	r5, sp, #96	; 0x60
	sprintf(bf[0], "%04d.%02d.%02d %02d:%02d:%02d", 2000 + time.year, time.month, time.day, time.hour, time.min, time.sec);
 8001938:	9002      	str	r0, [sp, #8]
 800193a:	78c8      	ldrb	r0, [r1, #3]
 800193c:	9001      	str	r0, [sp, #4]
 800193e:	7889      	ldrb	r1, [r1, #2]
 8001940:	0030      	movs	r0, r6
 8001942:	9100      	str	r1, [sp, #0]
 8001944:	497c      	ldr	r1, [pc, #496]	; (8001b38 <modulation_mode+0x2a4>)
 8001946:	f003 f8ef 	bl	8004b28 <siprintf>
	sprintf(bf[1], "Volume: %d   ", max_volume);
 800194a:	4b78      	ldr	r3, [pc, #480]	; (8001b2c <modulation_mode+0x298>)
 800194c:	497b      	ldr	r1, [pc, #492]	; (8001b3c <modulation_mode+0x2a8>)
 800194e:	881a      	ldrh	r2, [r3, #0]
 8001950:	0028      	movs	r0, r5
 8001952:	f003 f8e9 	bl	8004b28 <siprintf>
	sprintf(bf[2], "Pitch: %d   ", pitch_state);
 8001956:	4b73      	ldr	r3, [pc, #460]	; (8001b24 <modulation_mode+0x290>)
 8001958:	4979      	ldr	r1, [pc, #484]	; (8001b40 <modulation_mode+0x2ac>)
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	a81d      	add	r0, sp, #116	; 0x74
 800195e:	f003 f8e3 	bl	8004b28 <siprintf>

	char* array[6] = { bf[0], "Back", "Sound: ", dac_start == 0 ? "OFF " : "ON ", bf[1], bf[2] };
 8001962:	4b78      	ldr	r3, [pc, #480]	; (8001b44 <modulation_mode+0x2b0>)
 8001964:	960d      	str	r6, [sp, #52]	; 0x34
 8001966:	930e      	str	r3, [sp, #56]	; 0x38
 8001968:	4b77      	ldr	r3, [pc, #476]	; (8001b48 <modulation_mode+0x2b4>)
 800196a:	930f      	str	r3, [sp, #60]	; 0x3c
 800196c:	4b6b      	ldr	r3, [pc, #428]	; (8001b1c <modulation_mode+0x288>)
 800196e:	781a      	ldrb	r2, [r3, #0]
 8001970:	4b76      	ldr	r3, [pc, #472]	; (8001b4c <modulation_mode+0x2b8>)
 8001972:	2a00      	cmp	r2, #0
 8001974:	d000      	beq.n	8001978 <modulation_mode+0xe4>
 8001976:	4b76      	ldr	r3, [pc, #472]	; (8001b50 <modulation_mode+0x2bc>)
 8001978:	9310      	str	r3, [sp, #64]	; 0x40
 800197a:	ab1d      	add	r3, sp, #116	; 0x74
 800197c:	9312      	str	r3, [sp, #72]	; 0x48
	array_puts(pos, ">Modulation", array, txt_color, back_color, 6);
 800197e:	2306      	movs	r3, #6
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	4b65      	ldr	r3, [pc, #404]	; (8001b18 <modulation_mode+0x284>)
 8001984:	4973      	ldr	r1, [pc, #460]	; (8001b54 <modulation_mode+0x2c0>)
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	aa0d      	add	r2, sp, #52	; 0x34
 800198a:	4b61      	ldr	r3, [pc, #388]	; (8001b10 <modulation_mode+0x27c>)
 800198c:	a807      	add	r0, sp, #28
	char* array[6] = { bf[0], "Back", "Sound: ", dac_start == 0 ? "OFF " : "ON ", bf[1], bf[2] };
 800198e:	9511      	str	r5, [sp, #68]	; 0x44
	array_puts(pos, ">Modulation", array, txt_color, back_color, 6);
 8001990:	f7ff fcbe 	bl	8001310 <array_puts>

	/* Volume Bar Start */
	LCD_DrawHollowCircle(200, 60, 5, set_tcolor);
 8001994:	4d5d      	ldr	r5, [pc, #372]	; (8001b0c <modulation_mode+0x278>)
 8001996:	2205      	movs	r2, #5
 8001998:	213c      	movs	r1, #60	; 0x3c
 800199a:	20c8      	movs	r0, #200	; 0xc8
 800199c:	782b      	ldrb	r3, [r5, #0]
 800199e:	f7ff fb57 	bl	8001050 <LCD_DrawHollowCircle>
	LCD_DrawHollowCircle(200, 210, 5, set_tcolor);
 80019a2:	2205      	movs	r2, #5
 80019a4:	21d2      	movs	r1, #210	; 0xd2
 80019a6:	20c8      	movs	r0, #200	; 0xc8
 80019a8:	782b      	ldrb	r3, [r5, #0]
 80019aa:	f7ff fb51 	bl	8001050 <LCD_DrawHollowCircle>
	LCD_DrawVLine(200, 65, 141, set_tcolor);
 80019ae:	228d      	movs	r2, #141	; 0x8d
 80019b0:	2141      	movs	r1, #65	; 0x41
 80019b2:	20c8      	movs	r0, #200	; 0xc8
 80019b4:	782b      	ldrb	r3, [r5, #0]
 80019b6:	f7ff fb1d 	bl	8000ff4 <LCD_DrawVLine>
	LCD_DrawFilledCircle(200, (uint16_t)coor_volume, 10, set_tcolor);
 80019ba:	220a      	movs	r2, #10
 80019bc:	20c8      	movs	r0, #200	; 0xc8
 80019be:	782b      	ldrb	r3, [r5, #0]
 80019c0:	7821      	ldrb	r1, [r4, #0]
 80019c2:	f7ff fb73 	bl	80010ac <LCD_DrawFilledCircle>
	/* Volume Bar End */

	/* Pitch Bar Start */
	LCD_DrawHollowCircle(250, 60, 5, set_tcolor);
 80019c6:	2205      	movs	r2, #5
 80019c8:	213c      	movs	r1, #60	; 0x3c
 80019ca:	20fa      	movs	r0, #250	; 0xfa
 80019cc:	782b      	ldrb	r3, [r5, #0]
 80019ce:	f7ff fb3f 	bl	8001050 <LCD_DrawHollowCircle>
	LCD_DrawHollowCircle(250, 210, 5, set_tcolor);
 80019d2:	2205      	movs	r2, #5
 80019d4:	21d2      	movs	r1, #210	; 0xd2
 80019d6:	20fa      	movs	r0, #250	; 0xfa
 80019d8:	782b      	ldrb	r3, [r5, #0]
 80019da:	f7ff fb39 	bl	8001050 <LCD_DrawHollowCircle>
	LCD_DrawVLine(250, 65, 141, set_tcolor);
 80019de:	228d      	movs	r2, #141	; 0x8d
 80019e0:	2141      	movs	r1, #65	; 0x41
 80019e2:	20fa      	movs	r0, #250	; 0xfa
 80019e4:	782b      	ldrb	r3, [r5, #0]
 80019e6:	f7ff fb05 	bl	8000ff4 <LCD_DrawVLine>
	LCD_DrawFilledCircle(250, (uint16_t)coor_pitch, 10, set_tcolor);
 80019ea:	220a      	movs	r2, #10
 80019ec:	782b      	ldrb	r3, [r5, #0]
 80019ee:	7839      	ldrb	r1, [r7, #0]
 80019f0:	20fa      	movs	r0, #250	; 0xfa
 80019f2:	f7ff fb5b 	bl	80010ac <LCD_DrawFilledCircle>
	/* Pitch Bar End */

	if(curXY.x > 0 || curXY.y > 0){
 80019f6:	4b58      	ldr	r3, [pc, #352]	; (8001b58 <modulation_mode+0x2c4>)
 80019f8:	2100      	movs	r1, #0
 80019fa:	5e5a      	ldrsh	r2, [r3, r1]
 80019fc:	9205      	str	r2, [sp, #20]
 80019fe:	2a00      	cmp	r2, #0
 8001a00:	dc03      	bgt.n	8001a0a <modulation_mode+0x176>
 8001a02:	2202      	movs	r2, #2
 8001a04:	5e9b      	ldrsh	r3, [r3, r2]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	dd26      	ble.n	8001a58 <modulation_mode+0x1c4>
		if(coor_check(15, 15 + strlen("Back"), 1, 1 + 1)){
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	2113      	movs	r1, #19
 8001a10:	200f      	movs	r0, #15
 8001a12:	f7ff fbc9 	bl	80011a8 <coor_check>
 8001a16:	1e05      	subs	r5, r0, #0
 8001a18:	d00e      	beq.n	8001a38 <modulation_mode+0x1a4>
			VP_save();
 8001a1a:	f7ff fc3d 	bl	8001298 <VP_save>
			reset_value();
 8001a1e:	f7ff fbdf 	bl	80011e0 <reset_value>
			buzM = 1;
 8001a22:	2201      	movs	r2, #1
 8001a24:	4b4d      	ldr	r3, [pc, #308]	; (8001b5c <modulation_mode+0x2c8>)
				TS_POINT current_xy = curXY;
				LCD_DrawFilledCircle(250, (uint16_t)coor_pitch, 10, set_bcolor);
				coor_pitch = (uint8_t)current_xy.y;
			}
		}
		else if(coor_check(0, strlen(">Modulation"),0, 1)) { VP_save(); reset_value(); modeF = select_menu; buzM = 1; }
 8001a26:	701a      	strb	r2, [r3, #0]
	}
}
 8001a28:	e016      	b.n	8001a58 <modulation_mode+0x1c4>
	for(uint8_t i = 0 ; i <= 10 ; i++){
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	2b0b      	cmp	r3, #11
 8001a2e:	d000      	beq.n	8001a32 <modulation_mode+0x19e>
 8001a30:	e758      	b.n	80018e4 <modulation_mode+0x50>
 8001a32:	e765      	b.n	8001900 <modulation_mode+0x6c>
	if(max_volume > 100) max_volume = 100;
 8001a34:	2364      	movs	r3, #100	; 0x64
 8001a36:	e76b      	b.n	8001910 <modulation_mode+0x7c>
		else if(coor_check(0, strlen(bf[0]) - 6, 1, 1 + 1)) { firF = 0; time_setting(); }
 8001a38:	a813      	add	r0, sp, #76	; 0x4c
 8001a3a:	f7fe fb65 	bl	8000108 <strlen>
 8001a3e:	3806      	subs	r0, #6
 8001a40:	b281      	uxth	r1, r0
 8001a42:	2302      	movs	r3, #2
 8001a44:	2201      	movs	r2, #1
 8001a46:	0028      	movs	r0, r5
 8001a48:	f7ff fbae 	bl	80011a8 <coor_check>
 8001a4c:	1e06      	subs	r6, r0, #0
 8001a4e:	d005      	beq.n	8001a5c <modulation_mode+0x1c8>
 8001a50:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <modulation_mode+0x274>)
 8001a52:	701d      	strb	r5, [r3, #0]
 8001a54:	f7ff fc8a 	bl	800136c <time_setting>
}
 8001a58:	b023      	add	sp, #140	; 0x8c
 8001a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		else if(coor_check(5, 5 + strlen("OFF"), 4, 4 + 1)) {
 8001a5c:	2305      	movs	r3, #5
 8001a5e:	2204      	movs	r2, #4
 8001a60:	2108      	movs	r1, #8
 8001a62:	0018      	movs	r0, r3
 8001a64:	f7ff fba0 	bl	80011a8 <coor_check>
 8001a68:	2800      	cmp	r0, #0
 8001a6a:	d011      	beq.n	8001a90 <modulation_mode+0x1fc>
			uint32_t now_tick = HAL_GetTick();
 8001a6c:	f000 fee0 	bl	8002830 <HAL_GetTick>
			if(now_tick - frev_tick > 500){
 8001a70:	21fa      	movs	r1, #250	; 0xfa
 8001a72:	4a3b      	ldr	r2, [pc, #236]	; (8001b60 <modulation_mode+0x2cc>)
 8001a74:	0049      	lsls	r1, r1, #1
 8001a76:	6813      	ldr	r3, [r2, #0]
 8001a78:	1ac3      	subs	r3, r0, r3
 8001a7a:	428b      	cmp	r3, r1
 8001a7c:	d9ec      	bls.n	8001a58 <modulation_mode+0x1c4>
				dac_start ^= 1;
 8001a7e:	2301      	movs	r3, #1
				frev_tick = now_tick;
 8001a80:	6010      	str	r0, [r2, #0]
				dac_start ^= 1;
 8001a82:	4a26      	ldr	r2, [pc, #152]	; (8001b1c <modulation_mode+0x288>)
 8001a84:	7811      	ldrb	r1, [r2, #0]
 8001a86:	404b      	eors	r3, r1
 8001a88:	7013      	strb	r3, [r2, #0]
				firF = 0;
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <modulation_mode+0x274>)
 8001a8c:	701e      	strb	r6, [r3, #0]
 8001a8e:	e7e3      	b.n	8001a58 <modulation_mode+0x1c4>
		else if(curXY.x >= 190 && curXY.x <= 210){
 8001a90:	466b      	mov	r3, sp
 8001a92:	8a9b      	ldrh	r3, [r3, #20]
 8001a94:	001a      	movs	r2, r3
 8001a96:	3abe      	subs	r2, #190	; 0xbe
 8001a98:	2a14      	cmp	r2, #20
 8001a9a:	d810      	bhi.n	8001abe <modulation_mode+0x22a>
			if(curXY.y >= 60 && curXY.y <= 210) {
 8001a9c:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <modulation_mode+0x2c4>)
 8001a9e:	2502      	movs	r5, #2
 8001aa0:	5f5d      	ldrsh	r5, [r3, r5]
 8001aa2:	002b      	movs	r3, r5
 8001aa4:	3b3c      	subs	r3, #60	; 0x3c
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2b96      	cmp	r3, #150	; 0x96
 8001aaa:	d8d5      	bhi.n	8001a58 <modulation_mode+0x1c4>
				LCD_DrawFilledCircle(200, (uint16_t)coor_volume, 10, set_bcolor);
 8001aac:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <modulation_mode+0x280>)
 8001aae:	220a      	movs	r2, #10
 8001ab0:	20c8      	movs	r0, #200	; 0xc8
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	7821      	ldrb	r1, [r4, #0]
 8001ab6:	f7ff faf9 	bl	80010ac <LCD_DrawFilledCircle>
				coor_volume = (uint8_t)current_xy.y;
 8001aba:	7025      	strb	r5, [r4, #0]
 8001abc:	e7cc      	b.n	8001a58 <modulation_mode+0x1c4>
		else if(curXY.x >= 240 && curXY.x <= 260){
 8001abe:	3bf0      	subs	r3, #240	; 0xf0
 8001ac0:	2b14      	cmp	r3, #20
 8001ac2:	d810      	bhi.n	8001ae6 <modulation_mode+0x252>
			if(curXY.y >= 60 && curXY.y <= 210) {
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <modulation_mode+0x2c4>)
 8001ac6:	2402      	movs	r4, #2
 8001ac8:	5f1c      	ldrsh	r4, [r3, r4]
 8001aca:	0023      	movs	r3, r4
 8001acc:	3b3c      	subs	r3, #60	; 0x3c
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	2b96      	cmp	r3, #150	; 0x96
 8001ad2:	d8c1      	bhi.n	8001a58 <modulation_mode+0x1c4>
				LCD_DrawFilledCircle(250, (uint16_t)coor_pitch, 10, set_bcolor);
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <modulation_mode+0x280>)
 8001ad6:	220a      	movs	r2, #10
 8001ad8:	20fa      	movs	r0, #250	; 0xfa
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	7839      	ldrb	r1, [r7, #0]
 8001ade:	f7ff fae5 	bl	80010ac <LCD_DrawFilledCircle>
				coor_pitch = (uint8_t)current_xy.y;
 8001ae2:	703c      	strb	r4, [r7, #0]
 8001ae4:	e7b8      	b.n	8001a58 <modulation_mode+0x1c4>
		else if(coor_check(0, strlen(">Modulation"),0, 1)) { VP_save(); reset_value(); modeF = select_menu; buzM = 1; }
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	0002      	movs	r2, r0
 8001aea:	210b      	movs	r1, #11
 8001aec:	f7ff fb5c 	bl	80011a8 <coor_check>
 8001af0:	2800      	cmp	r0, #0
 8001af2:	d0b1      	beq.n	8001a58 <modulation_mode+0x1c4>
 8001af4:	f7ff fbd0 	bl	8001298 <VP_save>
 8001af8:	f7ff fb72 	bl	80011e0 <reset_value>
 8001afc:	2203      	movs	r2, #3
 8001afe:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <modulation_mode+0x2d0>)
 8001b00:	701a      	strb	r2, [r3, #0]
 8001b02:	4b16      	ldr	r3, [pc, #88]	; (8001b5c <modulation_mode+0x2c8>)
 8001b04:	3a02      	subs	r2, #2
 8001b06:	e78e      	b.n	8001a26 <modulation_mode+0x192>
 8001b08:	200000dd 	.word	0x200000dd
 8001b0c:	200002c1 	.word	0x200002c1
 8001b10:	200002c8 	.word	0x200002c8
 8001b14:	20000027 	.word	0x20000027
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	200000dc 	.word	0x200000dc
 8001b20:	20000011 	.word	0x20000011
 8001b24:	20000026 	.word	0x20000026
 8001b28:	20000012 	.word	0x20000012
 8001b2c:	20000024 	.word	0x20000024
 8001b30:	08005400 	.word	0x08005400
 8001b34:	20000029 	.word	0x20000029
 8001b38:	080054fb 	.word	0x080054fb
 8001b3c:	08005552 	.word	0x08005552
 8001b40:	08005560 	.word	0x08005560
 8001b44:	0800553e 	.word	0x0800553e
 8001b48:	0800556d 	.word	0x0800556d
 8001b4c:	08005549 	.word	0x08005549
 8001b50:	0800554e 	.word	0x0800554e
 8001b54:	08005575 	.word	0x08005575
 8001b58:	200000d6 	.word	0x200000d6
 8001b5c:	200000d4 	.word	0x200000d4
 8001b60:	200000e0 	.word	0x200000e0
 8001b64:	200002b8 	.word	0x200002b8

08001b68 <setting_mode>:

void setting_mode(void){
 8001b68:	b5f0      	push	{r4, r5, r6, r7, lr}
	static LCD_COLOR t_color = white, b_color = black;
	if(!firF){
 8001b6a:	4ba0      	ldr	r3, [pc, #640]	; (8001dec <setting_mode+0x284>)
 8001b6c:	4ca0      	ldr	r4, [pc, #640]	; (8001df0 <setting_mode+0x288>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4fa0      	ldr	r7, [pc, #640]	; (8001df4 <setting_mode+0x28c>)
void setting_mode(void){
 8001b72:	b0a3      	sub	sp, #140	; 0x8c
	if(!firF){
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d116      	bne.n	8001ba6 <setting_mode+0x3e>
		firF = 1;
 8001b78:	2201      	movs	r2, #1
 8001b7a:	499c      	ldr	r1, [pc, #624]	; (8001dec <setting_mode+0x284>)

		curXY.x = curXY.y = 0;

		sel = 0;
 8001b7c:	7023      	strb	r3, [r4, #0]
		firF = 1;
 8001b7e:	700a      	strb	r2, [r1, #0]
		curXY.x = curXY.y = 0;
 8001b80:	4a9d      	ldr	r2, [pc, #628]	; (8001df8 <setting_mode+0x290>)
		t_color = set_tcolor;
		b_color = set_bcolor;

		for(uint8_t i = 0 ; i < 17 ; i++){
			txt_color[i] = set_tcolor;
 8001b82:	489e      	ldr	r0, [pc, #632]	; (8001dfc <setting_mode+0x294>)
		curXY.x = curXY.y = 0;
 8001b84:	8053      	strh	r3, [r2, #2]
 8001b86:	8013      	strh	r3, [r2, #0]
		t_color = set_tcolor;
 8001b88:	4b9d      	ldr	r3, [pc, #628]	; (8001e00 <setting_mode+0x298>)
			txt_color[i] = set_tcolor;
 8001b8a:	2211      	movs	r2, #17
		t_color = set_tcolor;
 8001b8c:	7819      	ldrb	r1, [r3, #0]
		b_color = set_bcolor;
 8001b8e:	4b9d      	ldr	r3, [pc, #628]	; (8001e04 <setting_mode+0x29c>)
		t_color = set_tcolor;
 8001b90:	7039      	strb	r1, [r7, #0]
		b_color = set_bcolor;
 8001b92:	781d      	ldrb	r5, [r3, #0]
 8001b94:	4b9c      	ldr	r3, [pc, #624]	; (8001e08 <setting_mode+0x2a0>)
 8001b96:	701d      	strb	r5, [r3, #0]
			txt_color[i] = set_tcolor;
 8001b98:	f002 ffbd 	bl	8004b16 <memset>
			back_color[i] = set_bcolor;
 8001b9c:	2211      	movs	r2, #17
 8001b9e:	0029      	movs	r1, r5
 8001ba0:	489a      	ldr	r0, [pc, #616]	; (8001e0c <setting_mode+0x2a4>)
 8001ba2:	f002 ffb8 	bl	8004b16 <memset>
		}
	}

	time_get();
 8001ba6:	f7ff fb3b 	bl	8001220 <time_get>
	char bf[3][20];
	POS pos[6] = {{0, 1}, {2, 4}, {2, 6}, {14, 4}, {14, 6}, {15, 1}};
 8001baa:	4999      	ldr	r1, [pc, #612]	; (8001e10 <setting_mode+0x2a8>)
 8001bac:	2218      	movs	r2, #24
 8001bae:	314c      	adds	r1, #76	; 0x4c
 8001bb0:	a807      	add	r0, sp, #28
 8001bb2:	f002 ffa7 	bl	8004b04 <memcpy>
	sprintf(bf[0], "%04d.%02d.%02d %02d:%02d:%02d", 2000 + time.year, time.month, time.day, time.hour, time.min, time.sec);
 8001bb6:	20fa      	movs	r0, #250	; 0xfa
 8001bb8:	4996      	ldr	r1, [pc, #600]	; (8001e14 <setting_mode+0x2ac>)
 8001bba:	00c0      	lsls	r0, r0, #3
 8001bbc:	780a      	ldrb	r2, [r1, #0]
 8001bbe:	784b      	ldrb	r3, [r1, #1]
 8001bc0:	1812      	adds	r2, r2, r0
 8001bc2:	7948      	ldrb	r0, [r1, #5]
 8001bc4:	9003      	str	r0, [sp, #12]
 8001bc6:	7908      	ldrb	r0, [r1, #4]
 8001bc8:	9002      	str	r0, [sp, #8]
 8001bca:	78c8      	ldrb	r0, [r1, #3]
 8001bcc:	9001      	str	r0, [sp, #4]
 8001bce:	7889      	ldrb	r1, [r1, #2]
 8001bd0:	a813      	add	r0, sp, #76	; 0x4c
 8001bd2:	9100      	str	r1, [sp, #0]
 8001bd4:	4990      	ldr	r1, [pc, #576]	; (8001e18 <setting_mode+0x2b0>)
 8001bd6:	f002 ffa7 	bl	8004b28 <siprintf>

	back_color[1] = sel == 0 ? set_tcolor : set_bcolor;
 8001bda:	7823      	ldrb	r3, [r4, #0]
 8001bdc:	4a88      	ldr	r2, [pc, #544]	; (8001e00 <setting_mode+0x298>)
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d000      	beq.n	8001be4 <setting_mode+0x7c>
 8001be2:	4a88      	ldr	r2, [pc, #544]	; (8001e04 <setting_mode+0x29c>)
 8001be4:	7811      	ldrb	r1, [r2, #0]
 8001be6:	4a89      	ldr	r2, [pc, #548]	; (8001e0c <setting_mode+0x2a4>)
 8001be8:	7051      	strb	r1, [r2, #1]
	back_color[2] = sel == 1 ? set_tcolor : set_bcolor;
 8001bea:	4985      	ldr	r1, [pc, #532]	; (8001e00 <setting_mode+0x298>)
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d000      	beq.n	8001bf2 <setting_mode+0x8a>
 8001bf0:	4984      	ldr	r1, [pc, #528]	; (8001e04 <setting_mode+0x29c>)
 8001bf2:	7809      	ldrb	r1, [r1, #0]
 8001bf4:	7091      	strb	r1, [r2, #2]

	txt_color[1] = sel == 0 ? set_bcolor : set_tcolor;
 8001bf6:	4a83      	ldr	r2, [pc, #524]	; (8001e04 <setting_mode+0x29c>)
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d000      	beq.n	8001bfe <setting_mode+0x96>
 8001bfc:	4a80      	ldr	r2, [pc, #512]	; (8001e00 <setting_mode+0x298>)
 8001bfe:	7811      	ldrb	r1, [r2, #0]
 8001c00:	4a7e      	ldr	r2, [pc, #504]	; (8001dfc <setting_mode+0x294>)
 8001c02:	7051      	strb	r1, [r2, #1]
	txt_color[2] = sel == 1 ? set_bcolor : set_tcolor;
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d000      	beq.n	8001c0a <setting_mode+0xa2>
 8001c08:	e085      	b.n	8001d16 <setting_mode+0x1ae>
 8001c0a:	4b7e      	ldr	r3, [pc, #504]	; (8001e04 <setting_mode+0x29c>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]

	txt_color[3] = t_color;
	txt_color[4] = b_color;
 8001c0e:	4e7e      	ldr	r6, [pc, #504]	; (8001e08 <setting_mode+0x2a0>)
	txt_color[2] = sel == 1 ? set_bcolor : set_tcolor;
 8001c10:	7093      	strb	r3, [r2, #2]
	txt_color[4] = b_color;
 8001c12:	7831      	ldrb	r1, [r6, #0]
	txt_color[3] = t_color;
 8001c14:	783b      	ldrb	r3, [r7, #0]
	txt_color[4] = b_color;
 8001c16:	7111      	strb	r1, [r2, #4]
	txt_color[3] = t_color;
 8001c18:	70d3      	strb	r3, [r2, #3]

	sprintf(bf[1], "%s   ", t_color == black ? "Black" : t_color == blue ? "Blue" : t_color == green ? "Green" : t_color == red ? "Red" : t_color == yellow ? "Yellow" : "White");
 8001c1a:	4a80      	ldr	r2, [pc, #512]	; (8001e1c <setting_mode+0x2b4>)
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d00c      	beq.n	8001c3a <setting_mode+0xd2>
 8001c20:	4a7f      	ldr	r2, [pc, #508]	; (8001e20 <setting_mode+0x2b8>)
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d009      	beq.n	8001c3a <setting_mode+0xd2>
 8001c26:	4a7f      	ldr	r2, [pc, #508]	; (8001e24 <setting_mode+0x2bc>)
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d006      	beq.n	8001c3a <setting_mode+0xd2>
 8001c2c:	4a7e      	ldr	r2, [pc, #504]	; (8001e28 <setting_mode+0x2c0>)
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d003      	beq.n	8001c3a <setting_mode+0xd2>
 8001c32:	4a7e      	ldr	r2, [pc, #504]	; (8001e2c <setting_mode+0x2c4>)
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d000      	beq.n	8001c3a <setting_mode+0xd2>
 8001c38:	4a7d      	ldr	r2, [pc, #500]	; (8001e30 <setting_mode+0x2c8>)
 8001c3a:	4d7e      	ldr	r5, [pc, #504]	; (8001e34 <setting_mode+0x2cc>)
 8001c3c:	a818      	add	r0, sp, #96	; 0x60
 8001c3e:	0029      	movs	r1, r5
 8001c40:	f002 ff72 	bl	8004b28 <siprintf>
	sprintf(bf[2], "%s   ", b_color == black ? "Black" : b_color == blue ? "Blue" : b_color == green ? "Green" : b_color == red ? "Red" : b_color == yellow ? "Yellow" : "White");
 8001c44:	7833      	ldrb	r3, [r6, #0]
 8001c46:	4a75      	ldr	r2, [pc, #468]	; (8001e1c <setting_mode+0x2b4>)
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00c      	beq.n	8001c66 <setting_mode+0xfe>
 8001c4c:	4a74      	ldr	r2, [pc, #464]	; (8001e20 <setting_mode+0x2b8>)
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d009      	beq.n	8001c66 <setting_mode+0xfe>
 8001c52:	4a74      	ldr	r2, [pc, #464]	; (8001e24 <setting_mode+0x2bc>)
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d006      	beq.n	8001c66 <setting_mode+0xfe>
 8001c58:	4a73      	ldr	r2, [pc, #460]	; (8001e28 <setting_mode+0x2c0>)
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d003      	beq.n	8001c66 <setting_mode+0xfe>
 8001c5e:	4a73      	ldr	r2, [pc, #460]	; (8001e2c <setting_mode+0x2c4>)
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d000      	beq.n	8001c66 <setting_mode+0xfe>
 8001c64:	4a72      	ldr	r2, [pc, #456]	; (8001e30 <setting_mode+0x2c8>)
 8001c66:	0029      	movs	r1, r5
 8001c68:	2500      	movs	r5, #0
 8001c6a:	a81d      	add	r0, sp, #116	; 0x74
 8001c6c:	f002 ff5c 	bl	8004b28 <siprintf>

	for(uint8_t i = 0 ; i < 6 ; i++)
 8001c70:	4e71      	ldr	r6, [pc, #452]	; (8001e38 <setting_mode+0x2d0>)
		LCD_DrawFilledRectangleCoord(RECT * i, 190, RECT * (i + 1), 240, lcd_color[i]);
 8001c72:	7833      	ldrb	r3, [r6, #0]
 8001c74:	0028      	movs	r0, r5
 8001c76:	3535      	adds	r5, #53	; 0x35
 8001c78:	b2ad      	uxth	r5, r5
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	002a      	movs	r2, r5
 8001c7e:	23f0      	movs	r3, #240	; 0xf0
 8001c80:	21be      	movs	r1, #190	; 0xbe
 8001c82:	f7ff fa41 	bl	8001108 <LCD_DrawFilledRectangleCoord>
	for(uint8_t i = 0 ; i < 6 ; i++)
 8001c86:	239f      	movs	r3, #159	; 0x9f
 8001c88:	3601      	adds	r6, #1
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	429d      	cmp	r5, r3
 8001c8e:	d1f0      	bne.n	8001c72 <setting_mode+0x10a>
	LCD_DrawFilledRectangleCoord(265, 190, 320, 240, white);
 8001c90:	22a0      	movs	r2, #160	; 0xa0
 8001c92:	200a      	movs	r0, #10
 8001c94:	3b3a      	subs	r3, #58	; 0x3a
 8001c96:	3bff      	subs	r3, #255	; 0xff
 8001c98:	21be      	movs	r1, #190	; 0xbe
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	0052      	lsls	r2, r2, #1
 8001c9e:	33eb      	adds	r3, #235	; 0xeb
 8001ca0:	30ff      	adds	r0, #255	; 0xff
 8001ca2:	f7ff fa31 	bl	8001108 <LCD_DrawFilledRectangleCoord>

	char* array[6] = { bf[0], "Text Color:", "Background Color:", bf[1], bf[2], "Back" };
 8001ca6:	ab13      	add	r3, sp, #76	; 0x4c
 8001ca8:	930d      	str	r3, [sp, #52]	; 0x34
 8001caa:	4b64      	ldr	r3, [pc, #400]	; (8001e3c <setting_mode+0x2d4>)
	array_puts(pos, ">Setting", array, txt_color, back_color, 6);
 8001cac:	aa0d      	add	r2, sp, #52	; 0x34
	char* array[6] = { bf[0], "Text Color:", "Background Color:", bf[1], bf[2], "Back" };
 8001cae:	930e      	str	r3, [sp, #56]	; 0x38
 8001cb0:	4b63      	ldr	r3, [pc, #396]	; (8001e40 <setting_mode+0x2d8>)
	array_puts(pos, ">Setting", array, txt_color, back_color, 6);
 8001cb2:	4964      	ldr	r1, [pc, #400]	; (8001e44 <setting_mode+0x2dc>)
	char* array[6] = { bf[0], "Text Color:", "Background Color:", bf[1], bf[2], "Back" };
 8001cb4:	930f      	str	r3, [sp, #60]	; 0x3c
 8001cb6:	ab18      	add	r3, sp, #96	; 0x60
 8001cb8:	9310      	str	r3, [sp, #64]	; 0x40
 8001cba:	ab1d      	add	r3, sp, #116	; 0x74
 8001cbc:	9311      	str	r3, [sp, #68]	; 0x44
 8001cbe:	4b62      	ldr	r3, [pc, #392]	; (8001e48 <setting_mode+0x2e0>)
	array_puts(pos, ">Setting", array, txt_color, back_color, 6);
 8001cc0:	a807      	add	r0, sp, #28
	char* array[6] = { bf[0], "Text Color:", "Background Color:", bf[1], bf[2], "Back" };
 8001cc2:	9312      	str	r3, [sp, #72]	; 0x48
	array_puts(pos, ">Setting", array, txt_color, back_color, 6);
 8001cc4:	2306      	movs	r3, #6
 8001cc6:	9301      	str	r3, [sp, #4]
 8001cc8:	4b50      	ldr	r3, [pc, #320]	; (8001e0c <setting_mode+0x2a4>)
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	4b4b      	ldr	r3, [pc, #300]	; (8001dfc <setting_mode+0x294>)
 8001cce:	f7ff fb1f 	bl	8001310 <array_puts>

	if(curXY.x > 0 || curXY.y > 0){
 8001cd2:	4b49      	ldr	r3, [pc, #292]	; (8001df8 <setting_mode+0x290>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	5e9d      	ldrsh	r5, [r3, r2]
 8001cd8:	2d00      	cmp	r5, #0
 8001cda:	dc03      	bgt.n	8001ce4 <setting_mode+0x17c>
 8001cdc:	2202      	movs	r2, #2
 8001cde:	5e9b      	ldrsh	r3, [r3, r2]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	dd2b      	ble.n	8001d3c <setting_mode+0x1d4>
		if(coor_check(15, 15 + strlen("Back"), 1, 1 + 1)){
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	2113      	movs	r1, #19
 8001cea:	200f      	movs	r0, #15
 8001cec:	f7ff fa5c 	bl	80011a8 <coor_check>
 8001cf0:	1e06      	subs	r6, r0, #0
 8001cf2:	d012      	beq.n	8001d1a <setting_mode+0x1b2>
			if(t_color != b_color){
 8001cf4:	4b44      	ldr	r3, [pc, #272]	; (8001e08 <setting_mode+0x2a0>)
 8001cf6:	783a      	ldrb	r2, [r7, #0]
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d003      	beq.n	8001d06 <setting_mode+0x19e>
				set_tcolor = t_color;
 8001cfe:	4940      	ldr	r1, [pc, #256]	; (8001e00 <setting_mode+0x298>)
 8001d00:	700a      	strb	r2, [r1, #0]
				set_bcolor = b_color;
 8001d02:	4a40      	ldr	r2, [pc, #256]	; (8001e04 <setting_mode+0x29c>)
 8001d04:	7013      	strb	r3, [r2, #0]
			}
			color_save();
 8001d06:	f7ff fa9b 	bl	8001240 <color_save>
			reset_value();
 8001d0a:	f7ff fa69 	bl	80011e0 <reset_value>
			buzM = 1;
 8001d0e:	2201      	movs	r2, #1
 8001d10:	4b4e      	ldr	r3, [pc, #312]	; (8001e4c <setting_mode+0x2e4>)
			else if(curXY.x < RECT * 3) { if(sel == 0) t_color = green; else b_color = green; }
			else if(curXY.x < RECT * 4) { if(sel == 0) t_color = red; else b_color = red; }
			else if(curXY.x < RECT * 5) { if(sel == 0) t_color = yellow; else b_color = yellow; }
			else if(curXY.x < RECT * 6) { if(sel == 0) t_color = white; else b_color = white; }
		}
		else if(coor_check(0, strlen(">Setting"),0, 1)) { color_save(); reset_value(); modeF = select_menu; buzM = 1; }
 8001d12:	701a      	strb	r2, [r3, #0]
	}
}
 8001d14:	e012      	b.n	8001d3c <setting_mode+0x1d4>
	txt_color[2] = sel == 1 ? set_bcolor : set_tcolor;
 8001d16:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <setting_mode+0x298>)
 8001d18:	e778      	b.n	8001c0c <setting_mode+0xa4>
		else if(coor_check(0, strlen(bf[0]) - 6, 1, 1 + 1)) { firF = 0; time_setting(); }
 8001d1a:	a813      	add	r0, sp, #76	; 0x4c
 8001d1c:	f7fe f9f4 	bl	8000108 <strlen>
 8001d20:	3806      	subs	r0, #6
 8001d22:	b281      	uxth	r1, r0
 8001d24:	2302      	movs	r3, #2
 8001d26:	2201      	movs	r2, #1
 8001d28:	0030      	movs	r0, r6
 8001d2a:	f7ff fa3d 	bl	80011a8 <coor_check>
 8001d2e:	9005      	str	r0, [sp, #20]
 8001d30:	2800      	cmp	r0, #0
 8001d32:	d005      	beq.n	8001d40 <setting_mode+0x1d8>
 8001d34:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <setting_mode+0x284>)
 8001d36:	701e      	strb	r6, [r3, #0]
 8001d38:	f7ff fb18 	bl	800136c <time_setting>
}
 8001d3c:	b023      	add	sp, #140	; 0x8c
 8001d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		else if(coor_check(2, 2 + strlen("Text Color: Yellow") - 6, 4, 4 + 1)) sel = 0;
 8001d40:	2305      	movs	r3, #5
 8001d42:	2204      	movs	r2, #4
 8001d44:	210e      	movs	r1, #14
 8001d46:	2002      	movs	r0, #2
 8001d48:	f7ff fa2e 	bl	80011a8 <coor_check>
 8001d4c:	9b05      	ldr	r3, [sp, #20]
 8001d4e:	2800      	cmp	r0, #0
 8001d50:	d108      	bne.n	8001d64 <setting_mode+0x1fc>
		else if(coor_check(2, 2 + strlen("Background Color: Yellow") - 6, 6, 6 + 1)) sel = 1;
 8001d52:	2307      	movs	r3, #7
 8001d54:	2206      	movs	r2, #6
 8001d56:	2114      	movs	r1, #20
 8001d58:	2002      	movs	r0, #2
 8001d5a:	f7ff fa25 	bl	80011a8 <coor_check>
 8001d5e:	2800      	cmp	r0, #0
 8001d60:	d002      	beq.n	8001d68 <setting_mode+0x200>
 8001d62:	2301      	movs	r3, #1
 8001d64:	7023      	strb	r3, [r4, #0]
 8001d66:	e7e9      	b.n	8001d3c <setting_mode+0x1d4>
		else if(curXY.y > 190){
 8001d68:	4b23      	ldr	r3, [pc, #140]	; (8001df8 <setting_mode+0x290>)
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	5e9b      	ldrsh	r3, [r3, r2]
 8001d6e:	2bbe      	cmp	r3, #190	; 0xbe
 8001d70:	dd2b      	ble.n	8001dca <setting_mode+0x262>
			if(curXY.x < RECT) { if(sel == 0) t_color = black; else b_color = black; }
 8001d72:	2d34      	cmp	r5, #52	; 0x34
 8001d74:	dc07      	bgt.n	8001d86 <setting_mode+0x21e>
 8001d76:	7823      	ldrb	r3, [r4, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <setting_mode+0x218>
			else if(curXY.x < RECT * 6) { if(sel == 0) t_color = white; else b_color = white; }
 8001d7c:	703b      	strb	r3, [r7, #0]
 8001d7e:	e7dd      	b.n	8001d3c <setting_mode+0x1d4>
			if(curXY.x < RECT) { if(sel == 0) t_color = black; else b_color = black; }
 8001d80:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <setting_mode+0x2a0>)
 8001d82:	7018      	strb	r0, [r3, #0]
 8001d84:	e7da      	b.n	8001d3c <setting_mode+0x1d4>
			else if(curXY.x < RECT * 2) { if(sel == 0) t_color = blue; else b_color = blue; }
 8001d86:	2d69      	cmp	r5, #105	; 0x69
 8001d88:	dc06      	bgt.n	8001d98 <setting_mode+0x230>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	7822      	ldrb	r2, [r4, #0]
			else if(curXY.x < RECT * 6) { if(sel == 0) t_color = white; else b_color = white; }
 8001d8e:	2a00      	cmp	r2, #0
 8001d90:	d0f4      	beq.n	8001d7c <setting_mode+0x214>
 8001d92:	4a1d      	ldr	r2, [pc, #116]	; (8001e08 <setting_mode+0x2a0>)
 8001d94:	7013      	strb	r3, [r2, #0]
 8001d96:	e7d1      	b.n	8001d3c <setting_mode+0x1d4>
			else if(curXY.x < RECT * 3) { if(sel == 0) t_color = green; else b_color = green; }
 8001d98:	2d9e      	cmp	r5, #158	; 0x9e
 8001d9a:	dc02      	bgt.n	8001da2 <setting_mode+0x23a>
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	7822      	ldrb	r2, [r4, #0]
 8001da0:	e7f5      	b.n	8001d8e <setting_mode+0x226>
			else if(curXY.x < RECT * 4) { if(sel == 0) t_color = red; else b_color = red; }
 8001da2:	2dd3      	cmp	r5, #211	; 0xd3
 8001da4:	dc02      	bgt.n	8001dac <setting_mode+0x244>
 8001da6:	2303      	movs	r3, #3
 8001da8:	7822      	ldrb	r2, [r4, #0]
 8001daa:	e7f0      	b.n	8001d8e <setting_mode+0x226>
			else if(curXY.x < RECT * 5) { if(sel == 0) t_color = yellow; else b_color = yellow; }
 8001dac:	2384      	movs	r3, #132	; 0x84
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	429d      	cmp	r5, r3
 8001db2:	dc03      	bgt.n	8001dbc <setting_mode+0x254>
 8001db4:	7822      	ldrb	r2, [r4, #0]
 8001db6:	3b05      	subs	r3, #5
 8001db8:	3bff      	subs	r3, #255	; 0xff
 8001dba:	e7e8      	b.n	8001d8e <setting_mode+0x226>
			else if(curXY.x < RECT * 6) { if(sel == 0) t_color = white; else b_color = white; }
 8001dbc:	239f      	movs	r3, #159	; 0x9f
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	429d      	cmp	r5, r3
 8001dc2:	dabb      	bge.n	8001d3c <setting_mode+0x1d4>
 8001dc4:	7822      	ldrb	r2, [r4, #0]
 8001dc6:	3b3a      	subs	r3, #58	; 0x3a
 8001dc8:	e7f6      	b.n	8001db8 <setting_mode+0x250>
		else if(coor_check(0, strlen(">Setting"),0, 1)) { color_save(); reset_value(); modeF = select_menu; buzM = 1; }
 8001dca:	2301      	movs	r3, #1
 8001dcc:	0002      	movs	r2, r0
 8001dce:	2108      	movs	r1, #8
 8001dd0:	f7ff f9ea 	bl	80011a8 <coor_check>
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d0b1      	beq.n	8001d3c <setting_mode+0x1d4>
 8001dd8:	f7ff fa32 	bl	8001240 <color_save>
 8001ddc:	f7ff fa00 	bl	80011e0 <reset_value>
 8001de0:	2203      	movs	r2, #3
 8001de2:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <setting_mode+0x2e8>)
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	4b19      	ldr	r3, [pc, #100]	; (8001e4c <setting_mode+0x2e4>)
 8001de8:	3a02      	subs	r2, #2
 8001dea:	e792      	b.n	8001d12 <setting_mode+0x1aa>
 8001dec:	200000dd 	.word	0x200000dd
 8001df0:	200002c0 	.word	0x200002c0
 8001df4:	20000028 	.word	0x20000028
 8001df8:	200000d6 	.word	0x200000d6
 8001dfc:	200002c8 	.word	0x200002c8
 8001e00:	200002c1 	.word	0x200002c1
 8001e04:	20000027 	.word	0x20000027
 8001e08:	200000d0 	.word	0x200000d0
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	08005400 	.word	0x08005400
 8001e14:	20000029 	.word	0x20000029
 8001e18:	080054fb 	.word	0x080054fb
 8001e1c:	0800558e 	.word	0x0800558e
 8001e20:	08005594 	.word	0x08005594
 8001e24:	08005588 	.word	0x08005588
 8001e28:	08005599 	.word	0x08005599
 8001e2c:	08005581 	.word	0x08005581
 8001e30:	0800559d 	.word	0x0800559d
 8001e34:	080055a3 	.word	0x080055a3
 8001e38:	0800563d 	.word	0x0800563d
 8001e3c:	080055a9 	.word	0x080055a9
 8001e40:	080055b5 	.word	0x080055b5
 8001e44:	080055c7 	.word	0x080055c7
 8001e48:	0800553e 	.word	0x0800553e
 8001e4c:	200000d4 	.word	0x200000d4
 8001e50:	200002b8 	.word	0x200002b8

08001e54 <select_mode>:

void select_mode(void){
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(!firF){
 8001e56:	4d46      	ldr	r5, [pc, #280]	; (8001f70 <select_mode+0x11c>)
void select_mode(void){
 8001e58:	b097      	sub	sp, #92	; 0x5c
	if(!firF){
 8001e5a:	782b      	ldrb	r3, [r5, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d104      	bne.n	8001e6a <select_mode+0x16>
		firF = 1;
 8001e60:	2201      	movs	r2, #1
 8001e62:	702a      	strb	r2, [r5, #0]
		curXY.x = curXY.y = 0;
 8001e64:	4a43      	ldr	r2, [pc, #268]	; (8001f74 <select_mode+0x120>)
 8001e66:	8053      	strh	r3, [r2, #2]
 8001e68:	8013      	strh	r3, [r2, #0]
	}

	for(uint8_t i = 0 ; i < 17 ; i++){
		if(i == 1 + backupM){
 8001e6a:	4b43      	ldr	r3, [pc, #268]	; (8001f78 <select_mode+0x124>)
			txt_color[i] = set_bcolor;
			back_color[i] = set_tcolor;
		}
		else{
			txt_color[i] = set_tcolor;
			back_color[i] = set_bcolor;
 8001e6c:	2200      	movs	r2, #0
		if(i == 1 + backupM){
 8001e6e:	7818      	ldrb	r0, [r3, #0]
			txt_color[i] = set_tcolor;
 8001e70:	4b42      	ldr	r3, [pc, #264]	; (8001f7c <select_mode+0x128>)
 8001e72:	4943      	ldr	r1, [pc, #268]	; (8001f80 <select_mode+0x12c>)
 8001e74:	781e      	ldrb	r6, [r3, #0]
			back_color[i] = set_bcolor;
 8001e76:	4b43      	ldr	r3, [pc, #268]	; (8001f84 <select_mode+0x130>)
		if(i == 1 + backupM){
 8001e78:	3001      	adds	r0, #1
			back_color[i] = set_bcolor;
 8001e7a:	781f      	ldrb	r7, [r3, #0]
 8001e7c:	4b42      	ldr	r3, [pc, #264]	; (8001f88 <select_mode+0x134>)
 8001e7e:	001c      	movs	r4, r3
		if(i == 1 + backupM){
 8001e80:	4290      	cmp	r0, r2
 8001e82:	d14d      	bne.n	8001f20 <select_mode+0xcc>
			txt_color[i] = set_bcolor;
 8001e84:	701f      	strb	r7, [r3, #0]
			back_color[i] = set_tcolor;
 8001e86:	700e      	strb	r6, [r1, #0]
	for(uint8_t i = 0 ; i < 17 ; i++){
 8001e88:	3201      	adds	r2, #1
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	3101      	adds	r1, #1
 8001e8e:	2a11      	cmp	r2, #17
 8001e90:	d1f6      	bne.n	8001e80 <select_mode+0x2c>
		}
	}
	time_get();
 8001e92:	f7ff f9c5 	bl	8001220 <time_get>
	char bf[40];
	POS pos[4] = {{0, 1}, {0, 4}, {0, 6}, {0, 8}};
 8001e96:	493d      	ldr	r1, [pc, #244]	; (8001f8c <select_mode+0x138>)
 8001e98:	2210      	movs	r2, #16
 8001e9a:	3164      	adds	r1, #100	; 0x64
 8001e9c:	a804      	add	r0, sp, #16
 8001e9e:	f002 fe31 	bl	8004b04 <memcpy>
	sprintf(bf, "%04d.%02d.%02d %02d:%02d:%02d", 2000 + time.year, time.month, time.day, time.hour, time.min, time.sec);
 8001ea2:	20fa      	movs	r0, #250	; 0xfa
 8001ea4:	493a      	ldr	r1, [pc, #232]	; (8001f90 <select_mode+0x13c>)
 8001ea6:	00c0      	lsls	r0, r0, #3
 8001ea8:	780a      	ldrb	r2, [r1, #0]
 8001eaa:	784b      	ldrb	r3, [r1, #1]
 8001eac:	1812      	adds	r2, r2, r0
 8001eae:	7948      	ldrb	r0, [r1, #5]
 8001eb0:	ae0c      	add	r6, sp, #48	; 0x30
 8001eb2:	9003      	str	r0, [sp, #12]
 8001eb4:	7908      	ldrb	r0, [r1, #4]
 8001eb6:	9002      	str	r0, [sp, #8]
 8001eb8:	78c8      	ldrb	r0, [r1, #3]
 8001eba:	9001      	str	r0, [sp, #4]
 8001ebc:	7889      	ldrb	r1, [r1, #2]
 8001ebe:	0030      	movs	r0, r6
 8001ec0:	9100      	str	r1, [sp, #0]
 8001ec2:	4934      	ldr	r1, [pc, #208]	; (8001f94 <select_mode+0x140>)
 8001ec4:	f002 fe30 	bl	8004b28 <siprintf>

	char* array[4] = { bf, "Main Menu", "Modulation Mode", "Setting Mode" };
 8001ec8:	4b33      	ldr	r3, [pc, #204]	; (8001f98 <select_mode+0x144>)
	array_puts(pos, ">Mode Select", array, txt_color, back_color, 4);
 8001eca:	4934      	ldr	r1, [pc, #208]	; (8001f9c <select_mode+0x148>)
	char* array[4] = { bf, "Main Menu", "Modulation Mode", "Setting Mode" };
 8001ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8001ece:	4b34      	ldr	r3, [pc, #208]	; (8001fa0 <select_mode+0x14c>)
	array_puts(pos, ">Mode Select", array, txt_color, back_color, 4);
 8001ed0:	aa08      	add	r2, sp, #32
	char* array[4] = { bf, "Main Menu", "Modulation Mode", "Setting Mode" };
 8001ed2:	930a      	str	r3, [sp, #40]	; 0x28
 8001ed4:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <select_mode+0x150>)
	array_puts(pos, ">Mode Select", array, txt_color, back_color, 4);
 8001ed6:	a804      	add	r0, sp, #16
	char* array[4] = { bf, "Main Menu", "Modulation Mode", "Setting Mode" };
 8001ed8:	930b      	str	r3, [sp, #44]	; 0x2c
	array_puts(pos, ">Mode Select", array, txt_color, back_color, 4);
 8001eda:	2304      	movs	r3, #4
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	4b28      	ldr	r3, [pc, #160]	; (8001f80 <select_mode+0x12c>)
	char* array[4] = { bf, "Main Menu", "Modulation Mode", "Setting Mode" };
 8001ee0:	9608      	str	r6, [sp, #32]
	array_puts(pos, ">Mode Select", array, txt_color, back_color, 4);
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	0023      	movs	r3, r4
 8001ee6:	f7ff fa13 	bl	8001310 <array_puts>

	if(curXY.x > 0 || curXY.y > 0){
 8001eea:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <select_mode+0x120>)
 8001eec:	2100      	movs	r1, #0
 8001eee:	5e5a      	ldrsh	r2, [r3, r1]
 8001ef0:	2a00      	cmp	r2, #0
 8001ef2:	dc03      	bgt.n	8001efc <select_mode+0xa8>
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	5e9b      	ldrsh	r3, [r3, r2]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	dd0f      	ble.n	8001f1c <select_mode+0xc8>
		if(coor_check(0, strlen(bf) - 6, 1, 1 + 1)) { firF = 0; time_setting(); }
 8001efc:	0030      	movs	r0, r6
 8001efe:	f7fe f903 	bl	8000108 <strlen>
 8001f02:	3806      	subs	r0, #6
 8001f04:	b281      	uxth	r1, r0
 8001f06:	2302      	movs	r3, #2
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	f7ff f94c 	bl	80011a8 <coor_check>
 8001f10:	1e04      	subs	r4, r0, #0
 8001f12:	d008      	beq.n	8001f26 <select_mode+0xd2>
 8001f14:	2300      	movs	r3, #0
 8001f16:	702b      	strb	r3, [r5, #0]
 8001f18:	f7ff fa28 	bl	800136c <time_setting>
		else if(coor_check(0, strlen("Main Menu"), 4, 4 + 1)) { reset_value(); modeF = main_menu; }
		else if(coor_check(0, strlen("Modulation Mode"), 6, 6 + 1)) { reset_value(); modeF = sound; }
		else if(coor_check(0, strlen("Setting Mode"), 8, 8 + 1)) { reset_value(); modeF = setting; }
	}
}
 8001f1c:	b017      	add	sp, #92	; 0x5c
 8001f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			txt_color[i] = set_tcolor;
 8001f20:	701e      	strb	r6, [r3, #0]
			back_color[i] = set_bcolor;
 8001f22:	700f      	strb	r7, [r1, #0]
 8001f24:	e7b0      	b.n	8001e88 <select_mode+0x34>
		else if(coor_check(0, strlen("Main Menu"), 4, 4 + 1)) { reset_value(); modeF = main_menu; }
 8001f26:	2305      	movs	r3, #5
 8001f28:	2204      	movs	r2, #4
 8001f2a:	2109      	movs	r1, #9
 8001f2c:	f7ff f93c 	bl	80011a8 <coor_check>
 8001f30:	2800      	cmp	r0, #0
 8001f32:	d004      	beq.n	8001f3e <select_mode+0xea>
 8001f34:	f7ff f954 	bl	80011e0 <reset_value>
 8001f38:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <select_mode+0x154>)
 8001f3a:	701c      	strb	r4, [r3, #0]
 8001f3c:	e7ee      	b.n	8001f1c <select_mode+0xc8>
		else if(coor_check(0, strlen("Modulation Mode"), 6, 6 + 1)) { reset_value(); modeF = sound; }
 8001f3e:	2307      	movs	r3, #7
 8001f40:	2206      	movs	r2, #6
 8001f42:	210f      	movs	r1, #15
 8001f44:	f7ff f930 	bl	80011a8 <coor_check>
 8001f48:	2800      	cmp	r0, #0
 8001f4a:	d005      	beq.n	8001f58 <select_mode+0x104>
 8001f4c:	f7ff f948 	bl	80011e0 <reset_value>
 8001f50:	2201      	movs	r2, #1
 8001f52:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <select_mode+0x154>)
		else if(coor_check(0, strlen("Setting Mode"), 8, 8 + 1)) { reset_value(); modeF = setting; }
 8001f54:	701a      	strb	r2, [r3, #0]
}
 8001f56:	e7e1      	b.n	8001f1c <select_mode+0xc8>
		else if(coor_check(0, strlen("Setting Mode"), 8, 8 + 1)) { reset_value(); modeF = setting; }
 8001f58:	2309      	movs	r3, #9
 8001f5a:	2208      	movs	r2, #8
 8001f5c:	210c      	movs	r1, #12
 8001f5e:	f7ff f923 	bl	80011a8 <coor_check>
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d0da      	beq.n	8001f1c <select_mode+0xc8>
 8001f66:	f7ff f93b 	bl	80011e0 <reset_value>
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <select_mode+0x154>)
 8001f6e:	e7f1      	b.n	8001f54 <select_mode+0x100>
 8001f70:	200000dd 	.word	0x200000dd
 8001f74:	200000d6 	.word	0x200000d6
 8001f78:	200000d1 	.word	0x200000d1
 8001f7c:	200002c1 	.word	0x200002c1
 8001f80:	20000000 	.word	0x20000000
 8001f84:	20000027 	.word	0x20000027
 8001f88:	200002c8 	.word	0x200002c8
 8001f8c:	08005400 	.word	0x08005400
 8001f90:	20000029 	.word	0x20000029
 8001f94:	080054fb 	.word	0x080054fb
 8001f98:	080055d0 	.word	0x080055d0
 8001f9c:	080055f7 	.word	0x080055f7
 8001fa0:	080055da 	.word	0x080055da
 8001fa4:	080055ea 	.word	0x080055ea
 8001fa8:	200002b8 	.word	0x200002b8

08001fac <start>:
void start(void){
 8001fac:	b537      	push	{r0, r1, r2, r4, r5, lr}
	LCD_Clear(set_bcolor);
 8001fae:	4c0e      	ldr	r4, [pc, #56]	; (8001fe8 <start+0x3c>)
	LCD_FillScreen(color);
 8001fb0:	7820      	ldrb	r0, [r4, #0]
 8001fb2:	f7ff f80d 	bl	8000fd0 <LCD_FillScreen>
	LCD_putsXY(3, 4, "< Skill Competition Task 3 >", set_tcolor, set_bcolor);
 8001fb6:	4d0d      	ldr	r5, [pc, #52]	; (8001fec <start+0x40>)
	LCD_DrawText(str, x * 15, y * 19, color, bg_color);
 8001fb8:	7822      	ldrb	r2, [r4, #0]
 8001fba:	782b      	ldrb	r3, [r5, #0]
 8001fbc:	212d      	movs	r1, #45	; 0x2d
 8001fbe:	9200      	str	r2, [sp, #0]
 8001fc0:	480b      	ldr	r0, [pc, #44]	; (8001ff0 <start+0x44>)
 8001fc2:	224c      	movs	r2, #76	; 0x4c
 8001fc4:	f7ff f8bc 	bl	8001140 <LCD_DrawText>
 8001fc8:	7822      	ldrb	r2, [r4, #0]
 8001fca:	782b      	ldrb	r3, [r5, #0]
 8001fcc:	2169      	movs	r1, #105	; 0x69
 8001fce:	9200      	str	r2, [sp, #0]
 8001fd0:	4808      	ldr	r0, [pc, #32]	; (8001ff4 <start+0x48>)
 8001fd2:	2272      	movs	r2, #114	; 0x72
 8001fd4:	f7ff f8b4 	bl	8001140 <LCD_DrawText>
	HAL_Delay(2000);
 8001fd8:	20fa      	movs	r0, #250	; 0xfa
 8001fda:	00c0      	lsls	r0, r0, #3
 8001fdc:	f000 fc2e 	bl	800283c <HAL_Delay>
	time_setting();
 8001fe0:	f7ff f9c4 	bl	800136c <time_setting>
}
 8001fe4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	20000027 	.word	0x20000027
 8001fec:	200002c1 	.word	0x200002c1
 8001ff0:	08005604 	.word	0x08005604
 8001ff4:	08005621 	.word	0x08005621

08001ff8 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void){
 8001ff8:	b513      	push	{r0, r1, r4, lr}
	HAL_ADC_Start_DMA(&hadc, &adcV, 1);
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	4915      	ldr	r1, [pc, #84]	; (8002054 <HAL_SYSTICK_Callback+0x5c>)
 8001ffe:	4816      	ldr	r0, [pc, #88]	; (8002058 <HAL_SYSTICK_Callback+0x60>)
 8002000:	f000 fd5a 	bl	8002ab8 <HAL_ADC_Start_DMA>

	if(buzM) buzC++;
 8002004:	4815      	ldr	r0, [pc, #84]	; (800205c <HAL_SYSTICK_Callback+0x64>)
 8002006:	7801      	ldrb	r1, [r0, #0]
 8002008:	2900      	cmp	r1, #0
 800200a:	d00d      	beq.n	8002028 <HAL_SYSTICK_Callback+0x30>
 800200c:	4a14      	ldr	r2, [pc, #80]	; (8002060 <HAL_SYSTICK_Callback+0x68>)
 800200e:	8813      	ldrh	r3, [r2, #0]
 8002010:	3301      	adds	r3, #1
 8002012:	b29b      	uxth	r3, r3
 8002014:	8013      	strh	r3, [r2, #0]

	if(buzM == 1){
 8002016:	2901      	cmp	r1, #1
 8002018:	d106      	bne.n	8002028 <HAL_SYSTICK_Callback+0x30>
		if(buzC < 500) BUZ(1);
 800201a:	24fa      	movs	r4, #250	; 0xfa
 800201c:	4911      	ldr	r1, [pc, #68]	; (8002064 <HAL_SYSTICK_Callback+0x6c>)
 800201e:	0064      	lsls	r4, r4, #1
 8002020:	42a3      	cmp	r3, r4
 8002022:	d211      	bcs.n	8002048 <HAL_SYSTICK_Callback+0x50>
 8002024:	2308      	movs	r3, #8
		else{
			buzM = buzC = 0;
			BUZ(0);
 8002026:	618b      	str	r3, [r1, #24]
		}
	}

	if(touched()) curXY = getPoint(0);
 8002028:	f7fe ff56 	bl	8000ed8 <touched>
 800202c:	2100      	movs	r1, #0
 800202e:	4c0e      	ldr	r4, [pc, #56]	; (8002068 <HAL_SYSTICK_Callback+0x70>)
 8002030:	2800      	cmp	r0, #0
 8002032:	d100      	bne.n	8002036 <HAL_SYSTICK_Callback+0x3e>
	else curXY = getPoint(1);
 8002034:	2101      	movs	r1, #1
 8002036:	4668      	mov	r0, sp
 8002038:	f7fe ff56 	bl	8000ee8 <getPoint>
 800203c:	2206      	movs	r2, #6
 800203e:	4669      	mov	r1, sp
 8002040:	0020      	movs	r0, r4
 8002042:	f002 fd5f 	bl	8004b04 <memcpy>
}
 8002046:	bd13      	pop	{r0, r1, r4, pc}
			buzM = buzC = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	8013      	strh	r3, [r2, #0]
 800204c:	7003      	strb	r3, [r0, #0]
			BUZ(0);
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	031b      	lsls	r3, r3, #12
 8002052:	e7e8      	b.n	8002026 <HAL_SYSTICK_Callback+0x2e>
 8002054:	200000cc 	.word	0x200000cc
 8002058:	200000e8 	.word	0x200000e8
 800205c:	200000d4 	.word	0x200000d4
 8002060:	200000d2 	.word	0x200000d2
 8002064:	50000400 	.word	0x50000400
 8002068:	200000d6 	.word	0x200000d6

0800206c <HAL_TIM_PeriodElapsedCallback>:

}

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800206c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// If this Code don`t play you need annotation inversion for 'value'

	static uint32_t tick, value;

	if(htim->Instance == htim6.Instance){
 800206e:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002070:	6802      	ldr	r2, [r0, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d137      	bne.n	80020e8 <HAL_TIM_PeriodElapsedCallback+0x7c>
	switch(pitch_state){
 8002078:	4b2a      	ldr	r3, [pc, #168]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800207a:	4c2b      	ldr	r4, [pc, #172]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800207c:	7818      	ldrb	r0, [r3, #0]
 800207e:	280a      	cmp	r0, #10
 8002080:	d809      	bhi.n	8002096 <HAL_TIM_PeriodElapsedCallback+0x2a>
 8002082:	f7fe f849 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002086:	4345      	.short	0x4345
 8002088:	3a3d3f41 	.word	0x3a3d3f41
 800208c:	32343638 	.word	0x32343638
 8002090:	06          	.byte	0x06
 8002091:	00          	.byte	0x00
	case 10: pitch = 0.1; break;
 8002092:	4b26      	ldr	r3, [pc, #152]	; (800212c <HAL_TIM_PeriodElapsedCallback+0xc0>)
	case 0: pitch = 10.5; break;
 8002094:	6023      	str	r3, [r4, #0]
		pitch_set();
		if(++tick > (adcV / 4) * pitch){
 8002096:	4e26      	ldr	r6, [pc, #152]	; (8002130 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002098:	6833      	ldr	r3, [r6, #0]
 800209a:	1c58      	adds	r0, r3, #1
 800209c:	4b25      	ldr	r3, [pc, #148]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800209e:	6030      	str	r0, [r6, #0]
 80020a0:	681d      	ldr	r5, [r3, #0]
 80020a2:	f7fe fced 	bl	8000a80 <__aeabi_ui2f>
 80020a6:	1c07      	adds	r7, r0, #0
 80020a8:	08a8      	lsrs	r0, r5, #2
 80020aa:	f7fe fce9 	bl	8000a80 <__aeabi_ui2f>
 80020ae:	6821      	ldr	r1, [r4, #0]
 80020b0:	f7fe fbc0 	bl	8000834 <__aeabi_fmul>
 80020b4:	1c01      	adds	r1, r0, #0
 80020b6:	1c38      	adds	r0, r7, #0
 80020b8:	f7fe f9de 	bl	8000478 <__aeabi_fcmpgt>
 80020bc:	2800      	cmp	r0, #0
 80020be:	d006      	beq.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x62>
			tick = 0;
 80020c0:	2200      	movs	r2, #0
			if(value > 0) value = 0;
 80020c2:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <HAL_TIM_PeriodElapsedCallback+0xcc>)
			tick = 0;
 80020c4:	6032      	str	r2, [r6, #0]
			if(value > 0) value = 0;
 80020c6:	6819      	ldr	r1, [r3, #0]
 80020c8:	4291      	cmp	r1, r2
 80020ca:	d023      	beq.n	8002114 <HAL_TIM_PeriodElapsedCallback+0xa8>
			else value = (uint32_t)max_volume * 40;
 80020cc:	601a      	str	r2, [r3, #0]
//			value = value > 0 ? 0 : max_volume * 40;
		}

		if(dac_start && adcV > 100) HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, value);
 80020ce:	4b1b      	ldr	r3, [pc, #108]	; (800213c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d008      	beq.n	80020e8 <HAL_TIM_PeriodElapsedCallback+0x7c>
 80020d6:	2d64      	cmp	r5, #100	; 0x64
 80020d8:	d906      	bls.n	80020e8 <HAL_TIM_PeriodElapsedCallback+0x7c>
 80020da:	2200      	movs	r2, #0
 80020dc:	4b16      	ldr	r3, [pc, #88]	; (8002138 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80020de:	0011      	movs	r1, r2
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4817      	ldr	r0, [pc, #92]	; (8002140 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80020e4:	f000 fea2 	bl	8002e2c <HAL_DAC_SetValue>
	}
}
 80020e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 9: pitch = 0.2; break;
 80020ea:	4b16      	ldr	r3, [pc, #88]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80020ec:	e7d2      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 8: pitch = 0.4; break;
 80020ee:	4b16      	ldr	r3, [pc, #88]	; (8002148 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80020f0:	e7d0      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 7: pitch = 0.8; break;
 80020f2:	4b16      	ldr	r3, [pc, #88]	; (800214c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020f4:	e7ce      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 6: pitch = 0.9; break;
 80020f6:	4b16      	ldr	r3, [pc, #88]	; (8002150 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80020f8:	e7cc      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 5: pitch = 1.0; break;
 80020fa:	23fe      	movs	r3, #254	; 0xfe
 80020fc:	059b      	lsls	r3, r3, #22
 80020fe:	e7c9      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 4: pitch = 2.5; break;
 8002100:	4b14      	ldr	r3, [pc, #80]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002102:	e7c7      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 3: pitch = 4.5; break;
 8002104:	4b14      	ldr	r3, [pc, #80]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002106:	e7c5      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 2: pitch = 8.5; break;
 8002108:	4b14      	ldr	r3, [pc, #80]	; (800215c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800210a:	e7c3      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 1: pitch = 9.5; break;
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800210e:	e7c1      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
	case 0: pitch = 10.5; break;
 8002110:	4b14      	ldr	r3, [pc, #80]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002112:	e7bf      	b.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x28>
			else value = (uint32_t)max_volume * 40;
 8002114:	4a14      	ldr	r2, [pc, #80]	; (8002168 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002116:	8811      	ldrh	r1, [r2, #0]
 8002118:	2228      	movs	r2, #40	; 0x28
 800211a:	434a      	muls	r2, r1
 800211c:	e7d6      	b.n	80020cc <HAL_TIM_PeriodElapsedCallback+0x60>
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	200001f0 	.word	0x200001f0
 8002124:	20000026 	.word	0x20000026
 8002128:	200002bc 	.word	0x200002bc
 800212c:	3dcccccd 	.word	0x3dcccccd
 8002130:	200002c4 	.word	0x200002c4
 8002134:	200000cc 	.word	0x200000cc
 8002138:	200002dc 	.word	0x200002dc
 800213c:	200000dc 	.word	0x200000dc
 8002140:	20000144 	.word	0x20000144
 8002144:	3e4ccccd 	.word	0x3e4ccccd
 8002148:	3ecccccd 	.word	0x3ecccccd
 800214c:	3f4ccccd 	.word	0x3f4ccccd
 8002150:	3f666666 	.word	0x3f666666
 8002154:	40200000 	.word	0x40200000
 8002158:	40900000 	.word	0x40900000
 800215c:	41080000 	.word	0x41080000
 8002160:	41180000 	.word	0x41180000
 8002164:	41280000 	.word	0x41280000
 8002168:	20000024 	.word	0x20000024

0800216c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800216c:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800216e:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
	{
		HAL_NVIC_SystemReset();
 8002170:	f000 fdc2 	bl	8002cf8 <HAL_NVIC_SystemReset>
	while (1)
 8002174:	e7fc      	b.n	8002170 <Error_Handler+0x4>
	...

08002178 <SystemClock_Config>:
{
 8002178:	b510      	push	{r4, lr}
 800217a:	b09c      	sub	sp, #112	; 0x70
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800217c:	2224      	movs	r2, #36	; 0x24
 800217e:	2100      	movs	r1, #0
 8002180:	a80f      	add	r0, sp, #60	; 0x3c
 8002182:	f002 fcc8 	bl	8004b16 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002186:	2214      	movs	r2, #20
 8002188:	2100      	movs	r1, #0
 800218a:	a801      	add	r0, sp, #4
 800218c:	f002 fcc3 	bl	8004b16 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002190:	2220      	movs	r2, #32
 8002192:	2100      	movs	r1, #0
 8002194:	a806      	add	r0, sp, #24
 8002196:	f002 fcbe 	bl	8004b16 <memset>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800219a:	491b      	ldr	r1, [pc, #108]	; (8002208 <SystemClock_Config+0x90>)
 800219c:	4a1b      	ldr	r2, [pc, #108]	; (800220c <SystemClock_Config+0x94>)
 800219e:	680b      	ldr	r3, [r1, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021a0:	2401      	movs	r4, #1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021a2:	401a      	ands	r2, r3
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	4313      	orrs	r3, r2
 80021aa:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021ac:	2302      	movs	r3, #2
 80021ae:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021b0:	9318      	str	r3, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021b2:	2300      	movs	r3, #0
 80021b4:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80021b6:	2380      	movs	r3, #128	; 0x80
 80021b8:	02db      	lsls	r3, r3, #11
 80021ba:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80021bc:	2380      	movs	r3, #128	; 0x80
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021be:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80021c0:	03db      	lsls	r3, r3, #15
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021c2:	a80e      	add	r0, sp, #56	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021c4:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021c6:	9212      	str	r2, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80021c8:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ca:	f001 fb91 	bl	80038f0 <HAL_RCC_OscConfig>
 80021ce:	2800      	cmp	r0, #0
 80021d0:	d001      	beq.n	80021d6 <SystemClock_Config+0x5e>
		Error_Handler();
 80021d2:	f7ff ffcb 	bl	800216c <Error_Handler>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021d6:	230f      	movs	r3, #15
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021d8:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021da:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021dc:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021de:	3b0c      	subs	r3, #12
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021e0:	9005      	str	r0, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021e2:	0021      	movs	r1, r4
 80021e4:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021e6:	9302      	str	r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021e8:	f001 fe04 	bl	8003df4 <HAL_RCC_ClockConfig>
 80021ec:	2800      	cmp	r0, #0
 80021ee:	d1f0      	bne.n	80021d2 <SystemClock_Config+0x5a>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80021f0:	2309      	movs	r3, #9
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021f2:	9008      	str	r0, [sp, #32]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80021f4:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021f6:	a806      	add	r0, sp, #24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80021f8:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fa:	f001 fee9 	bl	8003fd0 <HAL_RCCEx_PeriphCLKConfig>
 80021fe:	2800      	cmp	r0, #0
 8002200:	d1e7      	bne.n	80021d2 <SystemClock_Config+0x5a>
}
 8002202:	b01c      	add	sp, #112	; 0x70
 8002204:	bd10      	pop	{r4, pc}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	40007000 	.word	0x40007000
 800220c:	ffffe7ff 	.word	0xffffe7ff

08002210 <main>:
{
 8002210:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002212:	2701      	movs	r7, #1
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002214:	2402      	movs	r4, #2
{
 8002216:	b08d      	sub	sp, #52	; 0x34
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002218:	4e93      	ldr	r6, [pc, #588]	; (8002468 <main+0x258>)
	HAL_Init();
 800221a:	f000 fae9 	bl	80027f0 <HAL_Init>
	SystemClock_Config();
 800221e:	f7ff ffab 	bl	8002178 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002222:	2214      	movs	r2, #20
 8002224:	2100      	movs	r1, #0
 8002226:	a807      	add	r0, sp, #28
 8002228:	f002 fc75 	bl	8004b16 <memset>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800222c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 800222e:	2200      	movs	r2, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002230:	433b      	orrs	r3, r7
 8002232:	62f3      	str	r3, [r6, #44]	; 0x2c
 8002234:	6af3      	ldr	r3, [r6, #44]	; 0x2c
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8002236:	2108      	movs	r1, #8
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	403b      	ands	r3, r7
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800223e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8002240:	488a      	ldr	r0, [pc, #552]	; (800246c <main+0x25c>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002242:	4323      	orrs	r3, r4
 8002244:	62f3      	str	r3, [r6, #44]	; 0x2c
 8002246:	6af3      	ldr	r3, [r6, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2500      	movs	r5, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800224a:	4023      	ands	r3, r4
 800224c:	9302      	str	r3, [sp, #8]
 800224e:	9b02      	ldr	r3, [sp, #8]
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8002250:	f000 ffac 	bl	80031ac <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = BUZ_Pin;
 8002254:	2308      	movs	r3, #8
	HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 8002256:	4885      	ldr	r0, [pc, #532]	; (800246c <main+0x25c>)
 8002258:	a907      	add	r1, sp, #28
	GPIO_InitStruct.Pin = BUZ_Pin;
 800225a:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800225c:	9409      	str	r4, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225e:	9708      	str	r7, [sp, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002260:	950a      	str	r5, [sp, #40]	; 0x28
	HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 8002262:	f000 fee3 	bl	800302c <HAL_GPIO_Init>
	ADC_ChannelConfTypeDef sConfig = {0};
 8002266:	2208      	movs	r2, #8
 8002268:	0029      	movs	r1, r5
 800226a:	a807      	add	r0, sp, #28
 800226c:	f002 fc53 	bl	8004b16 <memset>
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002270:	23c2      	movs	r3, #194	; 0xc2
	hadc.Init.OversamplingMode = DISABLE;
 8002272:	4c7f      	ldr	r4, [pc, #508]	; (8002470 <main+0x260>)
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002274:	33ff      	adds	r3, #255	; 0xff
 8002276:	6263      	str	r3, [r4, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8002278:	0023      	movs	r3, r4
 800227a:	332c      	adds	r3, #44	; 0x2c
 800227c:	701d      	strb	r5, [r3, #0]
	hadc.Instance = ADC1;
 800227e:	4b7d      	ldr	r3, [pc, #500]	; (8002474 <main+0x264>)
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002280:	0020      	movs	r0, r4
	hadc.Instance = ADC1;
 8002282:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	05db      	lsls	r3, r3, #23
 8002288:	6063      	str	r3, [r4, #4]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800228a:	2304      	movs	r3, #4
	hadc.Init.ContinuousConvMode = DISABLE;
 800228c:	8425      	strh	r5, [r4, #32]
	hadc.Init.OversamplingMode = DISABLE;
 800228e:	63e5      	str	r5, [r4, #60]	; 0x3c
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002290:	63a5      	str	r5, [r4, #56]	; 0x38
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002292:	62a5      	str	r5, [r4, #40]	; 0x28
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002294:	6325      	str	r5, [r4, #48]	; 0x30
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8002296:	6365      	str	r5, [r4, #52]	; 0x34
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002298:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800229a:	60e5      	str	r5, [r4, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800229c:	6127      	str	r7, [r4, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800229e:	6163      	str	r3, [r4, #20]
	hadc.Init.LowPowerAutoWait = DISABLE;
 80022a0:	61a5      	str	r5, [r4, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80022a2:	61e5      	str	r5, [r4, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 80022a4:	f000 fb2e 	bl	8002904 <HAL_ADC_Init>
 80022a8:	42a8      	cmp	r0, r5
 80022aa:	d001      	beq.n	80022b0 <main+0xa0>
		Error_Handler();
 80022ac:	f7ff ff5e 	bl	800216c <Error_Handler>
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80022b0:	2380      	movs	r3, #128	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80022b2:	a907      	add	r1, sp, #28
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80022b4:	015b      	lsls	r3, r3, #5
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80022b6:	0020      	movs	r0, r4
	sConfig.Channel = ADC_CHANNEL_0;
 80022b8:	9707      	str	r7, [sp, #28]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80022ba:	9308      	str	r3, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80022bc:	f000 fc92 	bl	8002be4 <HAL_ADC_ConfigChannel>
 80022c0:	1e01      	subs	r1, r0, #0
 80022c2:	d1f3      	bne.n	80022ac <main+0x9c>
	DAC_ChannelConfTypeDef sConfig = {0};
 80022c4:	2208      	movs	r2, #8
 80022c6:	a805      	add	r0, sp, #20
 80022c8:	f002 fc25 	bl	8004b16 <memset>
	hdac.Instance = DAC;
 80022cc:	4d6a      	ldr	r5, [pc, #424]	; (8002478 <main+0x268>)
 80022ce:	4b6b      	ldr	r3, [pc, #428]	; (800247c <main+0x26c>)
	if (HAL_DAC_Init(&hdac) != HAL_OK)
 80022d0:	0028      	movs	r0, r5
	hdac.Instance = DAC;
 80022d2:	602b      	str	r3, [r5, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK)
 80022d4:	f000 fd3c 	bl	8002d50 <HAL_DAC_Init>
 80022d8:	1e02      	subs	r2, r0, #0
 80022da:	d1e7      	bne.n	80022ac <main+0x9c>
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80022dc:	9005      	str	r0, [sp, #20]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80022de:	9006      	str	r0, [sp, #24]
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80022e0:	a905      	add	r1, sp, #20
 80022e2:	0028      	movs	r0, r5
 80022e4:	f000 fd4a 	bl	8002d7c <HAL_DAC_ConfigChannel>
 80022e8:	2800      	cmp	r0, #0
 80022ea:	d1df      	bne.n	80022ac <main+0x9c>
	hi2c1.Instance = I2C1;
 80022ec:	4c64      	ldr	r4, [pc, #400]	; (8002480 <main+0x270>)
 80022ee:	4b65      	ldr	r3, [pc, #404]	; (8002484 <main+0x274>)
	hi2c1.Init.OwnAddress1 = 0;
 80022f0:	60a0      	str	r0, [r4, #8]
	hi2c1.Instance = I2C1;
 80022f2:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x00100413;
 80022f4:	4b64      	ldr	r3, [pc, #400]	; (8002488 <main+0x278>)
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022f6:	6120      	str	r0, [r4, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80022f8:	6160      	str	r0, [r4, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022fa:	61a0      	str	r0, [r4, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022fc:	61e0      	str	r0, [r4, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022fe:	6220      	str	r0, [r4, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002300:	0020      	movs	r0, r4
	hi2c1.Init.Timing = 0x00100413;
 8002302:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002304:	60e7      	str	r7, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002306:	f001 f8d9 	bl	80034bc <HAL_I2C_Init>
 800230a:	1e01      	subs	r1, r0, #0
 800230c:	d1ce      	bne.n	80022ac <main+0x9c>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800230e:	0020      	movs	r0, r4
 8002310:	f001 fa4e 	bl	80037b0 <HAL_I2CEx_ConfigAnalogFilter>
 8002314:	1e01      	subs	r1, r0, #0
 8002316:	d1c9      	bne.n	80022ac <main+0x9c>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002318:	0020      	movs	r0, r4
 800231a:	f001 fa6f 	bl	80037fc <HAL_I2CEx_ConfigDigitalFilter>
 800231e:	1e04      	subs	r4, r0, #0
 8002320:	d1c4      	bne.n	80022ac <main+0x9c>
	HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002322:	2080      	movs	r0, #128	; 0x80
 8002324:	0140      	lsls	r0, r0, #5
 8002326:	f001 fa8d 	bl	8003844 <HAL_I2CEx_EnableFastModePlus>
	__HAL_RCC_DMA1_CLK_ENABLE();
 800232a:	6b33      	ldr	r3, [r6, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800232c:	0022      	movs	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 800232e:	433b      	orrs	r3, r7
 8002330:	6333      	str	r3, [r6, #48]	; 0x30
 8002332:	6b33      	ldr	r3, [r6, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002334:	0021      	movs	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002336:	403b      	ands	r3, r7
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002338:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE();
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800233e:	f000 fca5 	bl	8002c8c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002342:	2009      	movs	r0, #9
 8002344:	f000 fccc 	bl	8002ce0 <HAL_NVIC_EnableIRQ>
	huart1.Instance = USART1;
 8002348:	4850      	ldr	r0, [pc, #320]	; (800248c <main+0x27c>)
 800234a:	4b51      	ldr	r3, [pc, #324]	; (8002490 <main+0x280>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800234c:	6084      	str	r4, [r0, #8]
	huart1.Instance = USART1;
 800234e:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 115200;
 8002350:	23e1      	movs	r3, #225	; 0xe1
 8002352:	025b      	lsls	r3, r3, #9
 8002354:	6043      	str	r3, [r0, #4]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002356:	230c      	movs	r3, #12
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002358:	60c4      	str	r4, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800235a:	6104      	str	r4, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800235c:	6184      	str	r4, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800235e:	61c4      	str	r4, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002360:	6204      	str	r4, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002362:	6244      	str	r4, [r0, #36]	; 0x24
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002364:	6143      	str	r3, [r0, #20]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8002366:	f002 fb71 	bl	8004a4c <HAL_UART_Init>
 800236a:	1e04      	subs	r4, r0, #0
 800236c:	d19e      	bne.n	80022ac <main+0x9c>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236e:	0001      	movs	r1, r0
 8002370:	2208      	movs	r2, #8
 8002372:	a803      	add	r0, sp, #12
 8002374:	f002 fbcf 	bl	8004b16 <memset>
	htim6.Instance = TIM6;
 8002378:	4f46      	ldr	r7, [pc, #280]	; (8002494 <main+0x284>)
 800237a:	4b47      	ldr	r3, [pc, #284]	; (8002498 <main+0x288>)
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800237c:	0038      	movs	r0, r7
	htim6.Instance = TIM6;
 800237e:	603b      	str	r3, [r7, #0]
	htim6.Init.Prescaler = 4-1;
 8002380:	2303      	movs	r3, #3
 8002382:	607b      	str	r3, [r7, #4]
	htim6.Init.Period = 600-1;
 8002384:	4b45      	ldr	r3, [pc, #276]	; (800249c <main+0x28c>)
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002386:	60bc      	str	r4, [r7, #8]
	htim6.Init.Period = 600-1;
 8002388:	60fb      	str	r3, [r7, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238a:	617c      	str	r4, [r7, #20]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800238c:	f001 ff24 	bl	80041d8 <HAL_TIM_Base_Init>
 8002390:	2800      	cmp	r0, #0
 8002392:	d18b      	bne.n	80022ac <main+0x9c>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002394:	9003      	str	r0, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002396:	9004      	str	r0, [sp, #16]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002398:	a903      	add	r1, sp, #12
 800239a:	0038      	movs	r0, r7
 800239c:	f001 fff8 	bl	8004390 <HAL_TIMEx_MasterConfigSynchronization>
 80023a0:	2800      	cmp	r0, #0
 80023a2:	d000      	beq.n	80023a6 <main+0x196>
 80023a4:	e782      	b.n	80022ac <main+0x9c>
	HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80023a6:	2200      	movs	r2, #0
 80023a8:	3011      	adds	r0, #17
 80023aa:	0011      	movs	r1, r2
 80023ac:	f000 fc6e 	bl	8002c8c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80023b0:	2011      	movs	r0, #17
 80023b2:	f000 fc95 	bl	8002ce0 <HAL_NVIC_EnableIRQ>
	HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);
 80023b6:	2100      	movs	r1, #0
 80023b8:	0028      	movs	r0, r5
 80023ba:	f000 fcff 	bl	8002dbc <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_start);
 80023be:	2200      	movs	r2, #0
 80023c0:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <main+0x290>)
 80023c2:	0011      	movs	r1, r2
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	0028      	movs	r0, r5
 80023c8:	f000 fd30 	bl	8002e2c <HAL_DAC_SetValue>
	HAL_TIM_Base_Start_IT(&htim6);
 80023cc:	0038      	movs	r0, r7
 80023ce:	f001 ff27 	bl	8004220 <HAL_TIM_Base_Start_IT>
	FT6206_Begin(FT62XX_DEFAULT_THRESHOLD);
 80023d2:	2064      	movs	r0, #100	; 0x64
 80023d4:	f7fe fd06 	bl	8000de4 <FT6206_Begin>
	INIT_FT6206();
 80023d8:	f7fe fd78 	bl	8000ecc <INIT_FT6206>
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)){
 80023dc:	6d32      	ldr	r2, [r6, #80]	; 0x50
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	0015      	movs	r5, r2
 80023e2:	055b      	lsls	r3, r3, #21
 80023e4:	4c2f      	ldr	r4, [pc, #188]	; (80024a4 <main+0x294>)
 80023e6:	401d      	ands	r5, r3
 80023e8:	421a      	tst	r2, r3
 80023ea:	d030      	beq.n	800244e <main+0x23e>
		color_read();
 80023ec:	f7fe ff42 	bl	8001274 <color_read>
		if(set_tcolor == set_bcolor) { set_tcolor = black; set_bcolor = white; }
 80023f0:	4b2d      	ldr	r3, [pc, #180]	; (80024a8 <main+0x298>)
 80023f2:	7822      	ldrb	r2, [r4, #0]
 80023f4:	7819      	ldrb	r1, [r3, #0]
 80023f6:	4291      	cmp	r1, r2
 80023f8:	d103      	bne.n	8002402 <main+0x1f2>
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]
 80023fe:	2305      	movs	r3, #5
 8002400:	7023      	strb	r3, [r4, #0]
		VP_read();
 8002402:	f7fe ff63 	bl	80012cc <VP_read>
		if(coor_volume < 60 || coor_volume > 210) coor_volume = 135;
 8002406:	4a29      	ldr	r2, [pc, #164]	; (80024ac <main+0x29c>)
 8002408:	7813      	ldrb	r3, [r2, #0]
 800240a:	3b3c      	subs	r3, #60	; 0x3c
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b96      	cmp	r3, #150	; 0x96
 8002410:	d901      	bls.n	8002416 <main+0x206>
 8002412:	2387      	movs	r3, #135	; 0x87
 8002414:	7013      	strb	r3, [r2, #0]
		if(coor_pitch < 60 || coor_pitch > 210) coor_pitch = 135;
 8002416:	4a26      	ldr	r2, [pc, #152]	; (80024b0 <main+0x2a0>)
 8002418:	7813      	ldrb	r3, [r2, #0]
 800241a:	3b3c      	subs	r3, #60	; 0x3c
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b96      	cmp	r3, #150	; 0x96
 8002420:	d901      	bls.n	8002426 <main+0x216>
 8002422:	2387      	movs	r3, #135	; 0x87
 8002424:	7013      	strb	r3, [r2, #0]
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800242a:	041b      	lsls	r3, r3, #16
 800242c:	4313      	orrs	r3, r2
 800242e:	6533      	str	r3, [r6, #80]	; 0x50
	LCD_FillScreen(color);
 8002430:	7820      	ldrb	r0, [r4, #0]
 8002432:	f7fe fdcd 	bl	8000fd0 <LCD_FillScreen>
	start();
 8002436:	f7ff fdb9 	bl	8001fac <start>
	backupM = modeF;
 800243a:	4c1e      	ldr	r4, [pc, #120]	; (80024b4 <main+0x2a4>)
 800243c:	4b1e      	ldr	r3, [pc, #120]	; (80024b8 <main+0x2a8>)
 800243e:	7822      	ldrb	r2, [r4, #0]
 8002440:	701a      	strb	r2, [r3, #0]
		main_fuc[modeF]();
 8002442:	7823      	ldrb	r3, [r4, #0]
 8002444:	4a1d      	ldr	r2, [pc, #116]	; (80024bc <main+0x2ac>)
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	589b      	ldr	r3, [r3, r2]
 800244a:	4798      	blx	r3
	while (1)
 800244c:	e7f9      	b.n	8002442 <main+0x232>
		HAL_FLASHEx_DATAEEPROM_Unlock();
 800244e:	f000 fdcb 	bl	8002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>
			*(__IO uint8_t*)(DATA_EEPROM_BASE + i) = 0;
 8002452:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <main+0x2b0>)
 8002454:	701d      	strb	r5, [r3, #0]
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <main+0x2b4>)
 8002458:	701d      	strb	r5, [r3, #0]
 800245a:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <main+0x2b8>)
 800245c:	701d      	strb	r5, [r3, #0]
 800245e:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <main+0x2bc>)
 8002460:	701d      	strb	r5, [r3, #0]
		HAL_FLASHEx_DATAEEPROM_Lock();
 8002462:	f000 fdd9 	bl	8003018 <HAL_FLASHEx_DATAEEPROM_Lock>
 8002466:	e7de      	b.n	8002426 <main+0x216>
 8002468:	40021000 	.word	0x40021000
 800246c:	50000400 	.word	0x50000400
 8002470:	200000e8 	.word	0x200000e8
 8002474:	40012400 	.word	0x40012400
 8002478:	20000144 	.word	0x20000144
 800247c:	40007400 	.word	0x40007400
 8002480:	2000019c 	.word	0x2000019c
 8002484:	40005400 	.word	0x40005400
 8002488:	00100413 	.word	0x00100413
 800248c:	20000230 	.word	0x20000230
 8002490:	40013800 	.word	0x40013800
 8002494:	200001f0 	.word	0x200001f0
 8002498:	40001000 	.word	0x40001000
 800249c:	00000257 	.word	0x00000257
 80024a0:	200000dc 	.word	0x200000dc
 80024a4:	20000027 	.word	0x20000027
 80024a8:	200002c1 	.word	0x200002c1
 80024ac:	20000012 	.word	0x20000012
 80024b0:	20000011 	.word	0x20000011
 80024b4:	200002b8 	.word	0x200002b8
 80024b8:	200000d1 	.word	0x200000d1
 80024bc:	20000014 	.word	0x20000014
 80024c0:	08080000 	.word	0x08080000
 80024c4:	08080001 	.word	0x08080001
 80024c8:	08080002 	.word	0x08080002
 80024cc:	08080003 	.word	0x08080003

080024d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024d0:	2201      	movs	r2, #1
 80024d2:	4b05      	ldr	r3, [pc, #20]	; (80024e8 <HAL_MspInit+0x18>)
 80024d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024d6:	430a      	orrs	r2, r1
 80024d8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	2280      	movs	r2, #128	; 0x80
 80024dc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80024de:	0552      	lsls	r2, r2, #21
 80024e0:	430a      	orrs	r2, r1
 80024e2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024e4:	4770      	bx	lr
 80024e6:	46c0      	nop			; (mov r8, r8)
 80024e8:	40021000 	.word	0x40021000

080024ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024ec:	b530      	push	{r4, r5, lr}
 80024ee:	0005      	movs	r5, r0
 80024f0:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f2:	2214      	movs	r2, #20
 80024f4:	2100      	movs	r1, #0
 80024f6:	a801      	add	r0, sp, #4
 80024f8:	f002 fb0d 	bl	8004b16 <memset>
  if(hadc->Instance==ADC1)
 80024fc:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <HAL_ADC_MspInit+0x7c>)
 80024fe:	682a      	ldr	r2, [r5, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d12e      	bne.n	8002562 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002504:	2280      	movs	r2, #128	; 0x80
 8002506:	4b19      	ldr	r3, [pc, #100]	; (800256c <HAL_ADC_MspInit+0x80>)
 8002508:	0092      	lsls	r2, r2, #2
 800250a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800250c:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 800250e:	430a      	orrs	r2, r1
 8002510:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	2201      	movs	r2, #1
 8002514:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002516:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002518:	4311      	orrs	r1, r2
 800251a:	62d9      	str	r1, [r3, #44]	; 0x2c
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251e:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002520:	4013      	ands	r3, r2
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002526:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002528:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800252a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f000 fd7e 	bl	800302c <HAL_GPIO_Init>
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Request = DMA_REQUEST_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002530:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8002532:	4c0f      	ldr	r4, [pc, #60]	; (8002570 <HAL_ADC_MspInit+0x84>)
 8002534:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <HAL_ADC_MspInit+0x88>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002536:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002538:	1892      	adds	r2, r2, r2
 800253a:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800253c:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 800253e:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8002540:	2300      	movs	r3, #0
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002542:	00d2      	lsls	r2, r2, #3
    hdma_adc.Init.Mode = DMA_NORMAL;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002544:	0020      	movs	r0, r4
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8002546:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002548:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800254a:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800254c:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800254e:	61e3      	str	r3, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002550:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002552:	f000 fc79 	bl	8002e48 <HAL_DMA_Init>
 8002556:	2800      	cmp	r0, #0
 8002558:	d001      	beq.n	800255e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 800255a:	f7ff fe07 	bl	800216c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800255e:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002560:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002562:	b007      	add	sp, #28
 8002564:	bd30      	pop	{r4, r5, pc}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	40012400 	.word	0x40012400
 800256c:	40021000 	.word	0x40021000
 8002570:	20000154 	.word	0x20000154
 8002574:	40020008 	.word	0x40020008

08002578 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002578:	b510      	push	{r4, lr}
 800257a:	0004      	movs	r4, r0
 800257c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257e:	2214      	movs	r2, #20
 8002580:	2100      	movs	r1, #0
 8002582:	a801      	add	r0, sp, #4
 8002584:	f002 fac7 	bl	8004b16 <memset>
  if(hdac->Instance==DAC)
 8002588:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <HAL_DAC_MspInit+0x4c>)
 800258a:	6822      	ldr	r2, [r4, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d116      	bne.n	80025be <HAL_DAC_MspInit+0x46>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002590:	2280      	movs	r2, #128	; 0x80
 8002592:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <HAL_DAC_MspInit+0x50>)
 8002594:	0592      	lsls	r2, r2, #22
 8002596:	6b99      	ldr	r1, [r3, #56]	; 0x38
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002598:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_DAC_CLK_ENABLE();
 800259a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259c:	2101      	movs	r1, #1
    __HAL_RCC_DAC_CLK_ENABLE();
 800259e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a4:	430a      	orrs	r2, r1
 80025a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80025a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025aa:	400b      	ands	r3, r1
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025b0:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025b6:	3b0d      	subs	r3, #13
 80025b8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ba:	f000 fd37 	bl	800302c <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80025be:	b006      	add	sp, #24
 80025c0:	bd10      	pop	{r4, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40007400 	.word	0x40007400
 80025c8:	40021000 	.word	0x40021000

080025cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025cc:	b510      	push	{r4, lr}
 80025ce:	0004      	movs	r4, r0
 80025d0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d2:	2214      	movs	r2, #20
 80025d4:	2100      	movs	r1, #0
 80025d6:	a801      	add	r0, sp, #4
 80025d8:	f002 fa9d 	bl	8004b16 <memset>
  if(hi2c->Instance==I2C1)
 80025dc:	4b10      	ldr	r3, [pc, #64]	; (8002620 <HAL_I2C_MspInit+0x54>)
 80025de:	6822      	ldr	r2, [r4, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d11a      	bne.n	800261a <HAL_I2C_MspInit+0x4e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e4:	2102      	movs	r1, #2
 80025e6:	4c0f      	ldr	r4, [pc, #60]	; (8002624 <HAL_I2C_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e8:	480f      	ldr	r0, [pc, #60]	; (8002628 <HAL_I2C_MspInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025ec:	430a      	orrs	r2, r1
 80025ee:	62e2      	str	r2, [r4, #44]	; 0x2c
 80025f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f2:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f4:	400b      	ands	r3, r1
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025fa:	23c0      	movs	r3, #192	; 0xc0
 80025fc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025fe:	3bae      	subs	r3, #174	; 0xae
 8002600:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002604:	3b11      	subs	r3, #17
 8002606:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002608:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800260a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800260c:	f000 fd0e 	bl	800302c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002610:	2380      	movs	r3, #128	; 0x80
 8002612:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002614:	039b      	lsls	r3, r3, #14
 8002616:	4313      	orrs	r3, r2
 8002618:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800261a:	b006      	add	sp, #24
 800261c:	bd10      	pop	{r4, pc}
 800261e:	46c0      	nop			; (mov r8, r8)
 8002620:	40005400 	.word	0x40005400
 8002624:	40021000 	.word	0x40021000
 8002628:	50000400 	.word	0x50000400

0800262c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <HAL_TIM_Base_MspInit+0x14>)
 800262e:	6802      	ldr	r2, [r0, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d104      	bne.n	800263e <HAL_TIM_Base_MspInit+0x12>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002634:	2310      	movs	r3, #16
 8002636:	4a03      	ldr	r2, [pc, #12]	; (8002644 <HAL_TIM_Base_MspInit+0x18>)
 8002638:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800263a:	430b      	orrs	r3, r1
 800263c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800263e:	4770      	bx	lr
 8002640:	40001000 	.word	0x40001000
 8002644:	40021000 	.word	0x40021000

08002648 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002648:	b510      	push	{r4, lr}
 800264a:	0004      	movs	r4, r0
 800264c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264e:	2214      	movs	r2, #20
 8002650:	2100      	movs	r1, #0
 8002652:	a801      	add	r0, sp, #4
 8002654:	f002 fa5f 	bl	8004b16 <memset>
  if(huart->Instance==USART1)
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <HAL_UART_MspInit+0x54>)
 800265a:	6822      	ldr	r2, [r4, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	d11b      	bne.n	8002698 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002660:	2280      	movs	r2, #128	; 0x80
 8002662:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <HAL_UART_MspInit+0x58>)
 8002664:	01d2      	lsls	r2, r2, #7
 8002666:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 800266a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 800266e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002674:	430a      	orrs	r2, r1
 8002676:	62da      	str	r2, [r3, #44]	; 0x2c
 8002678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267a:	400b      	ands	r3, r1
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002680:	23c0      	movs	r3, #192	; 0xc0
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	2302      	movs	r3, #2
 8002688:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268a:	185b      	adds	r3, r3, r1
 800268c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800268e:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002690:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002692:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002694:	f000 fcca 	bl	800302c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002698:	b006      	add	sp, #24
 800269a:	bd10      	pop	{r4, pc}
 800269c:	40013800 	.word	0x40013800
 80026a0:	40021000 	.word	0x40021000

080026a4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <NMI_Handler>

080026a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a6:	b510      	push	{r4, lr}

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_NVIC_SystemReset();
 80026a8:	f000 fb26 	bl	8002cf8 <HAL_NVIC_SystemReset>
  while (1)
 80026ac:	e7fc      	b.n	80026a8 <HardFault_Handler+0x2>

080026ae <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80026ae:	4770      	bx	lr

080026b0 <PendSV_Handler>:
 80026b0:	4770      	bx	lr

080026b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b2:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b4:	f000 f8b0 	bl	8002818 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80026b8:	f000 fb46 	bl	8002d48 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80026bc:	bd10      	pop	{r4, pc}
	...

080026c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80026c0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80026c2:	4802      	ldr	r0, [pc, #8]	; (80026cc <DMA1_Channel1_IRQHandler+0xc>)
 80026c4:	f000 fc44 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80026c8:	bd10      	pop	{r4, pc}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	20000154 	.word	0x20000154

080026d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026d0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026d2:	4803      	ldr	r0, [pc, #12]	; (80026e0 <TIM6_DAC_IRQHandler+0x10>)
 80026d4:	f001 fdd4 	bl	8004280 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac);
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <TIM6_DAC_IRQHandler+0x14>)
 80026da:	f000 fb8f 	bl	8002dfc <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026de:	bd10      	pop	{r4, pc}
 80026e0:	200001f0 	.word	0x200001f0
 80026e4:	20000144 	.word	0x20000144

080026e8 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e8:	4a0b      	ldr	r2, [pc, #44]	; (8002718 <_sbrk+0x30>)
 80026ea:	490c      	ldr	r1, [pc, #48]	; (800271c <_sbrk+0x34>)
{
 80026ec:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026ee:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f0:	4a0b      	ldr	r2, [pc, #44]	; (8002720 <_sbrk+0x38>)
{
 80026f2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80026f4:	6810      	ldr	r0, [r2, #0]
 80026f6:	2800      	cmp	r0, #0
 80026f8:	d101      	bne.n	80026fe <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80026fa:	480a      	ldr	r0, [pc, #40]	; (8002724 <_sbrk+0x3c>)
 80026fc:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fe:	6810      	ldr	r0, [r2, #0]
 8002700:	18c3      	adds	r3, r0, r3
 8002702:	428b      	cmp	r3, r1
 8002704:	d906      	bls.n	8002714 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002706:	f002 f9d3 	bl	8004ab0 <__errno>
 800270a:	230c      	movs	r3, #12
 800270c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800270e:	2001      	movs	r0, #1
 8002710:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002712:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002714:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8002716:	e7fc      	b.n	8002712 <_sbrk+0x2a>
 8002718:	00000400 	.word	0x00000400
 800271c:	20002000 	.word	0x20002000
 8002720:	200002e0 	.word	0x200002e0
 8002724:	200002f8 	.word	0x200002f8

08002728 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002728:	4770      	bx	lr
	...

0800272c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800272c:	480d      	ldr	r0, [pc, #52]	; (8002764 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800272e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002730:	f7ff fffa 	bl	8002728 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002734:	480c      	ldr	r0, [pc, #48]	; (8002768 <LoopForever+0x6>)
  ldr r1, =_edata
 8002736:	490d      	ldr	r1, [pc, #52]	; (800276c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002738:	4a0d      	ldr	r2, [pc, #52]	; (8002770 <LoopForever+0xe>)
  movs r3, #0
 800273a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800273c:	e002      	b.n	8002744 <LoopCopyDataInit>

0800273e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800273e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002742:	3304      	adds	r3, #4

08002744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002748:	d3f9      	bcc.n	800273e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800274a:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <LoopForever+0x12>)
  ldr r4, =_ebss
 800274c:	4c0a      	ldr	r4, [pc, #40]	; (8002778 <LoopForever+0x16>)
  movs r3, #0
 800274e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002750:	e001      	b.n	8002756 <LoopFillZerobss>

08002752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002754:	3204      	adds	r2, #4

08002756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002758:	d3fb      	bcc.n	8002752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800275a:	f002 f9af 	bl	8004abc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800275e:	f7ff fd57 	bl	8002210 <main>

08002762 <LoopForever>:

LoopForever:
    b LoopForever
 8002762:	e7fe      	b.n	8002762 <LoopForever>
   ldr   r0, =_estack
 8002764:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800276c:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002770:	080056b8 	.word	0x080056b8
  ldr r2, =_sbss
 8002774:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002778:	200002f8 	.word	0x200002f8

0800277c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800277c:	e7fe      	b.n	800277c <ADC1_COMP_IRQHandler>

0800277e <HAL_MspDeInit>:
 800277e:	4770      	bx	lr

08002780 <HAL_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002780:	2201      	movs	r2, #1
{
 8002782:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_RELEASE_RESET();
 8002784:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <HAL_DeInit+0x24>)
 8002788:	4252      	negs	r2, r2
 800278a:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_APB1_RELEASE_RESET();
 800278c:	629c      	str	r4, [r3, #40]	; 0x28

  __HAL_RCC_APB2_FORCE_RESET();
 800278e:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002790:	625c      	str	r4, [r3, #36]	; 0x24

  __HAL_RCC_AHB_FORCE_RESET();
 8002792:	621a      	str	r2, [r3, #32]
  __HAL_RCC_AHB_RELEASE_RESET();
 8002794:	621c      	str	r4, [r3, #32]

  __HAL_RCC_IOP_FORCE_RESET();
 8002796:	61da      	str	r2, [r3, #28]
  __HAL_RCC_IOP_RELEASE_RESET();
 8002798:	61dc      	str	r4, [r3, #28]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800279a:	f7ff fff0 	bl	800277e <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
}
 800279e:	0020      	movs	r0, r4
 80027a0:	bd10      	pop	{r4, pc}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	40021000 	.word	0x40021000

080027a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027a8:	b570      	push	{r4, r5, r6, lr}
 80027aa:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027ac:	20fa      	movs	r0, #250	; 0xfa
 80027ae:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <HAL_InitTick+0x3c>)
 80027b0:	0080      	lsls	r0, r0, #2
 80027b2:	7819      	ldrb	r1, [r3, #0]
 80027b4:	f7fd fcc4 	bl	8000140 <__udivsi3>
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_InitTick+0x40>)
 80027ba:	0001      	movs	r1, r0
 80027bc:	6818      	ldr	r0, [r3, #0]
 80027be:	f7fd fcbf 	bl	8000140 <__udivsi3>
 80027c2:	f000 faa7 	bl	8002d14 <HAL_SYSTICK_Config>
 80027c6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80027c8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027ca:	2c00      	cmp	r4, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ce:	2d03      	cmp	r5, #3
 80027d0:	d807      	bhi.n	80027e2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027d2:	3802      	subs	r0, #2
 80027d4:	0022      	movs	r2, r4
 80027d6:	0029      	movs	r1, r5
 80027d8:	f000 fa58 	bl	8002c8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027dc:	0020      	movs	r0, r4
 80027de:	4b03      	ldr	r3, [pc, #12]	; (80027ec <HAL_InitTick+0x44>)
 80027e0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80027e2:	bd70      	pop	{r4, r5, r6, pc}
 80027e4:	20000034 	.word	0x20000034
 80027e8:	20000030 	.word	0x20000030
 80027ec:	20000038 	.word	0x20000038

080027f0 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80027f0:	2340      	movs	r3, #64	; 0x40
 80027f2:	4a08      	ldr	r2, [pc, #32]	; (8002814 <HAL_Init+0x24>)
{
 80027f4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80027f6:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027f8:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80027fa:	430b      	orrs	r3, r1
 80027fc:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027fe:	f7ff ffd3 	bl	80027a8 <HAL_InitTick>
 8002802:	1e04      	subs	r4, r0, #0
 8002804:	d103      	bne.n	800280e <HAL_Init+0x1e>
    HAL_MspInit();
 8002806:	f7ff fe63 	bl	80024d0 <HAL_MspInit>
}
 800280a:	0020      	movs	r0, r4
 800280c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800280e:	2401      	movs	r4, #1
 8002810:	e7fb      	b.n	800280a <HAL_Init+0x1a>
 8002812:	46c0      	nop			; (mov r8, r8)
 8002814:	40022000 	.word	0x40022000

08002818 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002818:	4a03      	ldr	r2, [pc, #12]	; (8002828 <HAL_IncTick+0x10>)
 800281a:	4b04      	ldr	r3, [pc, #16]	; (800282c <HAL_IncTick+0x14>)
 800281c:	6811      	ldr	r1, [r2, #0]
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	185b      	adds	r3, r3, r1
 8002822:	6013      	str	r3, [r2, #0]
}
 8002824:	4770      	bx	lr
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	200002e4 	.word	0x200002e4
 800282c:	20000034 	.word	0x20000034

08002830 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002830:	4b01      	ldr	r3, [pc, #4]	; (8002838 <HAL_GetTick+0x8>)
 8002832:	6818      	ldr	r0, [r3, #0]
}
 8002834:	4770      	bx	lr
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	200002e4 	.word	0x200002e4

0800283c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800283c:	b570      	push	{r4, r5, r6, lr}
 800283e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff fff6 	bl	8002830 <HAL_GetTick>
 8002844:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002846:	1c63      	adds	r3, r4, #1
 8002848:	d002      	beq.n	8002850 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800284a:	4b04      	ldr	r3, [pc, #16]	; (800285c <HAL_Delay+0x20>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002850:	f7ff ffee 	bl	8002830 <HAL_GetTick>
 8002854:	1b40      	subs	r0, r0, r5
 8002856:	42a0      	cmp	r0, r4
 8002858:	d3fa      	bcc.n	8002850 <HAL_Delay+0x14>
  {
  }
}
 800285a:	bd70      	pop	{r4, r5, r6, pc}
 800285c:	20000034 	.word	0x20000034

08002860 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <ADC_DelayMicroSecond+0x24>)
{
 8002862:	b513      	push	{r0, r1, r4, lr}
 8002864:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002866:	4908      	ldr	r1, [pc, #32]	; (8002888 <ADC_DelayMicroSecond+0x28>)
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	f7fd fc69 	bl	8000140 <__udivsi3>
 800286e:	4344      	muls	r4, r0
 8002870:	9401      	str	r4, [sp, #4]

  while (waitLoopIndex != 0U)
 8002872:	9b01      	ldr	r3, [sp, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d100      	bne.n	800287a <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  }
}
 8002878:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 800287a:	9b01      	ldr	r3, [sp, #4]
 800287c:	3b01      	subs	r3, #1
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	e7f7      	b.n	8002872 <ADC_DelayMicroSecond+0x12>
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	20000030 	.word	0x20000030
 8002888:	000f4240 	.word	0x000f4240

0800288c <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 800288c:	2103      	movs	r1, #3
 800288e:	6803      	ldr	r3, [r0, #0]
{
 8002890:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002892:	689a      	ldr	r2, [r3, #8]
{
 8002894:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002896:	400a      	ands	r2, r1
 8002898:	2a01      	cmp	r2, #1
 800289a:	d104      	bne.n	80028a6 <ADC_Enable+0x1a>
 800289c:	6819      	ldr	r1, [r3, #0]
 800289e:	4211      	tst	r1, r2
 80028a0:	d001      	beq.n	80028a6 <ADC_Enable+0x1a>
  return HAL_OK;
 80028a2:	2000      	movs	r0, #0
}
 80028a4:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80028a6:	6899      	ldr	r1, [r3, #8]
 80028a8:	4a15      	ldr	r2, [pc, #84]	; (8002900 <ADC_Enable+0x74>)
 80028aa:	4211      	tst	r1, r2
 80028ac:	d008      	beq.n	80028c0 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ae:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b0:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80028b4:	4313      	orrs	r3, r2
 80028b6:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80028ba:	4303      	orrs	r3, r0
 80028bc:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80028be:	e7f1      	b.n	80028a4 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 80028c0:	2501      	movs	r5, #1
 80028c2:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80028c4:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 80028c6:	432a      	orrs	r2, r5
 80028c8:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80028ca:	f7ff ffc9 	bl	8002860 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 80028ce:	f7ff ffaf 	bl	8002830 <HAL_GetTick>
 80028d2:	0006      	movs	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80028d4:	6823      	ldr	r3, [r4, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	422b      	tst	r3, r5
 80028da:	d1e2      	bne.n	80028a2 <ADC_Enable+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028dc:	f7ff ffa8 	bl	8002830 <HAL_GetTick>
 80028e0:	1b80      	subs	r0, r0, r6
 80028e2:	280a      	cmp	r0, #10
 80028e4:	d9f6      	bls.n	80028d4 <ADC_Enable+0x48>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80028e6:	6823      	ldr	r3, [r4, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	422b      	tst	r3, r5
 80028ec:	d1f2      	bne.n	80028d4 <ADC_Enable+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ee:	2310      	movs	r3, #16
 80028f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
          return HAL_ERROR;
 80028f2:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028f4:	4313      	orrs	r3, r2
 80028f6:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80028fa:	431d      	orrs	r5, r3
 80028fc:	65a5      	str	r5, [r4, #88]	; 0x58
          return HAL_ERROR;
 80028fe:	e7d1      	b.n	80028a4 <ADC_Enable+0x18>
 8002900:	80000017 	.word	0x80000017

08002904 <HAL_ADC_Init>:
{
 8002904:	b570      	push	{r4, r5, r6, lr}
 8002906:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002908:	2001      	movs	r0, #1
  if (hadc == NULL)
 800290a:	2c00      	cmp	r4, #0
 800290c:	d01b      	beq.n	8002946 <HAL_ADC_Init+0x42>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800290e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002910:	2b00      	cmp	r3, #0
 8002912:	d106      	bne.n	8002922 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8002914:	0022      	movs	r2, r4
 8002916:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8002918:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 800291a:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800291c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800291e:	f7ff fde5 	bl	80024ec <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002922:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002924:	06db      	lsls	r3, r3, #27
 8002926:	d406      	bmi.n	8002936 <HAL_ADC_Init+0x32>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8002928:	6823      	ldr	r3, [r4, #0]
 800292a:	2204      	movs	r2, #4
 800292c:	6899      	ldr	r1, [r3, #8]
 800292e:	0008      	movs	r0, r1
 8002930:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002932:	4211      	tst	r1, r2
 8002934:	d008      	beq.n	8002948 <HAL_ADC_Init+0x44>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002936:	2310      	movs	r3, #16
 8002938:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 800293a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293c:	4313      	orrs	r3, r2
 800293e:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002940:	2300      	movs	r3, #0
 8002942:	3450      	adds	r4, #80	; 0x50
 8002944:	7023      	strb	r3, [r4, #0]
}
 8002946:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8002948:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800294a:	4955      	ldr	r1, [pc, #340]	; (8002aa0 <HAL_ADC_Init+0x19c>)
 800294c:	4011      	ands	r1, r2
 800294e:	2202      	movs	r2, #2
 8002950:	430a      	orrs	r2, r1
 8002952:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002954:	2203      	movs	r2, #3
 8002956:	6899      	ldr	r1, [r3, #8]
 8002958:	4011      	ands	r1, r2
 800295a:	4a52      	ldr	r2, [pc, #328]	; (8002aa4 <HAL_ADC_Init+0x1a0>)
 800295c:	2901      	cmp	r1, #1
 800295e:	d102      	bne.n	8002966 <HAL_ADC_Init+0x62>
 8002960:	681d      	ldr	r5, [r3, #0]
 8002962:	420d      	tst	r5, r1
 8002964:	d119      	bne.n	800299a <HAL_ADC_Init+0x96>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002966:	2680      	movs	r6, #128	; 0x80
 8002968:	6861      	ldr	r1, [r4, #4]
 800296a:	05f6      	lsls	r6, r6, #23
 800296c:	004d      	lsls	r5, r1, #1
 800296e:	086d      	lsrs	r5, r5, #1
 8002970:	42b5      	cmp	r5, r6
 8002972:	d003      	beq.n	800297c <HAL_ADC_Init+0x78>
 8002974:	2580      	movs	r5, #128	; 0x80
 8002976:	062d      	lsls	r5, r5, #24
 8002978:	42a9      	cmp	r1, r5
 800297a:	d176      	bne.n	8002a6a <HAL_ADC_Init+0x166>
 800297c:	691d      	ldr	r5, [r3, #16]
 800297e:	00ad      	lsls	r5, r5, #2
 8002980:	08ad      	lsrs	r5, r5, #2
 8002982:	611d      	str	r5, [r3, #16]
 8002984:	691d      	ldr	r5, [r3, #16]
 8002986:	4329      	orrs	r1, r5
 8002988:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 800298a:	2518      	movs	r5, #24
 800298c:	68d9      	ldr	r1, [r3, #12]
 800298e:	43a9      	bics	r1, r5
 8002990:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8002992:	68d9      	ldr	r1, [r3, #12]
 8002994:	68a5      	ldr	r5, [r4, #8]
 8002996:	4329      	orrs	r1, r5
 8002998:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800299a:	6811      	ldr	r1, [r2, #0]
 800299c:	4d42      	ldr	r5, [pc, #264]	; (8002aa8 <HAL_ADC_Init+0x1a4>)
 800299e:	4029      	ands	r1, r5
 80029a0:	6011      	str	r1, [r2, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80029a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80029a4:	6815      	ldr	r5, [r2, #0]
 80029a6:	0649      	lsls	r1, r1, #25
 80029a8:	4329      	orrs	r1, r5
 80029aa:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80029ac:	2280      	movs	r2, #128	; 0x80
 80029ae:	6899      	ldr	r1, [r3, #8]
 80029b0:	0552      	lsls	r2, r2, #21
 80029b2:	4211      	tst	r1, r2
 80029b4:	d102      	bne.n	80029bc <HAL_ADC_Init+0xb8>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80029b6:	6899      	ldr	r1, [r3, #8]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	493b      	ldr	r1, [pc, #236]	; (8002aac <HAL_ADC_Init+0x1a8>)
 80029c0:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80029c2:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80029c4:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029c6:	68dd      	ldr	r5, [r3, #12]
 80029c8:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80029ca:	2902      	cmp	r1, #2
 80029cc:	d100      	bne.n	80029d0 <HAL_ADC_Init+0xcc>
 80029ce:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029d0:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80029d2:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029d4:	4332      	orrs	r2, r6
 80029d6:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80029d8:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80029da:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80029dc:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029de:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80029e0:	69e5      	ldr	r5, [r4, #28]
 80029e2:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029e4:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80029e6:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029e8:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80029ea:	0025      	movs	r5, r4
 80029ec:	352c      	adds	r5, #44	; 0x2c
 80029ee:	782d      	ldrb	r5, [r5, #0]
 80029f0:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029f2:	432a      	orrs	r2, r5
 80029f4:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029f6:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80029f8:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80029fc:	30ff      	adds	r0, #255	; 0xff
 80029fe:	4282      	cmp	r2, r0
 8002a00:	d004      	beq.n	8002a0c <HAL_ADC_Init+0x108>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002a02:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002a04:	68d8      	ldr	r0, [r3, #12]
 8002a06:	432a      	orrs	r2, r5
 8002a08:	4302      	orrs	r2, r0
 8002a0a:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a0c:	1ca2      	adds	r2, r4, #2
 8002a0e:	7fd2      	ldrb	r2, [r2, #31]
 8002a10:	2a01      	cmp	r2, #1
 8002a12:	d106      	bne.n	8002a22 <HAL_ADC_Init+0x11e>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a14:	2900      	cmp	r1, #0
 8002a16:	d134      	bne.n	8002a82 <HAL_ADC_Init+0x17e>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002a18:	2280      	movs	r2, #128	; 0x80
 8002a1a:	68d9      	ldr	r1, [r3, #12]
 8002a1c:	0252      	lsls	r2, r2, #9
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002a22:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8002a24:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002a26:	2901      	cmp	r1, #1
 8002a28:	d133      	bne.n	8002a92 <HAL_ADC_Init+0x18e>
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8002a2a:	4821      	ldr	r0, [pc, #132]	; (8002ab0 <HAL_ADC_Init+0x1ac>)
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002a2c:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8002a2e:	4002      	ands	r2, r0
 8002a30:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002a32:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a34:	6918      	ldr	r0, [r3, #16]
 8002a36:	432a      	orrs	r2, r5
                              hadc->Init.Oversample.RightBitShift             |
 8002a38:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8002a3a:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002a3c:	4302      	orrs	r2, r0
 8002a3e:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002a40:	691a      	ldr	r2, [r3, #16]
 8002a42:	4311      	orrs	r1, r2
 8002a44:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002a46:	2107      	movs	r1, #7
 8002a48:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8002a4a:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002a4c:	438a      	bics	r2, r1
 8002a4e:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a54:	430a      	orrs	r2, r1
 8002a56:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8002a58:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8002a5a:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8002a5c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a5e:	4393      	bics	r3, r2
 8002a60:	001a      	movs	r2, r3
 8002a62:	2301      	movs	r3, #1
 8002a64:	4313      	orrs	r3, r2
 8002a66:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8002a68:	e76d      	b.n	8002946 <HAL_ADC_Init+0x42>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002a6a:	691d      	ldr	r5, [r3, #16]
 8002a6c:	4e11      	ldr	r6, [pc, #68]	; (8002ab4 <HAL_ADC_Init+0x1b0>)
 8002a6e:	00ad      	lsls	r5, r5, #2
 8002a70:	08ad      	lsrs	r5, r5, #2
 8002a72:	611d      	str	r5, [r3, #16]
 8002a74:	6815      	ldr	r5, [r2, #0]
 8002a76:	4035      	ands	r5, r6
 8002a78:	6015      	str	r5, [r2, #0]
 8002a7a:	6815      	ldr	r5, [r2, #0]
 8002a7c:	4329      	orrs	r1, r5
 8002a7e:	6011      	str	r1, [r2, #0]
 8002a80:	e783      	b.n	800298a <HAL_ADC_Init+0x86>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a82:	2120      	movs	r1, #32
 8002a84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a86:	4301      	orrs	r1, r0
 8002a88:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	65a2      	str	r2, [r4, #88]	; 0x58
 8002a90:	e7c7      	b.n	8002a22 <HAL_ADC_Init+0x11e>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002a92:	2101      	movs	r1, #1
 8002a94:	420a      	tst	r2, r1
 8002a96:	d0d6      	beq.n	8002a46 <HAL_ADC_Init+0x142>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	438a      	bics	r2, r1
 8002a9c:	611a      	str	r2, [r3, #16]
 8002a9e:	e7d2      	b.n	8002a46 <HAL_ADC_Init+0x142>
 8002aa0:	fffffefd 	.word	0xfffffefd
 8002aa4:	40012708 	.word	0x40012708
 8002aa8:	fdffffff 	.word	0xfdffffff
 8002aac:	fffe0219 	.word	0xfffe0219
 8002ab0:	fffffc03 	.word	0xfffffc03
 8002ab4:	ffc3ffff 	.word	0xffc3ffff

08002ab8 <HAL_ADC_Start_DMA>:
{
 8002ab8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002aba:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002abc:	6802      	ldr	r2, [r0, #0]
{
 8002abe:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ac0:	6893      	ldr	r3, [r2, #8]
{
 8002ac2:	000e      	movs	r6, r1
    tmp_hal_status = HAL_BUSY;
 8002ac4:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ac6:	075b      	lsls	r3, r3, #29
 8002ac8:	d42f      	bmi.n	8002b2a <HAL_ADC_Start_DMA+0x72>
    __HAL_LOCK(hadc);
 8002aca:	0027      	movs	r7, r4
 8002acc:	3750      	adds	r7, #80	; 0x50
 8002ace:	783b      	ldrb	r3, [r7, #0]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d02a      	beq.n	8002b2a <HAL_ADC_Start_DMA+0x72>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	703b      	strb	r3, [r7, #0]
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002ad8:	68d1      	ldr	r1, [r2, #12]
 8002ada:	430b      	orrs	r3, r1
 8002adc:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002ade:	69e3      	ldr	r3, [r4, #28]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d123      	bne.n	8002b2c <HAL_ADC_Start_DMA+0x74>
      ADC_STATE_CLR_SET(hadc->State,
 8002ae4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ae6:	4a14      	ldr	r2, [pc, #80]	; (8002b38 <HAL_ADC_Start_DMA+0x80>)
      ADC_CLEAR_ERRORCODE(hadc);
 8002ae8:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002aea:	401a      	ands	r2, r3
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4313      	orrs	r3, r2
 8002af2:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8002af6:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002af8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002afa:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002afc:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002afe:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b00:	4b0f      	ldr	r3, [pc, #60]	; (8002b40 <HAL_ADC_Start_DMA+0x88>)
 8002b02:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b04:	4b0f      	ldr	r3, [pc, #60]	; (8002b44 <HAL_ADC_Start_DMA+0x8c>)
 8002b06:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b08:	231c      	movs	r3, #28
 8002b0a:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b0c:	684a      	ldr	r2, [r1, #4]
 8002b0e:	3b0c      	subs	r3, #12
 8002b10:	4313      	orrs	r3, r2
 8002b12:	604b      	str	r3, [r1, #4]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b14:	0032      	movs	r2, r6
 8002b16:	9b01      	ldr	r3, [sp, #4]
 8002b18:	3140      	adds	r1, #64	; 0x40
 8002b1a:	f000 f9d9 	bl	8002ed0 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002b1e:	2304      	movs	r3, #4
 8002b20:	0028      	movs	r0, r5
 8002b22:	6822      	ldr	r2, [r4, #0]
 8002b24:	6891      	ldr	r1, [r2, #8]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	6093      	str	r3, [r2, #8]
}
 8002b2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8002b2c:	0020      	movs	r0, r4
 8002b2e:	f7ff fead 	bl	800288c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002b32:	2800      	cmp	r0, #0
 8002b34:	d0d6      	beq.n	8002ae4 <HAL_ADC_Start_DMA+0x2c>
 8002b36:	e7f8      	b.n	8002b2a <HAL_ADC_Start_DMA+0x72>
 8002b38:	fffff0fe 	.word	0xfffff0fe
 8002b3c:	08002b4d 	.word	0x08002b4d
 8002b40:	08002bbf 	.word	0x08002bbf
 8002b44:	08002bcb 	.word	0x08002bcb

08002b48 <HAL_ADC_ConvCpltCallback>:
 8002b48:	4770      	bx	lr
	...

08002b4c <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b4c:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b4e:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8002b50:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b52:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002b54:	4211      	tst	r1, r2
 8002b56:	d12b      	bne.n	8002bb0 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002b5a:	32b1      	adds	r2, #177	; 0xb1
 8002b5c:	32ff      	adds	r2, #255	; 0xff
 8002b5e:	430a      	orrs	r2, r1
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002b60:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b62:	655a      	str	r2, [r3, #84]	; 0x54
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	0109      	lsls	r1, r1, #4
 8002b68:	68d0      	ldr	r0, [r2, #12]
 8002b6a:	4208      	tst	r0, r1
 8002b6c:	d113      	bne.n	8002b96 <ADC_DMAConvCplt+0x4a>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8002b6e:	1c59      	adds	r1, r3, #1
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002b70:	7fc9      	ldrb	r1, [r1, #31]
 8002b72:	2900      	cmp	r1, #0
 8002b74:	d10f      	bne.n	8002b96 <ADC_DMAConvCplt+0x4a>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b76:	6811      	ldr	r1, [r2, #0]
 8002b78:	0709      	lsls	r1, r1, #28
 8002b7a:	d50c      	bpl.n	8002b96 <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b7c:	6891      	ldr	r1, [r2, #8]
 8002b7e:	0749      	lsls	r1, r1, #29
 8002b80:	d40d      	bmi.n	8002b9e <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b82:	200c      	movs	r0, #12
 8002b84:	6851      	ldr	r1, [r2, #4]
 8002b86:	4381      	bics	r1, r0
 8002b88:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8002b8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b8c:	490a      	ldr	r1, [pc, #40]	; (8002bb8 <ADC_DMAConvCplt+0x6c>)
 8002b8e:	4011      	ands	r1, r2
 8002b90:	2201      	movs	r2, #1
 8002b92:	430a      	orrs	r2, r1
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7ff ffd6 	bl	8002b48 <HAL_ADC_ConvCpltCallback>
}
 8002b9c:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002baa:	430a      	orrs	r2, r1
 8002bac:	659a      	str	r2, [r3, #88]	; 0x58
 8002bae:	e7f2      	b.n	8002b96 <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb4:	4798      	blx	r3
}
 8002bb6:	e7f1      	b.n	8002b9c <ADC_DMAConvCplt+0x50>
 8002bb8:	fffffefe 	.word	0xfffffefe

08002bbc <HAL_ADC_ConvHalfCpltCallback>:
 8002bbc:	4770      	bx	lr

08002bbe <ADC_DMAHalfConvCplt>:
{
 8002bbe:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bc0:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002bc2:	f7ff fffb 	bl	8002bbc <HAL_ADC_ConvHalfCpltCallback>
}
 8002bc6:	bd10      	pop	{r4, pc}

08002bc8 <HAL_ADC_ErrorCallback>:
 8002bc8:	4770      	bx	lr

08002bca <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bca:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bcc:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002bce:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bd0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bd6:	2304      	movs	r3, #4
 8002bd8:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc);
 8002bde:	f7ff fff3 	bl	8002bc8 <HAL_ADC_ErrorCallback>
}
 8002be2:	bd10      	pop	{r4, pc}

08002be4 <HAL_ADC_ConfigChannel>:
{
 8002be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002be6:	0004      	movs	r4, r0
 8002be8:	3450      	adds	r4, #80	; 0x50
 8002bea:	7822      	ldrb	r2, [r4, #0]
{
 8002bec:	0003      	movs	r3, r0
 8002bee:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 8002bf0:	2002      	movs	r0, #2
 8002bf2:	2a01      	cmp	r2, #1
 8002bf4:	d00b      	beq.n	8002c0e <HAL_ADC_ConfigChannel+0x2a>
 8002bf6:	3801      	subs	r0, #1
 8002bf8:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	6891      	ldr	r1, [r2, #8]
 8002bfe:	0749      	lsls	r1, r1, #29
 8002c00:	d506      	bpl.n	8002c10 <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c02:	2220      	movs	r2, #32
 8002c04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002c06:	430a      	orrs	r2, r1
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	7023      	strb	r3, [r4, #0]
}
 8002c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002c10:	2380      	movs	r3, #128	; 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002c12:	6828      	ldr	r0, [r5, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 8002c14:	4e19      	ldr	r6, [pc, #100]	; (8002c7c <HAL_ADC_ConfigChannel+0x98>)
 8002c16:	686f      	ldr	r7, [r5, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002c18:	0341      	lsls	r1, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002c1a:	02db      	lsls	r3, r3, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002c1c:	0b49      	lsrs	r1, r1, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002c1e:	4003      	ands	r3, r0
  if (sConfig->Rank != ADC_RANK_NONE)
 8002c20:	42b7      	cmp	r7, r6
 8002c22:	d019      	beq.n	8002c58 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002c24:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8002c26:	4301      	orrs	r1, r0
 8002c28:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_ADC_ConfigChannel+0x5c>
      ADC->CCR |= ADC_CCR_TSEN;
 8002c2e:	2380      	movs	r3, #128	; 0x80
 8002c30:	4a13      	ldr	r2, [pc, #76]	; (8002c80 <HAL_ADC_ConfigChannel+0x9c>)
 8002c32:	041b      	lsls	r3, r3, #16
 8002c34:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002c36:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;
 8002c38:	430b      	orrs	r3, r1
 8002c3a:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002c3c:	f7ff fe10 	bl	8002860 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002c40:	682b      	ldr	r3, [r5, #0]
 8002c42:	039b      	lsls	r3, r3, #14
 8002c44:	d505      	bpl.n	8002c52 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	4a0d      	ldr	r2, [pc, #52]	; (8002c80 <HAL_ADC_ConfigChannel+0x9c>)
 8002c4a:	03db      	lsls	r3, r3, #15
 8002c4c:	6811      	ldr	r1, [r2, #0]
 8002c4e:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002c50:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8002c52:	2000      	movs	r0, #0
 8002c54:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002c56:	e7da      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002c58:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8002c5a:	438d      	bics	r5, r1
 8002c5c:	6295      	str	r5, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;
 8002c62:	4a07      	ldr	r2, [pc, #28]	; (8002c80 <HAL_ADC_ConfigChannel+0x9c>)
 8002c64:	4907      	ldr	r1, [pc, #28]	; (8002c84 <HAL_ADC_ConfigChannel+0xa0>)
 8002c66:	6813      	ldr	r3, [r2, #0]
 8002c68:	400b      	ands	r3, r1
 8002c6a:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002c6c:	0383      	lsls	r3, r0, #14
 8002c6e:	d5f0      	bpl.n	8002c52 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002c70:	4a03      	ldr	r2, [pc, #12]	; (8002c80 <HAL_ADC_ConfigChannel+0x9c>)
 8002c72:	4905      	ldr	r1, [pc, #20]	; (8002c88 <HAL_ADC_ConfigChannel+0xa4>)
 8002c74:	6813      	ldr	r3, [r2, #0]
 8002c76:	400b      	ands	r3, r1
 8002c78:	e7ea      	b.n	8002c50 <HAL_ADC_ConfigChannel+0x6c>
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	00001001 	.word	0x00001001
 8002c80:	40012708 	.word	0x40012708
 8002c84:	ff7fffff 	.word	0xff7fffff
 8002c88:	ffbfffff 	.word	0xffbfffff

08002c8c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c8c:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c8e:	25ff      	movs	r5, #255	; 0xff
 8002c90:	2403      	movs	r4, #3
 8002c92:	002a      	movs	r2, r5
 8002c94:	4004      	ands	r4, r0
 8002c96:	00e4      	lsls	r4, r4, #3
 8002c98:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c9a:	0189      	lsls	r1, r1, #6
 8002c9c:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c9e:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ca0:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ca2:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8002ca4:	2800      	cmp	r0, #0
 8002ca6:	db0a      	blt.n	8002cbe <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ca8:	24c0      	movs	r4, #192	; 0xc0
 8002caa:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_NVIC_SetPriority+0x4c>)
 8002cac:	0880      	lsrs	r0, r0, #2
 8002cae:	0080      	lsls	r0, r0, #2
 8002cb0:	18c0      	adds	r0, r0, r3
 8002cb2:	00a4      	lsls	r4, r4, #2
 8002cb4:	5903      	ldr	r3, [r0, r4]
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	4311      	orrs	r1, r2
 8002cba:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002cbc:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cbe:	200f      	movs	r0, #15
 8002cc0:	4003      	ands	r3, r0
 8002cc2:	3b08      	subs	r3, #8
 8002cc4:	4805      	ldr	r0, [pc, #20]	; (8002cdc <HAL_NVIC_SetPriority+0x50>)
 8002cc6:	089b      	lsrs	r3, r3, #2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	181b      	adds	r3, r3, r0
 8002ccc:	69d8      	ldr	r0, [r3, #28]
 8002cce:	4002      	ands	r2, r0
 8002cd0:	4311      	orrs	r1, r2
 8002cd2:	61d9      	str	r1, [r3, #28]
 8002cd4:	e7f2      	b.n	8002cbc <HAL_NVIC_SetPriority+0x30>
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	e000e100 	.word	0xe000e100
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002ce0:	2800      	cmp	r0, #0
 8002ce2:	db05      	blt.n	8002cf0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ce4:	231f      	movs	r3, #31
 8002ce6:	4018      	ands	r0, r3
 8002ce8:	3b1e      	subs	r3, #30
 8002cea:	4083      	lsls	r3, r0
 8002cec:	4a01      	ldr	r2, [pc, #4]	; (8002cf4 <HAL_NVIC_EnableIRQ+0x14>)
 8002cee:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002cf0:	4770      	bx	lr
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002cf8:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <HAL_NVIC_SystemReset+0x14>)
 8002cfe:	4a04      	ldr	r2, [pc, #16]	; (8002d10 <HAL_NVIC_SystemReset+0x18>)
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002d06:	46c0      	nop			; (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8002d08:	e7fd      	b.n	8002d06 <HAL_NVIC_SystemReset+0xe>
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	e000ed00 	.word	0xe000ed00
 8002d10:	05fa0004 	.word	0x05fa0004

08002d14 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	1e43      	subs	r3, r0, #1
 8002d18:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d1a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d20d      	bcs.n	8002d3c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d20:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d22:	4a07      	ldr	r2, [pc, #28]	; (8002d40 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d24:	4807      	ldr	r0, [pc, #28]	; (8002d44 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d26:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d28:	6a03      	ldr	r3, [r0, #32]
 8002d2a:	0609      	lsls	r1, r1, #24
 8002d2c:	021b      	lsls	r3, r3, #8
 8002d2e:	0a1b      	lsrs	r3, r3, #8
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d34:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d36:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d38:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d3a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002d3c:	4770      	bx	lr
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	e000e010 	.word	0xe000e010
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002d48:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8002d4a:	f7ff f955 	bl	8001ff8 <HAL_SYSTICK_Callback>
}
 8002d4e:	bd10      	pop	{r4, pc}

08002d50 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8002d50:	b510      	push	{r4, lr}
 8002d52:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 8002d54:	2001      	movs	r0, #1
  if(hdac == NULL)
 8002d56:	2c00      	cmp	r4, #0
 8002d58:	d00d      	beq.n	8002d76 <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8002d5a:	7923      	ldrb	r3, [r4, #4]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d103      	bne.n	8002d6a <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d62:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8002d64:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8002d66:	f7ff fc07 	bl	8002578 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d6a:	2302      	movs	r3, #2

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d6c:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d6e:	7123      	strb	r3, [r4, #4]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d70:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d72:	60e0      	str	r0, [r4, #12]
  hdac->State = HAL_DAC_STATE_READY;
 8002d74:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8002d76:	bd10      	pop	{r4, pc}

08002d78 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8002d78:	4770      	bx	lr
	...

08002d7c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002d7c:	b530      	push	{r4, r5, lr}
 8002d7e:	000c      	movs	r4, r1
 8002d80:	2102      	movs	r1, #2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d82:	7945      	ldrb	r5, [r0, #5]
{
 8002d84:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8002d86:	0008      	movs	r0, r1
 8002d88:	2d01      	cmp	r5, #1
 8002d8a:	d014      	beq.n	8002db6 <HAL_DAC_ConfigChannel+0x3a>
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002d8c:	4d0a      	ldr	r5, [pc, #40]	; (8002db8 <HAL_DAC_ConfigChannel+0x3c>)
  tmpreg1 = hdac->Instance->CR;
 8002d8e:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002d90:	4095      	lsls	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d92:	7119      	strb	r1, [r3, #4]
  tmpreg1 = hdac->Instance->CR;
 8002d94:	6801      	ldr	r1, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002d96:	43a9      	bics	r1, r5
 8002d98:	000d      	movs	r5, r1
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002d9a:	cc12      	ldmia	r4, {r1, r4}
 8002d9c:	4321      	orrs	r1, r4
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002d9e:	24c0      	movs	r4, #192	; 0xc0
  tmpreg1 |= tmpreg2 << Channel;
 8002da0:	4091      	lsls	r1, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002da2:	4094      	lsls	r4, r2
  tmpreg1 |= tmpreg2 << Channel;
 8002da4:	4329      	orrs	r1, r5
  hdac->Instance->CR = tmpreg1;
 8002da6:	6001      	str	r1, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002da8:	6801      	ldr	r1, [r0, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002daa:	2201      	movs	r2, #1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002dac:	43a1      	bics	r1, r4
 8002dae:	6001      	str	r1, [r0, #0]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002db0:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002db2:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002db4:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 8002db6:	bd30      	pop	{r4, r5, pc}
 8002db8:	00000ffe 	.word	0x00000ffe

08002dbc <HAL_DAC_Start>:
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002dbc:	2202      	movs	r2, #2
{
 8002dbe:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 8002dc0:	7944      	ldrb	r4, [r0, #5]
{
 8002dc2:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8002dc4:	0010      	movs	r0, r2
 8002dc6:	2c01      	cmp	r4, #1
 8002dc8:	d017      	beq.n	8002dfa <HAL_DAC_Start+0x3e>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002dca:	3801      	subs	r0, #1
 8002dcc:	0005      	movs	r5, r0
 8002dce:	408d      	lsls	r5, r1
 8002dd0:	0029      	movs	r1, r5
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dd2:	711a      	strb	r2, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	6814      	ldr	r4, [r2, #0]
 8002dd8:	4321      	orrs	r1, r4
 8002dda:	6011      	str	r1, [r2, #0]

  tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8002ddc:	6814      	ldr	r4, [r2, #0]
  tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002dde:	6811      	ldr	r1, [r2, #0]
  /* Check if software trigger enabled */
  if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002de0:	0764      	lsls	r4, r4, #29
 8002de2:	d506      	bpl.n	8002df2 <HAL_DAC_Start+0x36>
  tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002de4:	2438      	movs	r4, #56	; 0x38
 8002de6:	4021      	ands	r1, r4
  if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002de8:	42a1      	cmp	r1, r4
 8002dea:	d102      	bne.n	8002df2 <HAL_DAC_Start+0x36>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002dec:	6851      	ldr	r1, [r2, #4]
 8002dee:	4308      	orrs	r0, r1
 8002df0:	6050      	str	r0, [r2, #4]
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002df2:	2201      	movs	r2, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002df4:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002df6:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002df8:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 8002dfa:	bd30      	pop	{r4, r5, pc}

08002dfc <HAL_DAC_IRQHandler>:
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
  /* Check underrun flag of DAC channel 1 */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002dfc:	2180      	movs	r1, #128	; 0x80
 8002dfe:	6803      	ldr	r3, [r0, #0]
 8002e00:	0189      	lsls	r1, r1, #6
 8002e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
 8002e04:	b510      	push	{r4, lr}
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002e06:	420a      	tst	r2, r1
 8002e08:	d00c      	beq.n	8002e24 <HAL_DAC_IRQHandler+0x28>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8002e0a:	2204      	movs	r2, #4
 8002e0c:	7102      	strb	r2, [r0, #4]

    /* Set DAC error code to chanel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8002e0e:	68c4      	ldr	r4, [r0, #12]
 8002e10:	3a03      	subs	r2, #3
 8002e12:	4322      	orrs	r2, r4
 8002e14:	60c2      	str	r2, [r0, #12]

    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8002e16:	6359      	str	r1, [r3, #52]	; 0x34

    /* Disable the selected DAC channel1 DMA request */
    CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4903      	ldr	r1, [pc, #12]	; (8002e28 <HAL_DAC_IRQHandler+0x2c>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]

    /* Error callback */
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002e20:	f7ff ffaa 	bl	8002d78 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
}
 8002e24:	bd10      	pop	{r4, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	ffffefff 	.word	0xffffefff

08002e2c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002e2c:	0001      	movs	r1, r0
  __IO uint32_t tmp = 0U;
 8002e2e:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance; 
 8002e30:	6809      	ldr	r1, [r1, #0]
{
 8002e32:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0U;
 8002e34:	9001      	str	r0, [sp, #4]
  tmp = (uint32_t)hdac->Instance; 
 8002e36:	9101      	str	r1, [sp, #4]
  tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002e38:	9901      	ldr	r1, [sp, #4]
 8002e3a:	3108      	adds	r1, #8
 8002e3c:	1889      	adds	r1, r1, r2
 8002e3e:	9101      	str	r1, [sp, #4]

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002e40:	9a01      	ldr	r2, [sp, #4]
 8002e42:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8002e44:	b002      	add	sp, #8
 8002e46:	4770      	bx	lr

08002e48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4a:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8002e4c:	2001      	movs	r0, #1
  if(hdma == NULL)
 8002e4e:	2c00      	cmp	r4, #0
 8002e50:	d035      	beq.n	8002ebe <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e52:	6825      	ldr	r5, [r4, #0]
 8002e54:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <HAL_DMA_Init+0x78>)
 8002e56:	2114      	movs	r1, #20
 8002e58:	18e8      	adds	r0, r5, r3
 8002e5a:	f7fd f971 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002e5e:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e60:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8002e62:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e64:	2302      	movs	r3, #2
 8002e66:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e68:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e6a:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e6c:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002e6e:	4b16      	ldr	r3, [pc, #88]	; (8002ec8 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e70:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002e72:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8002e74:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e76:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8002e78:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7a:	433b      	orrs	r3, r7
 8002e7c:	6967      	ldr	r7, [r4, #20]
 8002e7e:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e80:	69a7      	ldr	r7, [r4, #24]
 8002e82:	433b      	orrs	r3, r7
 8002e84:	69e7      	ldr	r7, [r4, #28]
 8002e86:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e88:	6a27      	ldr	r7, [r4, #32]
 8002e8a:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8002e8c:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e8e:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002e90:	2380      	movs	r3, #128	; 0x80
 8002e92:	01db      	lsls	r3, r3, #7
 8002e94:	4299      	cmp	r1, r3
 8002e96:	d00c      	beq.n	8002eb2 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002e98:	251c      	movs	r5, #28
 8002e9a:	4028      	ands	r0, r5
 8002e9c:	3d0d      	subs	r5, #13
 8002e9e:	4085      	lsls	r5, r0
 8002ea0:	490a      	ldr	r1, [pc, #40]	; (8002ecc <HAL_DMA_Init+0x84>)
 8002ea2:	680b      	ldr	r3, [r1, #0]
 8002ea4:	43ab      	bics	r3, r5
 8002ea6:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ea8:	6863      	ldr	r3, [r4, #4]
 8002eaa:	680d      	ldr	r5, [r1, #0]
 8002eac:	4083      	lsls	r3, r0
 8002eae:	432b      	orrs	r3, r5
 8002eb0:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eb2:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002eb4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eb6:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002eb8:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8002eba:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002ebc:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8002ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ec0:	bffdfff8 	.word	0xbffdfff8
 8002ec4:	40020000 	.word	0x40020000
 8002ec8:	ffff800f 	.word	0xffff800f
 8002ecc:	400200a8 	.word	0x400200a8

08002ed0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ed2:	1d45      	adds	r5, r0, #5
{
 8002ed4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8002ed6:	7feb      	ldrb	r3, [r5, #31]
{
 8002ed8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8002eda:	2002      	movs	r0, #2
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d029      	beq.n	8002f34 <HAL_DMA_Start_IT+0x64>
 8002ee0:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002ee2:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8002ee4:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ee6:	7ffb      	ldrb	r3, [r7, #31]
 8002ee8:	2600      	movs	r6, #0
 8002eea:	469c      	mov	ip, r3
 8002eec:	4660      	mov	r0, ip
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2801      	cmp	r0, #1
 8002ef2:	d12a      	bne.n	8002f4a <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ef4:	3001      	adds	r0, #1
 8002ef6:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ef8:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002efa:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002efc:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8002efe:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002f00:	361c      	adds	r6, #28
 8002f02:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 8002f04:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002f06:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 8002f08:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002f0a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002f0c:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f0e:	9b01      	ldr	r3, [sp, #4]
 8002f10:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f12:	68a3      	ldr	r3, [r4, #8]
 8002f14:	2b10      	cmp	r3, #16
 8002f16:	d10e      	bne.n	8002f36 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f18:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f1a:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002f1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00c      	beq.n	8002f3c <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f22:	230e      	movs	r3, #14
 8002f24:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f26:	4313      	orrs	r3, r2
 8002f28:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	6802      	ldr	r2, [r0, #0]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f32:	2000      	movs	r0, #0
}
 8002f34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002f36:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002f38:	60c2      	str	r2, [r0, #12]
 8002f3a:	e7ef      	b.n	8002f1c <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	6803      	ldr	r3, [r0, #0]
 8002f40:	4393      	bics	r3, r2
 8002f42:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f44:	6802      	ldr	r2, [r0, #0]
 8002f46:	230a      	movs	r3, #10
 8002f48:	e7ed      	b.n	8002f26 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8002f4a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8002f4c:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8002f4e:	e7f1      	b.n	8002f34 <HAL_DMA_Start_IT+0x64>

08002f50 <HAL_DMA_IRQHandler>:
{
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f52:	221c      	movs	r2, #28
 8002f54:	2704      	movs	r7, #4
 8002f56:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f58:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f5a:	4032      	ands	r2, r6
 8002f5c:	003e      	movs	r6, r7
 8002f5e:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f60:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002f62:	6803      	ldr	r3, [r0, #0]
 8002f64:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f66:	4235      	tst	r5, r6
 8002f68:	d00d      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x36>
 8002f6a:	423c      	tst	r4, r7
 8002f6c:	d00b      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	0692      	lsls	r2, r2, #26
 8002f72:	d402      	bmi.n	8002f7a <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	43ba      	bics	r2, r7
 8002f78:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8002f7a:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002f7c:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d019      	beq.n	8002fb6 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002f82:	4798      	blx	r3
  return;
 8002f84:	e017      	b.n	8002fb6 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002f86:	2702      	movs	r7, #2
 8002f88:	003e      	movs	r6, r7
 8002f8a:	4096      	lsls	r6, r2
 8002f8c:	4235      	tst	r5, r6
 8002f8e:	d013      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x68>
 8002f90:	423c      	tst	r4, r7
 8002f92:	d011      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	0692      	lsls	r2, r2, #26
 8002f98:	d406      	bmi.n	8002fa8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f9a:	240a      	movs	r4, #10
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	43a2      	bics	r2, r4
 8002fa0:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	1d83      	adds	r3, r0, #6
 8002fa6:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8002fa8:	2200      	movs	r2, #0
 8002faa:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002fac:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002fae:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8002fb0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d1e5      	bne.n	8002f82 <HAL_DMA_IRQHandler+0x32>
}
 8002fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002fb8:	2608      	movs	r6, #8
 8002fba:	0037      	movs	r7, r6
 8002fbc:	4097      	lsls	r7, r2
 8002fbe:	423d      	tst	r5, r7
 8002fc0:	d0f9      	beq.n	8002fb6 <HAL_DMA_IRQHandler+0x66>
 8002fc2:	4234      	tst	r4, r6
 8002fc4:	d0f7      	beq.n	8002fb6 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fc6:	250e      	movs	r5, #14
 8002fc8:	681c      	ldr	r4, [r3, #0]
 8002fca:	43ac      	bics	r4, r5
 8002fcc:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002fce:	2301      	movs	r3, #1
 8002fd0:	001c      	movs	r4, r3
 8002fd2:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8002fd4:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002fd6:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fd8:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002fda:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8002fdc:	2200      	movs	r2, #0
 8002fde:	1d43      	adds	r3, r0, #5
 8002fe0:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8002fe2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002fe4:	e7e5      	b.n	8002fb2 <HAL_DMA_IRQHandler+0x62>
	...

08002fe8 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	4b08      	ldr	r3, [pc, #32]	; (800300c <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8002fec:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002fee:	6859      	ldr	r1, [r3, #4]
 8002ff0:	4211      	tst	r1, r2
 8002ff2:	d00a      	beq.n	800300a <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff8:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 8002ffa:	4805      	ldr	r0, [pc, #20]	; (8003010 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8002ffc:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8002ffe:	4805      	ldr	r0, [pc, #20]	; (8003014 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8003000:	60d8      	str	r0, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003002:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8003006:	6858      	ldr	r0, [r3, #4]
 8003008:	4010      	ands	r0, r2
}
 800300a:	4770      	bx	lr
 800300c:	40022000 	.word	0x40022000
 8003010:	89abcdef 	.word	0x89abcdef
 8003014:	02030405 	.word	0x02030405

08003018 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8003018:	2301      	movs	r3, #1
 800301a:	4a03      	ldr	r2, [pc, #12]	; (8003028 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 800301c:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 800301e:	6851      	ldr	r1, [r2, #4]
 8003020:	430b      	orrs	r3, r1
 8003022:	6053      	str	r3, [r2, #4]
}
 8003024:	4770      	bx	lr
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	40022000 	.word	0x40022000

0800302c <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800302c:	4a58      	ldr	r2, [pc, #352]	; (8003190 <HAL_GPIO_Init+0x164>)
{
 800302e:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003030:	1882      	adds	r2, r0, r2
 8003032:	1e54      	subs	r4, r2, #1
 8003034:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 8003036:	2300      	movs	r3, #0
{
 8003038:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800303a:	3205      	adds	r2, #5
{
 800303c:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800303e:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003040:	9a03      	ldr	r2, [sp, #12]
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	0014      	movs	r4, r2
 8003046:	40dc      	lsrs	r4, r3
 8003048:	d101      	bne.n	800304e <HAL_GPIO_Init+0x22>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 800304a:	b007      	add	sp, #28
 800304c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800304e:	2101      	movs	r1, #1
 8003050:	000d      	movs	r5, r1
 8003052:	0014      	movs	r4, r2
 8003054:	409d      	lsls	r5, r3
 8003056:	402c      	ands	r4, r5
 8003058:	468c      	mov	ip, r1
 800305a:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 800305c:	422a      	tst	r2, r5
 800305e:	d100      	bne.n	8003062 <HAL_GPIO_Init+0x36>
 8003060:	e094      	b.n	800318c <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003062:	2403      	movs	r4, #3
 8003064:	9a03      	ldr	r2, [sp, #12]
 8003066:	005e      	lsls	r6, r3, #1
 8003068:	6852      	ldr	r2, [r2, #4]
 800306a:	9201      	str	r2, [sp, #4]
 800306c:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800306e:	40b4      	lsls	r4, r6
 8003070:	43e1      	mvns	r1, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003072:	1e54      	subs	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003074:	9104      	str	r1, [sp, #16]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003076:	4564      	cmp	r4, ip
 8003078:	d82a      	bhi.n	80030d0 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 800307a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800307c:	400f      	ands	r7, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 800307e:	9903      	ldr	r1, [sp, #12]
 8003080:	68cc      	ldr	r4, [r1, #12]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003082:	9901      	ldr	r1, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003084:	40b4      	lsls	r4, r6
 8003086:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8003088:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800308a:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800308c:	43ac      	bics	r4, r5
 800308e:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003090:	090c      	lsrs	r4, r1, #4
 8003092:	4661      	mov	r1, ip
 8003094:	400c      	ands	r4, r1
 8003096:	409c      	lsls	r4, r3
 8003098:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800309a:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800309c:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800309e:	9904      	ldr	r1, [sp, #16]
 80030a0:	400d      	ands	r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a2:	9903      	ldr	r1, [sp, #12]
 80030a4:	688c      	ldr	r4, [r1, #8]
 80030a6:	40b4      	lsls	r4, r6
 80030a8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80030aa:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ac:	2a02      	cmp	r2, #2
 80030ae:	d111      	bne.n	80030d4 <HAL_GPIO_Init+0xa8>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80030b0:	2507      	movs	r5, #7
 80030b2:	210f      	movs	r1, #15
 80030b4:	401d      	ands	r5, r3
 80030b6:	00ad      	lsls	r5, r5, #2
 80030b8:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 80030ba:	08dc      	lsrs	r4, r3, #3
 80030bc:	00a4      	lsls	r4, r4, #2
 80030be:	1904      	adds	r4, r0, r4
 80030c0:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80030c2:	438f      	bics	r7, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80030c4:	9903      	ldr	r1, [sp, #12]
 80030c6:	6909      	ldr	r1, [r1, #16]
 80030c8:	40a9      	lsls	r1, r5
 80030ca:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80030cc:	6227      	str	r7, [r4, #32]
 80030ce:	e001      	b.n	80030d4 <HAL_GPIO_Init+0xa8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030d0:	2a03      	cmp	r2, #3
 80030d2:	d1e3      	bne.n	800309c <HAL_GPIO_Init+0x70>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030d4:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 80030d6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80030d8:	9904      	ldr	r1, [sp, #16]
 80030da:	4021      	ands	r1, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030dc:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 80030de:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030e0:	22c0      	movs	r2, #192	; 0xc0
 80030e2:	9901      	ldr	r1, [sp, #4]
 80030e4:	0292      	lsls	r2, r2, #10
 80030e6:	4211      	tst	r1, r2
 80030e8:	d050      	beq.n	800318c <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	2701      	movs	r7, #1
 80030ec:	4c29      	ldr	r4, [pc, #164]	; (8003194 <HAL_GPIO_Init+0x168>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80030ee:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80030f2:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f4:	433a      	orrs	r2, r7
 80030f6:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80030f8:	4a27      	ldr	r2, [pc, #156]	; (8003198 <HAL_GPIO_Init+0x16c>)
 80030fa:	089c      	lsrs	r4, r3, #2
 80030fc:	00a4      	lsls	r4, r4, #2
 80030fe:	18a4      	adds	r4, r4, r2
 8003100:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003102:	4035      	ands	r5, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8003104:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003106:	220f      	movs	r2, #15
 8003108:	00ad      	lsls	r5, r5, #2
 800310a:	40aa      	lsls	r2, r5
 800310c:	4661      	mov	r1, ip
 800310e:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003110:	22a0      	movs	r2, #160	; 0xa0
 8003112:	05d2      	lsls	r2, r2, #23
 8003114:	4694      	mov	ip, r2
 8003116:	2200      	movs	r2, #0
 8003118:	4560      	cmp	r0, ip
 800311a:	d00d      	beq.n	8003138 <HAL_GPIO_Init+0x10c>
 800311c:	4a1f      	ldr	r2, [pc, #124]	; (800319c <HAL_GPIO_Init+0x170>)
 800311e:	4694      	mov	ip, r2
 8003120:	003a      	movs	r2, r7
 8003122:	4560      	cmp	r0, ip
 8003124:	d008      	beq.n	8003138 <HAL_GPIO_Init+0x10c>
 8003126:	4f1e      	ldr	r7, [pc, #120]	; (80031a0 <HAL_GPIO_Init+0x174>)
 8003128:	1892      	adds	r2, r2, r2
 800312a:	42b8      	cmp	r0, r7
 800312c:	d004      	beq.n	8003138 <HAL_GPIO_Init+0x10c>
 800312e:	4f1d      	ldr	r7, [pc, #116]	; (80031a4 <HAL_GPIO_Init+0x178>)
 8003130:	0032      	movs	r2, r6
 8003132:	42b8      	cmp	r0, r7
 8003134:	d000      	beq.n	8003138 <HAL_GPIO_Init+0x10c>
 8003136:	9a05      	ldr	r2, [sp, #20]
 8003138:	40aa      	lsls	r2, r5
 800313a:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 800313c:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800313e:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 8003140:	000d      	movs	r5, r1
        temp = EXTI->RTSR;
 8003142:	4a19      	ldr	r2, [pc, #100]	; (80031a8 <HAL_GPIO_Init+0x17c>)
        temp &= ~((uint32_t)iocurrent);
 8003144:	43cc      	mvns	r4, r1
        temp = EXTI->RTSR;
 8003146:	6896      	ldr	r6, [r2, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003148:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 800314a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800314c:	02c9      	lsls	r1, r1, #11
 800314e:	d401      	bmi.n	8003154 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 8003150:	0035      	movs	r5, r6
 8003152:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8003154:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8003156:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8003158:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800315a:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 800315c:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800315e:	0289      	lsls	r1, r1, #10
 8003160:	d401      	bmi.n	8003166 <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 8003162:	0035      	movs	r5, r6
 8003164:	4025      	ands	r5, r4
        EXTI->FTSR = temp;
 8003166:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8003168:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800316a:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800316c:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 800316e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003170:	0389      	lsls	r1, r1, #14
 8003172:	d401      	bmi.n	8003178 <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 8003174:	0035      	movs	r5, r6
 8003176:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8003178:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 800317a:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800317c:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800317e:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8003180:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003182:	03c9      	lsls	r1, r1, #15
 8003184:	d401      	bmi.n	800318a <HAL_GPIO_Init+0x15e>
        temp &= ~((uint32_t)iocurrent);
 8003186:	4025      	ands	r5, r4
 8003188:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800318a:	6016      	str	r6, [r2, #0]
    position++;
 800318c:	3301      	adds	r3, #1
 800318e:	e757      	b.n	8003040 <HAL_GPIO_Init+0x14>
 8003190:	afffe400 	.word	0xafffe400
 8003194:	40021000 	.word	0x40021000
 8003198:	40010000 	.word	0x40010000
 800319c:	50000400 	.word	0x50000400
 80031a0:	50000800 	.word	0x50000800
 80031a4:	50000c00 	.word	0x50000c00
 80031a8:	40010400 	.word	0x40010400

080031ac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031ac:	2a00      	cmp	r2, #0
 80031ae:	d001      	beq.n	80031b4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031b0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80031b2:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80031b4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80031b6:	e7fc      	b.n	80031b2 <HAL_GPIO_WritePin+0x6>

080031b8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031b8:	6803      	ldr	r3, [r0, #0]
 80031ba:	699a      	ldr	r2, [r3, #24]
 80031bc:	0792      	lsls	r2, r2, #30
 80031be:	d501      	bpl.n	80031c4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80031c0:	2200      	movs	r2, #0
 80031c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031c4:	2201      	movs	r2, #1
 80031c6:	6999      	ldr	r1, [r3, #24]
 80031c8:	4211      	tst	r1, r2
 80031ca:	d102      	bne.n	80031d2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80031cc:	6999      	ldr	r1, [r3, #24]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	619a      	str	r2, [r3, #24]
  }
}
 80031d2:	4770      	bx	lr

080031d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80031d4:	b530      	push	{r4, r5, lr}
 80031d6:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80031d8:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031da:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031dc:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031de:	0589      	lsls	r1, r1, #22
 80031e0:	431a      	orrs	r2, r3
 80031e2:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <I2C_TransferConfig+0x28>)
 80031e6:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031e8:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80031ea:	0d64      	lsrs	r4, r4, #21
 80031ec:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031ee:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80031f0:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031f2:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80031f4:	432a      	orrs	r2, r5
 80031f6:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80031f8:	bd30      	pop	{r4, r5, pc}
 80031fa:	46c0      	nop			; (mov r8, r8)
 80031fc:	03ff63ff 	.word	0x03ff63ff

08003200 <I2C_IsErrorOccurred>:
{
 8003200:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003202:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003204:	6802      	ldr	r2, [r0, #0]
{
 8003206:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8003208:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800320a:	2310      	movs	r3, #16
 800320c:	000f      	movs	r7, r1
{
 800320e:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003210:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8003212:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003214:	4219      	tst	r1, r3
 8003216:	d00e      	beq.n	8003236 <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003218:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800321a:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 800321c:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800321e:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003220:	6823      	ldr	r3, [r4, #0]
 8003222:	699a      	ldr	r2, [r3, #24]
 8003224:	423a      	tst	r2, r7
 8003226:	d164      	bne.n	80032f2 <I2C_IsErrorOccurred+0xf2>
 8003228:	9a01      	ldr	r2, [sp, #4]
 800322a:	2a00      	cmp	r2, #0
 800322c:	d032      	beq.n	8003294 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 800322e:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003230:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003232:	9b00      	ldr	r3, [sp, #0]
 8003234:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003236:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8003238:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800323a:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 800323c:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800323e:	420a      	tst	r2, r1
 8003240:	d002      	beq.n	8003248 <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 8003242:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003244:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8003246:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003248:	2180      	movs	r1, #128	; 0x80
 800324a:	00c9      	lsls	r1, r1, #3
 800324c:	420a      	tst	r2, r1
 800324e:	d003      	beq.n	8003258 <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 8003250:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003252:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 8003254:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 8003256:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003258:	2180      	movs	r1, #128	; 0x80
 800325a:	0089      	lsls	r1, r1, #2
 800325c:	420a      	tst	r2, r1
 800325e:	d04d      	beq.n	80032fc <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003260:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003262:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8003264:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 8003266:	0020      	movs	r0, r4
 8003268:	f7ff ffa6 	bl	80031b8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800326c:	6822      	ldr	r2, [r4, #0]
 800326e:	4925      	ldr	r1, [pc, #148]	; (8003304 <I2C_IsErrorOccurred+0x104>)
 8003270:	6853      	ldr	r3, [r2, #4]
 8003272:	400b      	ands	r3, r1
 8003274:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003276:	0023      	movs	r3, r4
 8003278:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800327a:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800327c:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 800327e:	4307      	orrs	r7, r0
 8003280:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003282:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003284:	0022      	movs	r2, r4
 8003286:	2300      	movs	r3, #0
 8003288:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 800328a:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800328c:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800328e:	2001      	movs	r0, #1
 8003290:	7023      	strb	r3, [r4, #0]
 8003292:	e035      	b.n	8003300 <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 8003294:	1c72      	adds	r2, r6, #1
 8003296:	d0c4      	beq.n	8003222 <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003298:	f7ff faca 	bl	8002830 <HAL_GetTick>
 800329c:	1b40      	subs	r0, r0, r5
 800329e:	42b0      	cmp	r0, r6
 80032a0:	d801      	bhi.n	80032a6 <I2C_IsErrorOccurred+0xa6>
 80032a2:	2e00      	cmp	r6, #0
 80032a4:	d1bc      	bne.n	8003220 <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 80032a6:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032a8:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80032aa:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032ac:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80032ae:	7811      	ldrb	r1, [r2, #0]
 80032b0:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032b2:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 80032b4:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032b6:	699a      	ldr	r2, [r3, #24]
 80032b8:	0209      	lsls	r1, r1, #8
 80032ba:	420a      	tst	r2, r1
 80032bc:	d00c      	beq.n	80032d8 <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032be:	2280      	movs	r2, #128	; 0x80
 80032c0:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032c2:	4210      	tst	r0, r2
 80032c4:	d108      	bne.n	80032d8 <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 80032c6:	4661      	mov	r1, ip
 80032c8:	2920      	cmp	r1, #32
 80032ca:	d005      	beq.n	80032d8 <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032cc:	6859      	ldr	r1, [r3, #4]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80032d2:	f7ff faad 	bl	8002830 <HAL_GetTick>
 80032d6:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	423b      	tst	r3, r7
 80032de:	d19f      	bne.n	8003220 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032e0:	f7ff faa6 	bl	8002830 <HAL_GetTick>
 80032e4:	1b40      	subs	r0, r0, r5
 80032e6:	2819      	cmp	r0, #25
 80032e8:	d9f6      	bls.n	80032d8 <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80032ec:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 80032ee:	9301      	str	r3, [sp, #4]
 80032f0:	e796      	b.n	8003220 <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 80032f2:	9a01      	ldr	r2, [sp, #4]
 80032f4:	2a00      	cmp	r2, #0
 80032f6:	d19a      	bne.n	800322e <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032f8:	61df      	str	r7, [r3, #28]
 80032fa:	e798      	b.n	800322e <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 80032fc:	2800      	cmp	r0, #0
 80032fe:	d1b2      	bne.n	8003266 <I2C_IsErrorOccurred+0x66>
}
 8003300:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	fe00e800 	.word	0xfe00e800

08003308 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330a:	0004      	movs	r4, r0
 800330c:	000d      	movs	r5, r1
 800330e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003310:	2702      	movs	r7, #2
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	423b      	tst	r3, r7
 8003318:	d001      	beq.n	800331e <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800331a:	2000      	movs	r0, #0
}
 800331c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800331e:	0032      	movs	r2, r6
 8003320:	0029      	movs	r1, r5
 8003322:	0020      	movs	r0, r4
 8003324:	f7ff ff6c 	bl	8003200 <I2C_IsErrorOccurred>
 8003328:	2800      	cmp	r0, #0
 800332a:	d118      	bne.n	800335e <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 800332c:	1c6b      	adds	r3, r5, #1
 800332e:	d0f0      	beq.n	8003312 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003330:	f7ff fa7e 	bl	8002830 <HAL_GetTick>
 8003334:	1b80      	subs	r0, r0, r6
 8003336:	42a8      	cmp	r0, r5
 8003338:	d801      	bhi.n	800333e <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 800333a:	2d00      	cmp	r5, #0
 800333c:	d1e9      	bne.n	8003312 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800333e:	6823      	ldr	r3, [r4, #0]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	001a      	movs	r2, r3
 8003344:	403a      	ands	r2, r7
 8003346:	423b      	tst	r3, r7
 8003348:	d1e3      	bne.n	8003312 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800334a:	2120      	movs	r1, #32
 800334c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800334e:	430b      	orrs	r3, r1
 8003350:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003352:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8003354:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003356:	3341      	adds	r3, #65	; 0x41
 8003358:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800335a:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 800335c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800335e:	2001      	movs	r0, #1
 8003360:	e7dc      	b.n	800331c <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08003362 <I2C_WaitOnFlagUntilTimeout>:
{
 8003362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003364:	0004      	movs	r4, r0
 8003366:	000d      	movs	r5, r1
 8003368:	0017      	movs	r7, r2
 800336a:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800336c:	6822      	ldr	r2, [r4, #0]
 800336e:	6993      	ldr	r3, [r2, #24]
 8003370:	402b      	ands	r3, r5
 8003372:	1b5b      	subs	r3, r3, r5
 8003374:	4259      	negs	r1, r3
 8003376:	414b      	adcs	r3, r1
 8003378:	42bb      	cmp	r3, r7
 800337a:	d001      	beq.n	8003380 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800337c:	2000      	movs	r0, #0
 800337e:	e01f      	b.n	80033c0 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8003380:	1c73      	adds	r3, r6, #1
 8003382:	d0f4      	beq.n	800336e <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003384:	f7ff fa54 	bl	8002830 <HAL_GetTick>
 8003388:	9b06      	ldr	r3, [sp, #24]
 800338a:	1ac0      	subs	r0, r0, r3
 800338c:	42b0      	cmp	r0, r6
 800338e:	d801      	bhi.n	8003394 <I2C_WaitOnFlagUntilTimeout+0x32>
 8003390:	2e00      	cmp	r6, #0
 8003392:	d1eb      	bne.n	800336c <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003394:	6823      	ldr	r3, [r4, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	402b      	ands	r3, r5
 800339a:	1b5b      	subs	r3, r3, r5
 800339c:	425a      	negs	r2, r3
 800339e:	4153      	adcs	r3, r2
 80033a0:	42bb      	cmp	r3, r7
 80033a2:	d1e3      	bne.n	800336c <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033a4:	2220      	movs	r2, #32
 80033a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033aa:	4313      	orrs	r3, r2
 80033ac:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033ae:	0023      	movs	r3, r4
 80033b0:	3341      	adds	r3, #65	; 0x41
 80033b2:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b4:	0022      	movs	r2, r4
 80033b6:	2300      	movs	r3, #0
 80033b8:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 80033ba:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033bc:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80033be:	7023      	strb	r3, [r4, #0]
}
 80033c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080033c2 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80033c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033c4:	0004      	movs	r4, r0
 80033c6:	000e      	movs	r6, r1
 80033c8:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033ca:	2520      	movs	r5, #32
 80033cc:	6823      	ldr	r3, [r4, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	422b      	tst	r3, r5
 80033d2:	d001      	beq.n	80033d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80033d4:	2000      	movs	r0, #0
}
 80033d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033d8:	003a      	movs	r2, r7
 80033da:	0031      	movs	r1, r6
 80033dc:	0020      	movs	r0, r4
 80033de:	f7ff ff0f 	bl	8003200 <I2C_IsErrorOccurred>
 80033e2:	2800      	cmp	r0, #0
 80033e4:	d115      	bne.n	8003412 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e6:	f7ff fa23 	bl	8002830 <HAL_GetTick>
 80033ea:	1bc0      	subs	r0, r0, r7
 80033ec:	42b0      	cmp	r0, r6
 80033ee:	d801      	bhi.n	80033f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 80033f0:	2e00      	cmp	r6, #0
 80033f2:	d1eb      	bne.n	80033cc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	001a      	movs	r2, r3
 80033fa:	402a      	ands	r2, r5
 80033fc:	422b      	tst	r3, r5
 80033fe:	d1e5      	bne.n	80033cc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003400:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003402:	432b      	orrs	r3, r5
 8003404:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003406:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003408:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800340a:	3341      	adds	r3, #65	; 0x41
 800340c:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800340e:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8003410:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003412:	2001      	movs	r0, #1
 8003414:	e7df      	b.n	80033d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
	...

08003418 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	0004      	movs	r4, r0
 800341c:	000d      	movs	r5, r1
 800341e:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003420:	2604      	movs	r6, #4
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	4233      	tst	r3, r6
 8003428:	d111      	bne.n	800344e <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800342a:	003a      	movs	r2, r7
 800342c:	0029      	movs	r1, r5
 800342e:	0020      	movs	r0, r4
 8003430:	f7ff fee6 	bl	8003200 <I2C_IsErrorOccurred>
 8003434:	2800      	cmp	r0, #0
 8003436:	d124      	bne.n	8003482 <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003438:	2120      	movs	r1, #32
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	420a      	tst	r2, r1
 8003440:	d023      	beq.n	800348a <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003442:	699a      	ldr	r2, [r3, #24]
 8003444:	4232      	tst	r2, r6
 8003446:	d004      	beq.n	8003452 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8003448:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800344a:	2a00      	cmp	r2, #0
 800344c:	d001      	beq.n	8003452 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 800344e:	2000      	movs	r0, #0
}
 8003450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003452:	6999      	ldr	r1, [r3, #24]
 8003454:	2210      	movs	r2, #16
 8003456:	0008      	movs	r0, r1
 8003458:	4010      	ands	r0, r2
 800345a:	4211      	tst	r1, r2
 800345c:	d013      	beq.n	8003486 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800345e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003460:	3a0c      	subs	r2, #12
 8003462:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003464:	2120      	movs	r1, #32
 8003466:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	4813      	ldr	r0, [pc, #76]	; (80034b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>)
 800346c:	4002      	ands	r2, r0
 800346e:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8003470:	0023      	movs	r3, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003472:	0022      	movs	r2, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003474:	3341      	adds	r3, #65	; 0x41
 8003476:	7019      	strb	r1, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003478:	2300      	movs	r3, #0
 800347a:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800347c:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800347e:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8003480:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003482:	2001      	movs	r0, #1
 8003484:	e7e4      	b.n	8003450 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003486:	6460      	str	r0, [r4, #68]	; 0x44
 8003488:	e7ec      	b.n	8003464 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800348a:	f7ff f9d1 	bl	8002830 <HAL_GetTick>
 800348e:	1bc0      	subs	r0, r0, r7
 8003490:	42a8      	cmp	r0, r5
 8003492:	d801      	bhi.n	8003498 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 8003494:	2d00      	cmp	r5, #0
 8003496:	d1c4      	bne.n	8003422 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003498:	6823      	ldr	r3, [r4, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	0019      	movs	r1, r3
 800349e:	4031      	ands	r1, r6
 80034a0:	4233      	tst	r3, r6
 80034a2:	d1be      	bne.n	8003422 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034a4:	2220      	movs	r2, #32
 80034a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80034a8:	4313      	orrs	r3, r2
 80034aa:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034ac:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 80034ae:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 80034b0:	3341      	adds	r3, #65	; 0x41
 80034b2:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
 80034b4:	7021      	strb	r1, [r4, #0]
        return HAL_ERROR;
 80034b6:	e7e4      	b.n	8003482 <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
 80034b8:	fe00e800 	.word	0xfe00e800

080034bc <HAL_I2C_Init>:
{
 80034bc:	b570      	push	{r4, r5, r6, lr}
 80034be:	0004      	movs	r4, r0
    return HAL_ERROR;
 80034c0:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80034c2:	2c00      	cmp	r4, #0
 80034c4:	d03f      	beq.n	8003546 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034c6:	0025      	movs	r5, r4
 80034c8:	3541      	adds	r5, #65	; 0x41
 80034ca:	782b      	ldrb	r3, [r5, #0]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d105      	bne.n	80034de <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 80034d2:	0023      	movs	r3, r4
 80034d4:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 80034d6:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 80034d8:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 80034da:	f7ff f877 	bl	80025cc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034de:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80034e0:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034e2:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80034e4:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034e6:	481d      	ldr	r0, [pc, #116]	; (800355c <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 80034e8:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034ea:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 80034ec:	438a      	bics	r2, r1
 80034ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034f0:	6861      	ldr	r1, [r4, #4]
 80034f2:	4a1b      	ldr	r2, [pc, #108]	; (8003560 <HAL_I2C_Init+0xa4>)
 80034f4:	400a      	ands	r2, r1
 80034f6:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	4002      	ands	r2, r0
 80034fc:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034fe:	68e2      	ldr	r2, [r4, #12]
 8003500:	2a01      	cmp	r2, #1
 8003502:	d121      	bne.n	8003548 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003504:	2180      	movs	r1, #128	; 0x80
 8003506:	0209      	lsls	r1, r1, #8
 8003508:	4331      	orrs	r1, r6
 800350a:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	4915      	ldr	r1, [pc, #84]	; (8003564 <HAL_I2C_Init+0xa8>)
 8003510:	4311      	orrs	r1, r2
 8003512:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003514:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003516:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003518:	4002      	ands	r2, r0
 800351a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800351c:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800351e:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003520:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003522:	69a1      	ldr	r1, [r4, #24]
 8003524:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003526:	430a      	orrs	r2, r1
 8003528:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800352a:	6a21      	ldr	r1, [r4, #32]
 800352c:	69e2      	ldr	r2, [r4, #28]
 800352e:	430a      	orrs	r2, r1
 8003530:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003532:	2201      	movs	r2, #1
 8003534:	6819      	ldr	r1, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800353a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800353c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800353e:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003540:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003542:	3442      	adds	r4, #66	; 0x42
 8003544:	7020      	strb	r0, [r4, #0]
}
 8003546:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003548:	2184      	movs	r1, #132	; 0x84
 800354a:	0209      	lsls	r1, r1, #8
 800354c:	4331      	orrs	r1, r6
 800354e:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003550:	2a02      	cmp	r2, #2
 8003552:	d1db      	bne.n	800350c <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003554:	2280      	movs	r2, #128	; 0x80
 8003556:	0112      	lsls	r2, r2, #4
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	e7d7      	b.n	800350c <HAL_I2C_Init+0x50>
 800355c:	ffff7fff 	.word	0xffff7fff
 8003560:	f0ffffff 	.word	0xf0ffffff
 8003564:	02008000 	.word	0x02008000

08003568 <HAL_I2C_Master_Transmit>:
{
 8003568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800356a:	b087      	sub	sp, #28
 800356c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800356e:	0003      	movs	r3, r0
 8003570:	3341      	adds	r3, #65	; 0x41
{
 8003572:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003574:	9303      	str	r3, [sp, #12]
 8003576:	781b      	ldrb	r3, [r3, #0]
{
 8003578:	0004      	movs	r4, r0
 800357a:	000f      	movs	r7, r1
    return HAL_BUSY;
 800357c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800357e:	2b20      	cmp	r3, #32
 8003580:	d114      	bne.n	80035ac <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 8003582:	0023      	movs	r3, r4
 8003584:	3340      	adds	r3, #64	; 0x40
 8003586:	781a      	ldrb	r2, [r3, #0]
 8003588:	2a01      	cmp	r2, #1
 800358a:	d00f      	beq.n	80035ac <HAL_I2C_Master_Transmit+0x44>
 800358c:	2601      	movs	r6, #1
 800358e:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003590:	f7ff f94e 	bl	8002830 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003594:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003596:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003598:	9000      	str	r0, [sp, #0]
 800359a:	2319      	movs	r3, #25
 800359c:	0032      	movs	r2, r6
 800359e:	0020      	movs	r0, r4
 80035a0:	0209      	lsls	r1, r1, #8
 80035a2:	f7ff fede 	bl	8003362 <I2C_WaitOnFlagUntilTimeout>
 80035a6:	2800      	cmp	r0, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 80035aa:	2001      	movs	r0, #1
}
 80035ac:	b007      	add	sp, #28
 80035ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035b0:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035b2:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035b4:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035b6:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035b8:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035ba:	3b11      	subs	r3, #17
 80035bc:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 80035be:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80035c2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80035c4:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80035c6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80035c8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035ca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80035cc:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <HAL_I2C_Master_Transmit+0x11c>)
 80035ce:	2aff      	cmp	r2, #255	; 0xff
 80035d0:	d920      	bls.n	8003614 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80035d2:	22ff      	movs	r2, #255	; 0xff
 80035d4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	2380      	movs	r3, #128	; 0x80
 80035da:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035dc:	0039      	movs	r1, r7
 80035de:	0020      	movs	r0, r4
 80035e0:	f7ff fdf8 	bl	80031d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e6:	002a      	movs	r2, r5
 80035e8:	0020      	movs	r0, r4
 80035ea:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d119      	bne.n	8003624 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f0:	f7ff fee7 	bl	80033c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d1d8      	bne.n	80035aa <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035f8:	2120      	movs	r1, #32
 80035fa:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80035fc:	4d22      	ldr	r5, [pc, #136]	; (8003688 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035fe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	402a      	ands	r2, r5
 8003604:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003606:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003608:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800360a:	3341      	adds	r3, #65	; 0x41
 800360c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800360e:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003610:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003612:	e7cb      	b.n	80035ac <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003614:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003616:	b292      	uxth	r2, r2
 8003618:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	049b      	lsls	r3, r3, #18
 8003622:	e7db      	b.n	80035dc <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003624:	f7ff fe70 	bl	8003308 <I2C_WaitOnTXISFlagUntilTimeout>
 8003628:	2800      	cmp	r0, #0
 800362a:	d1be      	bne.n	80035aa <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800362c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800362e:	6822      	ldr	r2, [r4, #0]
 8003630:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003632:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003634:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003636:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003638:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800363a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800363c:	3b01      	subs	r3, #1
 800363e:	b29b      	uxth	r3, r3
 8003640:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003642:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003644:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003646:	b292      	uxth	r2, r2
 8003648:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0ca      	beq.n	80035e4 <HAL_I2C_Master_Transmit+0x7c>
 800364e:	2a00      	cmp	r2, #0
 8003650:	d1c8      	bne.n	80035e4 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003652:	2180      	movs	r1, #128	; 0x80
 8003654:	0020      	movs	r0, r4
 8003656:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003658:	9500      	str	r5, [sp, #0]
 800365a:	f7ff fe82 	bl	8003362 <I2C_WaitOnFlagUntilTimeout>
 800365e:	2800      	cmp	r0, #0
 8003660:	d1a3      	bne.n	80035aa <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003662:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003664:	2bff      	cmp	r3, #255	; 0xff
 8003666:	d906      	bls.n	8003676 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003668:	23ff      	movs	r3, #255	; 0xff
 800366a:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	22ff      	movs	r2, #255	; 0xff
 8003670:	9000      	str	r0, [sp, #0]
 8003672:	045b      	lsls	r3, r3, #17
 8003674:	e7b2      	b.n	80035dc <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003676:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003678:	b292      	uxth	r2, r2
 800367a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	9000      	str	r0, [sp, #0]
 8003680:	e7cd      	b.n	800361e <HAL_I2C_Master_Transmit+0xb6>
 8003682:	46c0      	nop			; (mov r8, r8)
 8003684:	80002000 	.word	0x80002000
 8003688:	fe00e800 	.word	0xfe00e800

0800368c <HAL_I2C_Master_Receive>:
{
 800368c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800368e:	b087      	sub	sp, #28
 8003690:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003692:	0003      	movs	r3, r0
 8003694:	3341      	adds	r3, #65	; 0x41
{
 8003696:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003698:	9303      	str	r3, [sp, #12]
 800369a:	781b      	ldrb	r3, [r3, #0]
{
 800369c:	0004      	movs	r4, r0
 800369e:	000f      	movs	r7, r1
    return HAL_BUSY;
 80036a0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d114      	bne.n	80036d0 <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 80036a6:	0023      	movs	r3, r4
 80036a8:	3340      	adds	r3, #64	; 0x40
 80036aa:	781a      	ldrb	r2, [r3, #0]
 80036ac:	2a01      	cmp	r2, #1
 80036ae:	d00f      	beq.n	80036d0 <HAL_I2C_Master_Receive+0x44>
 80036b0:	2601      	movs	r6, #1
 80036b2:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80036b4:	f7ff f8bc 	bl	8002830 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80036b8:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 80036ba:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80036bc:	9000      	str	r0, [sp, #0]
 80036be:	2319      	movs	r3, #25
 80036c0:	0032      	movs	r2, r6
 80036c2:	0020      	movs	r0, r4
 80036c4:	0209      	lsls	r1, r1, #8
 80036c6:	f7ff fe4c 	bl	8003362 <I2C_WaitOnFlagUntilTimeout>
 80036ca:	2800      	cmp	r0, #0
 80036cc:	d002      	beq.n	80036d4 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 80036ce:	2001      	movs	r0, #1
}
 80036d0:	b007      	add	sp, #28
 80036d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036d4:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80036d6:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036d8:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80036da:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036dc:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80036de:	3b12      	subs	r3, #18
 80036e0:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 80036e2:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036e4:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80036e6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80036e8:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80036ea:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80036ec:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80036f0:	4b2d      	ldr	r3, [pc, #180]	; (80037a8 <HAL_I2C_Master_Receive+0x11c>)
 80036f2:	2aff      	cmp	r2, #255	; 0xff
 80036f4:	d920      	bls.n	8003738 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036f6:	22ff      	movs	r2, #255	; 0xff
 80036f8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003700:	0039      	movs	r1, r7
 8003702:	0020      	movs	r0, r4
 8003704:	f7ff fd66 	bl	80031d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003708:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800370a:	002a      	movs	r2, r5
 800370c:	0020      	movs	r0, r4
 800370e:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8003710:	2b00      	cmp	r3, #0
 8003712:	d119      	bne.n	8003748 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003714:	f7ff fe55 	bl	80033c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003718:	2800      	cmp	r0, #0
 800371a:	d1d8      	bne.n	80036ce <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800371c:	2120      	movs	r1, #32
 800371e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003720:	4d22      	ldr	r5, [pc, #136]	; (80037ac <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003722:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	402a      	ands	r2, r5
 8003728:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800372a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800372c:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800372e:	3341      	adds	r3, #65	; 0x41
 8003730:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003732:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003734:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003736:	e7cb      	b.n	80036d0 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003738:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800373a:	b292      	uxth	r2, r2
 800373c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003742:	2380      	movs	r3, #128	; 0x80
 8003744:	049b      	lsls	r3, r3, #18
 8003746:	e7db      	b.n	8003700 <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003748:	f7ff fe66 	bl	8003418 <I2C_WaitOnRXNEFlagUntilTimeout>
 800374c:	2800      	cmp	r0, #0
 800374e:	d1be      	bne.n	80036ce <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003758:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800375a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800375c:	3301      	adds	r3, #1
 800375e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003760:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003762:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003764:	3b01      	subs	r3, #1
 8003766:	b29b      	uxth	r3, r3
 8003768:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800376a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800376c:	b292      	uxth	r2, r2
 800376e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0c9      	beq.n	8003708 <HAL_I2C_Master_Receive+0x7c>
 8003774:	2a00      	cmp	r2, #0
 8003776:	d1c7      	bne.n	8003708 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003778:	2180      	movs	r1, #128	; 0x80
 800377a:	0020      	movs	r0, r4
 800377c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800377e:	9500      	str	r5, [sp, #0]
 8003780:	f7ff fdef 	bl	8003362 <I2C_WaitOnFlagUntilTimeout>
 8003784:	2800      	cmp	r0, #0
 8003786:	d1a2      	bne.n	80036ce <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003788:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800378a:	2bff      	cmp	r3, #255	; 0xff
 800378c:	d906      	bls.n	800379c <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800378e:	23ff      	movs	r3, #255	; 0xff
 8003790:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	22ff      	movs	r2, #255	; 0xff
 8003796:	9000      	str	r0, [sp, #0]
 8003798:	045b      	lsls	r3, r3, #17
 800379a:	e7b1      	b.n	8003700 <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 800379c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800379e:	b292      	uxth	r2, r2
 80037a0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037a2:	b2d2      	uxtb	r2, r2
 80037a4:	9000      	str	r0, [sp, #0]
 80037a6:	e7cc      	b.n	8003742 <HAL_I2C_Master_Receive+0xb6>
 80037a8:	80002400 	.word	0x80002400
 80037ac:	fe00e800 	.word	0xfe00e800

080037b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	0004      	movs	r4, r0
 80037b4:	3441      	adds	r4, #65	; 0x41
 80037b6:	7822      	ldrb	r2, [r4, #0]
{
 80037b8:	0003      	movs	r3, r0
 80037ba:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80037bc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037be:	b2d6      	uxtb	r6, r2
 80037c0:	2a20      	cmp	r2, #32
 80037c2:	d118      	bne.n	80037f6 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80037c4:	001d      	movs	r5, r3
 80037c6:	3540      	adds	r5, #64	; 0x40
 80037c8:	782a      	ldrb	r2, [r5, #0]
 80037ca:	2a01      	cmp	r2, #1
 80037cc:	d013      	beq.n	80037f6 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80037ce:	2224      	movs	r2, #36	; 0x24
 80037d0:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	3a23      	subs	r2, #35	; 0x23
 80037d6:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037d8:	4807      	ldr	r0, [pc, #28]	; (80037f8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80037da:	4391      	bics	r1, r2
 80037dc:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037de:	6819      	ldr	r1, [r3, #0]
 80037e0:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 80037e2:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037e4:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80037e6:	6819      	ldr	r1, [r3, #0]
 80037e8:	4339      	orrs	r1, r7
 80037ea:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80037ec:	6819      	ldr	r1, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80037f4:	7028      	strb	r0, [r5, #0]
  }
}
 80037f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037f8:	ffffefff 	.word	0xffffefff

080037fc <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fc:	0002      	movs	r2, r0
{
 80037fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003800:	3241      	adds	r2, #65	; 0x41
 8003802:	7814      	ldrb	r4, [r2, #0]
{
 8003804:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003806:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003808:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800380a:	2c20      	cmp	r4, #32
 800380c:	d117      	bne.n	800383e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800380e:	001c      	movs	r4, r3
 8003810:	3440      	adds	r4, #64	; 0x40
 8003812:	7826      	ldrb	r6, [r4, #0]
 8003814:	2e01      	cmp	r6, #1
 8003816:	d012      	beq.n	800383e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003818:	3022      	adds	r0, #34	; 0x22
 800381a:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3823      	subs	r0, #35	; 0x23
 8003820:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8003822:	4f07      	ldr	r7, [pc, #28]	; (8003840 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003824:	4386      	bics	r6, r0
 8003826:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003828:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 800382a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 800382c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800382e:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8003830:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003832:	6819      	ldr	r1, [r3, #0]
 8003834:	4308      	orrs	r0, r1
 8003836:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003838:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800383a:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800383c:	7020      	strb	r0, [r4, #0]
  }
}
 800383e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003840:	fffff0ff 	.word	0xfffff0ff

08003844 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003844:	2201      	movs	r2, #1
 8003846:	4904      	ldr	r1, [pc, #16]	; (8003858 <HAL_I2CEx_EnableFastModePlus+0x14>)
 8003848:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800384a:	431a      	orrs	r2, r3
 800384c:	634a      	str	r2, [r1, #52]	; 0x34

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR2, (uint32_t)ConfigFastModePlus);
 800384e:	4a03      	ldr	r2, [pc, #12]	; (800385c <HAL_I2CEx_EnableFastModePlus+0x18>)
 8003850:	6853      	ldr	r3, [r2, #4]
 8003852:	4303      	orrs	r3, r0
 8003854:	6053      	str	r3, [r2, #4]
}
 8003856:	4770      	bx	lr
 8003858:	40021000 	.word	0x40021000
 800385c:	40010000 	.word	0x40010000

08003860 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003860:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003862:	4b1d      	ldr	r3, [pc, #116]	; (80038d8 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8003864:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003866:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003868:	4022      	ands	r2, r4
 800386a:	2a08      	cmp	r2, #8
 800386c:	d031      	beq.n	80038d2 <HAL_RCC_GetSysClockFreq+0x72>
 800386e:	2a0c      	cmp	r2, #12
 8003870:	d009      	beq.n	8003886 <HAL_RCC_GetSysClockFreq+0x26>
 8003872:	2a04      	cmp	r2, #4
 8003874:	d125      	bne.n	80038c2 <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003876:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8003878:	4b18      	ldr	r3, [pc, #96]	; (80038dc <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800387a:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 800387c:	17c0      	asrs	r0, r0, #31
 800387e:	4018      	ands	r0, r3
 8003880:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <HAL_RCC_GetSysClockFreq+0x80>)
 8003882:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8003884:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003886:	02a2      	lsls	r2, r4, #10
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003888:	4816      	ldr	r0, [pc, #88]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x84>)
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800388a:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800388c:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800388e:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003890:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003892:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003894:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003896:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003898:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800389a:	4211      	tst	r1, r2
 800389c:	d009      	beq.n	80038b2 <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800389e:	4a12      	ldr	r2, [pc, #72]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x88>)
 80038a0:	2300      	movs	r3, #0
 80038a2:	2100      	movs	r1, #0
 80038a4:	f7fc fe1c 	bl	80004e0 <__aeabi_lmul>
 80038a8:	0022      	movs	r2, r4
 80038aa:	2300      	movs	r3, #0
 80038ac:	f7fc fdf8 	bl	80004a0 <__aeabi_uldivmod>
 80038b0:	e7e8      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	2310      	movs	r3, #16
 80038b6:	421a      	tst	r2, r3
 80038b8:	d001      	beq.n	80038be <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80038ba:	4a0c      	ldr	r2, [pc, #48]	; (80038ec <HAL_RCC_GetSysClockFreq+0x8c>)
 80038bc:	e7f0      	b.n	80038a0 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80038be:	4a08      	ldr	r2, [pc, #32]	; (80038e0 <HAL_RCC_GetSysClockFreq+0x80>)
 80038c0:	e7ee      	b.n	80038a0 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80038c2:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80038c4:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80038c6:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80038c8:	041b      	lsls	r3, r3, #16
 80038ca:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80038cc:	3301      	adds	r3, #1
 80038ce:	4098      	lsls	r0, r3
      break;
 80038d0:	e7d8      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 80038d2:	4805      	ldr	r0, [pc, #20]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x88>)
 80038d4:	e7d6      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x24>
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	40021000 	.word	0x40021000
 80038dc:	ff48e500 	.word	0xff48e500
 80038e0:	00f42400 	.word	0x00f42400
 80038e4:	0800565b 	.word	0x0800565b
 80038e8:	007a1200 	.word	0x007a1200
 80038ec:	003d0900 	.word	0x003d0900

080038f0 <HAL_RCC_OscConfig>:
{
 80038f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038f2:	0005      	movs	r5, r0
 80038f4:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 80038f6:	2800      	cmp	r0, #0
 80038f8:	d05a      	beq.n	80039b0 <HAL_RCC_OscConfig+0xc0>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038fa:	230c      	movs	r3, #12
 80038fc:	4cbe      	ldr	r4, [pc, #760]	; (8003bf8 <HAL_RCC_OscConfig+0x308>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038fe:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003900:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003902:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003904:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003906:	2380      	movs	r3, #128	; 0x80
 8003908:	025b      	lsls	r3, r3, #9
 800390a:	0019      	movs	r1, r3
 800390c:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800390e:	07d2      	lsls	r2, r2, #31
 8003910:	d442      	bmi.n	8003998 <HAL_RCC_OscConfig+0xa8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003912:	682b      	ldr	r3, [r5, #0]
 8003914:	079b      	lsls	r3, r3, #30
 8003916:	d500      	bpl.n	800391a <HAL_RCC_OscConfig+0x2a>
 8003918:	e08b      	b.n	8003a32 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800391a:	682b      	ldr	r3, [r5, #0]
 800391c:	06db      	lsls	r3, r3, #27
 800391e:	d529      	bpl.n	8003974 <HAL_RCC_OscConfig+0x84>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003920:	2e00      	cmp	r6, #0
 8003922:	d000      	beq.n	8003926 <HAL_RCC_OscConfig+0x36>
 8003924:	e0dc      	b.n	8003ae0 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	059b      	lsls	r3, r3, #22
 800392a:	d502      	bpl.n	8003932 <HAL_RCC_OscConfig+0x42>
 800392c:	69eb      	ldr	r3, [r5, #28]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d03e      	beq.n	80039b0 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003932:	6862      	ldr	r2, [r4, #4]
 8003934:	49b1      	ldr	r1, [pc, #708]	; (8003bfc <HAL_RCC_OscConfig+0x30c>)
 8003936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003938:	400a      	ands	r2, r1
 800393a:	431a      	orrs	r2, r3
 800393c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800393e:	6861      	ldr	r1, [r4, #4]
 8003940:	6a2a      	ldr	r2, [r5, #32]
 8003942:	0209      	lsls	r1, r1, #8
 8003944:	0a09      	lsrs	r1, r1, #8
 8003946:	0612      	lsls	r2, r2, #24
 8003948:	430a      	orrs	r2, r1
 800394a:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800394c:	2280      	movs	r2, #128	; 0x80
 800394e:	0b5b      	lsrs	r3, r3, #13
 8003950:	3301      	adds	r3, #1
 8003952:	0212      	lsls	r2, r2, #8
 8003954:	409a      	lsls	r2, r3
 8003956:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003958:	68e1      	ldr	r1, [r4, #12]
 800395a:	060a      	lsls	r2, r1, #24
 800395c:	49a8      	ldr	r1, [pc, #672]	; (8003c00 <HAL_RCC_OscConfig+0x310>)
 800395e:	0f12      	lsrs	r2, r2, #28
 8003960:	5c8a      	ldrb	r2, [r1, r2]
 8003962:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003964:	4aa7      	ldr	r2, [pc, #668]	; (8003c04 <HAL_RCC_OscConfig+0x314>)
 8003966:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003968:	4ba7      	ldr	r3, [pc, #668]	; (8003c08 <HAL_RCC_OscConfig+0x318>)
 800396a:	6818      	ldr	r0, [r3, #0]
 800396c:	f7fe ff1c 	bl	80027a8 <HAL_InitTick>
        if(status != HAL_OK)
 8003970:	2800      	cmp	r0, #0
 8003972:	d134      	bne.n	80039de <HAL_RCC_OscConfig+0xee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003974:	682b      	ldr	r3, [r5, #0]
 8003976:	071b      	lsls	r3, r3, #28
 8003978:	d500      	bpl.n	800397c <HAL_RCC_OscConfig+0x8c>
 800397a:	e0e8      	b.n	8003b4e <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	075b      	lsls	r3, r3, #29
 8003980:	d500      	bpl.n	8003984 <HAL_RCC_OscConfig+0x94>
 8003982:	e10a      	b.n	8003b9a <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003984:	682b      	ldr	r3, [r5, #0]
 8003986:	069b      	lsls	r3, r3, #26
 8003988:	d500      	bpl.n	800398c <HAL_RCC_OscConfig+0x9c>
 800398a:	e18e      	b.n	8003caa <HAL_RCC_OscConfig+0x3ba>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800398c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800398e:	2b00      	cmp	r3, #0
 8003990:	d000      	beq.n	8003994 <HAL_RCC_OscConfig+0xa4>
 8003992:	e1bd      	b.n	8003d10 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 8003994:	2000      	movs	r0, #0
 8003996:	e022      	b.n	80039de <HAL_RCC_OscConfig+0xee>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003998:	2e08      	cmp	r6, #8
 800399a:	d003      	beq.n	80039a4 <HAL_RCC_OscConfig+0xb4>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800399c:	2e0c      	cmp	r6, #12
 800399e:	d109      	bne.n	80039b4 <HAL_RCC_OscConfig+0xc4>
 80039a0:	2f00      	cmp	r7, #0
 80039a2:	d007      	beq.n	80039b4 <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	039b      	lsls	r3, r3, #14
 80039a8:	d5b3      	bpl.n	8003912 <HAL_RCC_OscConfig+0x22>
 80039aa:	686b      	ldr	r3, [r5, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1b0      	bne.n	8003912 <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 80039b0:	2001      	movs	r0, #1
 80039b2:	e014      	b.n	80039de <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b4:	686a      	ldr	r2, [r5, #4]
 80039b6:	428a      	cmp	r2, r1
 80039b8:	d113      	bne.n	80039e2 <HAL_RCC_OscConfig+0xf2>
 80039ba:	6822      	ldr	r2, [r4, #0]
 80039bc:	4313      	orrs	r3, r2
 80039be:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80039c0:	f7fe ff36 	bl	8002830 <HAL_GetTick>
 80039c4:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	0292      	lsls	r2, r2, #10
 80039cc:	4213      	tst	r3, r2
 80039ce:	d1a0      	bne.n	8003912 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7fe ff2e 	bl	8002830 <HAL_GetTick>
 80039d4:	9b00      	ldr	r3, [sp, #0]
 80039d6:	1ac0      	subs	r0, r0, r3
 80039d8:	2864      	cmp	r0, #100	; 0x64
 80039da:	d9f4      	bls.n	80039c6 <HAL_RCC_OscConfig+0xd6>
            return HAL_TIMEOUT;
 80039dc:	2003      	movs	r0, #3
}
 80039de:	b005      	add	sp, #20
 80039e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039e2:	21a0      	movs	r1, #160	; 0xa0
 80039e4:	02c9      	lsls	r1, r1, #11
 80039e6:	428a      	cmp	r2, r1
 80039e8:	d105      	bne.n	80039f6 <HAL_RCC_OscConfig+0x106>
 80039ea:	2280      	movs	r2, #128	; 0x80
 80039ec:	6821      	ldr	r1, [r4, #0]
 80039ee:	02d2      	lsls	r2, r2, #11
 80039f0:	430a      	orrs	r2, r1
 80039f2:	6022      	str	r2, [r4, #0]
 80039f4:	e7e1      	b.n	80039ba <HAL_RCC_OscConfig+0xca>
 80039f6:	6821      	ldr	r1, [r4, #0]
 80039f8:	4884      	ldr	r0, [pc, #528]	; (8003c0c <HAL_RCC_OscConfig+0x31c>)
 80039fa:	4001      	ands	r1, r0
 80039fc:	6021      	str	r1, [r4, #0]
 80039fe:	6821      	ldr	r1, [r4, #0]
 8003a00:	400b      	ands	r3, r1
 8003a02:	9303      	str	r3, [sp, #12]
 8003a04:	9b03      	ldr	r3, [sp, #12]
 8003a06:	4982      	ldr	r1, [pc, #520]	; (8003c10 <HAL_RCC_OscConfig+0x320>)
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	400b      	ands	r3, r1
 8003a0c:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a0e:	2a00      	cmp	r2, #0
 8003a10:	d1d6      	bne.n	80039c0 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
 8003a12:	f7fe ff0d 	bl	8002830 <HAL_GetTick>
 8003a16:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a18:	2280      	movs	r2, #128	; 0x80
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	0292      	lsls	r2, r2, #10
 8003a1e:	4213      	tst	r3, r2
 8003a20:	d100      	bne.n	8003a24 <HAL_RCC_OscConfig+0x134>
 8003a22:	e776      	b.n	8003912 <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a24:	f7fe ff04 	bl	8002830 <HAL_GetTick>
 8003a28:	9b00      	ldr	r3, [sp, #0]
 8003a2a:	1ac0      	subs	r0, r0, r3
 8003a2c:	2864      	cmp	r0, #100	; 0x64
 8003a2e:	d9f3      	bls.n	8003a18 <HAL_RCC_OscConfig+0x128>
 8003a30:	e7d4      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
    hsi_state = RCC_OscInitStruct->HSIState;
 8003a32:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a34:	2e04      	cmp	r6, #4
 8003a36:	d003      	beq.n	8003a40 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a38:	2e0c      	cmp	r6, #12
 8003a3a:	d124      	bne.n	8003a86 <HAL_RCC_OscConfig+0x196>
 8003a3c:	2f00      	cmp	r7, #0
 8003a3e:	d122      	bne.n	8003a86 <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	075b      	lsls	r3, r3, #29
 8003a44:	d501      	bpl.n	8003a4a <HAL_RCC_OscConfig+0x15a>
 8003a46:	2a00      	cmp	r2, #0
 8003a48:	d0b2      	beq.n	80039b0 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4a:	6861      	ldr	r1, [r4, #4]
 8003a4c:	692b      	ldr	r3, [r5, #16]
 8003a4e:	4871      	ldr	r0, [pc, #452]	; (8003c14 <HAL_RCC_OscConfig+0x324>)
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	4001      	ands	r1, r0
 8003a54:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a56:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a58:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	438b      	bics	r3, r1
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a62:	f7ff fefd 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 8003a66:	68e3      	ldr	r3, [r4, #12]
 8003a68:	4a65      	ldr	r2, [pc, #404]	; (8003c00 <HAL_RCC_OscConfig+0x310>)
 8003a6a:	061b      	lsls	r3, r3, #24
 8003a6c:	0f1b      	lsrs	r3, r3, #28
 8003a6e:	5cd3      	ldrb	r3, [r2, r3]
 8003a70:	40d8      	lsrs	r0, r3
 8003a72:	4b64      	ldr	r3, [pc, #400]	; (8003c04 <HAL_RCC_OscConfig+0x314>)
 8003a74:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8003a76:	4b64      	ldr	r3, [pc, #400]	; (8003c08 <HAL_RCC_OscConfig+0x318>)
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	f7fe fe95 	bl	80027a8 <HAL_InitTick>
      if(status != HAL_OK)
 8003a7e:	2800      	cmp	r0, #0
 8003a80:	d100      	bne.n	8003a84 <HAL_RCC_OscConfig+0x194>
 8003a82:	e74a      	b.n	800391a <HAL_RCC_OscConfig+0x2a>
 8003a84:	e7ab      	b.n	80039de <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a86:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8003a88:	2a00      	cmp	r2, #0
 8003a8a:	d018      	beq.n	8003abe <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a8c:	2109      	movs	r1, #9
 8003a8e:	438b      	bics	r3, r1
 8003a90:	4313      	orrs	r3, r2
 8003a92:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003a94:	f7fe fecc 	bl	8002830 <HAL_GetTick>
 8003a98:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	4213      	tst	r3, r2
 8003aa0:	d007      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa2:	6862      	ldr	r2, [r4, #4]
 8003aa4:	692b      	ldr	r3, [r5, #16]
 8003aa6:	495b      	ldr	r1, [pc, #364]	; (8003c14 <HAL_RCC_OscConfig+0x324>)
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	400a      	ands	r2, r1
 8003aac:	4313      	orrs	r3, r2
 8003aae:	6063      	str	r3, [r4, #4]
 8003ab0:	e733      	b.n	800391a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ab2:	f7fe febd 	bl	8002830 <HAL_GetTick>
 8003ab6:	1bc0      	subs	r0, r0, r7
 8003ab8:	2802      	cmp	r0, #2
 8003aba:	d9ee      	bls.n	8003a9a <HAL_RCC_OscConfig+0x1aa>
 8003abc:	e78e      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8003abe:	2201      	movs	r2, #1
 8003ac0:	4393      	bics	r3, r2
 8003ac2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ac4:	f7fe feb4 	bl	8002830 <HAL_GetTick>
 8003ac8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003aca:	2204      	movs	r2, #4
 8003acc:	6823      	ldr	r3, [r4, #0]
 8003ace:	4213      	tst	r3, r2
 8003ad0:	d100      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x1e4>
 8003ad2:	e722      	b.n	800391a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ad4:	f7fe feac 	bl	8002830 <HAL_GetTick>
 8003ad8:	1bc0      	subs	r0, r0, r7
 8003ada:	2802      	cmp	r0, #2
 8003adc:	d9f5      	bls.n	8003aca <HAL_RCC_OscConfig+0x1da>
 8003ade:	e77d      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ae0:	69eb      	ldr	r3, [r5, #28]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d020      	beq.n	8003b28 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	6822      	ldr	r2, [r4, #0]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4313      	orrs	r3, r2
 8003aee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003af0:	f7fe fe9e 	bl	8002830 <HAL_GetTick>
 8003af4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003af6:	2280      	movs	r2, #128	; 0x80
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	0092      	lsls	r2, r2, #2
 8003afc:	4213      	tst	r3, r2
 8003afe:	d00d      	beq.n	8003b1c <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b00:	6863      	ldr	r3, [r4, #4]
 8003b02:	4a3e      	ldr	r2, [pc, #248]	; (8003bfc <HAL_RCC_OscConfig+0x30c>)
 8003b04:	4013      	ands	r3, r2
 8003b06:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b0c:	6862      	ldr	r2, [r4, #4]
 8003b0e:	6a2b      	ldr	r3, [r5, #32]
 8003b10:	0212      	lsls	r2, r2, #8
 8003b12:	061b      	lsls	r3, r3, #24
 8003b14:	0a12      	lsrs	r2, r2, #8
 8003b16:	4313      	orrs	r3, r2
 8003b18:	6063      	str	r3, [r4, #4]
 8003b1a:	e72b      	b.n	8003974 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b1c:	f7fe fe88 	bl	8002830 <HAL_GetTick>
 8003b20:	1bc0      	subs	r0, r0, r7
 8003b22:	2802      	cmp	r0, #2
 8003b24:	d9e7      	bls.n	8003af6 <HAL_RCC_OscConfig+0x206>
 8003b26:	e759      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_DISABLE();
 8003b28:	6823      	ldr	r3, [r4, #0]
 8003b2a:	4a3b      	ldr	r2, [pc, #236]	; (8003c18 <HAL_RCC_OscConfig+0x328>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003b30:	f7fe fe7e 	bl	8002830 <HAL_GetTick>
 8003b34:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b36:	2280      	movs	r2, #128	; 0x80
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	0092      	lsls	r2, r2, #2
 8003b3c:	4213      	tst	r3, r2
 8003b3e:	d100      	bne.n	8003b42 <HAL_RCC_OscConfig+0x252>
 8003b40:	e718      	b.n	8003974 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b42:	f7fe fe75 	bl	8002830 <HAL_GetTick>
 8003b46:	1bc0      	subs	r0, r0, r7
 8003b48:	2802      	cmp	r0, #2
 8003b4a:	d9f4      	bls.n	8003b36 <HAL_RCC_OscConfig+0x246>
 8003b4c:	e746      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b4e:	696a      	ldr	r2, [r5, #20]
 8003b50:	2301      	movs	r3, #1
 8003b52:	2a00      	cmp	r2, #0
 8003b54:	d010      	beq.n	8003b78 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8003b56:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003b5c:	f7fe fe68 	bl	8002830 <HAL_GetTick>
 8003b60:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b62:	2202      	movs	r2, #2
 8003b64:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003b66:	4213      	tst	r3, r2
 8003b68:	d000      	beq.n	8003b6c <HAL_RCC_OscConfig+0x27c>
 8003b6a:	e707      	b.n	800397c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b6c:	f7fe fe60 	bl	8002830 <HAL_GetTick>
 8003b70:	1bc0      	subs	r0, r0, r7
 8003b72:	2802      	cmp	r0, #2
 8003b74:	d9f5      	bls.n	8003b62 <HAL_RCC_OscConfig+0x272>
 8003b76:	e731      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8003b78:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003b7a:	439a      	bics	r2, r3
 8003b7c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003b7e:	f7fe fe57 	bl	8002830 <HAL_GetTick>
 8003b82:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b84:	2202      	movs	r2, #2
 8003b86:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003b88:	4213      	tst	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <HAL_RCC_OscConfig+0x29e>
 8003b8c:	e6f6      	b.n	800397c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b8e:	f7fe fe4f 	bl	8002830 <HAL_GetTick>
 8003b92:	1bc0      	subs	r0, r0, r7
 8003b94:	2802      	cmp	r0, #2
 8003b96:	d9f5      	bls.n	8003b84 <HAL_RCC_OscConfig+0x294>
 8003b98:	e720      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9a:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003b9c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ba0:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8003ba2:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba4:	421a      	tst	r2, r3
 8003ba6:	d104      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003baa:	4313      	orrs	r3, r2
 8003bac:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	4f19      	ldr	r7, [pc, #100]	; (8003c1c <HAL_RCC_OscConfig+0x32c>)
 8003bb6:	0052      	lsls	r2, r2, #1
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	4213      	tst	r3, r2
 8003bbc:	d008      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bbe:	2280      	movs	r2, #128	; 0x80
 8003bc0:	68ab      	ldr	r3, [r5, #8]
 8003bc2:	0052      	lsls	r2, r2, #1
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d12b      	bne.n	8003c20 <HAL_RCC_OscConfig+0x330>
 8003bc8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	6523      	str	r3, [r4, #80]	; 0x50
 8003bce:	e04c      	b.n	8003c6a <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bd0:	2280      	movs	r2, #128	; 0x80
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	0052      	lsls	r2, r2, #1
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003bda:	f7fe fe29 	bl	8002830 <HAL_GetTick>
 8003bde:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be0:	2280      	movs	r2, #128	; 0x80
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	0052      	lsls	r2, r2, #1
 8003be6:	4213      	tst	r3, r2
 8003be8:	d1e9      	bne.n	8003bbe <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bea:	f7fe fe21 	bl	8002830 <HAL_GetTick>
 8003bee:	9b01      	ldr	r3, [sp, #4]
 8003bf0:	1ac0      	subs	r0, r0, r3
 8003bf2:	2864      	cmp	r0, #100	; 0x64
 8003bf4:	d9f4      	bls.n	8003be0 <HAL_RCC_OscConfig+0x2f0>
 8003bf6:	e6f1      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	ffff1fff 	.word	0xffff1fff
 8003c00:	08005643 	.word	0x08005643
 8003c04:	20000030 	.word	0x20000030
 8003c08:	20000038 	.word	0x20000038
 8003c0c:	fffeffff 	.word	0xfffeffff
 8003c10:	fffbffff 	.word	0xfffbffff
 8003c14:	ffffe0ff 	.word	0xffffe0ff
 8003c18:	fffffeff 	.word	0xfffffeff
 8003c1c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d116      	bne.n	8003c52 <HAL_RCC_OscConfig+0x362>
 8003c24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c26:	4a6b      	ldr	r2, [pc, #428]	; (8003dd4 <HAL_RCC_OscConfig+0x4e4>)
 8003c28:	4013      	ands	r3, r2
 8003c2a:	6523      	str	r3, [r4, #80]	; 0x50
 8003c2c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c2e:	4a6a      	ldr	r2, [pc, #424]	; (8003dd8 <HAL_RCC_OscConfig+0x4e8>)
 8003c30:	4013      	ands	r3, r2
 8003c32:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003c34:	f7fe fdfc 	bl	8002830 <HAL_GetTick>
 8003c38:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c3a:	2280      	movs	r2, #128	; 0x80
 8003c3c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c3e:	0092      	lsls	r2, r2, #2
 8003c40:	4213      	tst	r3, r2
 8003c42:	d01a      	beq.n	8003c7a <HAL_RCC_OscConfig+0x38a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c44:	f7fe fdf4 	bl	8002830 <HAL_GetTick>
 8003c48:	4b64      	ldr	r3, [pc, #400]	; (8003ddc <HAL_RCC_OscConfig+0x4ec>)
 8003c4a:	1bc0      	subs	r0, r0, r7
 8003c4c:	4298      	cmp	r0, r3
 8003c4e:	d9f4      	bls.n	8003c3a <HAL_RCC_OscConfig+0x34a>
 8003c50:	e6c4      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c52:	21a0      	movs	r1, #160	; 0xa0
 8003c54:	00c9      	lsls	r1, r1, #3
 8003c56:	428b      	cmp	r3, r1
 8003c58:	d118      	bne.n	8003c8c <HAL_RCC_OscConfig+0x39c>
 8003c5a:	2380      	movs	r3, #128	; 0x80
 8003c5c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	430b      	orrs	r3, r1
 8003c62:	6523      	str	r3, [r4, #80]	; 0x50
 8003c64:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c66:	431a      	orrs	r2, r3
 8003c68:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003c6a:	f7fe fde1 	bl	8002830 <HAL_GetTick>
 8003c6e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c70:	2280      	movs	r2, #128	; 0x80
 8003c72:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c74:	0092      	lsls	r2, r2, #2
 8003c76:	4213      	tst	r3, r2
 8003c78:	d010      	beq.n	8003c9c <HAL_RCC_OscConfig+0x3ac>
    if(pwrclkchanged == SET)
 8003c7a:	9b00      	ldr	r3, [sp, #0]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d000      	beq.n	8003c82 <HAL_RCC_OscConfig+0x392>
 8003c80:	e680      	b.n	8003984 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c84:	4a56      	ldr	r2, [pc, #344]	; (8003de0 <HAL_RCC_OscConfig+0x4f0>)
 8003c86:	4013      	ands	r3, r2
 8003c88:	63a3      	str	r3, [r4, #56]	; 0x38
 8003c8a:	e67b      	b.n	8003984 <HAL_RCC_OscConfig+0x94>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c8c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c8e:	4a51      	ldr	r2, [pc, #324]	; (8003dd4 <HAL_RCC_OscConfig+0x4e4>)
 8003c90:	4013      	ands	r3, r2
 8003c92:	6523      	str	r3, [r4, #80]	; 0x50
 8003c94:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c96:	4a50      	ldr	r2, [pc, #320]	; (8003dd8 <HAL_RCC_OscConfig+0x4e8>)
 8003c98:	4013      	ands	r3, r2
 8003c9a:	e797      	b.n	8003bcc <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c9c:	f7fe fdc8 	bl	8002830 <HAL_GetTick>
 8003ca0:	4b4e      	ldr	r3, [pc, #312]	; (8003ddc <HAL_RCC_OscConfig+0x4ec>)
 8003ca2:	1bc0      	subs	r0, r0, r7
 8003ca4:	4298      	cmp	r0, r3
 8003ca6:	d9e3      	bls.n	8003c70 <HAL_RCC_OscConfig+0x380>
 8003ca8:	e698      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003caa:	69a9      	ldr	r1, [r5, #24]
 8003cac:	2301      	movs	r3, #1
 8003cae:	4a4d      	ldr	r2, [pc, #308]	; (8003de4 <HAL_RCC_OscConfig+0x4f4>)
 8003cb0:	2900      	cmp	r1, #0
 8003cb2:	d018      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI48_ENABLE();
 8003cb4:	68a1      	ldr	r1, [r4, #8]
 8003cb6:	4319      	orrs	r1, r3
 8003cb8:	60a1      	str	r1, [r4, #8]
 8003cba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	6363      	str	r3, [r4, #52]	; 0x34
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	6a11      	ldr	r1, [r2, #32]
 8003cc4:	019b      	lsls	r3, r3, #6
 8003cc6:	430b      	orrs	r3, r1
 8003cc8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003cca:	f7fe fdb1 	bl	8002830 <HAL_GetTick>
 8003cce:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	68a3      	ldr	r3, [r4, #8]
 8003cd4:	4213      	tst	r3, r2
 8003cd6:	d000      	beq.n	8003cda <HAL_RCC_OscConfig+0x3ea>
 8003cd8:	e658      	b.n	800398c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cda:	f7fe fda9 	bl	8002830 <HAL_GetTick>
 8003cde:	1bc0      	subs	r0, r0, r7
 8003ce0:	2802      	cmp	r0, #2
 8003ce2:	d9f5      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x3e0>
 8003ce4:	e67a      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI48_DISABLE();
 8003ce6:	68a1      	ldr	r1, [r4, #8]
 8003ce8:	4399      	bics	r1, r3
 8003cea:	60a1      	str	r1, [r4, #8]
 8003cec:	6a13      	ldr	r3, [r2, #32]
 8003cee:	493e      	ldr	r1, [pc, #248]	; (8003de8 <HAL_RCC_OscConfig+0x4f8>)
 8003cf0:	400b      	ands	r3, r1
 8003cf2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003cf4:	f7fe fd9c 	bl	8002830 <HAL_GetTick>
 8003cf8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	68a3      	ldr	r3, [r4, #8]
 8003cfe:	4213      	tst	r3, r2
 8003d00:	d100      	bne.n	8003d04 <HAL_RCC_OscConfig+0x414>
 8003d02:	e643      	b.n	800398c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d04:	f7fe fd94 	bl	8002830 <HAL_GetTick>
 8003d08:	1bc0      	subs	r0, r0, r7
 8003d0a:	2802      	cmp	r0, #2
 8003d0c:	d9f5      	bls.n	8003cfa <HAL_RCC_OscConfig+0x40a>
 8003d0e:	e665      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d10:	2e0c      	cmp	r6, #12
 8003d12:	d043      	beq.n	8003d9c <HAL_RCC_OscConfig+0x4ac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d14:	4a35      	ldr	r2, [pc, #212]	; (8003dec <HAL_RCC_OscConfig+0x4fc>)
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d12e      	bne.n	8003d78 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_DISABLE();
 8003d1a:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d1c:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003d1e:	4013      	ands	r3, r2
 8003d20:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003d22:	f7fe fd85 	bl	8002830 <HAL_GetTick>
 8003d26:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d28:	04bf      	lsls	r7, r7, #18
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	423b      	tst	r3, r7
 8003d2e:	d11d      	bne.n	8003d6c <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d30:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8003d32:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003d34:	68e2      	ldr	r2, [r4, #12]
 8003d36:	430b      	orrs	r3, r1
 8003d38:	492d      	ldr	r1, [pc, #180]	; (8003df0 <HAL_RCC_OscConfig+0x500>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003d3a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d3c:	400a      	ands	r2, r1
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003d42:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003d48:	2380      	movs	r3, #128	; 0x80
 8003d4a:	6822      	ldr	r2, [r4, #0]
 8003d4c:	045b      	lsls	r3, r3, #17
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003d52:	f7fe fd6d 	bl	8002830 <HAL_GetTick>
 8003d56:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003d58:	6823      	ldr	r3, [r4, #0]
 8003d5a:	4233      	tst	r3, r6
 8003d5c:	d000      	beq.n	8003d60 <HAL_RCC_OscConfig+0x470>
 8003d5e:	e619      	b.n	8003994 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d60:	f7fe fd66 	bl	8002830 <HAL_GetTick>
 8003d64:	1b40      	subs	r0, r0, r5
 8003d66:	2802      	cmp	r0, #2
 8003d68:	d9f6      	bls.n	8003d58 <HAL_RCC_OscConfig+0x468>
 8003d6a:	e637      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7fe fd60 	bl	8002830 <HAL_GetTick>
 8003d70:	1b80      	subs	r0, r0, r6
 8003d72:	2802      	cmp	r0, #2
 8003d74:	d9d9      	bls.n	8003d2a <HAL_RCC_OscConfig+0x43a>
 8003d76:	e631      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_PLL_DISABLE();
 8003d78:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d7a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003d80:	f7fe fd56 	bl	8002830 <HAL_GetTick>
 8003d84:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d86:	04b6      	lsls	r6, r6, #18
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	4233      	tst	r3, r6
 8003d8c:	d100      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4a0>
 8003d8e:	e601      	b.n	8003994 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d90:	f7fe fd4e 	bl	8002830 <HAL_GetTick>
 8003d94:	1b40      	subs	r0, r0, r5
 8003d96:	2802      	cmp	r0, #2
 8003d98:	d9f6      	bls.n	8003d88 <HAL_RCC_OscConfig+0x498>
 8003d9a:	e61f      	b.n	80039dc <HAL_RCC_OscConfig+0xec>
        return HAL_ERROR;
 8003d9c:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d100      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4b4>
 8003da2:	e61c      	b.n	80039de <HAL_RCC_OscConfig+0xee>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da4:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8003da6:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da8:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8003daa:	0252      	lsls	r2, r2, #9
 8003dac:	401a      	ands	r2, r3
 8003dae:	428a      	cmp	r2, r1
 8003db0:	d000      	beq.n	8003db4 <HAL_RCC_OscConfig+0x4c4>
 8003db2:	e5fd      	b.n	80039b0 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003db4:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db6:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003db8:	0392      	lsls	r2, r2, #14
 8003dba:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbc:	428a      	cmp	r2, r1
 8003dbe:	d000      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x4d2>
 8003dc0:	e5f6      	b.n	80039b0 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003dc2:	22c0      	movs	r2, #192	; 0xc0
 8003dc4:	0412      	lsls	r2, r2, #16
 8003dc6:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003dc8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d100      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x4e0>
 8003dce:	e5e1      	b.n	8003994 <HAL_RCC_OscConfig+0xa4>
 8003dd0:	e5ee      	b.n	80039b0 <HAL_RCC_OscConfig+0xc0>
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	fffffeff 	.word	0xfffffeff
 8003dd8:	fffffbff 	.word	0xfffffbff
 8003ddc:	00001388 	.word	0x00001388
 8003de0:	efffffff 	.word	0xefffffff
 8003de4:	40010000 	.word	0x40010000
 8003de8:	ffffdfff 	.word	0xffffdfff
 8003dec:	feffffff 	.word	0xfeffffff
 8003df0:	ff02ffff 	.word	0xff02ffff

08003df4 <HAL_RCC_ClockConfig>:
{
 8003df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003df6:	1e04      	subs	r4, r0, #0
 8003df8:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8003dfc:	2001      	movs	r0, #1
}
 8003dfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e00:	2501      	movs	r5, #1
 8003e02:	4e5b      	ldr	r6, [pc, #364]	; (8003f70 <HAL_RCC_ClockConfig+0x17c>)
 8003e04:	9a01      	ldr	r2, [sp, #4]
 8003e06:	6833      	ldr	r3, [r6, #0]
 8003e08:	402b      	ands	r3, r5
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d331      	bcc.n	8003e72 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e0e:	6822      	ldr	r2, [r4, #0]
 8003e10:	0793      	lsls	r3, r2, #30
 8003e12:	d443      	bmi.n	8003e9c <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e14:	07d3      	lsls	r3, r2, #31
 8003e16:	d449      	bmi.n	8003eac <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e18:	2501      	movs	r5, #1
 8003e1a:	6833      	ldr	r3, [r6, #0]
 8003e1c:	9a01      	ldr	r2, [sp, #4]
 8003e1e:	402b      	ands	r3, r5
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d909      	bls.n	8003e38 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e24:	6833      	ldr	r3, [r6, #0]
 8003e26:	43ab      	bics	r3, r5
 8003e28:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003e2a:	f7fe fd01 	bl	8002830 <HAL_GetTick>
 8003e2e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e30:	6833      	ldr	r3, [r6, #0]
 8003e32:	422b      	tst	r3, r5
 8003e34:	d000      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x44>
 8003e36:	e08c      	b.n	8003f52 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e38:	6822      	ldr	r2, [r4, #0]
 8003e3a:	4d4e      	ldr	r5, [pc, #312]	; (8003f74 <HAL_RCC_ClockConfig+0x180>)
 8003e3c:	0753      	lsls	r3, r2, #29
 8003e3e:	d500      	bpl.n	8003e42 <HAL_RCC_ClockConfig+0x4e>
 8003e40:	e08f      	b.n	8003f62 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e42:	0713      	lsls	r3, r2, #28
 8003e44:	d506      	bpl.n	8003e54 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e46:	68e9      	ldr	r1, [r5, #12]
 8003e48:	6923      	ldr	r3, [r4, #16]
 8003e4a:	4a4b      	ldr	r2, [pc, #300]	; (8003f78 <HAL_RCC_ClockConfig+0x184>)
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	400a      	ands	r2, r1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e54:	f7ff fd04 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 8003e58:	68eb      	ldr	r3, [r5, #12]
 8003e5a:	4a48      	ldr	r2, [pc, #288]	; (8003f7c <HAL_RCC_ClockConfig+0x188>)
 8003e5c:	061b      	lsls	r3, r3, #24
 8003e5e:	0f1b      	lsrs	r3, r3, #28
 8003e60:	5cd3      	ldrb	r3, [r2, r3]
 8003e62:	40d8      	lsrs	r0, r3
 8003e64:	4b46      	ldr	r3, [pc, #280]	; (8003f80 <HAL_RCC_ClockConfig+0x18c>)
 8003e66:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003e68:	4b46      	ldr	r3, [pc, #280]	; (8003f84 <HAL_RCC_ClockConfig+0x190>)
 8003e6a:	6818      	ldr	r0, [r3, #0]
 8003e6c:	f7fe fc9c 	bl	80027a8 <HAL_InitTick>
  if(status != HAL_OK)
 8003e70:	e7c5      	b.n	8003dfe <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e72:	6833      	ldr	r3, [r6, #0]
 8003e74:	9a01      	ldr	r2, [sp, #4]
 8003e76:	43ab      	bics	r3, r5
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003e7c:	f7fe fcd8 	bl	8002830 <HAL_GetTick>
 8003e80:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e82:	6833      	ldr	r3, [r6, #0]
 8003e84:	9a01      	ldr	r2, [sp, #4]
 8003e86:	402b      	ands	r3, r5
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d0c0      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e8c:	f7fe fcd0 	bl	8002830 <HAL_GetTick>
 8003e90:	4b3d      	ldr	r3, [pc, #244]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003e92:	1bc0      	subs	r0, r0, r7
 8003e94:	4298      	cmp	r0, r3
 8003e96:	d9f4      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8003e98:	2003      	movs	r0, #3
 8003e9a:	e7b0      	b.n	8003dfe <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e9c:	20f0      	movs	r0, #240	; 0xf0
 8003e9e:	4935      	ldr	r1, [pc, #212]	; (8003f74 <HAL_RCC_ClockConfig+0x180>)
 8003ea0:	68cb      	ldr	r3, [r1, #12]
 8003ea2:	4383      	bics	r3, r0
 8003ea4:	68a0      	ldr	r0, [r4, #8]
 8003ea6:	4303      	orrs	r3, r0
 8003ea8:	60cb      	str	r3, [r1, #12]
 8003eaa:	e7b3      	b.n	8003e14 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eac:	4d31      	ldr	r5, [pc, #196]	; (8003f74 <HAL_RCC_ClockConfig+0x180>)
 8003eae:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003eb0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eb2:	2a02      	cmp	r2, #2
 8003eb4:	d118      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003eb6:	039b      	lsls	r3, r3, #14
 8003eb8:	d5a0      	bpl.n	8003dfc <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eba:	2103      	movs	r1, #3
 8003ebc:	68eb      	ldr	r3, [r5, #12]
 8003ebe:	438b      	bics	r3, r1
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8003ec4:	f7fe fcb4 	bl	8002830 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8003eca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d118      	bne.n	8003f02 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ed0:	220c      	movs	r2, #12
 8003ed2:	68eb      	ldr	r3, [r5, #12]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d09e      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eda:	f7fe fca9 	bl	8002830 <HAL_GetTick>
 8003ede:	4b2a      	ldr	r3, [pc, #168]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003ee0:	1bc0      	subs	r0, r0, r7
 8003ee2:	4298      	cmp	r0, r3
 8003ee4:	d9f4      	bls.n	8003ed0 <HAL_RCC_ClockConfig+0xdc>
 8003ee6:	e7d7      	b.n	8003e98 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ee8:	2a03      	cmp	r2, #3
 8003eea:	d102      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003eec:	019b      	lsls	r3, r3, #6
 8003eee:	d4e4      	bmi.n	8003eba <HAL_RCC_ClockConfig+0xc6>
 8003ef0:	e784      	b.n	8003dfc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ef2:	2a01      	cmp	r2, #1
 8003ef4:	d102      	bne.n	8003efc <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ef6:	075b      	lsls	r3, r3, #29
 8003ef8:	d4df      	bmi.n	8003eba <HAL_RCC_ClockConfig+0xc6>
 8003efa:	e77f      	b.n	8003dfc <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003efc:	059b      	lsls	r3, r3, #22
 8003efe:	d4dc      	bmi.n	8003eba <HAL_RCC_ClockConfig+0xc6>
 8003f00:	e77c      	b.n	8003dfc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d10b      	bne.n	8003f1e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f06:	220c      	movs	r2, #12
 8003f08:	68eb      	ldr	r3, [r5, #12]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d083      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f10:	f7fe fc8e 	bl	8002830 <HAL_GetTick>
 8003f14:	4b1c      	ldr	r3, [pc, #112]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003f16:	1bc0      	subs	r0, r0, r7
 8003f18:	4298      	cmp	r0, r3
 8003f1a:	d9f4      	bls.n	8003f06 <HAL_RCC_ClockConfig+0x112>
 8003f1c:	e7bc      	b.n	8003e98 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d011      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f22:	220c      	movs	r2, #12
 8003f24:	68eb      	ldr	r3, [r5, #12]
 8003f26:	4213      	tst	r3, r2
 8003f28:	d100      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x138>
 8003f2a:	e775      	b.n	8003e18 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f2c:	f7fe fc80 	bl	8002830 <HAL_GetTick>
 8003f30:	4b15      	ldr	r3, [pc, #84]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003f32:	1bc0      	subs	r0, r0, r7
 8003f34:	4298      	cmp	r0, r3
 8003f36:	d9f4      	bls.n	8003f22 <HAL_RCC_ClockConfig+0x12e>
 8003f38:	e7ae      	b.n	8003e98 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f3a:	f7fe fc79 	bl	8002830 <HAL_GetTick>
 8003f3e:	4b12      	ldr	r3, [pc, #72]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003f40:	1bc0      	subs	r0, r0, r7
 8003f42:	4298      	cmp	r0, r3
 8003f44:	d8a8      	bhi.n	8003e98 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f46:	220c      	movs	r2, #12
 8003f48:	68eb      	ldr	r3, [r5, #12]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d1f4      	bne.n	8003f3a <HAL_RCC_ClockConfig+0x146>
 8003f50:	e762      	b.n	8003e18 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f52:	f7fe fc6d 	bl	8002830 <HAL_GetTick>
 8003f56:	4b0c      	ldr	r3, [pc, #48]	; (8003f88 <HAL_RCC_ClockConfig+0x194>)
 8003f58:	1bc0      	subs	r0, r0, r7
 8003f5a:	4298      	cmp	r0, r3
 8003f5c:	d800      	bhi.n	8003f60 <HAL_RCC_ClockConfig+0x16c>
 8003f5e:	e767      	b.n	8003e30 <HAL_RCC_ClockConfig+0x3c>
 8003f60:	e79a      	b.n	8003e98 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f62:	68eb      	ldr	r3, [r5, #12]
 8003f64:	4909      	ldr	r1, [pc, #36]	; (8003f8c <HAL_RCC_ClockConfig+0x198>)
 8003f66:	400b      	ands	r3, r1
 8003f68:	68e1      	ldr	r1, [r4, #12]
 8003f6a:	430b      	orrs	r3, r1
 8003f6c:	60eb      	str	r3, [r5, #12]
 8003f6e:	e768      	b.n	8003e42 <HAL_RCC_ClockConfig+0x4e>
 8003f70:	40022000 	.word	0x40022000
 8003f74:	40021000 	.word	0x40021000
 8003f78:	ffffc7ff 	.word	0xffffc7ff
 8003f7c:	08005643 	.word	0x08005643
 8003f80:	20000030 	.word	0x20000030
 8003f84:	20000038 	.word	0x20000038
 8003f88:	00001388 	.word	0x00001388
 8003f8c:	fffff8ff 	.word	0xfffff8ff

08003f90 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f90:	4b04      	ldr	r3, [pc, #16]	; (8003fa4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003f92:	4a05      	ldr	r2, [pc, #20]	; (8003fa8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	055b      	lsls	r3, r3, #21
 8003f98:	0f5b      	lsrs	r3, r3, #29
 8003f9a:	5cd3      	ldrb	r3, [r2, r3]
 8003f9c:	4a03      	ldr	r2, [pc, #12]	; (8003fac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003f9e:	6810      	ldr	r0, [r2, #0]
 8003fa0:	40d8      	lsrs	r0, r3
}
 8003fa2:	4770      	bx	lr
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	08005653 	.word	0x08005653
 8003fac:	20000030 	.word	0x20000030

08003fb0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fb0:	4b04      	ldr	r3, [pc, #16]	; (8003fc4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003fb2:	4a05      	ldr	r2, [pc, #20]	; (8003fc8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	049b      	lsls	r3, r3, #18
 8003fb8:	0f5b      	lsrs	r3, r3, #29
 8003fba:	5cd3      	ldrb	r3, [r2, r3]
 8003fbc:	4a03      	ldr	r2, [pc, #12]	; (8003fcc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003fbe:	6810      	ldr	r0, [r2, #0]
 8003fc0:	40d8      	lsrs	r0, r3
}
 8003fc2:	4770      	bx	lr
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	08005653 	.word	0x08005653
 8003fcc:	20000030 	.word	0x20000030

08003fd0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fd0:	6803      	ldr	r3, [r0, #0]
{
 8003fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fd4:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fd6:	069b      	lsls	r3, r3, #26
 8003fd8:	d52d      	bpl.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x66>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fda:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 8003fdc:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fde:	4c5c      	ldr	r4, [pc, #368]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8003fe0:	055b      	lsls	r3, r3, #21
 8003fe2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8003fe4:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fe6:	421a      	tst	r2, r3
 8003fe8:	d104      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003fec:	4313      	orrs	r3, r2
 8003fee:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff4:	2780      	movs	r7, #128	; 0x80
 8003ff6:	4e57      	ldr	r6, [pc, #348]	; (8004154 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ff8:	007f      	lsls	r7, r7, #1
 8003ffa:	6833      	ldr	r3, [r6, #0]
 8003ffc:	423b      	tst	r3, r7
 8003ffe:	d053      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004000:	686b      	ldr	r3, [r5, #4]
 8004002:	21c0      	movs	r1, #192	; 0xc0
 8004004:	0018      	movs	r0, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004006:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004008:	0389      	lsls	r1, r1, #14
 800400a:	4008      	ands	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800400c:	400a      	ands	r2, r1
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800400e:	4290      	cmp	r0, r2
 8004010:	d15b      	bne.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004012:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004014:	22c0      	movs	r2, #192	; 0xc0
 8004016:	0008      	movs	r0, r1
 8004018:	0292      	lsls	r2, r2, #10
 800401a:	4010      	ands	r0, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800401c:	4211      	tst	r1, r2
 800401e:	d15f      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004020:	682b      	ldr	r3, [r5, #0]
 8004022:	069b      	lsls	r3, r3, #26
 8004024:	d500      	bpl.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004026:	e070      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004028:	9b00      	ldr	r3, [sp, #0]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d103      	bne.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004030:	4a49      	ldr	r2, [pc, #292]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004032:	4013      	ands	r3, r2
 8004034:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004036:	682b      	ldr	r3, [r5, #0]
 8004038:	07da      	lsls	r2, r3, #31
 800403a:	d506      	bpl.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800403c:	2003      	movs	r0, #3
 800403e:	4944      	ldr	r1, [pc, #272]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004040:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004042:	4382      	bics	r2, r0
 8004044:	68a8      	ldr	r0, [r5, #8]
 8004046:	4302      	orrs	r2, r0
 8004048:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800404a:	079a      	lsls	r2, r3, #30
 800404c:	d506      	bpl.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800404e:	200c      	movs	r0, #12
 8004050:	493f      	ldr	r1, [pc, #252]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004052:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004054:	4382      	bics	r2, r0
 8004056:	68e8      	ldr	r0, [r5, #12]
 8004058:	4302      	orrs	r2, r0
 800405a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800405c:	075a      	lsls	r2, r3, #29
 800405e:	d506      	bpl.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004060:	493b      	ldr	r1, [pc, #236]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004062:	483e      	ldr	r0, [pc, #248]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004064:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004066:	4002      	ands	r2, r0
 8004068:	6928      	ldr	r0, [r5, #16]
 800406a:	4302      	orrs	r2, r0
 800406c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800406e:	071a      	lsls	r2, r3, #28
 8004070:	d506      	bpl.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004072:	4937      	ldr	r1, [pc, #220]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004074:	483a      	ldr	r0, [pc, #232]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004076:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004078:	4002      	ands	r2, r0
 800407a:	6968      	ldr	r0, [r5, #20]
 800407c:	4302      	orrs	r2, r0
 800407e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004080:	065a      	lsls	r2, r3, #25
 8004082:	d506      	bpl.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004084:	4932      	ldr	r1, [pc, #200]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004086:	4837      	ldr	r0, [pc, #220]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004088:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800408a:	4002      	ands	r2, r0
 800408c:	69e8      	ldr	r0, [r5, #28]
 800408e:	4302      	orrs	r2, r0
 8004090:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8004092:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004094:	061b      	lsls	r3, r3, #24
 8004096:	d517      	bpl.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004098:	4a2d      	ldr	r2, [pc, #180]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800409a:	4933      	ldr	r1, [pc, #204]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800409c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800409e:	400b      	ands	r3, r1
 80040a0:	69a9      	ldr	r1, [r5, #24]
 80040a2:	430b      	orrs	r3, r1
 80040a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040a6:	e00f      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040a8:	6833      	ldr	r3, [r6, #0]
 80040aa:	433b      	orrs	r3, r7
 80040ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80040ae:	f7fe fbbf 	bl	8002830 <HAL_GetTick>
 80040b2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b4:	6833      	ldr	r3, [r6, #0]
 80040b6:	423b      	tst	r3, r7
 80040b8:	d1a2      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ba:	f7fe fbb9 	bl	8002830 <HAL_GetTick>
 80040be:	9b01      	ldr	r3, [sp, #4]
 80040c0:	1ac0      	subs	r0, r0, r3
 80040c2:	2864      	cmp	r0, #100	; 0x64
 80040c4:	d9f6      	bls.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
          return HAL_TIMEOUT;
 80040c6:	2003      	movs	r0, #3
}
 80040c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80040ca:	22c0      	movs	r2, #192	; 0xc0
 80040cc:	0019      	movs	r1, r3
 80040ce:	0292      	lsls	r2, r2, #10
 80040d0:	4011      	ands	r1, r2
 80040d2:	4291      	cmp	r1, r2
 80040d4:	d19d      	bne.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80040d6:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 80040d8:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80040da:	0392      	lsls	r2, r2, #14
 80040dc:	d599      	bpl.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80040de:	e7f3      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80040e0:	4013      	ands	r3, r2
 80040e2:	4283      	cmp	r3, r0
 80040e4:	d09c      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x50>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	069b      	lsls	r3, r3, #26
 80040ea:	d59d      	bpl.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ec:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80040ee:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80040f0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80040f2:	0312      	lsls	r2, r2, #12
 80040f4:	4302      	orrs	r2, r0
 80040f6:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040f8:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80040fa:	4b1c      	ldr	r3, [pc, #112]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040fc:	481c      	ldr	r0, [pc, #112]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80040fe:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004100:	4002      	ands	r2, r0
 8004102:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8004104:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004106:	05cb      	lsls	r3, r1, #23
 8004108:	d412      	bmi.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800410a:	6869      	ldr	r1, [r5, #4]
 800410c:	23c0      	movs	r3, #192	; 0xc0
 800410e:	000a      	movs	r2, r1
 8004110:	029b      	lsls	r3, r3, #10
 8004112:	401a      	ands	r2, r3
 8004114:	429a      	cmp	r2, r3
 8004116:	d107      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	4816      	ldr	r0, [pc, #88]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800411c:	4003      	ands	r3, r0
 800411e:	20c0      	movs	r0, #192	; 0xc0
 8004120:	0380      	lsls	r0, r0, #14
 8004122:	4001      	ands	r1, r0
 8004124:	430b      	orrs	r3, r1
 8004126:	6023      	str	r3, [r4, #0]
 8004128:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800412a:	431a      	orrs	r2, r3
 800412c:	6522      	str	r2, [r4, #80]	; 0x50
 800412e:	e77b      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x58>
        tickstart = HAL_GetTick();
 8004130:	f7fe fb7e 	bl	8002830 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004134:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8004136:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004138:	00bf      	lsls	r7, r7, #2
 800413a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800413c:	423b      	tst	r3, r7
 800413e:	d000      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8004140:	e76e      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x50>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004142:	f7fe fb75 	bl	8002830 <HAL_GetTick>
 8004146:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004148:	1b80      	subs	r0, r0, r6
 800414a:	4298      	cmp	r0, r3
 800414c:	d9f5      	bls.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800414e:	e7ba      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8004150:	40021000 	.word	0x40021000
 8004154:	40007000 	.word	0x40007000
 8004158:	efffffff 	.word	0xefffffff
 800415c:	fffff3ff 	.word	0xfffff3ff
 8004160:	ffffcfff 	.word	0xffffcfff
 8004164:	fbffffff 	.word	0xfbffffff
 8004168:	fff3ffff 	.word	0xfff3ffff
 800416c:	fffcffff 	.word	0xfffcffff
 8004170:	fff7ffff 	.word	0xfff7ffff
 8004174:	ffcfffff 	.word	0xffcfffff
 8004178:	00001388 	.word	0x00001388

0800417c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800417c:	2280      	movs	r2, #128	; 0x80
{
 800417e:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8004180:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004182:	05d2      	lsls	r2, r2, #23
 8004184:	4290      	cmp	r0, r2
 8004186:	d005      	beq.n	8004194 <TIM_Base_SetConfig+0x18>
 8004188:	4c10      	ldr	r4, [pc, #64]	; (80041cc <TIM_Base_SetConfig+0x50>)
 800418a:	42a0      	cmp	r0, r4
 800418c:	d002      	beq.n	8004194 <TIM_Base_SetConfig+0x18>
 800418e:	4c10      	ldr	r4, [pc, #64]	; (80041d0 <TIM_Base_SetConfig+0x54>)
 8004190:	42a0      	cmp	r0, r4
 8004192:	d10f      	bne.n	80041b4 <TIM_Base_SetConfig+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004194:	2470      	movs	r4, #112	; 0x70
 8004196:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8004198:	684c      	ldr	r4, [r1, #4]
 800419a:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800419c:	4290      	cmp	r0, r2
 800419e:	d005      	beq.n	80041ac <TIM_Base_SetConfig+0x30>
 80041a0:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <TIM_Base_SetConfig+0x50>)
 80041a2:	4290      	cmp	r0, r2
 80041a4:	d002      	beq.n	80041ac <TIM_Base_SetConfig+0x30>
 80041a6:	4a0a      	ldr	r2, [pc, #40]	; (80041d0 <TIM_Base_SetConfig+0x54>)
 80041a8:	4290      	cmp	r0, r2
 80041aa:	d103      	bne.n	80041b4 <TIM_Base_SetConfig+0x38>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ac:	4a09      	ldr	r2, [pc, #36]	; (80041d4 <TIM_Base_SetConfig+0x58>)
 80041ae:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041b0:	68ca      	ldr	r2, [r1, #12]
 80041b2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041b4:	2280      	movs	r2, #128	; 0x80
 80041b6:	4393      	bics	r3, r2
 80041b8:	690a      	ldr	r2, [r1, #16]
 80041ba:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80041bc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041be:	688b      	ldr	r3, [r1, #8]
 80041c0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041c2:	680b      	ldr	r3, [r1, #0]
 80041c4:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041c6:	2301      	movs	r3, #1
 80041c8:	6143      	str	r3, [r0, #20]
}
 80041ca:	bd10      	pop	{r4, pc}
 80041cc:	40010800 	.word	0x40010800
 80041d0:	40011400 	.word	0x40011400
 80041d4:	fffffcff 	.word	0xfffffcff

080041d8 <HAL_TIM_Base_Init>:
{
 80041d8:	b570      	push	{r4, r5, r6, lr}
 80041da:	0004      	movs	r4, r0
    return HAL_ERROR;
 80041dc:	2001      	movs	r0, #1
  if (htim == NULL)
 80041de:	2c00      	cmp	r4, #0
 80041e0:	d01d      	beq.n	800421e <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 80041e2:	0025      	movs	r5, r4
 80041e4:	3539      	adds	r5, #57	; 0x39
 80041e6:	782b      	ldrb	r3, [r5, #0]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d105      	bne.n	80041fa <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80041ee:	0023      	movs	r3, r4
 80041f0:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80041f2:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80041f4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80041f6:	f7fe fa19 	bl	800262c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80041fa:	2302      	movs	r3, #2
 80041fc:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041fe:	6820      	ldr	r0, [r4, #0]
 8004200:	1d21      	adds	r1, r4, #4
 8004202:	f7ff ffbb 	bl	800417c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004206:	0022      	movs	r2, r4
 8004208:	2301      	movs	r3, #1
  return HAL_OK;
 800420a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800420c:	323e      	adds	r2, #62	; 0x3e
 800420e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004210:	343d      	adds	r4, #61	; 0x3d
 8004212:	3a04      	subs	r2, #4
 8004214:	7013      	strb	r3, [r2, #0]
 8004216:	7053      	strb	r3, [r2, #1]
 8004218:	7093      	strb	r3, [r2, #2]
 800421a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800421c:	702b      	strb	r3, [r5, #0]
}
 800421e:	bd70      	pop	{r4, r5, r6, pc}

08004220 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004220:	0002      	movs	r2, r0
{
 8004222:	0003      	movs	r3, r0
    return HAL_ERROR;
 8004224:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004226:	3239      	adds	r2, #57	; 0x39
 8004228:	7811      	ldrb	r1, [r2, #0]
 800422a:	4281      	cmp	r1, r0
 800422c:	d119      	bne.n	8004262 <HAL_TIM_Base_Start_IT+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 800422e:	2102      	movs	r1, #2
 8004230:	7011      	strb	r1, [r2, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	4302      	orrs	r2, r0
 8004238:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800423a:	2280      	movs	r2, #128	; 0x80
 800423c:	05d2      	lsls	r2, r2, #23
 800423e:	4293      	cmp	r3, r2
 8004240:	d005      	beq.n	800424e <HAL_TIM_Base_Start_IT+0x2e>
 8004242:	4a0b      	ldr	r2, [pc, #44]	; (8004270 <HAL_TIM_Base_Start_IT+0x50>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d002      	beq.n	800424e <HAL_TIM_Base_Start_IT+0x2e>
 8004248:	4a0a      	ldr	r2, [pc, #40]	; (8004274 <HAL_TIM_Base_Start_IT+0x54>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d10a      	bne.n	8004264 <HAL_TIM_Base_Start_IT+0x44>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800424e:	2107      	movs	r1, #7
 8004250:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8004252:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004254:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004256:	2a06      	cmp	r2, #6
 8004258:	d003      	beq.n	8004262 <HAL_TIM_Base_Start_IT+0x42>
      __HAL_TIM_ENABLE(htim);
 800425a:	2201      	movs	r2, #1
 800425c:	6819      	ldr	r1, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	601a      	str	r2, [r3, #0]
}
 8004262:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	4310      	orrs	r0, r2
 8004268:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 800426a:	2000      	movs	r0, #0
 800426c:	e7f9      	b.n	8004262 <HAL_TIM_Base_Start_IT+0x42>
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	40010800 	.word	0x40010800
 8004274:	40011400 	.word	0x40011400

08004278 <HAL_TIM_OC_DelayElapsedCallback>:
 8004278:	4770      	bx	lr

0800427a <HAL_TIM_IC_CaptureCallback>:
 800427a:	4770      	bx	lr

0800427c <HAL_TIM_PWM_PulseFinishedCallback>:
 800427c:	4770      	bx	lr

0800427e <HAL_TIM_TriggerCallback>:
 800427e:	4770      	bx	lr

08004280 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004280:	2202      	movs	r2, #2
 8004282:	6803      	ldr	r3, [r0, #0]
{
 8004284:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004286:	6919      	ldr	r1, [r3, #16]
{
 8004288:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800428a:	4211      	tst	r1, r2
 800428c:	d00d      	beq.n	80042aa <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800428e:	68d9      	ldr	r1, [r3, #12]
 8004290:	4211      	tst	r1, r2
 8004292:	d00a      	beq.n	80042aa <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004294:	3a05      	subs	r2, #5
 8004296:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004298:	3204      	adds	r2, #4
 800429a:	7602      	strb	r2, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	079b      	lsls	r3, r3, #30
 80042a0:	d05e      	beq.n	8004360 <HAL_TIM_IRQHandler+0xe0>
          HAL_TIM_IC_CaptureCallback(htim);
 80042a2:	f7ff ffea 	bl	800427a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a6:	2300      	movs	r3, #0
 80042a8:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042aa:	2204      	movs	r2, #4
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	6919      	ldr	r1, [r3, #16]
 80042b0:	4211      	tst	r1, r2
 80042b2:	d010      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042b4:	68d9      	ldr	r1, [r3, #12]
 80042b6:	4211      	tst	r1, r2
 80042b8:	d00d      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042ba:	3a09      	subs	r2, #9
 80042bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042be:	3207      	adds	r2, #7
 80042c0:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042c2:	699a      	ldr	r2, [r3, #24]
 80042c4:	23c0      	movs	r3, #192	; 0xc0
 80042c6:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80042c8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042ca:	421a      	tst	r2, r3
 80042cc:	d04e      	beq.n	800436c <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 80042ce:	f7ff ffd4 	bl	800427a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042d2:	2300      	movs	r3, #0
 80042d4:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042d6:	2208      	movs	r2, #8
 80042d8:	6823      	ldr	r3, [r4, #0]
 80042da:	6919      	ldr	r1, [r3, #16]
 80042dc:	4211      	tst	r1, r2
 80042de:	d00e      	beq.n	80042fe <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042e0:	68d9      	ldr	r1, [r3, #12]
 80042e2:	4211      	tst	r1, r2
 80042e4:	d00b      	beq.n	80042fe <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042e6:	3a11      	subs	r2, #17
 80042e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042ea:	320d      	adds	r2, #13
 80042ec:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ee:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80042f0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042f2:	079b      	lsls	r3, r3, #30
 80042f4:	d040      	beq.n	8004378 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80042f6:	f7ff ffc0 	bl	800427a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fa:	2300      	movs	r3, #0
 80042fc:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042fe:	2210      	movs	r2, #16
 8004300:	6823      	ldr	r3, [r4, #0]
 8004302:	6919      	ldr	r1, [r3, #16]
 8004304:	4211      	tst	r1, r2
 8004306:	d010      	beq.n	800432a <HAL_TIM_IRQHandler+0xaa>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004308:	68d9      	ldr	r1, [r3, #12]
 800430a:	4211      	tst	r1, r2
 800430c:	d00d      	beq.n	800432a <HAL_TIM_IRQHandler+0xaa>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800430e:	3a21      	subs	r2, #33	; 0x21
 8004310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004312:	3219      	adds	r2, #25
 8004314:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004316:	69da      	ldr	r2, [r3, #28]
 8004318:	23c0      	movs	r3, #192	; 0xc0
 800431a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800431c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800431e:	421a      	tst	r2, r3
 8004320:	d030      	beq.n	8004384 <HAL_TIM_IRQHandler+0x104>
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	f7ff ffaa 	bl	800427a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004326:	2300      	movs	r3, #0
 8004328:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800432a:	2201      	movs	r2, #1
 800432c:	6823      	ldr	r3, [r4, #0]
 800432e:	6919      	ldr	r1, [r3, #16]
 8004330:	4211      	tst	r1, r2
 8004332:	d007      	beq.n	8004344 <HAL_TIM_IRQHandler+0xc4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004334:	68d9      	ldr	r1, [r3, #12]
 8004336:	4211      	tst	r1, r2
 8004338:	d004      	beq.n	8004344 <HAL_TIM_IRQHandler+0xc4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800433a:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 800433c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800433e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004340:	f7fd fe94 	bl	800206c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004344:	2240      	movs	r2, #64	; 0x40
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	6919      	ldr	r1, [r3, #16]
 800434a:	4211      	tst	r1, r2
 800434c:	d007      	beq.n	800435e <HAL_TIM_IRQHandler+0xde>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800434e:	68d9      	ldr	r1, [r3, #12]
 8004350:	4211      	tst	r1, r2
 8004352:	d004      	beq.n	800435e <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004354:	3a81      	subs	r2, #129	; 0x81
      HAL_TIM_TriggerCallback(htim);
 8004356:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004358:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800435a:	f7ff ff90 	bl	800427e <HAL_TIM_TriggerCallback>
}
 800435e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004360:	f7ff ff8a 	bl	8004278 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004364:	0020      	movs	r0, r4
 8004366:	f7ff ff89 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
 800436a:	e79c      	b.n	80042a6 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800436c:	f7ff ff84 	bl	8004278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004370:	0020      	movs	r0, r4
 8004372:	f7ff ff83 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
 8004376:	e7ac      	b.n	80042d2 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004378:	f7ff ff7e 	bl	8004278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800437c:	0020      	movs	r0, r4
 800437e:	f7ff ff7d 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
 8004382:	e7ba      	b.n	80042fa <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004384:	f7ff ff78 	bl	8004278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004388:	0020      	movs	r0, r4
 800438a:	f7ff ff77 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
 800438e:	e7ca      	b.n	8004326 <HAL_TIM_IRQHandler+0xa6>

08004390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004390:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004392:	0004      	movs	r4, r0
 8004394:	2202      	movs	r2, #2
 8004396:	3438      	adds	r4, #56	; 0x38
 8004398:	7825      	ldrb	r5, [r4, #0]
{
 800439a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800439c:	0010      	movs	r0, r2
 800439e:	2d01      	cmp	r5, #1
 80043a0:	d01d      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a2:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043a4:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80043a6:	3539      	adds	r5, #57	; 0x39
 80043a8:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80043ae:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80043b0:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043b2:	680e      	ldr	r6, [r1, #0]
 80043b4:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043b6:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043b8:	2080      	movs	r0, #128	; 0x80
 80043ba:	05c0      	lsls	r0, r0, #23
 80043bc:	4283      	cmp	r3, r0
 80043be:	d005      	beq.n	80043cc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80043c0:	4807      	ldr	r0, [pc, #28]	; (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 80043c2:	4283      	cmp	r3, r0
 80043c4:	d002      	beq.n	80043cc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80043c6:	4807      	ldr	r0, [pc, #28]	; (80043e4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 80043c8:	4283      	cmp	r3, r0
 80043ca:	d104      	bne.n	80043d6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043cc:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ce:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043d0:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043d2:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043d6:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80043d8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80043da:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80043dc:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80043de:	bd70      	pop	{r4, r5, r6, pc}
 80043e0:	40010800 	.word	0x40010800
 80043e4:	40011400 	.word	0x40011400

080043e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043e8:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ee:	2201      	movs	r2, #1
 80043f0:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043f4:	6801      	ldr	r1, [r0, #0]
 80043f6:	4d12      	ldr	r5, [pc, #72]	; (8004440 <UART_EndRxTransfer+0x58>)
 80043f8:	680b      	ldr	r3, [r1, #0]
 80043fa:	402b      	ands	r3, r5
 80043fc:	600b      	str	r3, [r1, #0]
 80043fe:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004402:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004406:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800440a:	6801      	ldr	r1, [r0, #0]
 800440c:	688b      	ldr	r3, [r1, #8]
 800440e:	4393      	bics	r3, r2
 8004410:	608b      	str	r3, [r1, #8]
 8004412:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004416:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004418:	4293      	cmp	r3, r2
 800441a:	d10a      	bne.n	8004432 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800441c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004420:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004424:	2410      	movs	r4, #16
 8004426:	6802      	ldr	r2, [r0, #0]
 8004428:	6813      	ldr	r3, [r2, #0]
 800442a:	43a3      	bics	r3, r4
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004432:	2220      	movs	r2, #32
 8004434:	1d03      	adds	r3, r0, #4
 8004436:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004438:	2300      	movs	r3, #0
 800443a:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800443c:	6683      	str	r3, [r0, #104]	; 0x68
}
 800443e:	bd30      	pop	{r4, r5, pc}
 8004440:	fffffedf 	.word	0xfffffedf

08004444 <UART_SetConfig>:
{
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004448:	6925      	ldr	r5, [r4, #16]
 800444a:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800444c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800444e:	4329      	orrs	r1, r5
 8004450:	6965      	ldr	r5, [r4, #20]
 8004452:	69c3      	ldr	r3, [r0, #28]
 8004454:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004456:	6810      	ldr	r0, [r2, #0]
 8004458:	4d72      	ldr	r5, [pc, #456]	; (8004624 <UART_SetConfig+0x1e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800445a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800445c:	4028      	ands	r0, r5
 800445e:	4301      	orrs	r1, r0
 8004460:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004462:	6851      	ldr	r1, [r2, #4]
 8004464:	4870      	ldr	r0, [pc, #448]	; (8004628 <UART_SetConfig+0x1e4>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004466:	4d71      	ldr	r5, [pc, #452]	; (800462c <UART_SetConfig+0x1e8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004468:	4001      	ands	r1, r0
 800446a:	68e0      	ldr	r0, [r4, #12]
 800446c:	4301      	orrs	r1, r0
 800446e:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004470:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004472:	42aa      	cmp	r2, r5
 8004474:	d001      	beq.n	800447a <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8004476:	6a21      	ldr	r1, [r4, #32]
 8004478:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800447a:	6891      	ldr	r1, [r2, #8]
 800447c:	4e6c      	ldr	r6, [pc, #432]	; (8004630 <UART_SetConfig+0x1ec>)
 800447e:	4031      	ands	r1, r6
 8004480:	4301      	orrs	r1, r0
 8004482:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004484:	496b      	ldr	r1, [pc, #428]	; (8004634 <UART_SetConfig+0x1f0>)
 8004486:	428a      	cmp	r2, r1
 8004488:	d10f      	bne.n	80044aa <UART_SetConfig+0x66>
 800448a:	2103      	movs	r1, #3
 800448c:	4a6a      	ldr	r2, [pc, #424]	; (8004638 <UART_SetConfig+0x1f4>)
 800448e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004490:	400a      	ands	r2, r1
 8004492:	3a01      	subs	r2, #1
 8004494:	4969      	ldr	r1, [pc, #420]	; (800463c <UART_SetConfig+0x1f8>)
 8004496:	2a02      	cmp	r2, #2
 8004498:	d90f      	bls.n	80044ba <UART_SetConfig+0x76>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800449a:	2280      	movs	r2, #128	; 0x80
 800449c:	0212      	lsls	r2, r2, #8
 800449e:	4293      	cmp	r3, r2
 80044a0:	d100      	bne.n	80044a4 <UART_SetConfig+0x60>
 80044a2:	e069      	b.n	8004578 <UART_SetConfig+0x134>
        pclk = HAL_RCC_GetPCLK2Freq();
 80044a4:	f7ff fd84 	bl	8003fb0 <HAL_RCC_GetPCLK2Freq>
        break;
 80044a8:	e09c      	b.n	80045e4 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044aa:	4965      	ldr	r1, [pc, #404]	; (8004640 <UART_SetConfig+0x1fc>)
 80044ac:	428a      	cmp	r2, r1
 80044ae:	d113      	bne.n	80044d8 <UART_SetConfig+0x94>
 80044b0:	210c      	movs	r1, #12
 80044b2:	4a61      	ldr	r2, [pc, #388]	; (8004638 <UART_SetConfig+0x1f4>)
 80044b4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80044b6:	400a      	ands	r2, r1
 80044b8:	4962      	ldr	r1, [pc, #392]	; (8004644 <UART_SetConfig+0x200>)
 80044ba:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044bc:	2280      	movs	r2, #128	; 0x80
 80044be:	0212      	lsls	r2, r2, #8
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d000      	beq.n	80044c6 <UART_SetConfig+0x82>
 80044c4:	e07f      	b.n	80045c6 <UART_SetConfig+0x182>
    switch (clocksource)
 80044c6:	2808      	cmp	r0, #8
 80044c8:	d818      	bhi.n	80044fc <UART_SetConfig+0xb8>
 80044ca:	f7fb fe25 	bl	8000118 <__gnu_thumb1_case_uqi>
 80044ce:	5550      	.short	0x5550
 80044d0:	17791758 	.word	0x17791758
 80044d4:	1717      	.short	0x1717
 80044d6:	63          	.byte	0x63
 80044d7:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044d8:	42aa      	cmp	r2, r5
 80044da:	d10f      	bne.n	80044fc <UART_SetConfig+0xb8>
 80044dc:	21c0      	movs	r1, #192	; 0xc0
 80044de:	2080      	movs	r0, #128	; 0x80
 80044e0:	4a55      	ldr	r2, [pc, #340]	; (8004638 <UART_SetConfig+0x1f4>)
 80044e2:	0109      	lsls	r1, r1, #4
 80044e4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80044e6:	0100      	lsls	r0, r0, #4
 80044e8:	400b      	ands	r3, r1
 80044ea:	4283      	cmp	r3, r0
 80044ec:	d016      	beq.n	800451c <UART_SetConfig+0xd8>
 80044ee:	d807      	bhi.n	8004500 <UART_SetConfig+0xbc>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <UART_SetConfig+0xc6>
 80044f4:	2280      	movs	r2, #128	; 0x80
 80044f6:	00d2      	lsls	r2, r2, #3
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d035      	beq.n	8004568 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044fc:	2001      	movs	r0, #1
 80044fe:	e009      	b.n	8004514 <UART_SetConfig+0xd0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004500:	428b      	cmp	r3, r1
 8004502:	d1fb      	bne.n	80044fc <UART_SetConfig+0xb8>
 8004504:	2080      	movs	r0, #128	; 0x80
 8004506:	0200      	lsls	r0, r0, #8
 8004508:	e012      	b.n	8004530 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 800450a:	f7ff fd41 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800450e:	2800      	cmp	r0, #0
 8004510:	d10e      	bne.n	8004530 <UART_SetConfig+0xec>
 8004512:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004514:	2300      	movs	r3, #0
 8004516:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004518:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800451a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800451c:	2310      	movs	r3, #16
 800451e:	6810      	ldr	r0, [r2, #0]
 8004520:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004522:	4243      	negs	r3, r0
 8004524:	4158      	adcs	r0, r3
 8004526:	4b48      	ldr	r3, [pc, #288]	; (8004648 <UART_SetConfig+0x204>)
 8004528:	4240      	negs	r0, r0
 800452a:	4018      	ands	r0, r3
 800452c:	4b47      	ldr	r3, [pc, #284]	; (800464c <UART_SetConfig+0x208>)
 800452e:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004530:	2203      	movs	r2, #3
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	435a      	muls	r2, r3
 8004536:	4282      	cmp	r2, r0
 8004538:	d8e0      	bhi.n	80044fc <UART_SetConfig+0xb8>
          (pclk > (4096U * huart->Init.BaudRate)))
 800453a:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800453c:	4282      	cmp	r2, r0
 800453e:	d3dd      	bcc.n	80044fc <UART_SetConfig+0xb8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004540:	2700      	movs	r7, #0
 8004542:	0e02      	lsrs	r2, r0, #24
 8004544:	0201      	lsls	r1, r0, #8
 8004546:	085e      	lsrs	r6, r3, #1
 8004548:	1989      	adds	r1, r1, r6
 800454a:	417a      	adcs	r2, r7
 800454c:	0008      	movs	r0, r1
 800454e:	0011      	movs	r1, r2
 8004550:	001a      	movs	r2, r3
 8004552:	003b      	movs	r3, r7
 8004554:	f7fb ffa4 	bl	80004a0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004558:	4b3d      	ldr	r3, [pc, #244]	; (8004650 <UART_SetConfig+0x20c>)
 800455a:	18c2      	adds	r2, r0, r3
 800455c:	4b3d      	ldr	r3, [pc, #244]	; (8004654 <UART_SetConfig+0x210>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800455e:	429a      	cmp	r2, r3
 8004560:	d8cc      	bhi.n	80044fc <UART_SetConfig+0xb8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	60d8      	str	r0, [r3, #12]
 8004566:	e7d4      	b.n	8004512 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8004568:	f7ff f97a 	bl	8003860 <HAL_RCC_GetSysClockFreq>
        break;
 800456c:	e7cf      	b.n	800450e <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800456e:	f7ff fd0f 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8004572:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8004574:	d0cd      	beq.n	8004512 <UART_SetConfig+0xce>
 8004576:	e00d      	b.n	8004594 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004578:	f7ff fd1a 	bl	8003fb0 <HAL_RCC_GetPCLK2Freq>
 800457c:	e7f9      	b.n	8004572 <UART_SetConfig+0x12e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800457e:	4b2e      	ldr	r3, [pc, #184]	; (8004638 <UART_SetConfig+0x1f4>)
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004580:	4a32      	ldr	r2, [pc, #200]	; (800464c <UART_SetConfig+0x208>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	2310      	movs	r3, #16
 8004586:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004588:	4243      	negs	r3, r0
 800458a:	4158      	adcs	r0, r3
 800458c:	4b2e      	ldr	r3, [pc, #184]	; (8004648 <UART_SetConfig+0x204>)
 800458e:	4240      	negs	r0, r0
 8004590:	4003      	ands	r3, r0
 8004592:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004594:	0058      	lsls	r0, r3, #1
 8004596:	6863      	ldr	r3, [r4, #4]
 8004598:	6861      	ldr	r1, [r4, #4]
 800459a:	085b      	lsrs	r3, r3, #1
 800459c:	18c0      	adds	r0, r0, r3
 800459e:	f7fb fdcf 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045a2:	0002      	movs	r2, r0
 80045a4:	4b2c      	ldr	r3, [pc, #176]	; (8004658 <UART_SetConfig+0x214>)
 80045a6:	3a10      	subs	r2, #16
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d8a7      	bhi.n	80044fc <UART_SetConfig+0xb8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045ac:	230f      	movs	r3, #15
 80045ae:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045b0:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045b2:	439a      	bics	r2, r3
 80045b4:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045b6:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80045b8:	6822      	ldr	r2, [r4, #0]
 80045ba:	4318      	orrs	r0, r3
 80045bc:	60d0      	str	r0, [r2, #12]
 80045be:	e7a8      	b.n	8004512 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 80045c0:	f7ff f94e 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 80045c4:	e7d5      	b.n	8004572 <UART_SetConfig+0x12e>
    switch (clocksource)
 80045c6:	2808      	cmp	r0, #8
 80045c8:	d898      	bhi.n	80044fc <UART_SetConfig+0xb8>
 80045ca:	f7fb fdaf 	bl	800012c <__gnu_thumb1_case_shi>
 80045ce:	0009      	.short	0x0009
 80045d0:	000fff6b 	.word	0x000fff6b
 80045d4:	0024ff97 	.word	0x0024ff97
 80045d8:	ff97ff97 	.word	0xff97ff97
 80045dc:	0027ff97 	.word	0x0027ff97
        pclk = HAL_RCC_GetPCLK1Freq();
 80045e0:	f7ff fcd6 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80045e4:	2800      	cmp	r0, #0
 80045e6:	d100      	bne.n	80045ea <UART_SetConfig+0x1a6>
 80045e8:	e793      	b.n	8004512 <UART_SetConfig+0xce>
 80045ea:	e00a      	b.n	8004602 <UART_SetConfig+0x1be>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045ec:	4b12      	ldr	r3, [pc, #72]	; (8004638 <UART_SetConfig+0x1f4>)
 80045ee:	6818      	ldr	r0, [r3, #0]
 80045f0:	2310      	movs	r3, #16
 80045f2:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80045f4:	4243      	negs	r3, r0
 80045f6:	4158      	adcs	r0, r3
 80045f8:	4b13      	ldr	r3, [pc, #76]	; (8004648 <UART_SetConfig+0x204>)
 80045fa:	4240      	negs	r0, r0
 80045fc:	4018      	ands	r0, r3
 80045fe:	4b13      	ldr	r3, [pc, #76]	; (800464c <UART_SetConfig+0x208>)
 8004600:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004602:	6863      	ldr	r3, [r4, #4]
 8004604:	6861      	ldr	r1, [r4, #4]
 8004606:	085b      	lsrs	r3, r3, #1
 8004608:	1818      	adds	r0, r3, r0
 800460a:	f7fb fd99 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800460e:	0002      	movs	r2, r0
 8004610:	4b11      	ldr	r3, [pc, #68]	; (8004658 <UART_SetConfig+0x214>)
 8004612:	3a10      	subs	r2, #16
 8004614:	e7a3      	b.n	800455e <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetSysClockFreq();
 8004616:	f7ff f923 	bl	8003860 <HAL_RCC_GetSysClockFreq>
        break;
 800461a:	e7e3      	b.n	80045e4 <UART_SetConfig+0x1a0>
    switch (clocksource)
 800461c:	2080      	movs	r0, #128	; 0x80
 800461e:	0200      	lsls	r0, r0, #8
 8004620:	e7ef      	b.n	8004602 <UART_SetConfig+0x1be>
 8004622:	46c0      	nop			; (mov r8, r8)
 8004624:	efff69f3 	.word	0xefff69f3
 8004628:	ffffcfff 	.word	0xffffcfff
 800462c:	40004800 	.word	0x40004800
 8004630:	fffff4ff 	.word	0xfffff4ff
 8004634:	40013800 	.word	0x40013800
 8004638:	40021000 	.word	0x40021000
 800463c:	08005664 	.word	0x08005664
 8004640:	40004400 	.word	0x40004400
 8004644:	08005667 	.word	0x08005667
 8004648:	00b71b00 	.word	0x00b71b00
 800464c:	003d0900 	.word	0x003d0900
 8004650:	fffffd00 	.word	0xfffffd00
 8004654:	000ffcff 	.word	0x000ffcff
 8004658:	0000ffef 	.word	0x0000ffef

0800465c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800465c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800465e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004660:	07da      	lsls	r2, r3, #31
 8004662:	d506      	bpl.n	8004672 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004664:	6801      	ldr	r1, [r0, #0]
 8004666:	4c28      	ldr	r4, [pc, #160]	; (8004708 <UART_AdvFeatureConfig+0xac>)
 8004668:	684a      	ldr	r2, [r1, #4]
 800466a:	4022      	ands	r2, r4
 800466c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800466e:	4322      	orrs	r2, r4
 8004670:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004672:	079a      	lsls	r2, r3, #30
 8004674:	d506      	bpl.n	8004684 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004676:	6801      	ldr	r1, [r0, #0]
 8004678:	4c24      	ldr	r4, [pc, #144]	; (800470c <UART_AdvFeatureConfig+0xb0>)
 800467a:	684a      	ldr	r2, [r1, #4]
 800467c:	4022      	ands	r2, r4
 800467e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004680:	4322      	orrs	r2, r4
 8004682:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004684:	075a      	lsls	r2, r3, #29
 8004686:	d506      	bpl.n	8004696 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004688:	6801      	ldr	r1, [r0, #0]
 800468a:	4c21      	ldr	r4, [pc, #132]	; (8004710 <UART_AdvFeatureConfig+0xb4>)
 800468c:	684a      	ldr	r2, [r1, #4]
 800468e:	4022      	ands	r2, r4
 8004690:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004692:	4322      	orrs	r2, r4
 8004694:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004696:	071a      	lsls	r2, r3, #28
 8004698:	d506      	bpl.n	80046a8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800469a:	6801      	ldr	r1, [r0, #0]
 800469c:	4c1d      	ldr	r4, [pc, #116]	; (8004714 <UART_AdvFeatureConfig+0xb8>)
 800469e:	684a      	ldr	r2, [r1, #4]
 80046a0:	4022      	ands	r2, r4
 80046a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80046a4:	4322      	orrs	r2, r4
 80046a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046a8:	06da      	lsls	r2, r3, #27
 80046aa:	d506      	bpl.n	80046ba <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046ac:	6801      	ldr	r1, [r0, #0]
 80046ae:	4c1a      	ldr	r4, [pc, #104]	; (8004718 <UART_AdvFeatureConfig+0xbc>)
 80046b0:	688a      	ldr	r2, [r1, #8]
 80046b2:	4022      	ands	r2, r4
 80046b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80046b6:	4322      	orrs	r2, r4
 80046b8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046ba:	069a      	lsls	r2, r3, #26
 80046bc:	d506      	bpl.n	80046cc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046be:	6801      	ldr	r1, [r0, #0]
 80046c0:	4c16      	ldr	r4, [pc, #88]	; (800471c <UART_AdvFeatureConfig+0xc0>)
 80046c2:	688a      	ldr	r2, [r1, #8]
 80046c4:	4022      	ands	r2, r4
 80046c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80046c8:	4322      	orrs	r2, r4
 80046ca:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046cc:	065a      	lsls	r2, r3, #25
 80046ce:	d510      	bpl.n	80046f2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046d0:	6801      	ldr	r1, [r0, #0]
 80046d2:	4d13      	ldr	r5, [pc, #76]	; (8004720 <UART_AdvFeatureConfig+0xc4>)
 80046d4:	684a      	ldr	r2, [r1, #4]
 80046d6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80046d8:	402a      	ands	r2, r5
 80046da:	4322      	orrs	r2, r4
 80046dc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046de:	2280      	movs	r2, #128	; 0x80
 80046e0:	0352      	lsls	r2, r2, #13
 80046e2:	4294      	cmp	r4, r2
 80046e4:	d105      	bne.n	80046f2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046e6:	684a      	ldr	r2, [r1, #4]
 80046e8:	4c0e      	ldr	r4, [pc, #56]	; (8004724 <UART_AdvFeatureConfig+0xc8>)
 80046ea:	4022      	ands	r2, r4
 80046ec:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80046ee:	4322      	orrs	r2, r4
 80046f0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046f2:	061b      	lsls	r3, r3, #24
 80046f4:	d506      	bpl.n	8004704 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046f6:	6802      	ldr	r2, [r0, #0]
 80046f8:	490b      	ldr	r1, [pc, #44]	; (8004728 <UART_AdvFeatureConfig+0xcc>)
 80046fa:	6853      	ldr	r3, [r2, #4]
 80046fc:	400b      	ands	r3, r1
 80046fe:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004700:	430b      	orrs	r3, r1
 8004702:	6053      	str	r3, [r2, #4]
}
 8004704:	bd30      	pop	{r4, r5, pc}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	fffdffff 	.word	0xfffdffff
 800470c:	fffeffff 	.word	0xfffeffff
 8004710:	fffbffff 	.word	0xfffbffff
 8004714:	ffff7fff 	.word	0xffff7fff
 8004718:	ffffefff 	.word	0xffffefff
 800471c:	ffffdfff 	.word	0xffffdfff
 8004720:	ffefffff 	.word	0xffefffff
 8004724:	ff9fffff 	.word	0xff9fffff
 8004728:	fff7ffff 	.word	0xfff7ffff

0800472c <UART_WaitOnFlagUntilTimeout>:
{
 800472c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800472e:	0004      	movs	r4, r0
 8004730:	000d      	movs	r5, r1
 8004732:	0017      	movs	r7, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004734:	2608      	movs	r6, #8
{
 8004736:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004738:	6822      	ldr	r2, [r4, #0]
 800473a:	69d3      	ldr	r3, [r2, #28]
 800473c:	402b      	ands	r3, r5
 800473e:	1b5b      	subs	r3, r3, r5
 8004740:	4259      	negs	r1, r3
 8004742:	414b      	adcs	r3, r1
 8004744:	42bb      	cmp	r3, r7
 8004746:	d001      	beq.n	800474c <UART_WaitOnFlagUntilTimeout+0x20>
  return HAL_OK;
 8004748:	2000      	movs	r0, #0
 800474a:	e021      	b.n	8004790 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 800474c:	9b08      	ldr	r3, [sp, #32]
 800474e:	3301      	adds	r3, #1
 8004750:	d0f3      	beq.n	800473a <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7fe f86d 	bl	8002830 <HAL_GetTick>
 8004756:	9b00      	ldr	r3, [sp, #0]
 8004758:	1ac0      	subs	r0, r0, r3
 800475a:	9b08      	ldr	r3, [sp, #32]
 800475c:	4298      	cmp	r0, r3
 800475e:	d828      	bhi.n	80047b2 <UART_WaitOnFlagUntilTimeout+0x86>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d026      	beq.n	80047b2 <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004764:	2104      	movs	r1, #4
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	420a      	tst	r2, r1
 800476c:	d0e4      	beq.n	8004738 <UART_WaitOnFlagUntilTimeout+0xc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800476e:	69da      	ldr	r2, [r3, #28]
 8004770:	0011      	movs	r1, r2
 8004772:	4031      	ands	r1, r6
 8004774:	9101      	str	r1, [sp, #4]
 8004776:	4232      	tst	r2, r6
 8004778:	d00b      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x66>
           UART_EndRxTransfer(huart);
 800477a:	0020      	movs	r0, r4
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800477c:	621e      	str	r6, [r3, #32]
           UART_EndRxTransfer(huart);
 800477e:	f7ff fe33 	bl	80043e8 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004782:	0023      	movs	r3, r4
 8004784:	3308      	adds	r3, #8
 8004786:	67de      	str	r6, [r3, #124]	; 0x7c
           __HAL_UNLOCK(huart);
 8004788:	2300      	movs	r3, #0
           return HAL_ERROR;
 800478a:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 800478c:	3478      	adds	r4, #120	; 0x78
 800478e:	7023      	strb	r3, [r4, #0]
}
 8004790:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004792:	2280      	movs	r2, #128	; 0x80
 8004794:	69d9      	ldr	r1, [r3, #28]
 8004796:	0112      	lsls	r2, r2, #4
 8004798:	4211      	tst	r1, r2
 800479a:	d0cd      	beq.n	8004738 <UART_WaitOnFlagUntilTimeout+0xc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800479c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800479e:	0020      	movs	r0, r4
 80047a0:	f7ff fe22 	bl	80043e8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047a4:	0023      	movs	r3, r4
 80047a6:	2220      	movs	r2, #32
 80047a8:	3308      	adds	r3, #8
 80047aa:	67da      	str	r2, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80047ac:	9b01      	ldr	r3, [sp, #4]
 80047ae:	3478      	adds	r4, #120	; 0x78
 80047b0:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80047b2:	2003      	movs	r0, #3
 80047b4:	e7ec      	b.n	8004790 <UART_WaitOnFlagUntilTimeout+0x64>

080047b6 <HAL_UART_Transmit>:
{
 80047b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047b8:	b085      	sub	sp, #20
 80047ba:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 80047bc:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 80047be:	0004      	movs	r4, r0
 80047c0:	000d      	movs	r5, r1
 80047c2:	0016      	movs	r6, r2
    return HAL_BUSY;
 80047c4:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80047c6:	2b20      	cmp	r3, #32
 80047c8:	d139      	bne.n	800483e <HAL_UART_Transmit+0x88>
      return  HAL_ERROR;
 80047ca:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80047cc:	2900      	cmp	r1, #0
 80047ce:	d036      	beq.n	800483e <HAL_UART_Transmit+0x88>
 80047d0:	2a00      	cmp	r2, #0
 80047d2:	d034      	beq.n	800483e <HAL_UART_Transmit+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	68a2      	ldr	r2, [r4, #8]
 80047d8:	015b      	lsls	r3, r3, #5
 80047da:	429a      	cmp	r2, r3
 80047dc:	d104      	bne.n	80047e8 <HAL_UART_Transmit+0x32>
 80047de:	6923      	ldr	r3, [r4, #16]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 80047e4:	4201      	tst	r1, r0
 80047e6:	d12a      	bne.n	800483e <HAL_UART_Transmit+0x88>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e8:	0023      	movs	r3, r4
 80047ea:	2200      	movs	r2, #0
 80047ec:	3308      	adds	r3, #8
 80047ee:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047f0:	2321      	movs	r3, #33	; 0x21
 80047f2:	67e3      	str	r3, [r4, #124]	; 0x7c
    tickstart = HAL_GetTick();
 80047f4:	f7fe f81c 	bl	8002830 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80047f8:	0023      	movs	r3, r4
 80047fa:	3350      	adds	r3, #80	; 0x50
 80047fc:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80047fe:	3302      	adds	r3, #2
 8004800:	801e      	strh	r6, [r3, #0]
 8004802:	9302      	str	r3, [sp, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004804:	2380      	movs	r3, #128	; 0x80
 8004806:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004808:	0007      	movs	r7, r0
      pdata16bits = NULL;
 800480a:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800480c:	015b      	lsls	r3, r3, #5
 800480e:	429a      	cmp	r2, r3
 8004810:	d104      	bne.n	800481c <HAL_UART_Transmit+0x66>
 8004812:	6923      	ldr	r3, [r4, #16]
 8004814:	42b3      	cmp	r3, r6
 8004816:	d101      	bne.n	800481c <HAL_UART_Transmit+0x66>
 8004818:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 800481a:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800481c:	0023      	movs	r3, r4
 800481e:	3352      	adds	r3, #82	; 0x52
 8004820:	881b      	ldrh	r3, [r3, #0]
 8004822:	b29a      	uxth	r2, r3
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10c      	bne.n	8004842 <HAL_UART_Transmit+0x8c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004828:	9b03      	ldr	r3, [sp, #12]
 800482a:	2140      	movs	r1, #64	; 0x40
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	0020      	movs	r0, r4
 8004830:	003b      	movs	r3, r7
 8004832:	f7ff ff7b 	bl	800472c <UART_WaitOnFlagUntilTimeout>
 8004836:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 8004838:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800483a:	2800      	cmp	r0, #0
 800483c:	d10d      	bne.n	800485a <HAL_UART_Transmit+0xa4>
}
 800483e:	b005      	add	sp, #20
 8004840:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	2180      	movs	r1, #128	; 0x80
 800484a:	003b      	movs	r3, r7
 800484c:	0020      	movs	r0, r4
 800484e:	f7ff ff6d 	bl	800472c <UART_WaitOnFlagUntilTimeout>
 8004852:	2800      	cmp	r0, #0
 8004854:	d003      	beq.n	800485e <HAL_UART_Transmit+0xa8>
        huart->gState = HAL_UART_STATE_READY;
 8004856:	2320      	movs	r3, #32
 8004858:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 800485a:	2003      	movs	r0, #3
 800485c:	e7ef      	b.n	800483e <HAL_UART_Transmit+0x88>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800485e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8004860:	2d00      	cmp	r5, #0
 8004862:	d10b      	bne.n	800487c <HAL_UART_Transmit+0xc6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004864:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8004866:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004868:	05db      	lsls	r3, r3, #23
 800486a:	0ddb      	lsrs	r3, r3, #23
 800486c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800486e:	9b02      	ldr	r3, [sp, #8]
 8004870:	9a02      	ldr	r2, [sp, #8]
 8004872:	881b      	ldrh	r3, [r3, #0]
 8004874:	3b01      	subs	r3, #1
 8004876:	b29b      	uxth	r3, r3
 8004878:	8013      	strh	r3, [r2, #0]
 800487a:	e7cf      	b.n	800481c <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800487c:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800487e:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004880:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 8004882:	e7f4      	b.n	800486e <HAL_UART_Transmit+0xb8>

08004884 <HAL_UART_Receive>:
{
 8004884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004886:	0016      	movs	r6, r2
 8004888:	b087      	sub	sp, #28
  if (huart->RxState == HAL_UART_STATE_READY)
 800488a:	1d02      	adds	r2, r0, #4
{
 800488c:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 800488e:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
{
 8004890:	0004      	movs	r4, r0
 8004892:	000d      	movs	r5, r1
    return HAL_BUSY;
 8004894:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8004896:	2b20      	cmp	r3, #32
 8004898:	d160      	bne.n	800495c <HAL_UART_Receive+0xd8>
      return  HAL_ERROR;
 800489a:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800489c:	2900      	cmp	r1, #0
 800489e:	d05d      	beq.n	800495c <HAL_UART_Receive+0xd8>
 80048a0:	2e00      	cmp	r6, #0
 80048a2:	d05b      	beq.n	800495c <HAL_UART_Receive+0xd8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048a4:	2380      	movs	r3, #128	; 0x80
 80048a6:	68a1      	ldr	r1, [r4, #8]
 80048a8:	015b      	lsls	r3, r3, #5
 80048aa:	4299      	cmp	r1, r3
 80048ac:	d104      	bne.n	80048b8 <HAL_UART_Receive+0x34>
 80048ae:	6923      	ldr	r3, [r4, #16]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <HAL_UART_Receive+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 80048b4:	4205      	tst	r5, r0
 80048b6:	d151      	bne.n	800495c <HAL_UART_Receive+0xd8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b8:	0023      	movs	r3, r4
 80048ba:	2700      	movs	r7, #0
 80048bc:	3308      	adds	r3, #8
 80048be:	67df      	str	r7, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048c0:	2322      	movs	r3, #34	; 0x22
 80048c2:	67d3      	str	r3, [r2, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c4:	6627      	str	r7, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 80048c6:	f7fd ffb3 	bl	8002830 <HAL_GetTick>
    huart->RxXferSize  = Size;
 80048ca:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 80048cc:	2180      	movs	r1, #128	; 0x80
    huart->RxXferSize  = Size;
 80048ce:	3358      	adds	r3, #88	; 0x58
    UART_MASK_COMPUTATION(huart);
 80048d0:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize  = Size;
 80048d2:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 80048d4:	3302      	adds	r3, #2
 80048d6:	9303      	str	r3, [sp, #12]
 80048d8:	801e      	strh	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80048da:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 80048dc:	0149      	lsls	r1, r1, #5
 80048de:	3302      	adds	r3, #2
 80048e0:	428a      	cmp	r2, r1
 80048e2:	d11b      	bne.n	800491c <HAL_UART_Receive+0x98>
 80048e4:	6921      	ldr	r1, [r4, #16]
 80048e6:	42b9      	cmp	r1, r7
 80048e8:	d116      	bne.n	8004918 <HAL_UART_Receive+0x94>
 80048ea:	4926      	ldr	r1, [pc, #152]	; (8004984 <HAL_UART_Receive+0x100>)
 80048ec:	8019      	strh	r1, [r3, #0]
    uhMask = huart->Mask;
 80048ee:	881f      	ldrh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048f0:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 80048f2:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048f4:	015b      	lsls	r3, r3, #5
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d104      	bne.n	8004904 <HAL_UART_Receive+0x80>
 80048fa:	6923      	ldr	r3, [r4, #16]
 80048fc:	42b3      	cmp	r3, r6
 80048fe:	d101      	bne.n	8004904 <HAL_UART_Receive+0x80>
 8004900:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004902:	001d      	movs	r5, r3
    while (huart->RxXferCount > 0U)
 8004904:	0023      	movs	r3, r4
 8004906:	335a      	adds	r3, #90	; 0x5a
 8004908:	881b      	ldrh	r3, [r3, #0]
 800490a:	b298      	uxth	r0, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	d117      	bne.n	8004940 <HAL_UART_Receive+0xbc>
    huart->RxState = HAL_UART_STATE_READY;
 8004910:	3404      	adds	r4, #4
 8004912:	3320      	adds	r3, #32
 8004914:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8004916:	e021      	b.n	800495c <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 8004918:	21ff      	movs	r1, #255	; 0xff
 800491a:	e7e7      	b.n	80048ec <HAL_UART_Receive+0x68>
 800491c:	2a00      	cmp	r2, #0
 800491e:	d104      	bne.n	800492a <HAL_UART_Receive+0xa6>
 8004920:	6921      	ldr	r1, [r4, #16]
 8004922:	2900      	cmp	r1, #0
 8004924:	d0f8      	beq.n	8004918 <HAL_UART_Receive+0x94>
 8004926:	217f      	movs	r1, #127	; 0x7f
 8004928:	e7e0      	b.n	80048ec <HAL_UART_Receive+0x68>
 800492a:	2180      	movs	r1, #128	; 0x80
 800492c:	0549      	lsls	r1, r1, #21
 800492e:	428a      	cmp	r2, r1
 8004930:	d104      	bne.n	800493c <HAL_UART_Receive+0xb8>
 8004932:	6921      	ldr	r1, [r4, #16]
 8004934:	2900      	cmp	r1, #0
 8004936:	d0f6      	beq.n	8004926 <HAL_UART_Receive+0xa2>
 8004938:	213f      	movs	r1, #63	; 0x3f
 800493a:	e7d7      	b.n	80048ec <HAL_UART_Receive+0x68>
 800493c:	801f      	strh	r7, [r3, #0]
 800493e:	e7d6      	b.n	80048ee <HAL_UART_Receive+0x6a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004940:	9b05      	ldr	r3, [sp, #20]
 8004942:	2200      	movs	r2, #0
 8004944:	9300      	str	r3, [sp, #0]
 8004946:	2120      	movs	r1, #32
 8004948:	0020      	movs	r0, r4
 800494a:	9b04      	ldr	r3, [sp, #16]
 800494c:	f7ff feee 	bl	800472c <UART_WaitOnFlagUntilTimeout>
 8004950:	2800      	cmp	r0, #0
 8004952:	d005      	beq.n	8004960 <HAL_UART_Receive+0xdc>
        huart->RxState = HAL_UART_STATE_READY;
 8004954:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8004956:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8004958:	3404      	adds	r4, #4
 800495a:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800495c:	b007      	add	sp, #28
 800495e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004960:	6823      	ldr	r3, [r4, #0]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 8004966:	2d00      	cmp	r5, #0
 8004968:	d108      	bne.n	800497c <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800496a:	8033      	strh	r3, [r6, #0]
        pdata16bits++;
 800496c:	3602      	adds	r6, #2
      huart->RxXferCount--;
 800496e:	9b03      	ldr	r3, [sp, #12]
 8004970:	9a03      	ldr	r2, [sp, #12]
 8004972:	881b      	ldrh	r3, [r3, #0]
 8004974:	3b01      	subs	r3, #1
 8004976:	b29b      	uxth	r3, r3
 8004978:	8013      	strh	r3, [r2, #0]
 800497a:	e7c3      	b.n	8004904 <HAL_UART_Receive+0x80>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800497c:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800497e:	3501      	adds	r5, #1
 8004980:	e7f5      	b.n	800496e <HAL_UART_Receive+0xea>
 8004982:	46c0      	nop			; (mov r8, r8)
 8004984:	000001ff 	.word	0x000001ff

08004988 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004988:	0003      	movs	r3, r0
{
 800498a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800498c:	2500      	movs	r5, #0
{
 800498e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004990:	3308      	adds	r3, #8
 8004992:	67dd      	str	r5, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8004994:	f7fd ff4c 	bl	8002830 <HAL_GetTick>
 8004998:	0026      	movs	r6, r4
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800499a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800499c:	0007      	movs	r7, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3678      	adds	r6, #120	; 0x78
 80049a2:	071b      	lsls	r3, r3, #28
 80049a4:	d51b      	bpl.n	80049de <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049a6:	2180      	movs	r1, #128	; 0x80
 80049a8:	4b26      	ldr	r3, [pc, #152]	; (8004a44 <UART_CheckIdleState+0xbc>)
 80049aa:	002a      	movs	r2, r5
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	0389      	lsls	r1, r1, #14
 80049b0:	0003      	movs	r3, r0
 80049b2:	0020      	movs	r0, r4
 80049b4:	f7ff feba 	bl	800472c <UART_WaitOnFlagUntilTimeout>
 80049b8:	42a8      	cmp	r0, r5
 80049ba:	d010      	beq.n	80049de <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049bc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c0:	2301      	movs	r3, #1
 80049c2:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049c6:	2080      	movs	r0, #128	; 0x80
 80049c8:	6822      	ldr	r2, [r4, #0]
 80049ca:	6813      	ldr	r3, [r2, #0]
 80049cc:	4383      	bics	r3, r0
 80049ce:	6013      	str	r3, [r2, #0]
 80049d0:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80049d4:	2320      	movs	r3, #32
 80049d6:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 80049d8:	7035      	strb	r5, [r6, #0]
      return HAL_TIMEOUT;
 80049da:	2003      	movs	r0, #3
}
 80049dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049de:	0025      	movs	r5, r4
 80049e0:	cd08      	ldmia	r5!, {r3}
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	075b      	lsls	r3, r3, #29
 80049e6:	d525      	bpl.n	8004a34 <UART_CheckIdleState+0xac>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049e8:	2180      	movs	r1, #128	; 0x80
 80049ea:	4b16      	ldr	r3, [pc, #88]	; (8004a44 <UART_CheckIdleState+0xbc>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	0020      	movs	r0, r4
 80049f2:	003b      	movs	r3, r7
 80049f4:	03c9      	lsls	r1, r1, #15
 80049f6:	f7ff fe99 	bl	800472c <UART_WaitOnFlagUntilTimeout>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d01a      	beq.n	8004a34 <UART_CheckIdleState+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049fe:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a02:	2201      	movs	r2, #1
 8004a04:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a08:	6821      	ldr	r1, [r4, #0]
 8004a0a:	4f0f      	ldr	r7, [pc, #60]	; (8004a48 <UART_CheckIdleState+0xc0>)
 8004a0c:	680b      	ldr	r3, [r1, #0]
 8004a0e:	403b      	ands	r3, r7
 8004a10:	600b      	str	r3, [r1, #0]
 8004a12:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a16:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a1a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a1e:	6821      	ldr	r1, [r4, #0]
 8004a20:	688b      	ldr	r3, [r1, #8]
 8004a22:	4393      	bics	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
 8004a26:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004a2a:	2320      	movs	r3, #32
 8004a2c:	67eb      	str	r3, [r5, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8004a2e:	2300      	movs	r3, #0
 8004a30:	7033      	strb	r3, [r6, #0]
 8004a32:	e7d2      	b.n	80049da <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a34:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004a36:	2320      	movs	r3, #32
 8004a38:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a3a:	67eb      	str	r3, [r5, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a3c:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a3e:	6660      	str	r0, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8004a40:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 8004a42:	e7cb      	b.n	80049dc <UART_CheckIdleState+0x54>
 8004a44:	01ffffff 	.word	0x01ffffff
 8004a48:	fffffedf 	.word	0xfffffedf

08004a4c <HAL_UART_Init>:
{
 8004a4c:	b510      	push	{r4, lr}
 8004a4e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8004a52:	2001      	movs	r0, #1
}
 8004a54:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004a56:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d104      	bne.n	8004a66 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8004a5c:	0002      	movs	r2, r0
 8004a5e:	3278      	adds	r2, #120	; 0x78
 8004a60:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8004a62:	f7fd fdf1 	bl	8002648 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004a66:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004a68:	2101      	movs	r1, #1
 8004a6a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004a6c:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8004a6e:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a70:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004a72:	438b      	bics	r3, r1
 8004a74:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a76:	f7ff fce5 	bl	8004444 <UART_SetConfig>
 8004a7a:	2801      	cmp	r0, #1
 8004a7c:	d0e9      	beq.n	8004a52 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d002      	beq.n	8004a8a <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8004a84:	0020      	movs	r0, r4
 8004a86:	f7ff fde9 	bl	800465c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a8a:	6823      	ldr	r3, [r4, #0]
 8004a8c:	4907      	ldr	r1, [pc, #28]	; (8004aac <HAL_UART_Init+0x60>)
 8004a8e:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004a90:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a92:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a94:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	438a      	bics	r2, r1
 8004a9c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	6819      	ldr	r1, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004aa6:	f7ff ff6f 	bl	8004988 <UART_CheckIdleState>
 8004aaa:	e7d3      	b.n	8004a54 <HAL_UART_Init+0x8>
 8004aac:	ffffb7ff 	.word	0xffffb7ff

08004ab0 <__errno>:
 8004ab0:	4b01      	ldr	r3, [pc, #4]	; (8004ab8 <__errno+0x8>)
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	4770      	bx	lr
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	2000003c 	.word	0x2000003c

08004abc <__libc_init_array>:
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	2600      	movs	r6, #0
 8004ac0:	4d0c      	ldr	r5, [pc, #48]	; (8004af4 <__libc_init_array+0x38>)
 8004ac2:	4c0d      	ldr	r4, [pc, #52]	; (8004af8 <__libc_init_array+0x3c>)
 8004ac4:	1b64      	subs	r4, r4, r5
 8004ac6:	10a4      	asrs	r4, r4, #2
 8004ac8:	42a6      	cmp	r6, r4
 8004aca:	d109      	bne.n	8004ae0 <__libc_init_array+0x24>
 8004acc:	2600      	movs	r6, #0
 8004ace:	f000 fc8b 	bl	80053e8 <_init>
 8004ad2:	4d0a      	ldr	r5, [pc, #40]	; (8004afc <__libc_init_array+0x40>)
 8004ad4:	4c0a      	ldr	r4, [pc, #40]	; (8004b00 <__libc_init_array+0x44>)
 8004ad6:	1b64      	subs	r4, r4, r5
 8004ad8:	10a4      	asrs	r4, r4, #2
 8004ada:	42a6      	cmp	r6, r4
 8004adc:	d105      	bne.n	8004aea <__libc_init_array+0x2e>
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
 8004ae0:	00b3      	lsls	r3, r6, #2
 8004ae2:	58eb      	ldr	r3, [r5, r3]
 8004ae4:	4798      	blx	r3
 8004ae6:	3601      	adds	r6, #1
 8004ae8:	e7ee      	b.n	8004ac8 <__libc_init_array+0xc>
 8004aea:	00b3      	lsls	r3, r6, #2
 8004aec:	58eb      	ldr	r3, [r5, r3]
 8004aee:	4798      	blx	r3
 8004af0:	3601      	adds	r6, #1
 8004af2:	e7f2      	b.n	8004ada <__libc_init_array+0x1e>
 8004af4:	080056b0 	.word	0x080056b0
 8004af8:	080056b0 	.word	0x080056b0
 8004afc:	080056b0 	.word	0x080056b0
 8004b00:	080056b4 	.word	0x080056b4

08004b04 <memcpy>:
 8004b04:	2300      	movs	r3, #0
 8004b06:	b510      	push	{r4, lr}
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d100      	bne.n	8004b0e <memcpy+0xa>
 8004b0c:	bd10      	pop	{r4, pc}
 8004b0e:	5ccc      	ldrb	r4, [r1, r3]
 8004b10:	54c4      	strb	r4, [r0, r3]
 8004b12:	3301      	adds	r3, #1
 8004b14:	e7f8      	b.n	8004b08 <memcpy+0x4>

08004b16 <memset>:
 8004b16:	0003      	movs	r3, r0
 8004b18:	1882      	adds	r2, r0, r2
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d100      	bne.n	8004b20 <memset+0xa>
 8004b1e:	4770      	bx	lr
 8004b20:	7019      	strb	r1, [r3, #0]
 8004b22:	3301      	adds	r3, #1
 8004b24:	e7f9      	b.n	8004b1a <memset+0x4>
	...

08004b28 <siprintf>:
 8004b28:	b40e      	push	{r1, r2, r3}
 8004b2a:	b500      	push	{lr}
 8004b2c:	490b      	ldr	r1, [pc, #44]	; (8004b5c <siprintf+0x34>)
 8004b2e:	b09c      	sub	sp, #112	; 0x70
 8004b30:	ab1d      	add	r3, sp, #116	; 0x74
 8004b32:	9002      	str	r0, [sp, #8]
 8004b34:	9006      	str	r0, [sp, #24]
 8004b36:	9107      	str	r1, [sp, #28]
 8004b38:	9104      	str	r1, [sp, #16]
 8004b3a:	4809      	ldr	r0, [pc, #36]	; (8004b60 <siprintf+0x38>)
 8004b3c:	4909      	ldr	r1, [pc, #36]	; (8004b64 <siprintf+0x3c>)
 8004b3e:	cb04      	ldmia	r3!, {r2}
 8004b40:	9105      	str	r1, [sp, #20]
 8004b42:	6800      	ldr	r0, [r0, #0]
 8004b44:	a902      	add	r1, sp, #8
 8004b46:	9301      	str	r3, [sp, #4]
 8004b48:	f000 f870 	bl	8004c2c <_svfiprintf_r>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	9a02      	ldr	r2, [sp, #8]
 8004b50:	7013      	strb	r3, [r2, #0]
 8004b52:	b01c      	add	sp, #112	; 0x70
 8004b54:	bc08      	pop	{r3}
 8004b56:	b003      	add	sp, #12
 8004b58:	4718      	bx	r3
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	7fffffff 	.word	0x7fffffff
 8004b60:	2000003c 	.word	0x2000003c
 8004b64:	ffff0208 	.word	0xffff0208

08004b68 <__ssputs_r>:
 8004b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b6a:	688e      	ldr	r6, [r1, #8]
 8004b6c:	b085      	sub	sp, #20
 8004b6e:	0007      	movs	r7, r0
 8004b70:	000c      	movs	r4, r1
 8004b72:	9203      	str	r2, [sp, #12]
 8004b74:	9301      	str	r3, [sp, #4]
 8004b76:	429e      	cmp	r6, r3
 8004b78:	d83c      	bhi.n	8004bf4 <__ssputs_r+0x8c>
 8004b7a:	2390      	movs	r3, #144	; 0x90
 8004b7c:	898a      	ldrh	r2, [r1, #12]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	421a      	tst	r2, r3
 8004b82:	d034      	beq.n	8004bee <__ssputs_r+0x86>
 8004b84:	6909      	ldr	r1, [r1, #16]
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	6960      	ldr	r0, [r4, #20]
 8004b8a:	1a5b      	subs	r3, r3, r1
 8004b8c:	9302      	str	r3, [sp, #8]
 8004b8e:	2303      	movs	r3, #3
 8004b90:	4343      	muls	r3, r0
 8004b92:	0fdd      	lsrs	r5, r3, #31
 8004b94:	18ed      	adds	r5, r5, r3
 8004b96:	9b01      	ldr	r3, [sp, #4]
 8004b98:	9802      	ldr	r0, [sp, #8]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	181b      	adds	r3, r3, r0
 8004b9e:	106d      	asrs	r5, r5, #1
 8004ba0:	42ab      	cmp	r3, r5
 8004ba2:	d900      	bls.n	8004ba6 <__ssputs_r+0x3e>
 8004ba4:	001d      	movs	r5, r3
 8004ba6:	0553      	lsls	r3, r2, #21
 8004ba8:	d532      	bpl.n	8004c10 <__ssputs_r+0xa8>
 8004baa:	0029      	movs	r1, r5
 8004bac:	0038      	movs	r0, r7
 8004bae:	f000 fb49 	bl	8005244 <_malloc_r>
 8004bb2:	1e06      	subs	r6, r0, #0
 8004bb4:	d109      	bne.n	8004bca <__ssputs_r+0x62>
 8004bb6:	230c      	movs	r3, #12
 8004bb8:	603b      	str	r3, [r7, #0]
 8004bba:	2340      	movs	r3, #64	; 0x40
 8004bbc:	2001      	movs	r0, #1
 8004bbe:	89a2      	ldrh	r2, [r4, #12]
 8004bc0:	4240      	negs	r0, r0
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	81a3      	strh	r3, [r4, #12]
 8004bc6:	b005      	add	sp, #20
 8004bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bca:	9a02      	ldr	r2, [sp, #8]
 8004bcc:	6921      	ldr	r1, [r4, #16]
 8004bce:	f7ff ff99 	bl	8004b04 <memcpy>
 8004bd2:	89a3      	ldrh	r3, [r4, #12]
 8004bd4:	4a14      	ldr	r2, [pc, #80]	; (8004c28 <__ssputs_r+0xc0>)
 8004bd6:	401a      	ands	r2, r3
 8004bd8:	2380      	movs	r3, #128	; 0x80
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	81a3      	strh	r3, [r4, #12]
 8004bde:	9b02      	ldr	r3, [sp, #8]
 8004be0:	6126      	str	r6, [r4, #16]
 8004be2:	18f6      	adds	r6, r6, r3
 8004be4:	6026      	str	r6, [r4, #0]
 8004be6:	6165      	str	r5, [r4, #20]
 8004be8:	9e01      	ldr	r6, [sp, #4]
 8004bea:	1aed      	subs	r5, r5, r3
 8004bec:	60a5      	str	r5, [r4, #8]
 8004bee:	9b01      	ldr	r3, [sp, #4]
 8004bf0:	429e      	cmp	r6, r3
 8004bf2:	d900      	bls.n	8004bf6 <__ssputs_r+0x8e>
 8004bf4:	9e01      	ldr	r6, [sp, #4]
 8004bf6:	0032      	movs	r2, r6
 8004bf8:	9903      	ldr	r1, [sp, #12]
 8004bfa:	6820      	ldr	r0, [r4, #0]
 8004bfc:	f000 faa3 	bl	8005146 <memmove>
 8004c00:	68a3      	ldr	r3, [r4, #8]
 8004c02:	2000      	movs	r0, #0
 8004c04:	1b9b      	subs	r3, r3, r6
 8004c06:	60a3      	str	r3, [r4, #8]
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	199e      	adds	r6, r3, r6
 8004c0c:	6026      	str	r6, [r4, #0]
 8004c0e:	e7da      	b.n	8004bc6 <__ssputs_r+0x5e>
 8004c10:	002a      	movs	r2, r5
 8004c12:	0038      	movs	r0, r7
 8004c14:	f000 fb8c 	bl	8005330 <_realloc_r>
 8004c18:	1e06      	subs	r6, r0, #0
 8004c1a:	d1e0      	bne.n	8004bde <__ssputs_r+0x76>
 8004c1c:	0038      	movs	r0, r7
 8004c1e:	6921      	ldr	r1, [r4, #16]
 8004c20:	f000 faa4 	bl	800516c <_free_r>
 8004c24:	e7c7      	b.n	8004bb6 <__ssputs_r+0x4e>
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	fffffb7f 	.word	0xfffffb7f

08004c2c <_svfiprintf_r>:
 8004c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c2e:	b0a1      	sub	sp, #132	; 0x84
 8004c30:	9003      	str	r0, [sp, #12]
 8004c32:	001d      	movs	r5, r3
 8004c34:	898b      	ldrh	r3, [r1, #12]
 8004c36:	000f      	movs	r7, r1
 8004c38:	0016      	movs	r6, r2
 8004c3a:	061b      	lsls	r3, r3, #24
 8004c3c:	d511      	bpl.n	8004c62 <_svfiprintf_r+0x36>
 8004c3e:	690b      	ldr	r3, [r1, #16]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10e      	bne.n	8004c62 <_svfiprintf_r+0x36>
 8004c44:	2140      	movs	r1, #64	; 0x40
 8004c46:	f000 fafd 	bl	8005244 <_malloc_r>
 8004c4a:	6038      	str	r0, [r7, #0]
 8004c4c:	6138      	str	r0, [r7, #16]
 8004c4e:	2800      	cmp	r0, #0
 8004c50:	d105      	bne.n	8004c5e <_svfiprintf_r+0x32>
 8004c52:	230c      	movs	r3, #12
 8004c54:	9a03      	ldr	r2, [sp, #12]
 8004c56:	3801      	subs	r0, #1
 8004c58:	6013      	str	r3, [r2, #0]
 8004c5a:	b021      	add	sp, #132	; 0x84
 8004c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c5e:	2340      	movs	r3, #64	; 0x40
 8004c60:	617b      	str	r3, [r7, #20]
 8004c62:	2300      	movs	r3, #0
 8004c64:	ac08      	add	r4, sp, #32
 8004c66:	6163      	str	r3, [r4, #20]
 8004c68:	3320      	adds	r3, #32
 8004c6a:	7663      	strb	r3, [r4, #25]
 8004c6c:	3310      	adds	r3, #16
 8004c6e:	76a3      	strb	r3, [r4, #26]
 8004c70:	9507      	str	r5, [sp, #28]
 8004c72:	0035      	movs	r5, r6
 8004c74:	782b      	ldrb	r3, [r5, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <_svfiprintf_r+0x52>
 8004c7a:	2b25      	cmp	r3, #37	; 0x25
 8004c7c:	d147      	bne.n	8004d0e <_svfiprintf_r+0xe2>
 8004c7e:	1bab      	subs	r3, r5, r6
 8004c80:	9305      	str	r3, [sp, #20]
 8004c82:	42b5      	cmp	r5, r6
 8004c84:	d00c      	beq.n	8004ca0 <_svfiprintf_r+0x74>
 8004c86:	0032      	movs	r2, r6
 8004c88:	0039      	movs	r1, r7
 8004c8a:	9803      	ldr	r0, [sp, #12]
 8004c8c:	f7ff ff6c 	bl	8004b68 <__ssputs_r>
 8004c90:	1c43      	adds	r3, r0, #1
 8004c92:	d100      	bne.n	8004c96 <_svfiprintf_r+0x6a>
 8004c94:	e0ae      	b.n	8004df4 <_svfiprintf_r+0x1c8>
 8004c96:	6962      	ldr	r2, [r4, #20]
 8004c98:	9b05      	ldr	r3, [sp, #20]
 8004c9a:	4694      	mov	ip, r2
 8004c9c:	4463      	add	r3, ip
 8004c9e:	6163      	str	r3, [r4, #20]
 8004ca0:	782b      	ldrb	r3, [r5, #0]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d100      	bne.n	8004ca8 <_svfiprintf_r+0x7c>
 8004ca6:	e0a5      	b.n	8004df4 <_svfiprintf_r+0x1c8>
 8004ca8:	2201      	movs	r2, #1
 8004caa:	2300      	movs	r3, #0
 8004cac:	4252      	negs	r2, r2
 8004cae:	6062      	str	r2, [r4, #4]
 8004cb0:	a904      	add	r1, sp, #16
 8004cb2:	3254      	adds	r2, #84	; 0x54
 8004cb4:	1852      	adds	r2, r2, r1
 8004cb6:	1c6e      	adds	r6, r5, #1
 8004cb8:	6023      	str	r3, [r4, #0]
 8004cba:	60e3      	str	r3, [r4, #12]
 8004cbc:	60a3      	str	r3, [r4, #8]
 8004cbe:	7013      	strb	r3, [r2, #0]
 8004cc0:	65a3      	str	r3, [r4, #88]	; 0x58
 8004cc2:	2205      	movs	r2, #5
 8004cc4:	7831      	ldrb	r1, [r6, #0]
 8004cc6:	4854      	ldr	r0, [pc, #336]	; (8004e18 <_svfiprintf_r+0x1ec>)
 8004cc8:	f000 fa32 	bl	8005130 <memchr>
 8004ccc:	1c75      	adds	r5, r6, #1
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d11f      	bne.n	8004d12 <_svfiprintf_r+0xe6>
 8004cd2:	6822      	ldr	r2, [r4, #0]
 8004cd4:	06d3      	lsls	r3, r2, #27
 8004cd6:	d504      	bpl.n	8004ce2 <_svfiprintf_r+0xb6>
 8004cd8:	2353      	movs	r3, #83	; 0x53
 8004cda:	a904      	add	r1, sp, #16
 8004cdc:	185b      	adds	r3, r3, r1
 8004cde:	2120      	movs	r1, #32
 8004ce0:	7019      	strb	r1, [r3, #0]
 8004ce2:	0713      	lsls	r3, r2, #28
 8004ce4:	d504      	bpl.n	8004cf0 <_svfiprintf_r+0xc4>
 8004ce6:	2353      	movs	r3, #83	; 0x53
 8004ce8:	a904      	add	r1, sp, #16
 8004cea:	185b      	adds	r3, r3, r1
 8004cec:	212b      	movs	r1, #43	; 0x2b
 8004cee:	7019      	strb	r1, [r3, #0]
 8004cf0:	7833      	ldrb	r3, [r6, #0]
 8004cf2:	2b2a      	cmp	r3, #42	; 0x2a
 8004cf4:	d016      	beq.n	8004d24 <_svfiprintf_r+0xf8>
 8004cf6:	0035      	movs	r5, r6
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	200a      	movs	r0, #10
 8004cfc:	68e3      	ldr	r3, [r4, #12]
 8004cfe:	782a      	ldrb	r2, [r5, #0]
 8004d00:	1c6e      	adds	r6, r5, #1
 8004d02:	3a30      	subs	r2, #48	; 0x30
 8004d04:	2a09      	cmp	r2, #9
 8004d06:	d94e      	bls.n	8004da6 <_svfiprintf_r+0x17a>
 8004d08:	2900      	cmp	r1, #0
 8004d0a:	d111      	bne.n	8004d30 <_svfiprintf_r+0x104>
 8004d0c:	e017      	b.n	8004d3e <_svfiprintf_r+0x112>
 8004d0e:	3501      	adds	r5, #1
 8004d10:	e7b0      	b.n	8004c74 <_svfiprintf_r+0x48>
 8004d12:	4b41      	ldr	r3, [pc, #260]	; (8004e18 <_svfiprintf_r+0x1ec>)
 8004d14:	6822      	ldr	r2, [r4, #0]
 8004d16:	1ac0      	subs	r0, r0, r3
 8004d18:	2301      	movs	r3, #1
 8004d1a:	4083      	lsls	r3, r0
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	002e      	movs	r6, r5
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	e7ce      	b.n	8004cc2 <_svfiprintf_r+0x96>
 8004d24:	9b07      	ldr	r3, [sp, #28]
 8004d26:	1d19      	adds	r1, r3, #4
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	9107      	str	r1, [sp, #28]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	db01      	blt.n	8004d34 <_svfiprintf_r+0x108>
 8004d30:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d32:	e004      	b.n	8004d3e <_svfiprintf_r+0x112>
 8004d34:	425b      	negs	r3, r3
 8004d36:	60e3      	str	r3, [r4, #12]
 8004d38:	2302      	movs	r3, #2
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	6023      	str	r3, [r4, #0]
 8004d3e:	782b      	ldrb	r3, [r5, #0]
 8004d40:	2b2e      	cmp	r3, #46	; 0x2e
 8004d42:	d10a      	bne.n	8004d5a <_svfiprintf_r+0x12e>
 8004d44:	786b      	ldrb	r3, [r5, #1]
 8004d46:	2b2a      	cmp	r3, #42	; 0x2a
 8004d48:	d135      	bne.n	8004db6 <_svfiprintf_r+0x18a>
 8004d4a:	9b07      	ldr	r3, [sp, #28]
 8004d4c:	3502      	adds	r5, #2
 8004d4e:	1d1a      	adds	r2, r3, #4
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	9207      	str	r2, [sp, #28]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	db2b      	blt.n	8004db0 <_svfiprintf_r+0x184>
 8004d58:	9309      	str	r3, [sp, #36]	; 0x24
 8004d5a:	4e30      	ldr	r6, [pc, #192]	; (8004e1c <_svfiprintf_r+0x1f0>)
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	0030      	movs	r0, r6
 8004d60:	7829      	ldrb	r1, [r5, #0]
 8004d62:	f000 f9e5 	bl	8005130 <memchr>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	d006      	beq.n	8004d78 <_svfiprintf_r+0x14c>
 8004d6a:	2340      	movs	r3, #64	; 0x40
 8004d6c:	1b80      	subs	r0, r0, r6
 8004d6e:	4083      	lsls	r3, r0
 8004d70:	6822      	ldr	r2, [r4, #0]
 8004d72:	3501      	adds	r5, #1
 8004d74:	4313      	orrs	r3, r2
 8004d76:	6023      	str	r3, [r4, #0]
 8004d78:	7829      	ldrb	r1, [r5, #0]
 8004d7a:	2206      	movs	r2, #6
 8004d7c:	4828      	ldr	r0, [pc, #160]	; (8004e20 <_svfiprintf_r+0x1f4>)
 8004d7e:	1c6e      	adds	r6, r5, #1
 8004d80:	7621      	strb	r1, [r4, #24]
 8004d82:	f000 f9d5 	bl	8005130 <memchr>
 8004d86:	2800      	cmp	r0, #0
 8004d88:	d03c      	beq.n	8004e04 <_svfiprintf_r+0x1d8>
 8004d8a:	4b26      	ldr	r3, [pc, #152]	; (8004e24 <_svfiprintf_r+0x1f8>)
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d125      	bne.n	8004ddc <_svfiprintf_r+0x1b0>
 8004d90:	2207      	movs	r2, #7
 8004d92:	9b07      	ldr	r3, [sp, #28]
 8004d94:	3307      	adds	r3, #7
 8004d96:	4393      	bics	r3, r2
 8004d98:	3308      	adds	r3, #8
 8004d9a:	9307      	str	r3, [sp, #28]
 8004d9c:	6963      	ldr	r3, [r4, #20]
 8004d9e:	9a04      	ldr	r2, [sp, #16]
 8004da0:	189b      	adds	r3, r3, r2
 8004da2:	6163      	str	r3, [r4, #20]
 8004da4:	e765      	b.n	8004c72 <_svfiprintf_r+0x46>
 8004da6:	4343      	muls	r3, r0
 8004da8:	0035      	movs	r5, r6
 8004daa:	2101      	movs	r1, #1
 8004dac:	189b      	adds	r3, r3, r2
 8004dae:	e7a6      	b.n	8004cfe <_svfiprintf_r+0xd2>
 8004db0:	2301      	movs	r3, #1
 8004db2:	425b      	negs	r3, r3
 8004db4:	e7d0      	b.n	8004d58 <_svfiprintf_r+0x12c>
 8004db6:	2300      	movs	r3, #0
 8004db8:	200a      	movs	r0, #10
 8004dba:	001a      	movs	r2, r3
 8004dbc:	3501      	adds	r5, #1
 8004dbe:	6063      	str	r3, [r4, #4]
 8004dc0:	7829      	ldrb	r1, [r5, #0]
 8004dc2:	1c6e      	adds	r6, r5, #1
 8004dc4:	3930      	subs	r1, #48	; 0x30
 8004dc6:	2909      	cmp	r1, #9
 8004dc8:	d903      	bls.n	8004dd2 <_svfiprintf_r+0x1a6>
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0c5      	beq.n	8004d5a <_svfiprintf_r+0x12e>
 8004dce:	9209      	str	r2, [sp, #36]	; 0x24
 8004dd0:	e7c3      	b.n	8004d5a <_svfiprintf_r+0x12e>
 8004dd2:	4342      	muls	r2, r0
 8004dd4:	0035      	movs	r5, r6
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	1852      	adds	r2, r2, r1
 8004dda:	e7f1      	b.n	8004dc0 <_svfiprintf_r+0x194>
 8004ddc:	ab07      	add	r3, sp, #28
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	003a      	movs	r2, r7
 8004de2:	0021      	movs	r1, r4
 8004de4:	4b10      	ldr	r3, [pc, #64]	; (8004e28 <_svfiprintf_r+0x1fc>)
 8004de6:	9803      	ldr	r0, [sp, #12]
 8004de8:	e000      	b.n	8004dec <_svfiprintf_r+0x1c0>
 8004dea:	bf00      	nop
 8004dec:	9004      	str	r0, [sp, #16]
 8004dee:	9b04      	ldr	r3, [sp, #16]
 8004df0:	3301      	adds	r3, #1
 8004df2:	d1d3      	bne.n	8004d9c <_svfiprintf_r+0x170>
 8004df4:	89bb      	ldrh	r3, [r7, #12]
 8004df6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004df8:	065b      	lsls	r3, r3, #25
 8004dfa:	d400      	bmi.n	8004dfe <_svfiprintf_r+0x1d2>
 8004dfc:	e72d      	b.n	8004c5a <_svfiprintf_r+0x2e>
 8004dfe:	2001      	movs	r0, #1
 8004e00:	4240      	negs	r0, r0
 8004e02:	e72a      	b.n	8004c5a <_svfiprintf_r+0x2e>
 8004e04:	ab07      	add	r3, sp, #28
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	003a      	movs	r2, r7
 8004e0a:	0021      	movs	r1, r4
 8004e0c:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <_svfiprintf_r+0x1fc>)
 8004e0e:	9803      	ldr	r0, [sp, #12]
 8004e10:	f000 f87c 	bl	8004f0c <_printf_i>
 8004e14:	e7ea      	b.n	8004dec <_svfiprintf_r+0x1c0>
 8004e16:	46c0      	nop			; (mov r8, r8)
 8004e18:	08005674 	.word	0x08005674
 8004e1c:	0800567a 	.word	0x0800567a
 8004e20:	0800567e 	.word	0x0800567e
 8004e24:	00000000 	.word	0x00000000
 8004e28:	08004b69 	.word	0x08004b69

08004e2c <_printf_common>:
 8004e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e2e:	0015      	movs	r5, r2
 8004e30:	9301      	str	r3, [sp, #4]
 8004e32:	688a      	ldr	r2, [r1, #8]
 8004e34:	690b      	ldr	r3, [r1, #16]
 8004e36:	000c      	movs	r4, r1
 8004e38:	9000      	str	r0, [sp, #0]
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	da00      	bge.n	8004e40 <_printf_common+0x14>
 8004e3e:	0013      	movs	r3, r2
 8004e40:	0022      	movs	r2, r4
 8004e42:	602b      	str	r3, [r5, #0]
 8004e44:	3243      	adds	r2, #67	; 0x43
 8004e46:	7812      	ldrb	r2, [r2, #0]
 8004e48:	2a00      	cmp	r2, #0
 8004e4a:	d001      	beq.n	8004e50 <_printf_common+0x24>
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	602b      	str	r3, [r5, #0]
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	069b      	lsls	r3, r3, #26
 8004e54:	d502      	bpl.n	8004e5c <_printf_common+0x30>
 8004e56:	682b      	ldr	r3, [r5, #0]
 8004e58:	3302      	adds	r3, #2
 8004e5a:	602b      	str	r3, [r5, #0]
 8004e5c:	6822      	ldr	r2, [r4, #0]
 8004e5e:	2306      	movs	r3, #6
 8004e60:	0017      	movs	r7, r2
 8004e62:	401f      	ands	r7, r3
 8004e64:	421a      	tst	r2, r3
 8004e66:	d027      	beq.n	8004eb8 <_printf_common+0x8c>
 8004e68:	0023      	movs	r3, r4
 8004e6a:	3343      	adds	r3, #67	; 0x43
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	1e5a      	subs	r2, r3, #1
 8004e70:	4193      	sbcs	r3, r2
 8004e72:	6822      	ldr	r2, [r4, #0]
 8004e74:	0692      	lsls	r2, r2, #26
 8004e76:	d430      	bmi.n	8004eda <_printf_common+0xae>
 8004e78:	0022      	movs	r2, r4
 8004e7a:	9901      	ldr	r1, [sp, #4]
 8004e7c:	9800      	ldr	r0, [sp, #0]
 8004e7e:	9e08      	ldr	r6, [sp, #32]
 8004e80:	3243      	adds	r2, #67	; 0x43
 8004e82:	47b0      	blx	r6
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	d025      	beq.n	8004ed4 <_printf_common+0xa8>
 8004e88:	2306      	movs	r3, #6
 8004e8a:	6820      	ldr	r0, [r4, #0]
 8004e8c:	682a      	ldr	r2, [r5, #0]
 8004e8e:	68e1      	ldr	r1, [r4, #12]
 8004e90:	2500      	movs	r5, #0
 8004e92:	4003      	ands	r3, r0
 8004e94:	2b04      	cmp	r3, #4
 8004e96:	d103      	bne.n	8004ea0 <_printf_common+0x74>
 8004e98:	1a8d      	subs	r5, r1, r2
 8004e9a:	43eb      	mvns	r3, r5
 8004e9c:	17db      	asrs	r3, r3, #31
 8004e9e:	401d      	ands	r5, r3
 8004ea0:	68a3      	ldr	r3, [r4, #8]
 8004ea2:	6922      	ldr	r2, [r4, #16]
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	dd01      	ble.n	8004eac <_printf_common+0x80>
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	18ed      	adds	r5, r5, r3
 8004eac:	2700      	movs	r7, #0
 8004eae:	42bd      	cmp	r5, r7
 8004eb0:	d120      	bne.n	8004ef4 <_printf_common+0xc8>
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	e010      	b.n	8004ed8 <_printf_common+0xac>
 8004eb6:	3701      	adds	r7, #1
 8004eb8:	68e3      	ldr	r3, [r4, #12]
 8004eba:	682a      	ldr	r2, [r5, #0]
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	42bb      	cmp	r3, r7
 8004ec0:	ddd2      	ble.n	8004e68 <_printf_common+0x3c>
 8004ec2:	0022      	movs	r2, r4
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	9901      	ldr	r1, [sp, #4]
 8004ec8:	9800      	ldr	r0, [sp, #0]
 8004eca:	9e08      	ldr	r6, [sp, #32]
 8004ecc:	3219      	adds	r2, #25
 8004ece:	47b0      	blx	r6
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d1f0      	bne.n	8004eb6 <_printf_common+0x8a>
 8004ed4:	2001      	movs	r0, #1
 8004ed6:	4240      	negs	r0, r0
 8004ed8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004eda:	2030      	movs	r0, #48	; 0x30
 8004edc:	18e1      	adds	r1, r4, r3
 8004ede:	3143      	adds	r1, #67	; 0x43
 8004ee0:	7008      	strb	r0, [r1, #0]
 8004ee2:	0021      	movs	r1, r4
 8004ee4:	1c5a      	adds	r2, r3, #1
 8004ee6:	3145      	adds	r1, #69	; 0x45
 8004ee8:	7809      	ldrb	r1, [r1, #0]
 8004eea:	18a2      	adds	r2, r4, r2
 8004eec:	3243      	adds	r2, #67	; 0x43
 8004eee:	3302      	adds	r3, #2
 8004ef0:	7011      	strb	r1, [r2, #0]
 8004ef2:	e7c1      	b.n	8004e78 <_printf_common+0x4c>
 8004ef4:	0022      	movs	r2, r4
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	9901      	ldr	r1, [sp, #4]
 8004efa:	9800      	ldr	r0, [sp, #0]
 8004efc:	9e08      	ldr	r6, [sp, #32]
 8004efe:	321a      	adds	r2, #26
 8004f00:	47b0      	blx	r6
 8004f02:	1c43      	adds	r3, r0, #1
 8004f04:	d0e6      	beq.n	8004ed4 <_printf_common+0xa8>
 8004f06:	3701      	adds	r7, #1
 8004f08:	e7d1      	b.n	8004eae <_printf_common+0x82>
	...

08004f0c <_printf_i>:
 8004f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f0e:	b08b      	sub	sp, #44	; 0x2c
 8004f10:	9206      	str	r2, [sp, #24]
 8004f12:	000a      	movs	r2, r1
 8004f14:	3243      	adds	r2, #67	; 0x43
 8004f16:	9307      	str	r3, [sp, #28]
 8004f18:	9005      	str	r0, [sp, #20]
 8004f1a:	9204      	str	r2, [sp, #16]
 8004f1c:	7e0a      	ldrb	r2, [r1, #24]
 8004f1e:	000c      	movs	r4, r1
 8004f20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f22:	2a78      	cmp	r2, #120	; 0x78
 8004f24:	d807      	bhi.n	8004f36 <_printf_i+0x2a>
 8004f26:	2a62      	cmp	r2, #98	; 0x62
 8004f28:	d809      	bhi.n	8004f3e <_printf_i+0x32>
 8004f2a:	2a00      	cmp	r2, #0
 8004f2c:	d100      	bne.n	8004f30 <_printf_i+0x24>
 8004f2e:	e0c1      	b.n	80050b4 <_printf_i+0x1a8>
 8004f30:	2a58      	cmp	r2, #88	; 0x58
 8004f32:	d100      	bne.n	8004f36 <_printf_i+0x2a>
 8004f34:	e08c      	b.n	8005050 <_printf_i+0x144>
 8004f36:	0026      	movs	r6, r4
 8004f38:	3642      	adds	r6, #66	; 0x42
 8004f3a:	7032      	strb	r2, [r6, #0]
 8004f3c:	e022      	b.n	8004f84 <_printf_i+0x78>
 8004f3e:	0010      	movs	r0, r2
 8004f40:	3863      	subs	r0, #99	; 0x63
 8004f42:	2815      	cmp	r0, #21
 8004f44:	d8f7      	bhi.n	8004f36 <_printf_i+0x2a>
 8004f46:	f7fb f8f1 	bl	800012c <__gnu_thumb1_case_shi>
 8004f4a:	0016      	.short	0x0016
 8004f4c:	fff6001f 	.word	0xfff6001f
 8004f50:	fff6fff6 	.word	0xfff6fff6
 8004f54:	001ffff6 	.word	0x001ffff6
 8004f58:	fff6fff6 	.word	0xfff6fff6
 8004f5c:	fff6fff6 	.word	0xfff6fff6
 8004f60:	003600a8 	.word	0x003600a8
 8004f64:	fff6009a 	.word	0xfff6009a
 8004f68:	00b9fff6 	.word	0x00b9fff6
 8004f6c:	0036fff6 	.word	0x0036fff6
 8004f70:	fff6fff6 	.word	0xfff6fff6
 8004f74:	009e      	.short	0x009e
 8004f76:	0026      	movs	r6, r4
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	3642      	adds	r6, #66	; 0x42
 8004f7c:	1d11      	adds	r1, r2, #4
 8004f7e:	6019      	str	r1, [r3, #0]
 8004f80:	6813      	ldr	r3, [r2, #0]
 8004f82:	7033      	strb	r3, [r6, #0]
 8004f84:	2301      	movs	r3, #1
 8004f86:	e0a7      	b.n	80050d8 <_printf_i+0x1cc>
 8004f88:	6808      	ldr	r0, [r1, #0]
 8004f8a:	6819      	ldr	r1, [r3, #0]
 8004f8c:	1d0a      	adds	r2, r1, #4
 8004f8e:	0605      	lsls	r5, r0, #24
 8004f90:	d50b      	bpl.n	8004faa <_printf_i+0x9e>
 8004f92:	680d      	ldr	r5, [r1, #0]
 8004f94:	601a      	str	r2, [r3, #0]
 8004f96:	2d00      	cmp	r5, #0
 8004f98:	da03      	bge.n	8004fa2 <_printf_i+0x96>
 8004f9a:	232d      	movs	r3, #45	; 0x2d
 8004f9c:	9a04      	ldr	r2, [sp, #16]
 8004f9e:	426d      	negs	r5, r5
 8004fa0:	7013      	strb	r3, [r2, #0]
 8004fa2:	4b61      	ldr	r3, [pc, #388]	; (8005128 <_printf_i+0x21c>)
 8004fa4:	270a      	movs	r7, #10
 8004fa6:	9303      	str	r3, [sp, #12]
 8004fa8:	e01b      	b.n	8004fe2 <_printf_i+0xd6>
 8004faa:	680d      	ldr	r5, [r1, #0]
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	0641      	lsls	r1, r0, #25
 8004fb0:	d5f1      	bpl.n	8004f96 <_printf_i+0x8a>
 8004fb2:	b22d      	sxth	r5, r5
 8004fb4:	e7ef      	b.n	8004f96 <_printf_i+0x8a>
 8004fb6:	680d      	ldr	r5, [r1, #0]
 8004fb8:	6819      	ldr	r1, [r3, #0]
 8004fba:	1d08      	adds	r0, r1, #4
 8004fbc:	6018      	str	r0, [r3, #0]
 8004fbe:	062e      	lsls	r6, r5, #24
 8004fc0:	d501      	bpl.n	8004fc6 <_printf_i+0xba>
 8004fc2:	680d      	ldr	r5, [r1, #0]
 8004fc4:	e003      	b.n	8004fce <_printf_i+0xc2>
 8004fc6:	066d      	lsls	r5, r5, #25
 8004fc8:	d5fb      	bpl.n	8004fc2 <_printf_i+0xb6>
 8004fca:	680d      	ldr	r5, [r1, #0]
 8004fcc:	b2ad      	uxth	r5, r5
 8004fce:	4b56      	ldr	r3, [pc, #344]	; (8005128 <_printf_i+0x21c>)
 8004fd0:	2708      	movs	r7, #8
 8004fd2:	9303      	str	r3, [sp, #12]
 8004fd4:	2a6f      	cmp	r2, #111	; 0x6f
 8004fd6:	d000      	beq.n	8004fda <_printf_i+0xce>
 8004fd8:	3702      	adds	r7, #2
 8004fda:	0023      	movs	r3, r4
 8004fdc:	2200      	movs	r2, #0
 8004fde:	3343      	adds	r3, #67	; 0x43
 8004fe0:	701a      	strb	r2, [r3, #0]
 8004fe2:	6863      	ldr	r3, [r4, #4]
 8004fe4:	60a3      	str	r3, [r4, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	db03      	blt.n	8004ff2 <_printf_i+0xe6>
 8004fea:	2204      	movs	r2, #4
 8004fec:	6821      	ldr	r1, [r4, #0]
 8004fee:	4391      	bics	r1, r2
 8004ff0:	6021      	str	r1, [r4, #0]
 8004ff2:	2d00      	cmp	r5, #0
 8004ff4:	d102      	bne.n	8004ffc <_printf_i+0xf0>
 8004ff6:	9e04      	ldr	r6, [sp, #16]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00c      	beq.n	8005016 <_printf_i+0x10a>
 8004ffc:	9e04      	ldr	r6, [sp, #16]
 8004ffe:	0028      	movs	r0, r5
 8005000:	0039      	movs	r1, r7
 8005002:	f7fb f923 	bl	800024c <__aeabi_uidivmod>
 8005006:	9b03      	ldr	r3, [sp, #12]
 8005008:	3e01      	subs	r6, #1
 800500a:	5c5b      	ldrb	r3, [r3, r1]
 800500c:	7033      	strb	r3, [r6, #0]
 800500e:	002b      	movs	r3, r5
 8005010:	0005      	movs	r5, r0
 8005012:	429f      	cmp	r7, r3
 8005014:	d9f3      	bls.n	8004ffe <_printf_i+0xf2>
 8005016:	2f08      	cmp	r7, #8
 8005018:	d109      	bne.n	800502e <_printf_i+0x122>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	07db      	lsls	r3, r3, #31
 800501e:	d506      	bpl.n	800502e <_printf_i+0x122>
 8005020:	6863      	ldr	r3, [r4, #4]
 8005022:	6922      	ldr	r2, [r4, #16]
 8005024:	4293      	cmp	r3, r2
 8005026:	dc02      	bgt.n	800502e <_printf_i+0x122>
 8005028:	2330      	movs	r3, #48	; 0x30
 800502a:	3e01      	subs	r6, #1
 800502c:	7033      	strb	r3, [r6, #0]
 800502e:	9b04      	ldr	r3, [sp, #16]
 8005030:	1b9b      	subs	r3, r3, r6
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	9b07      	ldr	r3, [sp, #28]
 8005036:	0021      	movs	r1, r4
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	9805      	ldr	r0, [sp, #20]
 800503c:	9b06      	ldr	r3, [sp, #24]
 800503e:	aa09      	add	r2, sp, #36	; 0x24
 8005040:	f7ff fef4 	bl	8004e2c <_printf_common>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d14c      	bne.n	80050e2 <_printf_i+0x1d6>
 8005048:	2001      	movs	r0, #1
 800504a:	4240      	negs	r0, r0
 800504c:	b00b      	add	sp, #44	; 0x2c
 800504e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005050:	3145      	adds	r1, #69	; 0x45
 8005052:	700a      	strb	r2, [r1, #0]
 8005054:	4a34      	ldr	r2, [pc, #208]	; (8005128 <_printf_i+0x21c>)
 8005056:	9203      	str	r2, [sp, #12]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	6821      	ldr	r1, [r4, #0]
 800505c:	ca20      	ldmia	r2!, {r5}
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	0608      	lsls	r0, r1, #24
 8005062:	d516      	bpl.n	8005092 <_printf_i+0x186>
 8005064:	07cb      	lsls	r3, r1, #31
 8005066:	d502      	bpl.n	800506e <_printf_i+0x162>
 8005068:	2320      	movs	r3, #32
 800506a:	4319      	orrs	r1, r3
 800506c:	6021      	str	r1, [r4, #0]
 800506e:	2710      	movs	r7, #16
 8005070:	2d00      	cmp	r5, #0
 8005072:	d1b2      	bne.n	8004fda <_printf_i+0xce>
 8005074:	2320      	movs	r3, #32
 8005076:	6822      	ldr	r2, [r4, #0]
 8005078:	439a      	bics	r2, r3
 800507a:	6022      	str	r2, [r4, #0]
 800507c:	e7ad      	b.n	8004fda <_printf_i+0xce>
 800507e:	2220      	movs	r2, #32
 8005080:	6809      	ldr	r1, [r1, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	6022      	str	r2, [r4, #0]
 8005086:	0022      	movs	r2, r4
 8005088:	2178      	movs	r1, #120	; 0x78
 800508a:	3245      	adds	r2, #69	; 0x45
 800508c:	7011      	strb	r1, [r2, #0]
 800508e:	4a27      	ldr	r2, [pc, #156]	; (800512c <_printf_i+0x220>)
 8005090:	e7e1      	b.n	8005056 <_printf_i+0x14a>
 8005092:	0648      	lsls	r0, r1, #25
 8005094:	d5e6      	bpl.n	8005064 <_printf_i+0x158>
 8005096:	b2ad      	uxth	r5, r5
 8005098:	e7e4      	b.n	8005064 <_printf_i+0x158>
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	680d      	ldr	r5, [r1, #0]
 800509e:	1d10      	adds	r0, r2, #4
 80050a0:	6949      	ldr	r1, [r1, #20]
 80050a2:	6018      	str	r0, [r3, #0]
 80050a4:	6813      	ldr	r3, [r2, #0]
 80050a6:	062e      	lsls	r6, r5, #24
 80050a8:	d501      	bpl.n	80050ae <_printf_i+0x1a2>
 80050aa:	6019      	str	r1, [r3, #0]
 80050ac:	e002      	b.n	80050b4 <_printf_i+0x1a8>
 80050ae:	066d      	lsls	r5, r5, #25
 80050b0:	d5fb      	bpl.n	80050aa <_printf_i+0x19e>
 80050b2:	8019      	strh	r1, [r3, #0]
 80050b4:	2300      	movs	r3, #0
 80050b6:	9e04      	ldr	r6, [sp, #16]
 80050b8:	6123      	str	r3, [r4, #16]
 80050ba:	e7bb      	b.n	8005034 <_printf_i+0x128>
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	1d11      	adds	r1, r2, #4
 80050c0:	6019      	str	r1, [r3, #0]
 80050c2:	6816      	ldr	r6, [r2, #0]
 80050c4:	2100      	movs	r1, #0
 80050c6:	0030      	movs	r0, r6
 80050c8:	6862      	ldr	r2, [r4, #4]
 80050ca:	f000 f831 	bl	8005130 <memchr>
 80050ce:	2800      	cmp	r0, #0
 80050d0:	d001      	beq.n	80050d6 <_printf_i+0x1ca>
 80050d2:	1b80      	subs	r0, r0, r6
 80050d4:	6060      	str	r0, [r4, #4]
 80050d6:	6863      	ldr	r3, [r4, #4]
 80050d8:	6123      	str	r3, [r4, #16]
 80050da:	2300      	movs	r3, #0
 80050dc:	9a04      	ldr	r2, [sp, #16]
 80050de:	7013      	strb	r3, [r2, #0]
 80050e0:	e7a8      	b.n	8005034 <_printf_i+0x128>
 80050e2:	6923      	ldr	r3, [r4, #16]
 80050e4:	0032      	movs	r2, r6
 80050e6:	9906      	ldr	r1, [sp, #24]
 80050e8:	9805      	ldr	r0, [sp, #20]
 80050ea:	9d07      	ldr	r5, [sp, #28]
 80050ec:	47a8      	blx	r5
 80050ee:	1c43      	adds	r3, r0, #1
 80050f0:	d0aa      	beq.n	8005048 <_printf_i+0x13c>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	079b      	lsls	r3, r3, #30
 80050f6:	d415      	bmi.n	8005124 <_printf_i+0x218>
 80050f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050fa:	68e0      	ldr	r0, [r4, #12]
 80050fc:	4298      	cmp	r0, r3
 80050fe:	daa5      	bge.n	800504c <_printf_i+0x140>
 8005100:	0018      	movs	r0, r3
 8005102:	e7a3      	b.n	800504c <_printf_i+0x140>
 8005104:	0022      	movs	r2, r4
 8005106:	2301      	movs	r3, #1
 8005108:	9906      	ldr	r1, [sp, #24]
 800510a:	9805      	ldr	r0, [sp, #20]
 800510c:	9e07      	ldr	r6, [sp, #28]
 800510e:	3219      	adds	r2, #25
 8005110:	47b0      	blx	r6
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	d098      	beq.n	8005048 <_printf_i+0x13c>
 8005116:	3501      	adds	r5, #1
 8005118:	68e3      	ldr	r3, [r4, #12]
 800511a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800511c:	1a9b      	subs	r3, r3, r2
 800511e:	42ab      	cmp	r3, r5
 8005120:	dcf0      	bgt.n	8005104 <_printf_i+0x1f8>
 8005122:	e7e9      	b.n	80050f8 <_printf_i+0x1ec>
 8005124:	2500      	movs	r5, #0
 8005126:	e7f7      	b.n	8005118 <_printf_i+0x20c>
 8005128:	08005685 	.word	0x08005685
 800512c:	08005696 	.word	0x08005696

08005130 <memchr>:
 8005130:	b2c9      	uxtb	r1, r1
 8005132:	1882      	adds	r2, r0, r2
 8005134:	4290      	cmp	r0, r2
 8005136:	d101      	bne.n	800513c <memchr+0xc>
 8005138:	2000      	movs	r0, #0
 800513a:	4770      	bx	lr
 800513c:	7803      	ldrb	r3, [r0, #0]
 800513e:	428b      	cmp	r3, r1
 8005140:	d0fb      	beq.n	800513a <memchr+0xa>
 8005142:	3001      	adds	r0, #1
 8005144:	e7f6      	b.n	8005134 <memchr+0x4>

08005146 <memmove>:
 8005146:	b510      	push	{r4, lr}
 8005148:	4288      	cmp	r0, r1
 800514a:	d902      	bls.n	8005152 <memmove+0xc>
 800514c:	188b      	adds	r3, r1, r2
 800514e:	4298      	cmp	r0, r3
 8005150:	d303      	bcc.n	800515a <memmove+0x14>
 8005152:	2300      	movs	r3, #0
 8005154:	e007      	b.n	8005166 <memmove+0x20>
 8005156:	5c8b      	ldrb	r3, [r1, r2]
 8005158:	5483      	strb	r3, [r0, r2]
 800515a:	3a01      	subs	r2, #1
 800515c:	d2fb      	bcs.n	8005156 <memmove+0x10>
 800515e:	bd10      	pop	{r4, pc}
 8005160:	5ccc      	ldrb	r4, [r1, r3]
 8005162:	54c4      	strb	r4, [r0, r3]
 8005164:	3301      	adds	r3, #1
 8005166:	429a      	cmp	r2, r3
 8005168:	d1fa      	bne.n	8005160 <memmove+0x1a>
 800516a:	e7f8      	b.n	800515e <memmove+0x18>

0800516c <_free_r>:
 800516c:	b570      	push	{r4, r5, r6, lr}
 800516e:	0005      	movs	r5, r0
 8005170:	2900      	cmp	r1, #0
 8005172:	d010      	beq.n	8005196 <_free_r+0x2a>
 8005174:	1f0c      	subs	r4, r1, #4
 8005176:	6823      	ldr	r3, [r4, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	da00      	bge.n	800517e <_free_r+0x12>
 800517c:	18e4      	adds	r4, r4, r3
 800517e:	0028      	movs	r0, r5
 8005180:	f000 f918 	bl	80053b4 <__malloc_lock>
 8005184:	4a1d      	ldr	r2, [pc, #116]	; (80051fc <_free_r+0x90>)
 8005186:	6813      	ldr	r3, [r2, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d105      	bne.n	8005198 <_free_r+0x2c>
 800518c:	6063      	str	r3, [r4, #4]
 800518e:	6014      	str	r4, [r2, #0]
 8005190:	0028      	movs	r0, r5
 8005192:	f000 f917 	bl	80053c4 <__malloc_unlock>
 8005196:	bd70      	pop	{r4, r5, r6, pc}
 8005198:	42a3      	cmp	r3, r4
 800519a:	d908      	bls.n	80051ae <_free_r+0x42>
 800519c:	6821      	ldr	r1, [r4, #0]
 800519e:	1860      	adds	r0, r4, r1
 80051a0:	4283      	cmp	r3, r0
 80051a2:	d1f3      	bne.n	800518c <_free_r+0x20>
 80051a4:	6818      	ldr	r0, [r3, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	1841      	adds	r1, r0, r1
 80051aa:	6021      	str	r1, [r4, #0]
 80051ac:	e7ee      	b.n	800518c <_free_r+0x20>
 80051ae:	001a      	movs	r2, r3
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <_free_r+0x4e>
 80051b6:	42a3      	cmp	r3, r4
 80051b8:	d9f9      	bls.n	80051ae <_free_r+0x42>
 80051ba:	6811      	ldr	r1, [r2, #0]
 80051bc:	1850      	adds	r0, r2, r1
 80051be:	42a0      	cmp	r0, r4
 80051c0:	d10b      	bne.n	80051da <_free_r+0x6e>
 80051c2:	6820      	ldr	r0, [r4, #0]
 80051c4:	1809      	adds	r1, r1, r0
 80051c6:	1850      	adds	r0, r2, r1
 80051c8:	6011      	str	r1, [r2, #0]
 80051ca:	4283      	cmp	r3, r0
 80051cc:	d1e0      	bne.n	8005190 <_free_r+0x24>
 80051ce:	6818      	ldr	r0, [r3, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	1841      	adds	r1, r0, r1
 80051d4:	6011      	str	r1, [r2, #0]
 80051d6:	6053      	str	r3, [r2, #4]
 80051d8:	e7da      	b.n	8005190 <_free_r+0x24>
 80051da:	42a0      	cmp	r0, r4
 80051dc:	d902      	bls.n	80051e4 <_free_r+0x78>
 80051de:	230c      	movs	r3, #12
 80051e0:	602b      	str	r3, [r5, #0]
 80051e2:	e7d5      	b.n	8005190 <_free_r+0x24>
 80051e4:	6821      	ldr	r1, [r4, #0]
 80051e6:	1860      	adds	r0, r4, r1
 80051e8:	4283      	cmp	r3, r0
 80051ea:	d103      	bne.n	80051f4 <_free_r+0x88>
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	1841      	adds	r1, r0, r1
 80051f2:	6021      	str	r1, [r4, #0]
 80051f4:	6063      	str	r3, [r4, #4]
 80051f6:	6054      	str	r4, [r2, #4]
 80051f8:	e7ca      	b.n	8005190 <_free_r+0x24>
 80051fa:	46c0      	nop			; (mov r8, r8)
 80051fc:	200002e8 	.word	0x200002e8

08005200 <sbrk_aligned>:
 8005200:	b570      	push	{r4, r5, r6, lr}
 8005202:	4e0f      	ldr	r6, [pc, #60]	; (8005240 <sbrk_aligned+0x40>)
 8005204:	000d      	movs	r5, r1
 8005206:	6831      	ldr	r1, [r6, #0]
 8005208:	0004      	movs	r4, r0
 800520a:	2900      	cmp	r1, #0
 800520c:	d102      	bne.n	8005214 <sbrk_aligned+0x14>
 800520e:	f000 f8bf 	bl	8005390 <_sbrk_r>
 8005212:	6030      	str	r0, [r6, #0]
 8005214:	0029      	movs	r1, r5
 8005216:	0020      	movs	r0, r4
 8005218:	f000 f8ba 	bl	8005390 <_sbrk_r>
 800521c:	1c43      	adds	r3, r0, #1
 800521e:	d00a      	beq.n	8005236 <sbrk_aligned+0x36>
 8005220:	2303      	movs	r3, #3
 8005222:	1cc5      	adds	r5, r0, #3
 8005224:	439d      	bics	r5, r3
 8005226:	42a8      	cmp	r0, r5
 8005228:	d007      	beq.n	800523a <sbrk_aligned+0x3a>
 800522a:	1a29      	subs	r1, r5, r0
 800522c:	0020      	movs	r0, r4
 800522e:	f000 f8af 	bl	8005390 <_sbrk_r>
 8005232:	1c43      	adds	r3, r0, #1
 8005234:	d101      	bne.n	800523a <sbrk_aligned+0x3a>
 8005236:	2501      	movs	r5, #1
 8005238:	426d      	negs	r5, r5
 800523a:	0028      	movs	r0, r5
 800523c:	bd70      	pop	{r4, r5, r6, pc}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	200002ec 	.word	0x200002ec

08005244 <_malloc_r>:
 8005244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005246:	2203      	movs	r2, #3
 8005248:	1ccb      	adds	r3, r1, #3
 800524a:	4393      	bics	r3, r2
 800524c:	3308      	adds	r3, #8
 800524e:	0006      	movs	r6, r0
 8005250:	001f      	movs	r7, r3
 8005252:	2b0c      	cmp	r3, #12
 8005254:	d232      	bcs.n	80052bc <_malloc_r+0x78>
 8005256:	270c      	movs	r7, #12
 8005258:	42b9      	cmp	r1, r7
 800525a:	d831      	bhi.n	80052c0 <_malloc_r+0x7c>
 800525c:	0030      	movs	r0, r6
 800525e:	f000 f8a9 	bl	80053b4 <__malloc_lock>
 8005262:	4d32      	ldr	r5, [pc, #200]	; (800532c <_malloc_r+0xe8>)
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	001c      	movs	r4, r3
 8005268:	2c00      	cmp	r4, #0
 800526a:	d12e      	bne.n	80052ca <_malloc_r+0x86>
 800526c:	0039      	movs	r1, r7
 800526e:	0030      	movs	r0, r6
 8005270:	f7ff ffc6 	bl	8005200 <sbrk_aligned>
 8005274:	0004      	movs	r4, r0
 8005276:	1c43      	adds	r3, r0, #1
 8005278:	d11e      	bne.n	80052b8 <_malloc_r+0x74>
 800527a:	682c      	ldr	r4, [r5, #0]
 800527c:	0025      	movs	r5, r4
 800527e:	2d00      	cmp	r5, #0
 8005280:	d14a      	bne.n	8005318 <_malloc_r+0xd4>
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	0029      	movs	r1, r5
 8005286:	18e3      	adds	r3, r4, r3
 8005288:	0030      	movs	r0, r6
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	f000 f880 	bl	8005390 <_sbrk_r>
 8005290:	9b01      	ldr	r3, [sp, #4]
 8005292:	4283      	cmp	r3, r0
 8005294:	d143      	bne.n	800531e <_malloc_r+0xda>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	3703      	adds	r7, #3
 800529a:	1aff      	subs	r7, r7, r3
 800529c:	2303      	movs	r3, #3
 800529e:	439f      	bics	r7, r3
 80052a0:	3708      	adds	r7, #8
 80052a2:	2f0c      	cmp	r7, #12
 80052a4:	d200      	bcs.n	80052a8 <_malloc_r+0x64>
 80052a6:	270c      	movs	r7, #12
 80052a8:	0039      	movs	r1, r7
 80052aa:	0030      	movs	r0, r6
 80052ac:	f7ff ffa8 	bl	8005200 <sbrk_aligned>
 80052b0:	1c43      	adds	r3, r0, #1
 80052b2:	d034      	beq.n	800531e <_malloc_r+0xda>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	19df      	adds	r7, r3, r7
 80052b8:	6027      	str	r7, [r4, #0]
 80052ba:	e013      	b.n	80052e4 <_malloc_r+0xa0>
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dacb      	bge.n	8005258 <_malloc_r+0x14>
 80052c0:	230c      	movs	r3, #12
 80052c2:	2500      	movs	r5, #0
 80052c4:	6033      	str	r3, [r6, #0]
 80052c6:	0028      	movs	r0, r5
 80052c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	1bd1      	subs	r1, r2, r7
 80052ce:	d420      	bmi.n	8005312 <_malloc_r+0xce>
 80052d0:	290b      	cmp	r1, #11
 80052d2:	d917      	bls.n	8005304 <_malloc_r+0xc0>
 80052d4:	19e2      	adds	r2, r4, r7
 80052d6:	6027      	str	r7, [r4, #0]
 80052d8:	42a3      	cmp	r3, r4
 80052da:	d111      	bne.n	8005300 <_malloc_r+0xbc>
 80052dc:	602a      	str	r2, [r5, #0]
 80052de:	6863      	ldr	r3, [r4, #4]
 80052e0:	6011      	str	r1, [r2, #0]
 80052e2:	6053      	str	r3, [r2, #4]
 80052e4:	0030      	movs	r0, r6
 80052e6:	0025      	movs	r5, r4
 80052e8:	f000 f86c 	bl	80053c4 <__malloc_unlock>
 80052ec:	2207      	movs	r2, #7
 80052ee:	350b      	adds	r5, #11
 80052f0:	1d23      	adds	r3, r4, #4
 80052f2:	4395      	bics	r5, r2
 80052f4:	1aea      	subs	r2, r5, r3
 80052f6:	429d      	cmp	r5, r3
 80052f8:	d0e5      	beq.n	80052c6 <_malloc_r+0x82>
 80052fa:	1b5b      	subs	r3, r3, r5
 80052fc:	50a3      	str	r3, [r4, r2]
 80052fe:	e7e2      	b.n	80052c6 <_malloc_r+0x82>
 8005300:	605a      	str	r2, [r3, #4]
 8005302:	e7ec      	b.n	80052de <_malloc_r+0x9a>
 8005304:	6862      	ldr	r2, [r4, #4]
 8005306:	42a3      	cmp	r3, r4
 8005308:	d101      	bne.n	800530e <_malloc_r+0xca>
 800530a:	602a      	str	r2, [r5, #0]
 800530c:	e7ea      	b.n	80052e4 <_malloc_r+0xa0>
 800530e:	605a      	str	r2, [r3, #4]
 8005310:	e7e8      	b.n	80052e4 <_malloc_r+0xa0>
 8005312:	0023      	movs	r3, r4
 8005314:	6864      	ldr	r4, [r4, #4]
 8005316:	e7a7      	b.n	8005268 <_malloc_r+0x24>
 8005318:	002c      	movs	r4, r5
 800531a:	686d      	ldr	r5, [r5, #4]
 800531c:	e7af      	b.n	800527e <_malloc_r+0x3a>
 800531e:	230c      	movs	r3, #12
 8005320:	0030      	movs	r0, r6
 8005322:	6033      	str	r3, [r6, #0]
 8005324:	f000 f84e 	bl	80053c4 <__malloc_unlock>
 8005328:	e7cd      	b.n	80052c6 <_malloc_r+0x82>
 800532a:	46c0      	nop			; (mov r8, r8)
 800532c:	200002e8 	.word	0x200002e8

08005330 <_realloc_r>:
 8005330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005332:	0007      	movs	r7, r0
 8005334:	000e      	movs	r6, r1
 8005336:	0014      	movs	r4, r2
 8005338:	2900      	cmp	r1, #0
 800533a:	d105      	bne.n	8005348 <_realloc_r+0x18>
 800533c:	0011      	movs	r1, r2
 800533e:	f7ff ff81 	bl	8005244 <_malloc_r>
 8005342:	0005      	movs	r5, r0
 8005344:	0028      	movs	r0, r5
 8005346:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005348:	2a00      	cmp	r2, #0
 800534a:	d103      	bne.n	8005354 <_realloc_r+0x24>
 800534c:	f7ff ff0e 	bl	800516c <_free_r>
 8005350:	0025      	movs	r5, r4
 8005352:	e7f7      	b.n	8005344 <_realloc_r+0x14>
 8005354:	f000 f83e 	bl	80053d4 <_malloc_usable_size_r>
 8005358:	9001      	str	r0, [sp, #4]
 800535a:	4284      	cmp	r4, r0
 800535c:	d803      	bhi.n	8005366 <_realloc_r+0x36>
 800535e:	0035      	movs	r5, r6
 8005360:	0843      	lsrs	r3, r0, #1
 8005362:	42a3      	cmp	r3, r4
 8005364:	d3ee      	bcc.n	8005344 <_realloc_r+0x14>
 8005366:	0021      	movs	r1, r4
 8005368:	0038      	movs	r0, r7
 800536a:	f7ff ff6b 	bl	8005244 <_malloc_r>
 800536e:	1e05      	subs	r5, r0, #0
 8005370:	d0e8      	beq.n	8005344 <_realloc_r+0x14>
 8005372:	9b01      	ldr	r3, [sp, #4]
 8005374:	0022      	movs	r2, r4
 8005376:	429c      	cmp	r4, r3
 8005378:	d900      	bls.n	800537c <_realloc_r+0x4c>
 800537a:	001a      	movs	r2, r3
 800537c:	0031      	movs	r1, r6
 800537e:	0028      	movs	r0, r5
 8005380:	f7ff fbc0 	bl	8004b04 <memcpy>
 8005384:	0031      	movs	r1, r6
 8005386:	0038      	movs	r0, r7
 8005388:	f7ff fef0 	bl	800516c <_free_r>
 800538c:	e7da      	b.n	8005344 <_realloc_r+0x14>
	...

08005390 <_sbrk_r>:
 8005390:	2300      	movs	r3, #0
 8005392:	b570      	push	{r4, r5, r6, lr}
 8005394:	4d06      	ldr	r5, [pc, #24]	; (80053b0 <_sbrk_r+0x20>)
 8005396:	0004      	movs	r4, r0
 8005398:	0008      	movs	r0, r1
 800539a:	602b      	str	r3, [r5, #0]
 800539c:	f7fd f9a4 	bl	80026e8 <_sbrk>
 80053a0:	1c43      	adds	r3, r0, #1
 80053a2:	d103      	bne.n	80053ac <_sbrk_r+0x1c>
 80053a4:	682b      	ldr	r3, [r5, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d000      	beq.n	80053ac <_sbrk_r+0x1c>
 80053aa:	6023      	str	r3, [r4, #0]
 80053ac:	bd70      	pop	{r4, r5, r6, pc}
 80053ae:	46c0      	nop			; (mov r8, r8)
 80053b0:	200002f0 	.word	0x200002f0

080053b4 <__malloc_lock>:
 80053b4:	b510      	push	{r4, lr}
 80053b6:	4802      	ldr	r0, [pc, #8]	; (80053c0 <__malloc_lock+0xc>)
 80053b8:	f000 f814 	bl	80053e4 <__retarget_lock_acquire_recursive>
 80053bc:	bd10      	pop	{r4, pc}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	200002f4 	.word	0x200002f4

080053c4 <__malloc_unlock>:
 80053c4:	b510      	push	{r4, lr}
 80053c6:	4802      	ldr	r0, [pc, #8]	; (80053d0 <__malloc_unlock+0xc>)
 80053c8:	f000 f80d 	bl	80053e6 <__retarget_lock_release_recursive>
 80053cc:	bd10      	pop	{r4, pc}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	200002f4 	.word	0x200002f4

080053d4 <_malloc_usable_size_r>:
 80053d4:	1f0b      	subs	r3, r1, #4
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	1f18      	subs	r0, r3, #4
 80053da:	2b00      	cmp	r3, #0
 80053dc:	da01      	bge.n	80053e2 <_malloc_usable_size_r+0xe>
 80053de:	580b      	ldr	r3, [r1, r0]
 80053e0:	18c0      	adds	r0, r0, r3
 80053e2:	4770      	bx	lr

080053e4 <__retarget_lock_acquire_recursive>:
 80053e4:	4770      	bx	lr

080053e6 <__retarget_lock_release_recursive>:
 80053e6:	4770      	bx	lr

080053e8 <_init>:
 80053e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ee:	bc08      	pop	{r3}
 80053f0:	469e      	mov	lr, r3
 80053f2:	4770      	bx	lr

080053f4 <_fini>:
 80053f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f6:	46c0      	nop			; (mov r8, r8)
 80053f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053fa:	bc08      	pop	{r3}
 80053fc:	469e      	mov	lr, r3
 80053fe:	4770      	bx	lr
