==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.603 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.15 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.775 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.216 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11Stream/FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.508 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1060)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1058)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2162)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2160)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:19:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:23:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::operator unsigned long long() const' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:19:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (hls_FIRN11Stream/FIR.cpp:19:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'fir_n11_strm(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>*, int*, ap_uint<32>)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.454 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11Stream/FIR.cpp:16) in function 'fir_n11_strm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11Stream/FIR.cpp:16) in function 'fir_n11_strm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11Stream/FIR.cpp:11) in function 'fir_n11_strm' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_strm' (hls_FIRN11Stream/FIR.cpp:3:2)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_strm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_strm_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_1', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_2', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_3', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_6', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_8', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
WARNING: [HLS 200-885] The II Violation in module 'fir_n11_strm_Pipeline_XFER_LOOP' (loop 'XFER_LOOP'): Unable to schedule 'load' operation ('an32Coef_load_9', hls_FIRN11Stream/FIR.cpp:34) on array 'an32Coef' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'an32Coef'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_strm_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_n11_strm_Pipeline_XFER_LOOP' pipeline 'XFER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_strm_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmInput_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/pstrmOutput_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_strm/regXferLeng' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_n11_strm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'regXferLeng', 'an32Coef' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_n11_strm.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_n11_strm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.225 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.491 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hls_ip_2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.228 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 23.548 seconds; peak allocated memory: 1.465 GB.
