Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/discipline/ece385/ece385/final/Debugging/IP/player_control/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_016.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_016.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_016.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_016.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at SRAM_dual_controller.sv(74): extended using "x" or "z" File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/SRAM_dual_controller.sv Line: 74
Info (10281): Verilog HDL Declaration information at control_panel.sv(26): object "HEX7" differs only in case from object "hex7" in the same scope File: C:/discipline/ece385/ece385/final/Debugging/final_soc/synthesis/submodules/control_panel.sv Line: 26
Warning (10273): Verilog HDL warning at FrameBuffer.sv(11): extended using "x" or "z" File: C:/discipline/ece385/ece385/final/Debugging/draw_engine/FrameBuffer.sv Line: 11
