Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: ssd_output.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ssd_output.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ssd_output"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : ssd_output
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/clk_gen.vhd" in Library work.
Entity <clk_gen> compiled.
Entity <clk_gen> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output.vhd" in Library work.
Architecture behavioral of Entity ssd_output is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ssd_output> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ssd_output> in library <work> (Architecture <behavioral>).
Entity <ssd_output> analyzed. Unit <ssd_output> generated.

Analyzing Entity <clk_gen> in library <work> (Architecture <behavioral>).
Entity <clk_gen> analyzed. Unit <clk_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_gen>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/clk_gen.vhd".
WARNING:Xst:653 - Signal <divide> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000001100001101010000.
    Found 1-bit register for signal <Clk_mod>.
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator greatequal for signal <Clk_mod$cmp_ge0000> created at line 23.
    Found 32-bit comparator less for signal <Clk_mod$cmp_lt0000> created at line 21.
    Found 32-bit subtractor for signal <Clk_mod$sub0000> created at line 21.
    Found 32-bit subtractor for signal <Clk_mod$sub0001> created at line 23.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 23.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <ssd_output>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output.vhd".
    Found 4x11-bit ROM for signal <anode_count$rom0000>.
    Found 7-bit register for signal <seg_out>.
    Found 4-bit register for signal <anode_out>.
    Found 2-bit up counter for signal <anode_count>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <ssd_output> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x11-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x11-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_out_1> (without init value) has a constant value of 0 in block <ssd_output>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_out_5> in Unit <ssd_output> is equivalent to the following FF/Latch, which will be removed : <anode_out_0> 
INFO:Xst:2261 - The FF/Latch <seg_out_4> in Unit <ssd_output> is equivalent to the following FF/Latch, which will be removed : <anode_out_2> 
INFO:Xst:2261 - The FF/Latch <seg_out_0> in Unit <ssd_output> is equivalent to the following FF/Latch, which will be removed : <seg_out_3> 

Optimizing unit <ssd_output> ...

Optimizing unit <clk_gen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ssd_output, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ssd_output.ngr
Top Level Output File Name         : ssd_output
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 152
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 33
#      LUT2                        : 11
#      LUT3                        : 2
#      LUT4                        : 10
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 42
#      FD                          : 3
#      FDR                         : 37
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       38  out of   7680     0%  
 Number of Slice Flip Flops:             42  out of  15360     0%  
 Number of 4 input LUTs:                 63  out of  15360     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    173     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_gen1/Clk_mod                   | NONE(seg_out_0)        | 9     |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.606ns (Maximum Frequency: 116.197MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen1/Clk_mod'
  Clock period: 4.579ns (frequency: 218.388MHz)
  Total number of paths / destination ports: 17 / 12
-------------------------------------------------------------------------
Delay:               4.579ns (Levels of Logic = 1)
  Source:            anode_count_0 (FF)
  Destination:       anode_count_1 (FF)
  Source Clock:      clk_gen1/Clk_mod rising
  Destination Clock: clk_gen1/Clk_mod rising

  Data Path: anode_count_0 to anode_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.405  anode_count_0 (anode_count_0)
     LUT2:I0->O            2   0.551   0.877  Mrom_anode_count_rom000041 (Mrom_anode_count_rom00004)
     FDR:R                     1.026          anode_count_1
    ----------------------------------------
    Total                      4.579ns (2.297ns logic, 2.282ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.606ns (frequency: 116.197MHz)
  Total number of paths / destination ports: 2640 / 65
-------------------------------------------------------------------------
Delay:               8.606ns (Levels of Logic = 14)
  Source:            clk_gen1/counter_0 (FF)
  Destination:       clk_gen1/counter_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_gen1/counter_0 to clk_gen1/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  clk_gen1/counter_0 (clk_gen1/counter_0)
     LUT4:I0->O            1   0.551   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_lut<0> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<0> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<1> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<2> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<3> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<4> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<5> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<6> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<7> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<8> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<9> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<10> (clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<10>)
     MUXCY:CI->O           2   0.303   1.216  clk_gen1/Mcompar_Clk_mod_cmp_ge0000_cy<11> (clk_gen1/Clk_mod_cmp_ge0000)
     LUT2:I0->O           32   0.551   1.853  clk_gen1/counter_and00001 (clk_gen1/counter_and0000)
     FDR:R                     1.026          clk_gen1/counter_0
    ----------------------------------------
    Total                      8.606ns (4.291ns logic, 4.315ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen1/Clk_mod'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            seg_out_4 (FF)
  Destination:       anode_out<2> (PAD)
  Source Clock:      clk_gen1/Clk_mod rising

  Data Path: seg_out_4 to anode_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.720   0.877  seg_out_4 (seg_out_4)
     OBUF:I->O                 5.644          anode_out_2_OBUF (anode_out<2>)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.23 secs
 
--> 

Total memory usage is 310344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

