{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463972513875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463972513875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 00:01:53 2016 " "Processing started: Mon May 23 00:01:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463972513875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1463972513875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1463972513875 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1463972514310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-flujo " "Found design unit 1: MUX_4_1-flujo" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529351 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529353 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529356 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-beh " "Found design unit 1: ROM-beh" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAKETE " "Found design unit 1: PAKETE" {  } { { "Mem.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PAKETE-body " "Found design unit 2: PAKETE-body" {  } { { "Mem.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ-beh " "Found design unit 1: DF_HZ-beh" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DF_HZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ " "Found entity 1: DF_HZ" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DF_HZ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_contr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_contr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTR-BEH " "Found design unit 1: LCD_CONTR-BEH" {  } { { "LCD_CONTR.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529362 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTR " "Found entity 1: LCD_CONTR" {  } { { "LCD_CONTR.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_contr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_contr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTR_TB-TB " "Found design unit 1: LCD_CONTR_TB-TB" {  } { { "LCD_CONTR_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529363 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTR_TB " "Found entity 1: LCD_CONTR_TB" {  } { { "LCD_CONTR_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_FSM_TB-tb " "Found design unit 1: Mem_FSM_TB-tb" {  } { { "Mem_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_FSM_TB " "Found entity 1: Mem_FSM_TB" {  } { { "Mem_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity-beh " "Found design unit 1: Parity-beh" {  } { { "Parity.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity " "Found entity 1: Parity" {  } { { "Parity.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_TB-tb " "Found design unit 1: Parity_TB-tb" {  } { { "Parity_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_TB " "Found entity 1: Parity_TB" {  } { { "Parity_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_FSM-BEH " "Found design unit 1: RS232_FSM-BEH" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_FSM " "Found entity 1: RS232_FSM" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFER-BEH " "Found design unit 1: DATA_BUFFER-BEH" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529371 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFER " "Found entity 1: DATA_BUFFER" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER-BEH " "Found design unit 1: SHIFT_REGISTER-BEH" {  } { { "SHIFT_REGISTER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529374 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER " "Found entity 1: SHIFT_REGISTER" {  } { { "SHIFT_REGISTER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_FSM_TB-TB " "Found design unit 1: RS232_FSM_TB-TB" {  } { { "RS232_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529376 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_FSM_TB " "Found entity 1: RS232_FSM_TB" {  } { { "RS232_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio5.vhd 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 LABORATORIO5 " "Found entity 1: LABORATORIO5" {  } { { "Laboratorio5.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_fsm-beh " "Found design unit 1: Mem_fsm-beh" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_fsm " "Found entity 1: Mem_fsm" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463972529378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463972529378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_FSM " "Elaborating entity \"Mem_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1463972529440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463972529901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 00:02:09 2016 " "Processing ended: Mon May 23 00:02:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463972529901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463972529901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463972529901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1463972529901 ""}
