
Tom_n_Jerry_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000167e8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bbc  080169c8  080169c8  000179c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017584  08017584  000192d0  2**0
                  CONTENTS
  4 .ARM          00000008  08017584  08017584  00018584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801758c  0801758c  000192d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801758c  0801758c  0001858c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017590  08017590  00018590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d0  20000000  08017594  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005964  200002d0  08017864  000192d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005c34  08017864  00019c34  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  000192d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000377b4  00000000  00000000  00019304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008342  00000000  00000000  00050ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c18  00000000  00000000  00058e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002197  00000000  00000000  0005ba18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e50b  00000000  00000000  0005dbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038d9c  00000000  00000000  0008c0ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010abcf  00000000  00000000  000c4e56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00002fcb  00000000  00000000  001cfa25  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  000002e0  00000000  00000000  001d29f0  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000020  00000000  00000000  001d2cd0  2**2
                  CONTENTS, READONLY
 22 .iar.debug_frame 00000336  00000000  00000000  001d2cf0  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d7ec  00000000  00000000  001d3028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000008c  00000000  00000000  001e0814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002d0 	.word	0x200002d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	080169b0 	.word	0x080169b0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002d4 	.word	0x200002d4
 800021c:	080169b0 	.word	0x080169b0

08000220 <USBPD_CAD_Init>:
 8000220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000224:	2600      	movs	r6, #0
 8000226:	2803      	cmp	r0, #3
 8000228:	4681      	mov	r9, r0
 800022a:	460c      	mov	r4, r1
 800022c:	4690      	mov	r8, r2
 800022e:	461f      	mov	r7, r3
 8000230:	bf28      	it	cs
 8000232:	2601      	movcs	r6, #1
 8000234:	d219      	bcs.n	800026a <USBPD_CAD_Init+0x4a>
 8000236:	b90c      	cbnz	r4, 800023c <USBPD_CAD_Init+0x1c>
 8000238:	2602      	movs	r6, #2
 800023a:	e016      	b.n	800026a <USBPD_CAD_Init+0x4a>
 800023c:	200c      	movs	r0, #12
 800023e:	f015 fa17 	bl	8015670 <malloc>
 8000242:	0005      	movs	r5, r0
 8000244:	bf08      	it	eq
 8000246:	2603      	moveq	r6, #3
 8000248:	d00f      	beq.n	800026a <USBPD_CAD_Init+0x4a>
 800024a:	210c      	movs	r1, #12
 800024c:	f015 fd73 	bl	8015d36 <__aeabi_memclr>
 8000250:	602f      	str	r7, [r5, #0]
 8000252:	722e      	strb	r6, [r5, #8]
 8000254:	606c      	str	r4, [r5, #4]
 8000256:	464a      	mov	r2, r9
 8000258:	4947      	ldr	r1, [pc, #284]	@ (8000378 <.text_6>)
 800025a:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 800025e:	463a      	mov	r2, r7
 8000260:	6863      	ldr	r3, [r4, #4]
 8000262:	4641      	mov	r1, r8
 8000264:	4648      	mov	r0, r9
 8000266:	f00e fed1 	bl	800f00c <CAD_Init>
 800026a:	4630      	mov	r0, r6
 800026c:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08000270 <USBPD_CAD_PortEnable>:
 8000270:	2803      	cmp	r0, #3
 8000272:	d203      	bcs.n	800027c <USBPD_CAD_PortEnable+0xc>
 8000274:	4a40      	ldr	r2, [pc, #256]	@ (8000378 <.text_6>)
 8000276:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800027a:	7201      	strb	r1, [r0, #8]
 800027c:	4770      	bx	lr

0800027e <USBPD_CAD_Process>:
 800027e:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000280:	2100      	movs	r1, #0
 8000282:	f88d 1000 	strb.w	r1, [sp]
 8000286:	9101      	str	r1, [sp, #4]
 8000288:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800028c:	2600      	movs	r6, #0
 800028e:	4c3a      	ldr	r4, [pc, #232]	@ (8000378 <.text_6>)
 8000290:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000294:	2800      	cmp	r0, #0
 8000296:	d069      	beq.n	800036c <USBPD_CAD_Process+0xee>
 8000298:	7a00      	ldrb	r0, [r0, #8]
 800029a:	2801      	cmp	r0, #1
 800029c:	d166      	bne.n	800036c <USBPD_CAD_Process+0xee>
 800029e:	aa01      	add	r2, sp, #4
 80002a0:	4669      	mov	r1, sp
 80002a2:	b2f0      	uxtb	r0, r6
 80002a4:	f00f f888 	bl	800f3b8 <CAD_StateMachine>
 80002a8:	42a8      	cmp	r0, r5
 80002aa:	bf98      	it	ls
 80002ac:	4605      	movls	r5, r0
 80002ae:	f89d 0000 	ldrb.w	r0, [sp]
 80002b2:	2801      	cmp	r0, #1
 80002b4:	d004      	beq.n	80002c0 <USBPD_CAD_Process+0x42>
 80002b6:	2802      	cmp	r0, #2
 80002b8:	bf18      	it	ne
 80002ba:	2804      	cmpne	r0, #4
 80002bc:	d012      	beq.n	80002e4 <USBPD_CAD_Process+0x66>
 80002be:	e03e      	b.n	800033e <USBPD_CAD_Process+0xc0>
 80002c0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002c4:	6801      	ldr	r1, [r0, #0]
 80002c6:	680a      	ldr	r2, [r1, #0]
 80002c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80002cc:	600a      	str	r2, [r1, #0]
 80002ce:	6801      	ldr	r1, [r0, #0]
 80002d0:	680b      	ldr	r3, [r1, #0]
 80002d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80002d6:	600b      	str	r3, [r1, #0]
 80002d8:	6800      	ldr	r0, [r0, #0]
 80002da:	6801      	ldr	r1, [r0, #0]
 80002dc:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 80002e0:	6001      	str	r1, [r0, #0]
 80002e2:	e02f      	b.n	8000344 <USBPD_CAD_Process+0xc6>
 80002e4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002e8:	6802      	ldr	r2, [r0, #0]
 80002ea:	9901      	ldr	r1, [sp, #4]
 80002ec:	6813      	ldr	r3, [r2, #0]
 80002ee:	2901      	cmp	r1, #1
 80002f0:	bf0c      	ite	eq
 80002f2:	2102      	moveq	r1, #2
 80002f4:	2101      	movne	r1, #1
 80002f6:	f361 334e 	bfi	r3, r1, #13, #2
 80002fa:	6013      	str	r3, [r2, #0]
 80002fc:	6800      	ldr	r0, [r0, #0]
 80002fe:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
 8000302:	9a01      	ldr	r2, [sp, #4]
 8000304:	6803      	ldr	r3, [r0, #0]
 8000306:	f362 1387 	bfi	r3, r2, #6, #2
 800030a:	680a      	ldr	r2, [r1, #0]
 800030c:	6013      	str	r3, [r2, #0]
 800030e:	6808      	ldr	r0, [r1, #0]
 8000310:	6803      	ldr	r3, [r0, #0]
 8000312:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000316:	6003      	str	r3, [r0, #0]
 8000318:	6808      	ldr	r0, [r1, #0]
 800031a:	6801      	ldr	r1, [r0, #0]
 800031c:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8000320:	2800      	cmp	r0, #0
 8000322:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000326:	6800      	ldr	r0, [r0, #0]
 8000328:	6801      	ldr	r1, [r0, #0]
 800032a:	bf0c      	ite	eq
 800032c:	f021 0108 	biceq.w	r1, r1, #8
 8000330:	f041 0108 	orrne.w	r1, r1, #8
 8000334:	6001      	str	r1, [r0, #0]
 8000336:	b2f0      	uxtb	r0, r6
 8000338:	2168      	movs	r1, #104	@ 0x68
 800033a:	f000 f8d3 	bl	80004e4 <USBPD_PE_Notification>
 800033e:	f89d 0000 	ldrb.w	r0, [sp]
 8000342:	b198      	cbz	r0, 800036c <USBPD_CAD_Process+0xee>
 8000344:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8000348:	685f      	ldr	r7, [r3, #4]
 800034a:	9a01      	ldr	r2, [sp, #4]
 800034c:	f89d 1000 	ldrb.w	r1, [sp]
 8000350:	f8d7 c000 	ldr.w	ip, [r7]
 8000354:	b2f0      	uxtb	r0, r6
 8000356:	47e0      	blx	ip
 8000358:	f89d 0000 	ldrb.w	r0, [sp]
 800035c:	2801      	cmp	r0, #1
 800035e:	bf18      	it	ne
 8000360:	2803      	cmpne	r0, #3
 8000362:	d103      	bne.n	800036c <USBPD_CAD_Process+0xee>
 8000364:	2169      	movs	r1, #105	@ 0x69
 8000366:	b2f0      	uxtb	r0, r6
 8000368:	f000 f8bc 	bl	80004e4 <USBPD_PE_Notification>
 800036c:	1c76      	adds	r6, r6, #1
 800036e:	2e02      	cmp	r6, #2
 8000370:	d98e      	bls.n	8000290 <USBPD_CAD_Process+0x12>
 8000372:	4628      	mov	r0, r5
 8000374:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

08000378 <.text_6>:
 8000378:	200002ec 	.word	0x200002ec

0800037c <USBPD_CAD_AssertRd>:
 800037c:	b510      	push	{r4, lr}
 800037e:	4604      	mov	r4, r0
 8000380:	f010 fc50 	bl	8010c24 <USBPDM1_DeAssertRp>
 8000384:	4620      	mov	r0, r4
 8000386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800038a:	f010 bc57 	b.w	8010c3c <USBPDM1_AssertRd>

0800038e <USBPD_CAD_AssertRp>:
 800038e:	b510      	push	{r4, lr}
 8000390:	4604      	mov	r4, r0
 8000392:	f010 fcd9 	bl	8010d48 <USBPDM1_DeAssertRd>
 8000396:	4620      	mov	r0, r4
 8000398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800039c:	f010 bbac 	b.w	8010af8 <USBPDM1_AssertRp>

080003a0 <USBPD_CAD_EnterErrorRecovery>:
 80003a0:	f00e bf34 	b.w	800f20c <CAD_Enter_ErrorRecovery>

080003a4 <USBPD_CAD_SRC_SetRpResistor>:
 80003a4:	b510      	push	{r4, lr}
 80003a6:	f00e ff8d 	bl	800f2c4 <CAD_Set_ResistorRp>
 80003aa:	2404      	movs	r4, #4
 80003ac:	b900      	cbnz	r0, 80003b0 <USBPD_CAD_SRC_SetRpResistor+0xc>
 80003ae:	2400      	movs	r4, #0
 80003b0:	4620      	mov	r0, r4
 80003b2:	bd10      	pop	{r4, pc}

080003b4 <USBPD_CAD_SetRpResistor>:
 80003b4:	e7f6      	b.n	80003a4 <USBPD_CAD_SRC_SetRpResistor>

080003b6 <USBPD_CAD_GetMemoryConsumption>:
 80003b6:	2024      	movs	r0, #36	@ 0x24
 80003b8:	4770      	bx	lr
	...

080003bc <USBPD_PE_Init>:
 80003bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c0:	461f      	mov	r7, r3
 80003c2:	4605      	mov	r5, r0
 80003c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80003c6:	460e      	mov	r6, r1
 80003c8:	4690      	mov	r8, r2
 80003ca:	b908      	cbnz	r0, 80003d0 <USBPD_PE_Init+0x14>
 80003cc:	2718      	movs	r7, #24
 80003ce:	e038      	b.n	8000442 <USBPD_PE_Init+0x86>
 80003d0:	2d03      	cmp	r5, #3
 80003d2:	bf28      	it	cs
 80003d4:	2717      	movcs	r7, #23
 80003d6:	d234      	bcs.n	8000442 <USBPD_PE_Init+0x86>
 80003d8:	f44f 7035 	mov.w	r0, #724	@ 0x2d4
 80003dc:	f015 f948 	bl	8015670 <malloc>
 80003e0:	0004      	movs	r4, r0
 80003e2:	bf08      	it	eq
 80003e4:	2716      	moveq	r7, #22
 80003e6:	d02c      	beq.n	8000442 <USBPD_PE_Init+0x86>
 80003e8:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 80003ec:	f015 fca3 	bl	8015d36 <__aeabi_memclr>
 80003f0:	f8df 0978 	ldr.w	r0, [pc, #2424]	@ 8000d6c <.text_49>
 80003f4:	4629      	mov	r1, r5
 80003f6:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 80003fa:	6026      	str	r6, [r4, #0]
 80003fc:	f8c4 8004 	str.w	r8, [r4, #4]
 8000400:	7425      	strb	r5, [r4, #16]
 8000402:	60a7      	str	r7, [r4, #8]
 8000404:	f204 23b2 	addw	r3, r4, #690	@ 0x2b2
 8000408:	f104 02a9 	add.w	r2, r4, #169	@ 0xa9
 800040c:	4631      	mov	r1, r6
 800040e:	4628      	mov	r0, r5
 8000410:	f002 fcdf 	bl	8002dd2 <USBPD_PRL_Init>
 8000414:	0007      	movs	r7, r0
 8000416:	d114      	bne.n	8000442 <USBPD_PE_Init+0x86>
 8000418:	6820      	ldr	r0, [r4, #0]
 800041a:	6841      	ldr	r1, [r0, #4]
 800041c:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8000420:	b148      	cbz	r0, 8000436 <USBPD_PE_Init+0x7a>
 8000422:	f000 fa3e 	bl	80008a2 <.text_28>
 8000426:	2201      	movs	r2, #1
 8000428:	7933      	ldrb	r3, [r6, #4]
 800042a:	f003 0303 	and.w	r3, r3, #3
 800042e:	2101      	movs	r1, #1
 8000430:	4628      	mov	r0, r5
 8000432:	f002 fcf9 	bl	8002e28 <USBPD_PRL_SetHeader>
 8000436:	7931      	ldrb	r1, [r6, #4]
 8000438:	f001 0103 	and.w	r1, r1, #3
 800043c:	4628      	mov	r0, r5
 800043e:	f002 fd24 	bl	8002e8a <USBPD_PRL_CBL_SetHeaderSpecification>
 8000442:	4638      	mov	r0, r7
 8000444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000448 <USBPD_PE_TimerCounter>:
 8000448:	f8df 1920 	ldr.w	r1, [pc, #2336]	@ 8000d6c <.text_49>
 800044c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000450:	8bc1      	ldrh	r1, [r0, #30]
 8000452:	044a      	lsls	r2, r1, #17
 8000454:	d002      	beq.n	800045c <USBPD_PE_TimerCounter+0x14>
 8000456:	8bc1      	ldrh	r1, [r0, #30]
 8000458:	1e4a      	subs	r2, r1, #1
 800045a:	83c2      	strh	r2, [r0, #30]
 800045c:	8c01      	ldrh	r1, [r0, #32]
 800045e:	044a      	lsls	r2, r1, #17
 8000460:	d002      	beq.n	8000468 <USBPD_PE_TimerCounter+0x20>
 8000462:	8c01      	ldrh	r1, [r0, #32]
 8000464:	1e4a      	subs	r2, r1, #1
 8000466:	8402      	strh	r2, [r0, #32]
 8000468:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 800046a:	044a      	lsls	r2, r1, #17
 800046c:	d002      	beq.n	8000474 <USBPD_PE_TimerCounter+0x2c>
 800046e:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8000470:	1e4a      	subs	r2, r1, #1
 8000472:	8442      	strh	r2, [r0, #34]	@ 0x22
 8000474:	4770      	bx	lr

08000476 <USBPD_PE_TimerCounteUpdate>:
 8000476:	b538      	push	{r3, r4, r5, lr}
 8000478:	460c      	mov	r4, r1
 800047a:	f8df 18f0 	ldr.w	r1, [pc, #2288]	@ 8000d6c <.text_49>
 800047e:	f851 5020 	ldr.w	r5, [r1, r0, lsl #2]
 8000482:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8000486:	da17      	bge.n	80004b8 <USBPD_PE_TimerCounteUpdate+0x42>
 8000488:	8be8      	ldrh	r0, [r5, #30]
 800048a:	0441      	lsls	r1, r0, #17
 800048c:	d004      	beq.n	8000498 <USBPD_PE_TimerCounteUpdate+0x22>
 800048e:	8be8      	ldrh	r0, [r5, #30]
 8000490:	4621      	mov	r1, r4
 8000492:	f000 fc1c 	bl	8000cce <PE_UpdateTimer>
 8000496:	83e8      	strh	r0, [r5, #30]
 8000498:	8c28      	ldrh	r0, [r5, #32]
 800049a:	0441      	lsls	r1, r0, #17
 800049c:	d004      	beq.n	80004a8 <USBPD_PE_TimerCounteUpdate+0x32>
 800049e:	8c28      	ldrh	r0, [r5, #32]
 80004a0:	4621      	mov	r1, r4
 80004a2:	f000 fc14 	bl	8000cce <PE_UpdateTimer>
 80004a6:	8428      	strh	r0, [r5, #32]
 80004a8:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80004aa:	0441      	lsls	r1, r0, #17
 80004ac:	d004      	beq.n	80004b8 <USBPD_PE_TimerCounteUpdate+0x42>
 80004ae:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80004b0:	4621      	mov	r1, r4
 80004b2:	f000 fc0c 	bl	8000cce <PE_UpdateTimer>
 80004b6:	8468      	strh	r0, [r5, #34]	@ 0x22
 80004b8:	bd31      	pop	{r0, r4, r5, pc}

080004ba <USBPD_PE_IsCableConnected>:
 80004ba:	f8df 28b0 	ldr.w	r2, [pc, #2224]	@ 8000d6c <.text_49>
 80004be:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80004c2:	6842      	ldr	r2, [r0, #4]
 80004c4:	6813      	ldr	r3, [r2, #0]
 80004c6:	f361 330c 	bfi	r3, r1, #12, #1
 80004ca:	6013      	str	r3, [r2, #0]
 80004cc:	2248      	movs	r2, #72	@ 0x48
 80004ce:	7442      	strb	r2, [r0, #17]
 80004d0:	4770      	bx	lr

080004d2 <USBPD_PE_StateMachine_Reset>:
 80004d2:	f8df 2898 	ldr.w	r2, [pc, #2200]	@ 8000d6c <.text_49>
 80004d6:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80004da:	2148      	movs	r1, #72	@ 0x48
 80004dc:	7441      	strb	r1, [r0, #17]
 80004de:	4770      	bx	lr

080004e0 <USBPD_PE_StateMachine_Stop>:
 80004e0:	f002 bf73 	b.w	80033ca <USBPD_PRL_Stop>

080004e4 <USBPD_PE_Notification>:
 80004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e6:	2803      	cmp	r0, #3
 80004e8:	4604      	mov	r4, r0
 80004ea:	460d      	mov	r5, r1
 80004ec:	d214      	bcs.n	8000518 <__iar_annotation$$tailcall+0x2>
 80004ee:	2600      	movs	r6, #0
 80004f0:	9600      	str	r6, [sp, #0]
 80004f2:	2300      	movs	r3, #0
 80004f4:	f8df 7878 	ldr.w	r7, [pc, #2168]	@ 8000d70 <.text_50>
 80004f8:	683e      	ldr	r6, [r7, #0]
 80004fa:	462a      	mov	r2, r5
 80004fc:	4621      	mov	r1, r4
 80004fe:	2009      	movs	r0, #9
 8000500:	47b0      	blx	r6
 8000502:	f8df 2868 	ldr.w	r2, [pc, #2152]	@ 8000d6c <.text_49>
 8000506:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 800050a:	689a      	ldr	r2, [r3, #8]
 800050c:	68d3      	ldr	r3, [r2, #12]
 800050e:	4629      	mov	r1, r5
 8000510:	4620      	mov	r0, r4
 8000512:	e8bd 40f4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, lr}

08000516 <__iar_annotation$$tailcall>:
 8000516:	4718      	bx	r3
 8000518:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800051a <USBPD_PE_InitVDM_Callback>:
 800051a:	f8df 2850 	ldr.w	r2, [pc, #2128]	@ 8000d6c <.text_49>
 800051e:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000522:	60c1      	str	r1, [r0, #12]
 8000524:	4770      	bx	lr

08000526 <USBPD_PE_Request_HardReset>:
 8000526:	b580      	push	{r7, lr}
 8000528:	f8df 1840 	ldr.w	r1, [pc, #2112]	@ 8000d6c <.text_49>
 800052c:	4602      	mov	r2, r0
 800052e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000532:	230f      	movs	r3, #15
 8000534:	f881 302e 	strb.w	r3, [r1, #46]	@ 0x2e
 8000538:	6889      	ldr	r1, [r1, #8]
 800053a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800053c:	4790      	blx	r2
 800053e:	2000      	movs	r0, #0
 8000540:	bd02      	pop	{r1, pc}

08000542 <USBPD_PE_Request_CableReset>:
 8000542:	b538      	push	{r3, r4, r5, lr}
 8000544:	f000 fa91 	bl	8000a6a <.text_37>
 8000548:	6853      	ldr	r3, [r2, #4]
 800054a:	681c      	ldr	r4, [r3, #0]
 800054c:	f248 7108 	movw	r1, #34568	@ 0x8708
 8000550:	400c      	ands	r4, r1
 8000552:	f248 3508 	movw	r5, #33544	@ 0x8308
 8000556:	42ac      	cmp	r4, r5
 8000558:	d105      	bne.n	8000566 <USBPD_PE_Request_CableReset+0x24>
 800055a:	6891      	ldr	r1, [r2, #8]
 800055c:	2399      	movs	r3, #153	@ 0x99
 800055e:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
 8000562:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8000564:	4790      	blx	r2
 8000566:	2010      	movs	r0, #16
 8000568:	bd32      	pop	{r1, r4, r5, pc}

0800056a <USBPD_PE_Request_CtrlMessage>:
 800056a:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 800056e:	4680      	mov	r8, r0
 8000570:	460f      	mov	r7, r1
 8000572:	f8df 07f8 	ldr.w	r0, [pc, #2040]	@ 8000d6c <.text_49>
 8000576:	b093      	sub	sp, #76	@ 0x4c
 8000578:	4641      	mov	r1, r8
 800057a:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 800057e:	f8df 17f4 	ldr.w	r1, [pc, #2036]	@ 8000d74 <.text_51>
 8000582:	4614      	mov	r4, r2
 8000584:	4668      	mov	r0, sp
 8000586:	224c      	movs	r2, #76	@ 0x4c
 8000588:	f015 fbe6 	bl	8015d58 <__aeabi_memcpy>
 800058c:	f105 012e 	add.w	r1, r5, #46	@ 0x2e
 8000590:	2600      	movs	r6, #0
 8000592:	7808      	ldrb	r0, [r1, #0]
 8000594:	b920      	cbnz	r0, 80005a0 <USBPD_PE_Request_CtrlMessage+0x36>
 8000596:	6868      	ldr	r0, [r5, #4]
 8000598:	6802      	ldr	r2, [r0, #0]
 800059a:	f3c2 3000 	ubfx	r0, r2, #12, #1
 800059e:	b908      	cbnz	r0, 80005a4 <USBPD_PE_Request_CtrlMessage+0x3a>
 80005a0:	2603      	movs	r6, #3
 80005a2:	e03d      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0xb6>
 80005a4:	686a      	ldr	r2, [r5, #4]
 80005a6:	6828      	ldr	r0, [r5, #0]
 80005a8:	6813      	ldr	r3, [r2, #0]
 80005aa:	6840      	ldr	r0, [r0, #4]
 80005ac:	f3c3 2202 	ubfx	r2, r3, #8, #3
 80005b0:	686b      	ldr	r3, [r5, #4]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	f003 0303 	and.w	r3, r3, #3
 80005b8:	08c0      	lsrs	r0, r0, #3
 80005ba:	2a03      	cmp	r2, #3
 80005bc:	bf0c      	ite	eq
 80005be:	2208      	moveq	r2, #8
 80005c0:	2200      	movne	r2, #0
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	f000 0001 	and.w	r0, r0, #1
 80005c8:	bf0c      	ite	eq
 80005ca:	2340      	moveq	r3, #64	@ 0x40
 80005cc:	2300      	movne	r3, #0
 80005ce:	4310      	orrs	r0, r2
 80005d0:	4318      	orrs	r0, r3
 80005d2:	f040 0004 	orr.w	r0, r0, #4
 80005d6:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80005da:	07c3      	lsls	r3, r0, #31
 80005dc:	bf48      	it	mi
 80005de:	f040 0010 	orrmi.w	r0, r0, #16
 80005e2:	f81d 3002 	ldrb.w	r3, [sp, r2]
 80005e6:	f040 0020 	orr.w	r0, r0, #32
 80005ea:	4018      	ands	r0, r3
 80005ec:	4298      	cmp	r0, r3
 80005ee:	d10a      	bne.n	8000606 <USBPD_PE_Request_CtrlMessage+0x9c>
 80005f0:	2f0b      	cmp	r7, #11
 80005f2:	704e      	strb	r6, [r1, #1]
 80005f4:	d004      	beq.n	8000600 <USBPD_PE_Request_CtrlMessage+0x96>
 80005f6:	2f0d      	cmp	r7, #13
 80005f8:	bf14      	ite	ne
 80005fa:	2f18      	cmpne	r7, #24
 80005fc:	704c      	strbeq	r4, [r1, #1]
 80005fe:	e004      	b.n	800060a <USBPD_PE_Request_CtrlMessage+0xa0>
 8000600:	68ab      	ldr	r3, [r5, #8]
 8000602:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000604:	b908      	cbnz	r0, 800060a <USBPD_PE_Request_CtrlMessage+0xa0>
 8000606:	2602      	movs	r6, #2
 8000608:	e00a      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0xb6>
 800060a:	eb0d 0002 	add.w	r0, sp, r2
 800060e:	7843      	ldrb	r3, [r0, #1]
 8000610:	f885 3087 	strb.w	r3, [r5, #135]	@ 0x87
 8000614:	7882      	ldrb	r2, [r0, #2]
 8000616:	700a      	strb	r2, [r1, #0]
 8000618:	4640      	mov	r0, r8
 800061a:	68a9      	ldr	r1, [r5, #8]
 800061c:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800061e:	4790      	blx	r2
 8000620:	4630      	mov	r0, r6
 8000622:	b014      	add	sp, #80	@ 0x50
 8000624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000628 <USBPD_PE_Request_DataMessage>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f8df 2740 	ldr.w	r2, [pc, #1856]	@ 8000d6c <.text_49>
 800062e:	4603      	mov	r3, r0
 8000630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000634:	f103 052e 	add.w	r5, r3, #46	@ 0x2e
 8000638:	2402      	movs	r4, #2
 800063a:	782a      	ldrb	r2, [r5, #0]
 800063c:	b922      	cbnz	r2, 8000648 <USBPD_PE_Request_DataMessage+0x20>
 800063e:	685a      	ldr	r2, [r3, #4]
 8000640:	6816      	ldr	r6, [r2, #0]
 8000642:	f3c6 3200 	ubfx	r2, r6, #12, #1
 8000646:	b90a      	cbnz	r2, 800064c <USBPD_PE_Request_DataMessage+0x24>
 8000648:	2403      	movs	r4, #3
 800064a:	e012      	b.n	8000672 <USBPD_PE_Request_DataMessage+0x4a>
 800064c:	2200      	movs	r2, #0
 800064e:	1e49      	subs	r1, r1, #1
 8000650:	706a      	strb	r2, [r5, #1]
 8000652:	d003      	beq.n	800065c <USBPD_PE_Request_DataMessage+0x34>
 8000654:	1f49      	subs	r1, r1, #5
 8000656:	2901      	cmp	r1, #1
 8000658:	d90b      	bls.n	8000672 <USBPD_PE_Request_DataMessage+0x4a>
 800065a:	e009      	b.n	8000670 <USBPD_PE_Request_DataMessage+0x48>
 800065c:	2101      	movs	r1, #1
 800065e:	f883 1087 	strb.w	r1, [r3, #135]	@ 0x87
 8000662:	2207      	movs	r2, #7
 8000664:	702a      	strb	r2, [r5, #0]
 8000666:	2400      	movs	r4, #0
 8000668:	6899      	ldr	r1, [r3, #8]
 800066a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800066c:	4790      	blx	r2
 800066e:	e000      	b.n	8000672 <USBPD_PE_Request_DataMessage+0x4a>
 8000670:	2410      	movs	r4, #16
 8000672:	4620      	mov	r0, r4
 8000674:	bd70      	pop	{r4, r5, r6, pc}

08000676 <PE_Send_RESET>:
 8000676:	b538      	push	{r3, r4, r5, lr}
 8000678:	4604      	mov	r4, r0
 800067a:	460d      	mov	r5, r1
 800067c:	2d05      	cmp	r5, #5
 800067e:	7c20      	ldrb	r0, [r4, #16]
 8000680:	bf0c      	ite	eq
 8000682:	211f      	moveq	r1, #31
 8000684:	215e      	movne	r1, #94	@ 0x5e
 8000686:	f7ff ff2d 	bl	80004e4 <USBPD_PE_Notification>
 800068a:	7c20      	ldrb	r0, [r4, #16]
 800068c:	4629      	mov	r1, r5
 800068e:	f002 fe42 	bl	8003316 <USBPD_PRL_ResetRequestProcess>
 8000692:	f3ef 8010 	mrs	r0, PRIMASK
 8000696:	b672      	cpsid	i
 8000698:	2100      	movs	r1, #0
 800069a:	f884 1038 	strb.w	r1, [r4, #56]	@ 0x38
 800069e:	f380 8810 	msr	PRIMASK, r0
 80006a2:	bd31      	pop	{r0, r4, r5, pc}

080006a4 <PE_Get_SpecRevision>:
 80006a4:	f8df 16c4 	ldr.w	r1, [pc, #1732]	@ 8000d6c <.text_49>
 80006a8:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80006ac:	6841      	ldr	r1, [r0, #4]
 80006ae:	7808      	ldrb	r0, [r1, #0]
 80006b0:	f000 0003 	and.w	r0, r0, #3
 80006b4:	4770      	bx	lr

080006b6 <PE_Get_RxEvent>:
 80006b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b8:	2114      	movs	r1, #20
 80006ba:	f3ef 8410 	mrs	r4, PRIMASK
 80006be:	b672      	cpsid	i
 80006c0:	f100 052c 	add.w	r5, r0, #44	@ 0x2c
 80006c4:	7b2a      	ldrb	r2, [r5, #12]
 80006c6:	b33a      	cbz	r2, 8000718 <PE_Get_RxEvent+0x62>
 80006c8:	f100 0374 	add.w	r3, r0, #116	@ 0x74
 80006cc:	5c9e      	ldrb	r6, [r3, r2]
 80006ce:	0677      	lsls	r7, r6, #25
 80006d0:	bf58      	it	pl
 80006d2:	2103      	movpl	r1, #3
 80006d4:	d520      	bpl.n	8000718 <PE_Get_RxEvent+0x62>
 80006d6:	231e      	movs	r3, #30
 80006d8:	435a      	muls	r2, r3
 80006da:	4402      	add	r2, r0
 80006dc:	f102 061b 	add.w	r6, r2, #27
 80006e0:	60ae      	str	r6, [r5, #8]
 80006e2:	7833      	ldrb	r3, [r6, #0]
 80006e4:	7872      	ldrb	r2, [r6, #1]
 80006e6:	eb03 2602 	add.w	r6, r3, r2, lsl #8
 80006ea:	7b2a      	ldrb	r2, [r5, #12]
 80006ec:	80ae      	strh	r6, [r5, #4]
 80006ee:	3074      	adds	r0, #116	@ 0x74
 80006f0:	5c83      	ldrb	r3, [r0, r2]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d004      	beq.n	8000704 <PE_Get_RxEvent+0x4e>
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d005      	beq.n	800070a <PE_Get_RxEvent+0x54>
 80006fe:	2b04      	cmp	r3, #4
 8000700:	d007      	beq.n	8000712 <PE_Get_RxEvent+0x5c>
 8000702:	e009      	b.n	8000718 <PE_Get_RxEvent+0x62>
 8000704:	2111      	movs	r1, #17
 8000706:	2000      	movs	r0, #0
 8000708:	e005      	b.n	8000716 <PE_Get_RxEvent+0x60>
 800070a:	2201      	movs	r2, #1
 800070c:	2112      	movs	r1, #18
 800070e:	702a      	strb	r2, [r5, #0]
 8000710:	e002      	b.n	8000718 <PE_Get_RxEvent+0x62>
 8000712:	2113      	movs	r1, #19
 8000714:	2002      	movs	r0, #2
 8000716:	7028      	strb	r0, [r5, #0]
 8000718:	f384 8810 	msr	PRIMASK, r4
 800071c:	4608      	mov	r0, r1
 800071e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000720 <PE_Clear_RxEvent>:
 8000720:	b538      	push	{r3, r4, r5, lr}
 8000722:	4601      	mov	r1, r0
 8000724:	f3ef 8210 	mrs	r2, PRIMASK
 8000728:	b672      	cpsid	i
 800072a:	f891 0038 	ldrb.w	r0, [r1, #56]	@ 0x38
 800072e:	b1c0      	cbz	r0, 8000762 <PE_Clear_RxEvent+0x42>
 8000730:	1e40      	subs	r0, r0, #1
 8000732:	b2c0      	uxtb	r0, r0
 8000734:	f101 0475 	add.w	r4, r1, #117	@ 0x75
 8000738:	2300      	movs	r3, #0
 800073a:	5423      	strb	r3, [r4, r0]
 800073c:	1e40      	subs	r0, r0, #1
 800073e:	4180      	sbcs	r0, r0
 8000740:	0fc0      	lsrs	r0, r0, #31
 8000742:	f101 0375 	add.w	r3, r1, #117	@ 0x75
 8000746:	5c1c      	ldrb	r4, [r3, r0]
 8000748:	0665      	lsls	r5, r4, #25
 800074a:	d507      	bpl.n	800075c <PE_Clear_RxEvent+0x3c>
 800074c:	1c40      	adds	r0, r0, #1
 800074e:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8000752:	f382 8810 	msr	PRIMASK, r2
 8000756:	7c08      	ldrb	r0, [r1, #16]
 8000758:	6889      	ldr	r1, [r1, #8]
 800075a:	e075      	b.n	8000848 <.text_25>
 800075c:	2000      	movs	r0, #0
 800075e:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8000762:	f382 8810 	msr	PRIMASK, r2
 8000766:	bd31      	pop	{r0, r4, r5, pc}

08000768 <PE_PRL_Control_RxEvent>:
 8000768:	f8df 1600 	ldr.w	r1, [pc, #1536]	@ 8000d6c <.text_49>
 800076c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8000770:	2000      	movs	r0, #0
 8000772:	f3ef 8210 	mrs	r2, PRIMASK
 8000776:	b672      	cpsid	i
 8000778:	f891 1038 	ldrb.w	r1, [r1, #56]	@ 0x38
 800077c:	b101      	cbz	r1, 8000780 <PE_PRL_Control_RxEvent+0x18>
 800077e:	2001      	movs	r0, #1
 8000780:	f382 8810 	msr	PRIMASK, r2
 8000784:	4770      	bx	lr

08000786 <PE_Convert_SOPRxEvent>:
 8000786:	b118      	cbz	r0, 8000790 <PE_Convert_SOPRxEvent+0xa>
 8000788:	2802      	cmp	r0, #2
 800078a:	d005      	beq.n	8000798 <PE_Convert_SOPRxEvent+0x12>
 800078c:	d302      	bcc.n	8000794 <PE_Convert_SOPRxEvent+0xe>
 800078e:	e005      	b.n	800079c <PE_Convert_SOPRxEvent+0x16>
 8000790:	2011      	movs	r0, #17
 8000792:	4770      	bx	lr
 8000794:	2012      	movs	r0, #18
 8000796:	4770      	bx	lr
 8000798:	2013      	movs	r0, #19
 800079a:	4770      	bx	lr
 800079c:	2014      	movs	r0, #20
 800079e:	4770      	bx	lr

080007a0 <PE_Check_AMSConflict>:
 80007a0:	b510      	push	{r4, lr}
 80007a2:	4604      	mov	r4, r0
 80007a4:	f24f 011f 	movw	r1, #61471	@ 0xf01f
 80007a8:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 80007aa:	2000      	movs	r0, #0
 80007ac:	400a      	ands	r2, r1
 80007ae:	2a0d      	cmp	r2, #13
 80007b0:	d101      	bne.n	80007b6 <PE_Check_AMSConflict+0x16>
 80007b2:	2010      	movs	r0, #16
 80007b4:	e01a      	b.n	80007ec <PE_Check_AMSConflict+0x4c>
 80007b6:	7f21      	ldrb	r1, [r4, #28]
 80007b8:	b179      	cbz	r1, 80007da <PE_Check_AMSConflict+0x3a>
 80007ba:	1e49      	subs	r1, r1, #1
 80007bc:	2901      	cmp	r1, #1
 80007be:	d912      	bls.n	80007e6 <PE_Check_AMSConflict+0x46>
 80007c0:	1e89      	subs	r1, r1, #2
 80007c2:	d012      	beq.n	80007ea <PE_Check_AMSConflict+0x4a>
 80007c4:	1e49      	subs	r1, r1, #1
 80007c6:	d019      	beq.n	80007fc <PE_Check_AMSConflict+0x5c>
 80007c8:	1e49      	subs	r1, r1, #1
 80007ca:	2909      	cmp	r1, #9
 80007cc:	bf84      	itt	hi
 80007ce:	390b      	subhi	r1, #11
 80007d0:	2901      	cmphi	r1, #1
 80007d2:	d908      	bls.n	80007e6 <PE_Check_AMSConflict+0x46>
 80007d4:	1e89      	subs	r1, r1, #2
 80007d6:	d003      	beq.n	80007e0 <PE_Check_AMSConflict+0x40>
 80007d8:	e00a      	b.n	80007f0 <PE_Check_AMSConflict+0x50>
 80007da:	2303      	movs	r3, #3
 80007dc:	7463      	strb	r3, [r4, #17]
 80007de:	bd10      	pop	{r4, pc}
 80007e0:	210f      	movs	r1, #15
 80007e2:	7461      	strb	r1, [r4, #17]
 80007e4:	bd10      	pop	{r4, pc}
 80007e6:	2011      	movs	r0, #17
 80007e8:	e000      	b.n	80007ec <PE_Check_AMSConflict+0x4c>
 80007ea:	200f      	movs	r0, #15
 80007ec:	7460      	strb	r0, [r4, #17]
 80007ee:	e005      	b.n	80007fc <PE_Check_AMSConflict+0x5c>
 80007f0:	7c20      	ldrb	r0, [r4, #16]
 80007f2:	215c      	movs	r1, #92	@ 0x5c
 80007f4:	f7ff fe76 	bl	80004e4 <USBPD_PE_Notification>
 80007f8:	2103      	movs	r1, #3
 80007fa:	7461      	strb	r1, [r4, #17]
 80007fc:	2015      	movs	r0, #21
 80007fe:	bd10      	pop	{r4, pc}

08000800 <PE_PRL_ResetReceived>:
 8000800:	b538      	push	{r3, r4, r5, lr}
 8000802:	4604      	mov	r4, r0
 8000804:	f8df 0564 	ldr.w	r0, [pc, #1380]	@ 8000d6c <.text_49>
 8000808:	4622      	mov	r2, r4
 800080a:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 800080e:	2905      	cmp	r1, #5
 8000810:	d114      	bne.n	800083c <PE_PRL_ResetReceived+0x3c>
 8000812:	6868      	ldr	r0, [r5, #4]
 8000814:	6801      	ldr	r1, [r0, #0]
 8000816:	f021 0110 	bic.w	r1, r1, #16
 800081a:	6001      	str	r1, [r0, #0]
 800081c:	2001      	movs	r0, #1
 800081e:	6969      	ldr	r1, [r5, #20]
 8000820:	f360 214a 	bfi	r1, r0, #9, #2
 8000824:	f105 002e 	add.w	r0, r5, #46	@ 0x2e
 8000828:	6169      	str	r1, [r5, #20]
 800082a:	2214      	movs	r2, #20
 800082c:	2300      	movs	r3, #0
 800082e:	7002      	strb	r2, [r0, #0]
 8000830:	7283      	strb	r3, [r0, #10]
 8000832:	211e      	movs	r1, #30
 8000834:	7c28      	ldrb	r0, [r5, #16]
 8000836:	f7ff fe55 	bl	80004e4 <USBPD_PE_Notification>
 800083a:	e003      	b.n	8000844 <PE_PRL_ResetReceived+0x44>
 800083c:	6968      	ldr	r0, [r5, #20]
 800083e:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 8000842:	6168      	str	r0, [r5, #20]
 8000844:	4620      	mov	r0, r4
 8000846:	68a9      	ldr	r1, [r5, #8]

08000848 <.text_25>:
 8000848:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800084a:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}

0800084e <__iar_annotation$$tailcall>:
 800084e:	4710      	bx	r2

08000850 <PE_PRL_BistCompleted>:
 8000850:	4770      	bx	lr

08000852 <PE_Reset_HardReset>:
 8000852:	b510      	push	{r4, lr}
 8000854:	4604      	mov	r4, r0
 8000856:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 800085a:	b118      	cbz	r0, 8000864 <PE_Reset_HardReset+0x12>
 800085c:	7c20      	ldrb	r0, [r4, #16]
 800085e:	215b      	movs	r1, #91	@ 0x5b
 8000860:	f7ff fe40 	bl	80004e4 <USBPD_PE_Notification>
 8000864:	4620      	mov	r0, r4
 8000866:	f000 f822 	bl	80008ae <PE_Reset_ZI>
 800086a:	6820      	ldr	r0, [r4, #0]
 800086c:	7903      	ldrb	r3, [r0, #4]
 800086e:	7c20      	ldrb	r0, [r4, #16]
 8000870:	f003 0303 	and.w	r3, r3, #3
 8000874:	2201      	movs	r2, #1
 8000876:	2101      	movs	r1, #1
 8000878:	f002 fad6 	bl	8002e28 <USBPD_PRL_SetHeader>
 800087c:	f000 f811 	bl	80008a2 <.text_28>
 8000880:	0889      	lsrs	r1, r1, #2
 8000882:	6822      	ldr	r2, [r4, #0]
 8000884:	7912      	ldrb	r2, [r2, #4]
 8000886:	f002 0203 	and.w	r2, r2, #3
 800088a:	ea42 0181 	orr.w	r1, r2, r1, lsl #2
 800088e:	6001      	str	r1, [r0, #0]
 8000890:	2101      	movs	r1, #1
 8000892:	7c20      	ldrb	r0, [r4, #16]
 8000894:	f002 fb19 	bl	8002eca <USBPD_PRL_SOPCapability>
 8000898:	7c20      	ldrb	r0, [r4, #16]
 800089a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800089e:	f002 bd76 	b.w	800338e <USBPD_PRL_Reset>

080008a2 <.text_28>:
 80008a2:	6860      	ldr	r0, [r4, #4]
 80008a4:	6801      	ldr	r1, [r0, #0]
 80008a6:	f041 0108 	orr.w	r1, r1, #8
 80008aa:	6001      	str	r1, [r0, #0]
 80008ac:	4770      	bx	lr

080008ae <PE_Reset_ZI>:
 80008ae:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80008b0:	4604      	mov	r4, r0
 80008b2:	2100      	movs	r1, #0
 80008b4:	6860      	ldr	r0, [r4, #4]
 80008b6:	6802      	ldr	r2, [r0, #0]
 80008b8:	f022 0210 	bic.w	r2, r2, #16
 80008bc:	6002      	str	r2, [r0, #0]
 80008be:	4620      	mov	r0, r4
 80008c0:	f000 fa17 	bl	8000cf2 <PE_SetPowerNegotiation>
 80008c4:	2174      	movs	r1, #116	@ 0x74
 80008c6:	f104 0014 	add.w	r0, r4, #20
 80008ca:	f015 fa34 	bl	8015d36 <__aeabi_memclr>
 80008ce:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80008d2:	9000      	str	r0, [sp, #0]
 80008d4:	2304      	movs	r3, #4
 80008d6:	68a5      	ldr	r5, [r4, #8]
 80008d8:	7c20      	ldrb	r0, [r4, #16]
 80008da:	69ae      	ldr	r6, [r5, #24]
 80008dc:	466a      	mov	r2, sp
 80008de:	2106      	movs	r1, #6
 80008e0:	47b0      	blx	r6
 80008e2:	6820      	ldr	r0, [r4, #0]
 80008e4:	7901      	ldrb	r1, [r0, #4]
 80008e6:	7c20      	ldrb	r0, [r4, #16]
 80008e8:	f001 0103 	and.w	r1, r1, #3
 80008ec:	f002 facd 	bl	8002e8a <USBPD_PRL_CBL_SetHeaderSpecification>
 80008f0:	6820      	ldr	r0, [r4, #0]
 80008f2:	6861      	ldr	r1, [r4, #4]
 80008f4:	7900      	ldrb	r0, [r0, #4]
 80008f6:	680a      	ldr	r2, [r1, #0]
 80008f8:	f000 0003 	and.w	r0, r0, #3
 80008fc:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8000900:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8000904:	600a      	str	r2, [r1, #0]
 8000906:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000908 <PE_Reset_Counter>:
 8000908:	2103      	movs	r1, #3
 800090a:	3088      	adds	r0, #136	@ 0x88
 800090c:	f015 ba13 	b.w	8015d36 <__aeabi_memclr>

08000910 <PE_ExtRevisionInteroperability>:
 8000910:	b538      	push	{r3, r4, r5, lr}
 8000912:	f8df 3458 	ldr.w	r3, [pc, #1112]	@ 8000d6c <.text_49>
 8000916:	4602      	mov	r2, r0
 8000918:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800091c:	6865      	ldr	r5, [r4, #4]
 800091e:	682c      	ldr	r4, [r5, #0]
 8000920:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000924:	f004 0503 	and.w	r5, r4, #3
 8000928:	42a9      	cmp	r1, r5
 800092a:	bfa8      	it	ge
 800092c:	4629      	movge	r1, r5
 800092e:	f361 0401 	bfi	r4, r1, #0, #2
 8000932:	6851      	ldr	r1, [r2, #4]
 8000934:	600c      	str	r4, [r1, #0]
 8000936:	6851      	ldr	r1, [r2, #4]
 8000938:	680b      	ldr	r3, [r1, #0]
 800093a:	f003 0403 	and.w	r4, r3, #3
 800093e:	2c01      	cmp	r4, #1
 8000940:	bf0c      	ite	eq
 8000942:	2400      	moveq	r4, #0
 8000944:	2420      	movne	r4, #32
 8000946:	f023 0320 	bic.w	r3, r3, #32
 800094a:	4323      	orrs	r3, r4
 800094c:	600b      	str	r3, [r1, #0]
 800094e:	6852      	ldr	r2, [r2, #4]
 8000950:	7811      	ldrb	r1, [r2, #0]
 8000952:	e8bd 4034 	ldmia.w	sp!, {r2, r4, r5, lr}
 8000956:	f001 0103 	and.w	r1, r1, #3
 800095a:	f002 ba8f 	b.w	8002e7c <USBPD_PRL_SetHeaderSpecification>

0800095e <PE_PRL_FastRoleSwapReception>:
 800095e:	f8df 140c 	ldr.w	r1, [pc, #1036]	@ 8000d6c <.text_49>
 8000962:	4602      	mov	r2, r0
 8000964:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000968:	7f0a      	ldrb	r2, [r1, #28]
 800096a:	2a09      	cmp	r2, #9
 800096c:	d00b      	beq.n	8000986 <__iar_annotation$$tailcall+0x2>
 800096e:	684a      	ldr	r2, [r1, #4]
 8000970:	6813      	ldr	r3, [r2, #0]
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	694a      	ldr	r2, [r1, #20]
 800097a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800097e:	614a      	str	r2, [r1, #20]
 8000980:	6889      	ldr	r1, [r1, #8]
 8000982:	6a8a      	ldr	r2, [r1, #40]	@ 0x28

08000984 <__iar_annotation$$tailcall>:
 8000984:	4710      	bx	r2
 8000986:	4770      	bx	lr

08000988 <PE_PRL_PostReceiveEvent>:
 8000988:	b570      	push	{r4, r5, r6, lr}
 800098a:	f8df 23e0 	ldr.w	r2, [pc, #992]	@ 8000d6c <.text_49>
 800098e:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8000992:	2000      	movs	r0, #0
 8000994:	2400      	movs	r4, #0
 8000996:	191a      	adds	r2, r3, r4
 8000998:	f892 2075 	ldrb.w	r2, [r2, #117]	@ 0x75
 800099c:	b122      	cbz	r2, 80009a8 <PE_PRL_PostReceiveEvent+0x20>
 800099e:	1c64      	adds	r4, r4, #1
 80009a0:	b2e4      	uxtb	r4, r4
 80009a2:	2c01      	cmp	r4, #1
 80009a4:	d9f7      	bls.n	8000996 <PE_PRL_PostReceiveEvent+0xe>
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	191a      	adds	r2, r3, r4
 80009aa:	2020      	movs	r0, #32
 80009ac:	191d      	adds	r5, r3, r4
 80009ae:	f882 0075 	strb.w	r0, [r2, #117]	@ 0x75
 80009b2:	2001      	movs	r0, #1
 80009b4:	f895 6075 	ldrb.w	r6, [r5, #117]	@ 0x75
 80009b8:	fa00 f101 	lsl.w	r1, r0, r1
 80009bc:	1918      	adds	r0, r3, r4
 80009be:	4331      	orrs	r1, r6
 80009c0:	f880 1075 	strb.w	r1, [r0, #117]	@ 0x75
 80009c4:	2001      	movs	r0, #1
 80009c6:	bd70      	pop	{r4, r5, r6, pc}

080009c8 <PE_PRL_PostReceiveEventError>:
 80009c8:	f8df 13a0 	ldr.w	r1, [pc, #928]	@ 8000d6c <.text_49>
 80009cc:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80009d0:	2100      	movs	r1, #0
 80009d2:	b2ca      	uxtb	r2, r1
 80009d4:	4402      	add	r2, r0
 80009d6:	f892 3075 	ldrb.w	r3, [r2, #117]	@ 0x75
 80009da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80009de:	2b20      	cmp	r3, #32
 80009e0:	d004      	beq.n	80009ec <PE_PRL_PostReceiveEventError+0x24>
 80009e2:	1c49      	adds	r1, r1, #1
 80009e4:	b2ca      	uxtb	r2, r1
 80009e6:	2a02      	cmp	r2, #2
 80009e8:	d3f3      	bcc.n	80009d2 <PE_PRL_PostReceiveEventError+0xa>
 80009ea:	4770      	bx	lr
 80009ec:	2000      	movs	r0, #0
 80009ee:	f882 0075 	strb.w	r0, [r2, #117]	@ 0x75
 80009f2:	4770      	bx	lr

080009f4 <PE_PRL_PostReceiveEventCopy>:
 80009f4:	b510      	push	{r4, lr}
 80009f6:	f8df 2374 	ldr.w	r2, [pc, #884]	@ 8000d6c <.text_49>
 80009fa:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80009fe:	2200      	movs	r2, #0
 8000a00:	b2d3      	uxtb	r3, r2
 8000a02:	18c4      	adds	r4, r0, r3
 8000a04:	f894 4075 	ldrb.w	r4, [r4, #117]	@ 0x75
 8000a08:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8000a0c:	2c20      	cmp	r4, #32
 8000a0e:	d004      	beq.n	8000a1a <PE_PRL_PostReceiveEventCopy+0x26>
 8000a10:	1c52      	adds	r2, r2, #1
 8000a12:	b2d3      	uxtb	r3, r2
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d3f3      	bcc.n	8000a00 <PE_PRL_PostReceiveEventCopy+0xc>
 8000a18:	bd10      	pop	{r4, pc}
 8000a1a:	221e      	movs	r2, #30
 8000a1c:	fb12 f303 	smulbb	r3, r2, r3
 8000a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a24:	4403      	add	r3, r0
 8000a26:	f103 0039 	add.w	r0, r3, #57	@ 0x39
 8000a2a:	f015 b995 	b.w	8015d58 <__aeabi_memcpy>

08000a2e <PE_PRL_PostReceiveEventComplete>:
 8000a2e:	b538      	push	{r3, r4, r5, lr}
 8000a30:	f000 f81b 	bl	8000a6a <.text_37>
 8000a34:	2100      	movs	r1, #0
 8000a36:	1854      	adds	r4, r2, r1
 8000a38:	1c4b      	adds	r3, r1, #1
 8000a3a:	f894 5075 	ldrb.w	r5, [r4, #117]	@ 0x75
 8000a3e:	f005 0560 	and.w	r5, r5, #96	@ 0x60
 8000a42:	2d20      	cmp	r5, #32
 8000a44:	d003      	beq.n	8000a4e <PE_PRL_PostReceiveEventComplete+0x20>
 8000a46:	b2d9      	uxtb	r1, r3
 8000a48:	2902      	cmp	r1, #2
 8000a4a:	d3f4      	bcc.n	8000a36 <PE_PRL_PostReceiveEventComplete+0x8>
 8000a4c:	bd31      	pop	{r0, r4, r5, pc}
 8000a4e:	f894 4075 	ldrb.w	r4, [r4, #117]	@ 0x75
 8000a52:	1855      	adds	r5, r2, r1
 8000a54:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 8000a58:	f885 4075 	strb.w	r4, [r5, #117]	@ 0x75
 8000a5c:	f892 1038 	ldrb.w	r1, [r2, #56]	@ 0x38
 8000a60:	b909      	cbnz	r1, 8000a66 <PE_PRL_PostReceiveEventComplete+0x38>
 8000a62:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8000a66:	6891      	ldr	r1, [r2, #8]
 8000a68:	e6ee      	b.n	8000848 <.text_25>

08000a6a <.text_37>:
 8000a6a:	49c0      	ldr	r1, [pc, #768]	@ (8000d6c <.text_49>)
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a72:	4770      	bx	lr

08000a74 <PE_SubStateMachine_Generic>:
 8000a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a78:	b08c      	sub	sp, #48	@ 0x30
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	9004      	str	r0, [sp, #16]
 8000a80:	2502      	movs	r5, #2
 8000a82:	7c62      	ldrb	r2, [r4, #17]
 8000a84:	2a01      	cmp	r2, #1
 8000a86:	460e      	mov	r6, r1
 8000a88:	f104 072c 	add.w	r7, r4, #44	@ 0x2c
 8000a8c:	f248 081b 	movw	r8, #32795	@ 0x801b
 8000a90:	f000 80f7 	beq.w	8000c82 <PE_SubStateMachine_Generic+0x20e>
 8000a94:	2a18      	cmp	r2, #24
 8000a96:	d020      	beq.n	8000ada <PE_SubStateMachine_Generic+0x66>
 8000a98:	2a19      	cmp	r2, #25
 8000a9a:	d02b      	beq.n	8000af4 <PE_SubStateMachine_Generic+0x80>
 8000a9c:	2a1d      	cmp	r2, #29
 8000a9e:	d068      	beq.n	8000b72 <PE_SubStateMachine_Generic+0xfe>
 8000aa0:	2a27      	cmp	r2, #39	@ 0x27
 8000aa2:	f000 8084 	beq.w	8000bae <PE_SubStateMachine_Generic+0x13a>
 8000aa6:	2a28      	cmp	r2, #40	@ 0x28
 8000aa8:	f000 808e 	beq.w	8000bc8 <PE_SubStateMachine_Generic+0x154>
 8000aac:	2a29      	cmp	r2, #41	@ 0x29
 8000aae:	f000 8095 	beq.w	8000bdc <PE_SubStateMachine_Generic+0x168>
 8000ab2:	2a4b      	cmp	r2, #75	@ 0x4b
 8000ab4:	f000 809a 	beq.w	8000bec <PE_SubStateMachine_Generic+0x178>
 8000ab8:	2a67      	cmp	r2, #103	@ 0x67
 8000aba:	f000 80aa 	beq.w	8000c12 <PE_SubStateMachine_Generic+0x19e>
 8000abe:	2a68      	cmp	r2, #104	@ 0x68
 8000ac0:	f000 80b6 	beq.w	8000c30 <PE_SubStateMachine_Generic+0x1bc>
 8000ac4:	2a74      	cmp	r2, #116	@ 0x74
 8000ac6:	f000 80e2 	beq.w	8000c8e <PE_SubStateMachine_Generic+0x21a>
 8000aca:	2a99      	cmp	r2, #153	@ 0x99
 8000acc:	f040 80e6 	bne.w	8000c9c <PE_SubStateMachine_Generic+0x228>
 8000ad0:	2106      	movs	r1, #6
 8000ad2:	4620      	mov	r0, r4
 8000ad4:	f7ff fdcf 	bl	8000676 <PE_Send_RESET>
 8000ad8:	e0dc      	b.n	8000c94 <PE_SubStateMachine_Generic+0x220>
 8000ada:	6960      	ldr	r0, [r4, #20]
 8000adc:	0880      	lsrs	r0, r0, #2
 8000ade:	f000 0001 	and.w	r0, r0, #1
 8000ae2:	9000      	str	r0, [sp, #0]
 8000ae4:	2319      	movs	r3, #25
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	f000 f8e9 	bl	8000cbe <.text_41>
 8000aec:	2800      	cmp	r0, #0
 8000aee:	d158      	bne.n	8000ba2 <PE_SubStateMachine_Generic+0x12e>
 8000af0:	2007      	movs	r0, #7
 8000af2:	e098      	b.n	8000c26 <PE_SubStateMachine_Generic+0x1b2>
 8000af4:	7830      	ldrb	r0, [r6, #0]
 8000af6:	2811      	cmp	r0, #17
 8000af8:	d137      	bne.n	8000b6a <PE_SubStateMachine_Generic+0xf6>
 8000afa:	88b9      	ldrh	r1, [r7, #4]
 8000afc:	0bc8      	lsrs	r0, r1, #15
 8000afe:	d11e      	bne.n	8000b3e <PE_SubStateMachine_Generic+0xca>
 8000b00:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8000b04:	b1d8      	cbz	r0, 8000b3e <PE_SubStateMachine_Generic+0xca>
 8000b06:	4608      	mov	r0, r1
 8000b08:	f000 011f 	and.w	r1, r0, #31
 8000b0c:	2904      	cmp	r1, #4
 8000b0e:	d116      	bne.n	8000b3e <PE_SubStateMachine_Generic+0xca>
 8000b10:	68a5      	ldr	r5, [r4, #8]
 8000b12:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8000b16:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8000b1a:	68b8      	ldr	r0, [r7, #8]
 8000b1c:	1c82      	adds	r2, r0, #2
 8000b1e:	7c20      	ldrb	r0, [r4, #16]
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	2105      	movs	r1, #5
 8000b24:	47e0      	blx	ip
 8000b26:	7830      	ldrb	r0, [r6, #0]
 8000b28:	2814      	cmp	r0, #20
 8000b2a:	d001      	beq.n	8000b30 <PE_SubStateMachine_Generic+0xbc>
 8000b2c:	f000 f8cb 	bl	8000cc6 <.text_42>
 8000b30:	2003      	movs	r0, #3
 8000b32:	7460      	strb	r0, [r4, #17]
 8000b34:	2107      	movs	r1, #7
 8000b36:	7c20      	ldrb	r0, [r4, #16]
 8000b38:	f7ff fcd4 	bl	80004e4 <USBPD_PE_Notification>
 8000b3c:	2500      	movs	r5, #0
 8000b3e:	88b8      	ldrh	r0, [r7, #4]
 8000b40:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8000b44:	d111      	bne.n	8000b6a <PE_SubStateMachine_Generic+0xf6>
 8000b46:	f000 001f 	and.w	r0, r0, #31
 8000b4a:	2804      	cmp	r0, #4
 8000b4c:	bf18      	it	ne
 8000b4e:	2810      	cmpne	r0, #16
 8000b50:	d10b      	bne.n	8000b6a <PE_SubStateMachine_Generic+0xf6>
 8000b52:	7830      	ldrb	r0, [r6, #0]
 8000b54:	2814      	cmp	r0, #20
 8000b56:	d001      	beq.n	8000b5c <PE_SubStateMachine_Generic+0xe8>
 8000b58:	f000 f8b5 	bl	8000cc6 <.text_42>
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	7460      	strb	r0, [r4, #17]
 8000b60:	2108      	movs	r1, #8
 8000b62:	7c20      	ldrb	r0, [r4, #16]
 8000b64:	f7ff fcbe 	bl	80004e4 <USBPD_PE_Notification>
 8000b68:	2500      	movs	r5, #0
 8000b6a:	f000 f89d 	bl	8000ca8 <.text_39>
 8000b6e:	d118      	bne.n	8000ba2 <PE_SubStateMachine_Generic+0x12e>
 8000b70:	e090      	b.n	8000c94 <PE_SubStateMachine_Generic+0x220>
 8000b72:	9003      	str	r0, [sp, #12]
 8000b74:	ab03      	add	r3, sp, #12
 8000b76:	68a6      	ldr	r6, [r4, #8]
 8000b78:	7c20      	ldrb	r0, [r4, #16]
 8000b7a:	6977      	ldr	r7, [r6, #20]
 8000b7c:	aa05      	add	r2, sp, #20
 8000b7e:	2101      	movs	r1, #1
 8000b80:	47b8      	blx	r7
 8000b82:	9803      	ldr	r0, [sp, #12]
 8000b84:	2104      	movs	r1, #4
 8000b86:	f000 f8e1 	bl	8000d4c <PE_CheckDataSizeFromGetDataInfo>
 8000b8a:	b108      	cbz	r0, 8000b90 <PE_SubStateMachine_Generic+0x11c>
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	e086      	b.n	8000c9e <PE_SubStateMachine_Generic+0x22a>
 8000b90:	9a03      	ldr	r2, [sp, #12]
 8000b92:	f000 f88d 	bl	8000cb0 <.text_40>
 8000b96:	ab05      	add	r3, sp, #20
 8000b98:	2204      	movs	r2, #4
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	f000 f947 	bl	8000e2e <PE_Send_DataMessage>
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d17d      	bne.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000ba4:	7c20      	ldrb	r0, [r4, #16]
 8000ba6:	210a      	movs	r1, #10
 8000ba8:	f7ff fc9c 	bl	80004e4 <USBPD_PE_Notification>
 8000bac:	e078      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000bae:	2012      	movs	r0, #18
 8000bb0:	7720      	strb	r0, [r4, #28]
 8000bb2:	2105      	movs	r1, #5
 8000bb4:	7c20      	ldrb	r0, [r4, #16]
 8000bb6:	f002 fbdd 	bl	8003374 <USBDPD_PRL_BistCarrierEyeMode>
 8000bba:	2028      	movs	r0, #40	@ 0x28
 8000bbc:	7460      	strb	r0, [r4, #17]
 8000bbe:	f248 012d 	movw	r1, #32813	@ 0x802d
 8000bc2:	83e1      	strh	r1, [r4, #30]
 8000bc4:	252d      	movs	r5, #45	@ 0x2d
 8000bc6:	e06b      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000bc8:	f000 f86e 	bl	8000ca8 <.text_39>
 8000bcc:	d168      	bne.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000bce:	7c20      	ldrb	r0, [r4, #16]
 8000bd0:	2105      	movs	r1, #5
 8000bd2:	f002 fbd5 	bl	8003380 <USBDPD_PRL_BistCarrierEyeModeExit>
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	83e0      	strh	r0, [r4, #30]
 8000bda:	e05b      	b.n	8000c94 <PE_SubStateMachine_Generic+0x220>
 8000bdc:	7831      	ldrb	r1, [r6, #0]
 8000bde:	2914      	cmp	r1, #20
 8000be0:	d05e      	beq.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000be2:	2014      	movs	r0, #20
 8000be4:	7030      	strb	r0, [r6, #0]
 8000be6:	f000 f870 	bl	8000cca <.text_42+0x4>
 8000bea:	e059      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000bec:	68a6      	ldr	r6, [r4, #8]
 8000bee:	7c20      	ldrb	r0, [r4, #16]
 8000bf0:	6977      	ldr	r7, [r6, #20]
 8000bf2:	ab04      	add	r3, sp, #16
 8000bf4:	aa03      	add	r2, sp, #12
 8000bf6:	2113      	movs	r1, #19
 8000bf8:	47b8      	blx	r7
 8000bfa:	9804      	ldr	r0, [sp, #16]
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	d04d      	beq.n	8000c9c <PE_SubStateMachine_Generic+0x228>
 8000c00:	9a04      	ldr	r2, [sp, #16]
 8000c02:	f000 f855 	bl	8000cb0 <.text_40>
 8000c06:	ab03      	add	r3, sp, #12
 8000c08:	220c      	movs	r2, #12
 8000c0a:	4620      	mov	r0, r4
 8000c0c:	f000 f90f 	bl	8000e2e <PE_Send_DataMessage>
 8000c10:	e046      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c12:	2101      	movs	r1, #1
 8000c14:	9100      	str	r1, [sp, #0]
 8000c16:	2368      	movs	r3, #104	@ 0x68
 8000c18:	7879      	ldrb	r1, [r7, #1]
 8000c1a:	2218      	movs	r2, #24
 8000c1c:	f000 f850 	bl	8000cc0 <.text_41+0x2>
 8000c20:	2800      	cmp	r0, #0
 8000c22:	d13d      	bne.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c24:	200f      	movs	r0, #15
 8000c26:	7720      	strb	r0, [r4, #28]
 8000c28:	f8a4 801e 	strh.w	r8, [r4, #30]
 8000c2c:	251b      	movs	r5, #27
 8000c2e:	e037      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c30:	7830      	ldrb	r0, [r6, #0]
 8000c32:	2814      	cmp	r0, #20
 8000c34:	d020      	beq.n	8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c36:	7839      	ldrb	r1, [r7, #0]
 8000c38:	7878      	ldrb	r0, [r7, #1]
 8000c3a:	4281      	cmp	r1, r0
 8000c3c:	d11c      	bne.n	8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c3e:	88b9      	ldrh	r1, [r7, #4]
 8000c40:	0bc8      	lsrs	r0, r1, #15
 8000c42:	d119      	bne.n	8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c44:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8000c48:	b1b0      	cbz	r0, 8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c4a:	7938      	ldrb	r0, [r7, #4]
 8000c4c:	f000 001f 	and.w	r0, r0, #31
 8000c50:	280c      	cmp	r0, #12
 8000c52:	d111      	bne.n	8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c54:	68b8      	ldr	r0, [r7, #8]
 8000c56:	68a5      	ldr	r5, [r4, #8]
 8000c58:	69af      	ldr	r7, [r5, #24]
 8000c5a:	1c82      	adds	r2, r0, #2
 8000c5c:	7c20      	ldrb	r0, [r4, #16]
 8000c5e:	2304      	movs	r3, #4
 8000c60:	2113      	movs	r1, #19
 8000c62:	47b8      	blx	r7
 8000c64:	2003      	movs	r0, #3
 8000c66:	7460      	strb	r0, [r4, #17]
 8000c68:	2500      	movs	r5, #0
 8000c6a:	7831      	ldrb	r1, [r6, #0]
 8000c6c:	2914      	cmp	r1, #20
 8000c6e:	d003      	beq.n	8000c78 <PE_SubStateMachine_Generic+0x204>
 8000c70:	2014      	movs	r0, #20
 8000c72:	7030      	strb	r0, [r6, #0]
 8000c74:	f000 f829 	bl	8000cca <.text_42+0x4>
 8000c78:	f000 f816 	bl	8000ca8 <.text_39>
 8000c7c:	d110      	bne.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c7e:	2111      	movs	r1, #17
 8000c80:	e009      	b.n	8000c96 <PE_SubStateMachine_Generic+0x222>
 8000c82:	9000      	str	r0, [sp, #0]
 8000c84:	2303      	movs	r3, #3
 8000c86:	2210      	movs	r2, #16
 8000c88:	f000 f819 	bl	8000cbe <.text_41>
 8000c8c:	e008      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c8e:	f000 f80b 	bl	8000ca8 <.text_39>
 8000c92:	d105      	bne.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c94:	2103      	movs	r1, #3
 8000c96:	7461      	strb	r1, [r4, #17]
 8000c98:	2500      	movs	r5, #0
 8000c9a:	e001      	b.n	8000ca0 <PE_SubStateMachine_Generic+0x22c>
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	7460      	strb	r0, [r4, #17]
 8000ca0:	4628      	mov	r0, r5
 8000ca2:	b00c      	add	sp, #48	@ 0x30
 8000ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000ca8 <.text_39>:
 8000ca8:	8be0      	ldrh	r0, [r4, #30]
 8000caa:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8000cae:	4770      	bx	lr

08000cb0 <.text_40>:
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	0892      	lsrs	r2, r2, #2
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	9001      	str	r0, [sp, #4]
 8000cb8:	9200      	str	r2, [sp, #0]
 8000cba:	9102      	str	r1, [sp, #8]
 8000cbc:	4770      	bx	lr

08000cbe <.text_41>:
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	f000 b887 	b.w	8000dd4 <PE_Send_CtrlMessage>

08000cc6 <.text_42>:
 8000cc6:	2114      	movs	r1, #20
 8000cc8:	7031      	strb	r1, [r6, #0]
 8000cca:	4620      	mov	r0, r4
 8000ccc:	e528      	b.n	8000720 <PE_Clear_RxEvent>

08000cce <PE_UpdateTimer>:
 8000cce:	b510      	push	{r4, lr}
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	f3c2 040e 	ubfx	r4, r2, #0, #15
 8000cd6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000cda:	42a1      	cmp	r1, r4
 8000cdc:	bfb8      	it	lt
 8000cde:	1a50      	sublt	r0, r2, r1
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	bd10      	pop	{r4, pc}

08000ce4 <PE_CallHardResetCallback>:
 8000ce4:	6883      	ldr	r3, [r0, #8]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	bf1c      	itt	ne
 8000cec:	7c00      	ldrbne	r0, [r0, #16]

08000cee <__iar_annotation$$tailcall>:
 8000cee:	4718      	bxne	r3
 8000cf0:	4770      	bx	lr

08000cf2 <PE_SetPowerNegotiation>:
 8000cf2:	6842      	ldr	r2, [r0, #4]
 8000cf4:	6813      	ldr	r3, [r2, #0]
 8000cf6:	f3c3 2202 	ubfx	r2, r3, #8, #3
 8000cfa:	4291      	cmp	r1, r2
 8000cfc:	d007      	beq.n	8000d0e <PE_SetPowerNegotiation+0x1c>
 8000cfe:	6842      	ldr	r2, [r0, #4]
 8000d00:	f361 230a 	bfi	r3, r1, #8, #3
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	215a      	movs	r1, #90	@ 0x5a
 8000d08:	7c00      	ldrb	r0, [r0, #16]
 8000d0a:	f7ff bbeb 	b.w	80004e4 <USBPD_PE_Notification>
 8000d0e:	4770      	bx	lr

08000d10 <PE_CalculateMinTiming>:
 8000d10:	4601      	mov	r1, r0
 8000d12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d16:	8c4a      	ldrh	r2, [r1, #34]	@ 0x22
 8000d18:	0453      	lsls	r3, r2, #17
 8000d1a:	d003      	beq.n	8000d24 <PE_CalculateMinTiming+0x14>
 8000d1c:	8c48      	ldrh	r0, [r1, #34]	@ 0x22
 8000d1e:	8c48      	ldrh	r0, [r1, #34]	@ 0x22
 8000d20:	f3c0 000e 	ubfx	r0, r0, #0, #15
 8000d24:	4770      	bx	lr

08000d26 <PE_SetPowerNegociation>:
 8000d26:	b538      	push	{r3, r4, r5, lr}
 8000d28:	4604      	mov	r4, r0
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	6860      	ldr	r0, [r4, #4]
 8000d2e:	6802      	ldr	r2, [r0, #0]
 8000d30:	f3c2 2002 	ubfx	r0, r2, #8, #3
 8000d34:	4285      	cmp	r5, r0
 8000d36:	d003      	beq.n	8000d40 <PE_SetPowerNegociation+0x1a>
 8000d38:	7c20      	ldrb	r0, [r4, #16]
 8000d3a:	215a      	movs	r1, #90	@ 0x5a
 8000d3c:	f7ff fbd2 	bl	80004e4 <USBPD_PE_Notification>
 8000d40:	6860      	ldr	r0, [r4, #4]
 8000d42:	6801      	ldr	r1, [r0, #0]
 8000d44:	f365 210a 	bfi	r1, r5, #8, #3
 8000d48:	6001      	str	r1, [r0, #0]
 8000d4a:	bd31      	pop	{r0, r4, r5, pc}

08000d4c <PE_CheckDataSizeFromGetDataInfo>:
 8000d4c:	b538      	push	{r3, r4, r5, lr}
 8000d4e:	2200      	movs	r2, #0
 8000d50:	4288      	cmp	r0, r1
 8000d52:	d208      	bcs.n	8000d66 <PE_CheckDataSizeFromGetDataInfo+0x1a>
 8000d54:	2018      	movs	r0, #24
 8000d56:	4c06      	ldr	r4, [pc, #24]	@ (8000d70 <.text_50>)
 8000d58:	a307      	add	r3, pc, #28	@ (adr r3, 8000d78 <.text_52>)
 8000d5a:	6825      	ldr	r5, [r4, #0]
 8000d5c:	9000      	str	r0, [sp, #0]
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2006      	movs	r0, #6
 8000d62:	47a8      	blx	r5
 8000d64:	2202      	movs	r2, #2
 8000d66:	4610      	mov	r0, r2
 8000d68:	bd32      	pop	{r1, r4, r5, pc}
	...

08000d6c <.text_49>:
 8000d6c:	200002f8 	.word	0x200002f8

08000d70 <.text_50>:
 8000d70:	20000000 	.word	0x20000000

08000d74 <.text_51>:
 8000d74:	0801724c 	.word	0x0801724c

08000d78 <.text_52>:
 8000d78:	61746144 	.word	0x61746144
 8000d7c:	7a695320 	.word	0x7a695320
 8000d80:	73692065 	.word	0x73692065
 8000d84:	746f6e20 	.word	0x746f6e20
 8000d88:	726f6320 	.word	0x726f6320
 8000d8c:	74636572 	.word	0x74636572
 8000d90:	00          	.byte	0x00
 8000d91:	00          	.byte	0x00
	...

08000d94 <USBPD_PE_SetTrace>:
 8000d94:	0001      	movs	r1, r0
 8000d96:	4906      	ldr	r1, [pc, #24]	@ (8000db0 <.text_5>)
 8000d98:	bf08      	it	eq
 8000d9a:	f20f 0035 	addweq	r0, pc, #53	@ 0x35
 8000d9e:	6008      	str	r0, [r1, #0]
 8000da0:	4770      	bx	lr

08000da2 <USBPD_PE_CheckLIB>:
 8000da2:	4601      	mov	r1, r0
 8000da4:	2000      	movs	r0, #0
 8000da6:	4a03      	ldr	r2, [pc, #12]	@ (8000db4 <.text_6>)
 8000da8:	4291      	cmp	r1, r2
 8000daa:	bf08      	it	eq
 8000dac:	2001      	moveq	r0, #1
 8000dae:	4770      	bx	lr

08000db0 <.text_5>:
 8000db0:	20000000 	.word	0x20000000

08000db4 <.text_6>:
 8000db4:	30410002 	.word	0x30410002

08000db8 <USBPD_PE_GetMemoryConsumption>:
 8000db8:	b510      	push	{r4, lr}
 8000dba:	f002 f833 	bl	8002e24 <USBPD_PRL_GetMemoryConsumption>
 8000dbe:	4604      	mov	r4, r0
 8000dc0:	f7ff faf9 	bl	80003b6 <USBPD_CAD_GetMemoryConsumption>
 8000dc4:	1904      	adds	r4, r0, r4
 8000dc6:	f604 047c 	addw	r4, r4, #2172	@ 0x87c
 8000dca:	4620      	mov	r0, r4
 8000dcc:	bd10      	pop	{r4, pc}
	...

08000dd0 <PE_Trace_Empty>:
 8000dd0:	4770      	bx	lr
	...

08000dd4 <PE_Send_CtrlMessage>:
 8000dd4:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8000dd8:	9c08      	ldr	r4, [sp, #32]
 8000dda:	4606      	mov	r6, r0
 8000ddc:	4688      	mov	r8, r1
 8000dde:	4617      	mov	r7, r2
 8000de0:	461d      	mov	r5, r3
 8000de2:	f000 f81f 	bl	8000e24 <.text_3>
 8000de6:	b190      	cbz	r0, 8000e0e <PE_Send_CtrlMessage+0x3a>
 8000de8:	9401      	str	r4, [sp, #4]
 8000dea:	2002      	movs	r0, #2
 8000dec:	9000      	str	r0, [sp, #0]
 8000dee:	f106 038b 	add.w	r3, r6, #139	@ 0x8b
 8000df2:	7c30      	ldrb	r0, [r6, #16]
 8000df4:	463a      	mov	r2, r7
 8000df6:	4641      	mov	r1, r8
 8000df8:	f002 f86a 	bl	8002ed0 <USBPD_PRL_SendMessage>
 8000dfc:	2803      	cmp	r0, #3
 8000dfe:	d0f0      	beq.n	8000de2 <PE_Send_CtrlMessage+0xe>
 8000e00:	2810      	cmp	r0, #16
 8000e02:	d00d      	beq.n	8000e20 <PE_Send_CtrlMessage+0x4c>
 8000e04:	2f0d      	cmp	r7, #13
 8000e06:	bf0c      	ite	eq
 8000e08:	2201      	moveq	r2, #1
 8000e0a:	2200      	movne	r2, #0
 8000e0c:	e002      	b.n	8000e14 <PE_Send_CtrlMessage+0x40>
 8000e0e:	7470      	strb	r0, [r6, #17]
 8000e10:	2010      	movs	r0, #16
 8000e12:	e005      	b.n	8000e20 <PE_Send_CtrlMessage+0x4c>
 8000e14:	4603      	mov	r3, r0
 8000e16:	9500      	str	r5, [sp, #0]
 8000e18:	4641      	mov	r1, r8
 8000e1a:	4630      	mov	r0, r6
 8000e1c:	f000 fa5d 	bl	80012da <PE_CheckSendMessageStatus>
 8000e20:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

08000e24 <.text_3>:
 8000e24:	6870      	ldr	r0, [r6, #4]
 8000e26:	6801      	ldr	r1, [r0, #0]
 8000e28:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8000e2c:	4770      	bx	lr

08000e2e <PE_Send_DataMessage>:
 8000e2e:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000e30:	4604      	mov	r4, r0
 8000e32:	9f08      	ldr	r7, [sp, #32]
 8000e34:	460d      	mov	r5, r1
 8000e36:	4616      	mov	r6, r2
 8000e38:	2000      	movs	r0, #0
 8000e3a:	e010      	b.n	8000e5e <PE_Send_DataMessage+0x30>
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	eb04 0280 	add.w	r2, r4, r0, lsl #2
 8000e42:	f8d3 c000 	ldr.w	ip, [r3]
 8000e46:	440a      	add	r2, r1
 8000e48:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
 8000e4c:	1c49      	adds	r1, r1, #1
 8000e4e:	fa2c fc0e 	lsr.w	ip, ip, lr
 8000e52:	2904      	cmp	r1, #4
 8000e54:	f882 c08d 	strb.w	ip, [r2, #141]	@ 0x8d
 8000e58:	d3f1      	bcc.n	8000e3e <PE_Send_DataMessage+0x10>
 8000e5a:	1d1b      	adds	r3, r3, #4
 8000e5c:	1c40      	adds	r0, r0, #1
 8000e5e:	42b8      	cmp	r0, r7
 8000e60:	d3ec      	bcc.n	8000e3c <PE_Send_DataMessage+0xe>
 8000e62:	6860      	ldr	r0, [r4, #4]
 8000e64:	f7ff ffdf 	bl	8000e26 <.text_3+0x2>
 8000e68:	b1d8      	cbz	r0, 8000ea2 <PE_Send_DataMessage+0x74>
 8000e6a:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 8000e6e:	9001      	str	r0, [sp, #4]
 8000e70:	f104 038b 	add.w	r3, r4, #139	@ 0x8b
 8000e74:	00b8      	lsls	r0, r7, #2
 8000e76:	1c80      	adds	r0, r0, #2
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	9000      	str	r0, [sp, #0]
 8000e7c:	4632      	mov	r2, r6
 8000e7e:	7c20      	ldrb	r0, [r4, #16]
 8000e80:	4629      	mov	r1, r5
 8000e82:	f002 f825 	bl	8002ed0 <USBPD_PRL_SendMessage>
 8000e86:	2803      	cmp	r0, #3
 8000e88:	d0eb      	beq.n	8000e62 <PE_Send_DataMessage+0x34>
 8000e8a:	2810      	cmp	r0, #16
 8000e8c:	d008      	beq.n	8000ea0 <PE_Send_DataMessage+0x72>
 8000e8e:	f89d 1024 	ldrb.w	r1, [sp, #36]	@ 0x24
 8000e92:	9100      	str	r1, [sp, #0]
 8000e94:	4603      	mov	r3, r0
 8000e96:	2200      	movs	r2, #0
 8000e98:	4629      	mov	r1, r5
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	f000 fa1d 	bl	80012da <PE_CheckSendMessageStatus>
 8000ea0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000ea2:	2010      	movs	r0, #16
 8000ea4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000ea6 <PE_Check_ExtendedMessage>:
 8000ea6:	b510      	push	{r4, lr}
 8000ea8:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8000eaa:	788a      	ldrb	r2, [r1, #2]
 8000eac:	78c9      	ldrb	r1, [r1, #3]
 8000eae:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8000eb2:	f100 0182 	add.w	r1, r0, #130	@ 0x82
 8000eb6:	800a      	strh	r2, [r1, #0]
 8000eb8:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8000ebc:	f003 031f 	and.w	r3, r3, #31
 8000ec0:	708b      	strb	r3, [r1, #2]
 8000ec2:	f3c2 21c3 	ubfx	r1, r2, #11, #4
 8000ec6:	2900      	cmp	r1, #0
 8000ec8:	bf1e      	ittt	ne
 8000eca:	f3c2 2180 	ubfxne	r1, r2, #10, #1
 8000ece:	2900      	cmpne	r1, #0
 8000ed0:	2134      	movne	r1, #52	@ 0x34
 8000ed2:	d12d      	bne.n	8000f30 <PE_Check_ExtendedMessage+0x8a>
 8000ed4:	0411      	lsls	r1, r2, #16
 8000ed6:	0fc9      	lsrs	r1, r1, #31
 8000ed8:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8000edc:	d10d      	bne.n	8000efa <PE_Check_ExtendedMessage+0x54>
 8000ede:	f8a0 32b2 	strh.w	r3, [r0, #690]	@ 0x2b2
 8000ee2:	f8b0 22b2 	ldrh.w	r2, [r0, #690]	@ 0x2b2
 8000ee6:	4291      	cmp	r1, r2
 8000ee8:	d21c      	bcs.n	8000f24 <PE_Check_ExtendedMessage+0x7e>
 8000eea:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000eec:	440b      	add	r3, r1
 8000eee:	1844      	adds	r4, r0, r1
 8000ef0:	791a      	ldrb	r2, [r3, #4]
 8000ef2:	f884 20a9 	strb.w	r2, [r4, #169]	@ 0xa9
 8000ef6:	1c49      	adds	r1, r1, #1
 8000ef8:	e7f3      	b.n	8000ee2 <PE_Check_ExtendedMessage+0x3c>
 8000efa:	f412 4ff8 	tst.w	r2, #31744	@ 0x7c00
 8000efe:	d106      	bne.n	8000f0e <PE_Check_ExtendedMessage+0x68>
 8000f00:	8e01      	ldrh	r1, [r0, #48]	@ 0x30
 8000f02:	f3c1 3102 	ubfx	r1, r1, #12, #3
 8000f06:	2907      	cmp	r1, #7
 8000f08:	bf28      	it	cs
 8000f0a:	2b1b      	cmpcs	r3, #27
 8000f0c:	d30a      	bcc.n	8000f24 <PE_Check_ExtendedMessage+0x7e>
 8000f0e:	f3c2 2180 	ubfx	r1, r2, #10, #1
 8000f12:	b939      	cbnz	r1, 8000f24 <PE_Check_ExtendedMessage+0x7e>
 8000f14:	f8b0 12b2 	ldrh.w	r1, [r0, #690]	@ 0x2b2
 8000f18:	4299      	cmp	r1, r3
 8000f1a:	d203      	bcs.n	8000f24 <PE_Check_ExtendedMessage+0x7e>
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	83c2      	strh	r2, [r0, #30]
 8000f20:	2137      	movs	r1, #55	@ 0x37
 8000f22:	e005      	b.n	8000f30 <PE_Check_ExtendedMessage+0x8a>
 8000f24:	7f01      	ldrb	r1, [r0, #28]
 8000f26:	b111      	cbz	r1, 8000f2e <PE_Check_ExtendedMessage+0x88>
 8000f28:	2201      	movs	r2, #1
 8000f2a:	7442      	strb	r2, [r0, #17]
 8000f2c:	bd10      	pop	{r4, pc}
 8000f2e:	2101      	movs	r1, #1
 8000f30:	7441      	strb	r1, [r0, #17]
 8000f32:	bd10      	pop	{r4, pc}

08000f34 <PE_Send_ExtendedMessage>:
 8000f34:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8000f38:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8000f3a:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8000f3c:	4606      	mov	r6, r0
 8000f3e:	460f      	mov	r7, r1
 8000f40:	4690      	mov	r8, r2
 8000f42:	4699      	mov	r9, r3
 8000f44:	f7ff ff6e 	bl	8000e24 <.text_3>
 8000f48:	b1b8      	cbz	r0, 8000f7a <PE_Send_ExtendedMessage+0x46>
 8000f4a:	9501      	str	r5, [sp, #4]
 8000f4c:	9400      	str	r4, [sp, #0]
 8000f4e:	464b      	mov	r3, r9
 8000f50:	7c30      	ldrb	r0, [r6, #16]
 8000f52:	f048 0280 	orr.w	r2, r8, #128	@ 0x80
 8000f56:	4639      	mov	r1, r7
 8000f58:	f001 ffba 	bl	8002ed0 <USBPD_PRL_SendMessage>
 8000f5c:	2803      	cmp	r0, #3
 8000f5e:	d0f1      	beq.n	8000f44 <PE_Send_ExtendedMessage+0x10>
 8000f60:	2810      	cmp	r0, #16
 8000f62:	d008      	beq.n	8000f76 <PE_Send_ExtendedMessage+0x42>
 8000f64:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8000f68:	9100      	str	r1, [sp, #0]
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4639      	mov	r1, r7
 8000f70:	4630      	mov	r0, r6
 8000f72:	f000 f9b2 	bl	80012da <PE_CheckSendMessageStatus>
 8000f76:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8000f7a:	2011      	movs	r0, #17
 8000f7c:	7470      	strb	r0, [r6, #17]
 8000f7e:	2010      	movs	r0, #16
 8000f80:	e7f9      	b.n	8000f76 <PE_Send_ExtendedMessage+0x42>

08000f82 <PE_SubStateMachine_ExtendedMessages>:
 8000f82:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8000f86:	2502      	movs	r5, #2
 8000f88:	4604      	mov	r4, r0
 8000f8a:	f104 018f 	add.w	r1, r4, #143	@ 0x8f
 8000f8e:	7c63      	ldrb	r3, [r4, #17]
 8000f90:	2b31      	cmp	r3, #49	@ 0x31
 8000f92:	f204 12ad 	addw	r2, r4, #429	@ 0x1ad
 8000f96:	f104 0682 	add.w	r6, r4, #130	@ 0x82
 8000f9a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8000f9e:	f104 088b 	add.w	r8, r4, #139	@ 0x8b
 8000fa2:	f204 27b2 	addw	r7, r4, #690	@ 0x2b2
 8000fa6:	f248 001b 	movw	r0, #32795	@ 0x801b
 8000faa:	d010      	beq.n	8000fce <PE_SubStateMachine_ExtendedMessages+0x4c>
 8000fac:	2b33      	cmp	r3, #51	@ 0x33
 8000fae:	d004      	beq.n	8000fba <PE_SubStateMachine_ExtendedMessages+0x38>
 8000fb0:	2b34      	cmp	r3, #52	@ 0x34
 8000fb2:	d039      	beq.n	8001028 <PE_SubStateMachine_ExtendedMessages+0xa6>
 8000fb4:	2b35      	cmp	r3, #53	@ 0x35
 8000fb6:	d064      	beq.n	8001082 <PE_SubStateMachine_ExtendedMessages+0x100>
 8000fb8:	2b36      	cmp	r3, #54	@ 0x36
 8000fba:	d078      	beq.n	80010ae <PE_SubStateMachine_ExtendedMessages+0x12c>
 8000fbc:	2b37      	cmp	r3, #55	@ 0x37
 8000fbe:	d07a      	beq.n	80010b6 <PE_SubStateMachine_ExtendedMessages+0x134>
 8000fc0:	2b38      	cmp	r3, #56	@ 0x38
 8000fc2:	bf01      	itttt	eq
 8000fc4:	2003      	moveq	r0, #3
 8000fc6:	7460      	strbeq	r0, [r4, #17]
 8000fc8:	2500      	moveq	r5, #0
 8000fca:	803d      	strheq	r5, [r7, #0]
 8000fcc:	e0a0      	b.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 8000fce:	2300      	movs	r3, #0
 8000fd0:	803b      	strh	r3, [r7, #0]
 8000fd2:	7333      	strb	r3, [r6, #12]
 8000fd4:	72f3      	strb	r3, [r6, #11]
 8000fd6:	8878      	ldrh	r0, [r7, #2]
 8000fd8:	281a      	cmp	r0, #26
 8000fda:	4618      	mov	r0, r3
 8000fdc:	d906      	bls.n	8000fec <PE_SubStateMachine_ExtendedMessages+0x6a>
 8000fde:	f000 f89a 	bl	8001116 <.text_8>
 8000fe2:	281a      	cmp	r0, #26
 8000fe4:	d3fb      	bcc.n	8000fde <PE_SubStateMachine_ExtendedMessages+0x5c>
 8000fe6:	e005      	b.n	8000ff4 <PE_SubStateMachine_ExtendedMessages+0x72>
 8000fe8:	f000 f895 	bl	8001116 <.text_8>
 8000fec:	f8b7 c002 	ldrh.w	ip, [r7, #2]
 8000ff0:	4560      	cmp	r0, ip
 8000ff2:	d3f9      	bcc.n	8000fe8 <PE_SubStateMachine_ExtendedMessages+0x66>
 8000ff4:	6960      	ldr	r0, [r4, #20]
 8000ff6:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	bf1a      	itte	ne
 8000ffe:	2301      	movne	r3, #1
 8001000:	2033      	movne	r0, #51	@ 0x33
 8001002:	2003      	moveq	r0, #3
 8001004:	9001      	str	r0, [sp, #4]
 8001006:	9302      	str	r3, [sp, #8]
 8001008:	4643      	mov	r3, r8
 800100a:	8878      	ldrh	r0, [r7, #2]
 800100c:	1d00      	adds	r0, r0, #4
 800100e:	b280      	uxth	r0, r0
 8001010:	9000      	str	r0, [sp, #0]
 8001012:	78f2      	ldrb	r2, [r6, #3]
 8001014:	f899 1003 	ldrb.w	r1, [r9, #3]
 8001018:	4620      	mov	r0, r4
 800101a:	f7ff ff8b 	bl	8000f34 <PE_Send_ExtendedMessage>
 800101e:	2800      	cmp	r0, #0
 8001020:	d176      	bne.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001022:	7970      	ldrb	r0, [r6, #5]
 8001024:	7720      	strb	r0, [r4, #28]
 8001026:	e073      	b.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001028:	8833      	ldrh	r3, [r6, #0]
 800102a:	887d      	ldrh	r5, [r7, #2]
 800102c:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 8001030:	201a      	movs	r0, #26
 8001032:	4343      	muls	r3, r0
 8001034:	42ab      	cmp	r3, r5
 8001036:	da04      	bge.n	8001042 <PE_SubStateMachine_ExtendedMessages+0xc0>
 8001038:	8830      	ldrh	r0, [r6, #0]
 800103a:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 800103e:	280a      	cmp	r0, #10
 8001040:	d301      	bcc.n	8001046 <PE_SubStateMachine_ExtendedMessages+0xc4>
 8001042:	2003      	movs	r0, #3
 8001044:	e01a      	b.n	800107c <PE_SubStateMachine_ExtendedMessages+0xfa>
 8001046:	1ae8      	subs	r0, r5, r3
 8001048:	281a      	cmp	r0, #26
 800104a:	bf3a      	itte	cc
 800104c:	1aed      	subcc	r5, r5, r3
 800104e:	b2ed      	uxtbcc	r5, r5
 8001050:	251a      	movcs	r5, #26
 8001052:	2000      	movs	r0, #0
 8001054:	e006      	b.n	8001064 <PE_SubStateMachine_ExtendedMessages+0xe2>
 8001056:	eb00 0903 	add.w	r9, r0, r3
 800105a:	f812 9009 	ldrb.w	r9, [r2, r9]
 800105e:	f801 9000 	strb.w	r9, [r1, r0]
 8001062:	1c40      	adds	r0, r0, #1
 8001064:	42a8      	cmp	r0, r5
 8001066:	d3f6      	bcc.n	8001056 <PE_SubStateMachine_ExtendedMessages+0xd4>
 8001068:	8831      	ldrh	r1, [r6, #0]
 800106a:	887a      	ldrh	r2, [r7, #2]
 800106c:	7c20      	ldrb	r0, [r4, #16]
 800106e:	0ac9      	lsrs	r1, r1, #11
 8001070:	4643      	mov	r3, r8
 8001072:	f001 010f 	and.w	r1, r1, #15
 8001076:	f002 fba4 	bl	80037c2 <USBPD_PRL_PrepareExtendedTxChunkSending>
 800107a:	2035      	movs	r0, #53	@ 0x35
 800107c:	7460      	strb	r0, [r4, #17]
 800107e:	2500      	movs	r5, #0
 8001080:	e046      	b.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001082:	6960      	ldr	r0, [r4, #20]
 8001084:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8001088:	2800      	cmp	r0, #0
 800108a:	bf14      	ite	ne
 800108c:	2036      	movne	r0, #54	@ 0x36
 800108e:	2003      	moveq	r0, #3
 8001090:	2100      	movs	r1, #0
 8001092:	9001      	str	r0, [sp, #4]
 8001094:	9102      	str	r1, [sp, #8]
 8001096:	4643      	mov	r3, r8
 8001098:	8878      	ldrh	r0, [r7, #2]
 800109a:	9000      	str	r0, [sp, #0]
 800109c:	78f2      	ldrb	r2, [r6, #3]
 800109e:	f899 1000 	ldrb.w	r1, [r9]
 80010a2:	4620      	mov	r0, r4
 80010a4:	f7ff ff46 	bl	8000f34 <PE_Send_ExtendedMessage>
 80010a8:	2000      	movs	r0, #0
 80010aa:	8038      	strh	r0, [r7, #0]
 80010ac:	e030      	b.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 80010ae:	83e0      	strh	r0, [r4, #30]
 80010b0:	251b      	movs	r5, #27
 80010b2:	2039      	movs	r0, #57	@ 0x39
 80010b4:	e004      	b.n	80010c0 <PE_SubStateMachine_ExtendedMessages+0x13e>
 80010b6:	8be1      	ldrh	r1, [r4, #30]
 80010b8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80010bc:	d102      	bne.n	80010c4 <PE_SubStateMachine_ExtendedMessages+0x142>
 80010be:	200f      	movs	r0, #15
 80010c0:	7460      	strb	r0, [r4, #17]
 80010c2:	e025      	b.n	8001110 <PE_SubStateMachine_ExtendedMessages+0x18e>
 80010c4:	83e0      	strh	r0, [r4, #30]
 80010c6:	4641      	mov	r1, r8
 80010c8:	7c20      	ldrb	r0, [r4, #16]
 80010ca:	f002 fba3 	bl	8003814 <USBPD_PRL_PrepareChunkRequest>
 80010ce:	251b      	movs	r5, #27
 80010d0:	6860      	ldr	r0, [r4, #4]
 80010d2:	f7ff fea8 	bl	8000e26 <.text_3+0x2>
 80010d6:	b180      	cbz	r0, 80010fa <PE_SubStateMachine_ExtendedMessages+0x178>
 80010d8:	2000      	movs	r0, #0
 80010da:	2106      	movs	r1, #6
 80010dc:	9001      	str	r0, [sp, #4]
 80010de:	9100      	str	r1, [sp, #0]
 80010e0:	4643      	mov	r3, r8
 80010e2:	78b2      	ldrb	r2, [r6, #2]
 80010e4:	f899 1000 	ldrb.w	r1, [r9]
 80010e8:	7c20      	ldrb	r0, [r4, #16]
 80010ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010ee:	f001 feef 	bl	8002ed0 <USBPD_PRL_SendMessage>
 80010f2:	2803      	cmp	r0, #3
 80010f4:	4603      	mov	r3, r0
 80010f6:	d0eb      	beq.n	80010d0 <PE_SubStateMachine_ExtendedMessages+0x14e>
 80010f8:	e002      	b.n	8001100 <PE_SubStateMachine_ExtendedMessages+0x17e>
 80010fa:	2011      	movs	r0, #17
 80010fc:	7460      	strb	r0, [r4, #17]
 80010fe:	2310      	movs	r3, #16
 8001100:	2039      	movs	r0, #57	@ 0x39
 8001102:	9000      	str	r0, [sp, #0]
 8001104:	2200      	movs	r2, #0
 8001106:	f899 1000 	ldrb.w	r1, [r9]
 800110a:	4620      	mov	r0, r4
 800110c:	f000 f8e5 	bl	80012da <PE_CheckSendMessageStatus>
 8001110:	4628      	mov	r0, r5
 8001112:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

08001116 <.text_8>:
 8001116:	f812 c000 	ldrb.w	ip, [r2, r0]
 800111a:	f801 c000 	strb.w	ip, [r1, r0]
 800111e:	1c40      	adds	r0, r0, #1
 8001120:	4770      	bx	lr

08001122 <PE_ManageRXEvent>:
 8001122:	f100 012c 	add.w	r1, r0, #44	@ 0x2c
 8001126:	780a      	ldrb	r2, [r1, #0]
 8001128:	704a      	strb	r2, [r1, #1]
 800112a:	888a      	ldrh	r2, [r1, #4]
 800112c:	0bd1      	lsrs	r1, r2, #15
 800112e:	bf18      	it	ne
 8001130:	f7ff beb9 	bne.w	8000ea6 <PE_Check_ExtendedMessage>
 8001134:	f412 4f70 	tst.w	r2, #61440	@ 0xf000
 8001138:	bf08      	it	eq
 800113a:	f000 b801 	beq.w	8001140 <PE_Check_ControlMessage>
 800113e:	e056      	b.n	80011ee <PE_Check_DataMessage>

08001140 <PE_Check_ControlMessage>:
 8001140:	b510      	push	{r4, lr}
 8001142:	f000 f8c4 	bl	80012ce <.text_12>
 8001146:	1e40      	subs	r0, r0, #1
 8001148:	2817      	cmp	r0, #23
 800114a:	d844      	bhi.n	80011d6 <PE_Check_ControlMessage+0x96>
 800114c:	e8df f000 	tbb	[pc, r0]
 8001150:	41414e4e 	.word	0x41414e4e
 8001154:	26164114 	.word	0x26164114
 8001158:	411e4343 	.word	0x411e4343
 800115c:	3b43430c 	.word	0x3b43430c
 8001160:	43434343 	.word	0x43434343
 8001164:	37434343 	.word	0x37434343
 8001168:	2203      	movs	r2, #3
 800116a:	7722      	strb	r2, [r4, #28]
 800116c:	2132      	movs	r1, #50	@ 0x32
 800116e:	7c20      	ldrb	r0, [r4, #16]
 8001170:	f7ff f9b8 	bl	80004e4 <USBPD_PE_Notification>
 8001174:	2110      	movs	r1, #16
 8001176:	e038      	b.n	80011ea <PE_Check_ControlMessage+0xaa>
 8001178:	2133      	movs	r1, #51	@ 0x33
 800117a:	e025      	b.n	80011c8 <PE_Check_ControlMessage+0x88>
 800117c:	2006      	movs	r0, #6
 800117e:	7720      	strb	r0, [r4, #28]
 8001180:	210c      	movs	r1, #12
 8001182:	7c20      	ldrb	r0, [r4, #16]
 8001184:	f7ff f9ae 	bl	80004e4 <USBPD_PE_Notification>
 8001188:	204c      	movs	r0, #76	@ 0x4c
 800118a:	e02b      	b.n	80011e4 <PE_Check_ControlMessage+0xa4>
 800118c:	68a1      	ldr	r1, [r4, #8]
 800118e:	6ac8      	ldr	r0, [r1, #44]	@ 0x2c
 8001190:	2800      	cmp	r0, #0
 8001192:	d020      	beq.n	80011d6 <PE_Check_ControlMessage+0x96>
 8001194:	2111      	movs	r1, #17
 8001196:	7721      	strb	r1, [r4, #28]
 8001198:	209d      	movs	r0, #157	@ 0x9d
 800119a:	e023      	b.n	80011e4 <PE_Check_ControlMessage+0xa4>
 800119c:	6860      	ldr	r0, [r4, #4]
 800119e:	6801      	ldr	r1, [r0, #0]
 80011a0:	f3c1 2002 	ubfx	r0, r1, #8, #3
 80011a4:	2803      	cmp	r0, #3
 80011a6:	d116      	bne.n	80011d6 <PE_Check_ControlMessage+0x96>
 80011a8:	6820      	ldr	r0, [r4, #0]
 80011aa:	6841      	ldr	r1, [r0, #4]
 80011ac:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 80011b0:	b188      	cbz	r0, 80011d6 <PE_Check_ControlMessage+0x96>
 80011b2:	211d      	movs	r1, #29
 80011b4:	7461      	strb	r1, [r4, #17]
 80011b6:	2007      	movs	r0, #7
 80011b8:	7720      	strb	r0, [r4, #28]
 80011ba:	2106      	movs	r1, #6
 80011bc:	e004      	b.n	80011c8 <PE_Check_ControlMessage+0x88>
 80011be:	200f      	movs	r0, #15
 80011c0:	7720      	strb	r0, [r4, #28]
 80011c2:	214b      	movs	r1, #75	@ 0x4b
 80011c4:	e011      	b.n	80011ea <PE_Check_ControlMessage+0xaa>
 80011c6:	2159      	movs	r1, #89	@ 0x59
 80011c8:	7c20      	ldrb	r0, [r4, #16]
 80011ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011ce:	f7ff b989 	b.w	80004e4 <USBPD_PE_Notification>
 80011d2:	2011      	movs	r0, #17
 80011d4:	e006      	b.n	80011e4 <PE_Check_ControlMessage+0xa4>
 80011d6:	6860      	ldr	r0, [r4, #4]
 80011d8:	7801      	ldrb	r1, [r0, #0]
 80011da:	f001 0103 	and.w	r1, r1, #3
 80011de:	2902      	cmp	r1, #2
 80011e0:	d102      	bne.n	80011e8 <PE_Check_ControlMessage+0xa8>
 80011e2:	2001      	movs	r0, #1
 80011e4:	7460      	strb	r0, [r4, #17]
 80011e6:	bd10      	pop	{r4, pc}
 80011e8:	212a      	movs	r1, #42	@ 0x2a
 80011ea:	7461      	strb	r1, [r4, #17]
 80011ec:	bd10      	pop	{r4, pc}

080011ee <PE_Check_DataMessage>:
 80011ee:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80011f0:	f000 f86d 	bl	80012ce <.text_12>
 80011f4:	2801      	cmp	r0, #1
 80011f6:	d069      	beq.n	80012cc <PE_Check_DataMessage+0xde>
 80011f8:	2802      	cmp	r0, #2
 80011fa:	d009      	beq.n	8001210 <PE_Check_DataMessage+0x22>
 80011fc:	2803      	cmp	r0, #3
 80011fe:	d01e      	beq.n	800123e <PE_Check_DataMessage+0x50>
 8001200:	2806      	cmp	r0, #6
 8001202:	bf1c      	itt	ne
 8001204:	2807      	cmpne	r0, #7
 8001206:	280a      	cmpne	r0, #10
 8001208:	d05b      	beq.n	80012c2 <PE_Check_DataMessage+0xd4>
 800120a:	280f      	cmp	r0, #15
 800120c:	d055      	beq.n	80012ba <PE_Check_DataMessage+0xcc>
 800120e:	e05b      	b.n	80012c8 <PE_Check_DataMessage+0xda>
 8001210:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001212:	7881      	ldrb	r1, [r0, #2]
 8001214:	78c2      	ldrb	r2, [r0, #3]
 8001216:	eb01 2302 	add.w	r3, r1, r2, lsl #8
 800121a:	7901      	ldrb	r1, [r0, #4]
 800121c:	7940      	ldrb	r0, [r0, #5]
 800121e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8001222:	eb03 6300 	add.w	r3, r3, r0, lsl #24
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2304      	movs	r3, #4
 800122a:	68a5      	ldr	r5, [r4, #8]
 800122c:	7c20      	ldrb	r0, [r4, #16]
 800122e:	69ae      	ldr	r6, [r5, #24]
 8001230:	466a      	mov	r2, sp
 8001232:	2106      	movs	r1, #6
 8001234:	47b0      	blx	r6
 8001236:	2001      	movs	r0, #1
 8001238:	7720      	strb	r0, [r4, #28]
 800123a:	2109      	movs	r1, #9
 800123c:	e045      	b.n	80012ca <PE_Check_DataMessage+0xdc>
 800123e:	2200      	movs	r2, #0
 8001240:	9201      	str	r2, [sp, #4]
 8001242:	9200      	str	r2, [sp, #0]
 8001244:	466b      	mov	r3, sp
 8001246:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001248:	7881      	ldrb	r1, [r0, #2]
 800124a:	78c2      	ldrb	r2, [r0, #3]
 800124c:	68a6      	ldr	r6, [r4, #8]
 800124e:	6977      	ldr	r7, [r6, #20]
 8001250:	eb01 2502 	add.w	r5, r1, r2, lsl #8
 8001254:	7901      	ldrb	r1, [r0, #4]
 8001256:	7940      	ldrb	r0, [r0, #5]
 8001258:	eb05 4501 	add.w	r5, r5, r1, lsl #16
 800125c:	eb05 6500 	add.w	r5, r5, r0, lsl #24
 8001260:	7c20      	ldrb	r0, [r4, #16]
 8001262:	aa01      	add	r2, sp, #4
 8001264:	2103      	movs	r1, #3
 8001266:	47b8      	blx	r7
 8001268:	9800      	ldr	r0, [sp, #0]
 800126a:	2104      	movs	r1, #4
 800126c:	f7ff fd6e 	bl	8000d4c <PE_CheckDataSizeFromGetDataInfo>
 8001270:	2800      	cmp	r0, #0
 8001272:	bf01      	itttt	eq
 8001274:	6860      	ldreq	r0, [r4, #4]
 8001276:	6801      	ldreq	r1, [r0, #0]
 8001278:	f3c1 2002 	ubfxeq	r0, r1, #8, #3
 800127c:	2803      	cmpeq	r0, #3
 800127e:	d11a      	bne.n	80012b6 <PE_Check_DataMessage+0xc8>
 8001280:	9801      	ldr	r0, [sp, #4]
 8001282:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001286:	4288      	cmp	r0, r1
 8001288:	d115      	bne.n	80012b6 <PE_Check_DataMessage+0xc8>
 800128a:	0f2d      	lsrs	r5, r5, #28
 800128c:	2d05      	cmp	r5, #5
 800128e:	d010      	beq.n	80012b2 <PE_Check_DataMessage+0xc4>
 8001290:	2d08      	cmp	r5, #8
 8001292:	d00c      	beq.n	80012ae <PE_Check_DataMessage+0xc0>
 8001294:	2d09      	cmp	r5, #9
 8001296:	d004      	beq.n	80012a2 <PE_Check_DataMessage+0xb4>
 8001298:	2d0a      	cmp	r5, #10
 800129a:	d117      	bne.n	80012cc <PE_Check_DataMessage+0xde>
 800129c:	7c20      	ldrb	r0, [r4, #16]
 800129e:	2166      	movs	r1, #102	@ 0x66
 80012a0:	e001      	b.n	80012a6 <PE_Check_DataMessage+0xb8>
 80012a2:	7c20      	ldrb	r0, [r4, #16]
 80012a4:	2165      	movs	r1, #101	@ 0x65
 80012a6:	f7ff f91d 	bl	80004e4 <USBPD_PE_Notification>
 80012aa:	2003      	movs	r0, #3
 80012ac:	e00a      	b.n	80012c4 <PE_Check_DataMessage+0xd6>
 80012ae:	2129      	movs	r1, #41	@ 0x29
 80012b0:	e00b      	b.n	80012ca <PE_Check_DataMessage+0xdc>
 80012b2:	2027      	movs	r0, #39	@ 0x27
 80012b4:	e006      	b.n	80012c4 <PE_Check_DataMessage+0xd6>
 80012b6:	2103      	movs	r1, #3
 80012b8:	e007      	b.n	80012ca <PE_Check_DataMessage+0xdc>
 80012ba:	4620      	mov	r0, r4
 80012bc:	f001 fc54 	bl	8002b68 <PE_Check_DataMessageVDM>
 80012c0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80012c2:	2001      	movs	r0, #1
 80012c4:	7460      	strb	r0, [r4, #17]
 80012c6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80012c8:	2111      	movs	r1, #17
 80012ca:	7461      	strb	r1, [r4, #17]
 80012cc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

080012ce <.text_12>:
 80012ce:	4604      	mov	r4, r0
 80012d0:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80012d4:	f000 001f 	and.w	r0, r0, #31
 80012d8:	4770      	bx	lr

080012da <PE_CheckSendMessageStatus>:
 80012da:	b510      	push	{r4, lr}
 80012dc:	2410      	movs	r4, #16
 80012de:	2b05      	cmp	r3, #5
 80012e0:	d007      	beq.n	80012f2 <PE_CheckSendMessageStatus+0x18>
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d00c      	beq.n	8001300 <PE_CheckSendMessageStatus+0x26>
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	d00f      	beq.n	800130a <PE_CheckSendMessageStatus+0x30>
 80012ea:	2b09      	cmp	r3, #9
 80012ec:	bf08      	it	eq
 80012ee:	2409      	moveq	r4, #9
 80012f0:	e027      	b.n	8001342 <PE_CheckSendMessageStatus+0x68>
 80012f2:	9902      	ldr	r1, [sp, #8]
 80012f4:	7441      	strb	r1, [r0, #17]
 80012f6:	2400      	movs	r4, #0
 80012f8:	6941      	ldr	r1, [r0, #20]
 80012fa:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80012fe:	e002      	b.n	8001306 <PE_CheckSendMessageStatus+0x2c>
 8001300:	6941      	ldr	r1, [r0, #20]
 8001302:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 8001306:	6141      	str	r1, [r0, #20]
 8001308:	e01b      	b.n	8001342 <PE_CheckSendMessageStatus+0x68>
 800130a:	b129      	cbz	r1, 8001318 <PE_CheckSendMessageStatus+0x3e>
 800130c:	2a01      	cmp	r2, #1
 800130e:	bf08      	it	eq
 8001310:	2199      	moveq	r1, #153	@ 0x99
 8001312:	d015      	beq.n	8001340 <PE_CheckSendMessageStatus+0x66>
 8001314:	2407      	movs	r4, #7
 8001316:	e014      	b.n	8001342 <PE_CheckSendMessageStatus+0x68>
 8001318:	6841      	ldr	r1, [r0, #4]
 800131a:	680b      	ldr	r3, [r1, #0]
 800131c:	f3c3 2102 	ubfx	r1, r3, #8, #3
 8001320:	2904      	cmp	r1, #4
 8001322:	d003      	beq.n	800132c <PE_CheckSendMessageStatus+0x52>
 8001324:	2a01      	cmp	r2, #1
 8001326:	d10a      	bne.n	800133e <PE_CheckSendMessageStatus+0x64>
 8001328:	210f      	movs	r1, #15
 800132a:	e009      	b.n	8001340 <PE_CheckSendMessageStatus+0x66>
 800132c:	2a00      	cmp	r2, #0
 800132e:	d1fb      	bne.n	8001328 <PE_CheckSendMessageStatus+0x4e>
 8001330:	6882      	ldr	r2, [r0, #8]
 8001332:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8001334:	2900      	cmp	r1, #0
 8001336:	d0f7      	beq.n	8001328 <PE_CheckSendMessageStatus+0x4e>
 8001338:	2292      	movs	r2, #146	@ 0x92
 800133a:	7442      	strb	r2, [r0, #17]
 800133c:	e001      	b.n	8001342 <PE_CheckSendMessageStatus+0x68>
 800133e:	2111      	movs	r1, #17
 8001340:	7441      	strb	r1, [r0, #17]
 8001342:	4620      	mov	r0, r4
 8001344:	bd10      	pop	{r4, pc}
	...

08001348 <USBPD_PE_StateMachine_SRC>:
 8001348:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800134c:	4680      	mov	r8, r0
 800134e:	f8df 094c 	ldr.w	r0, [pc, #2380]	@ 8001c9c <.text_3>
 8001352:	f8df 994c 	ldr.w	r9, [pc, #2380]	@ 8001ca0 <.text_4>
 8001356:	4641      	mov	r1, r8
 8001358:	f850 6021 	ldr.w	r6, [r0, r1, lsl #2]
 800135c:	7c70      	ldrb	r0, [r6, #17]
 800135e:	2848      	cmp	r0, #72	@ 0x48
 8001360:	d12b      	bne.n	80013ba <USBPD_PE_StateMachine_SRC+0x72>
 8001362:	4630      	mov	r0, r6
 8001364:	f7ff faa3 	bl	80008ae <PE_Reset_ZI>
 8001368:	4630      	mov	r0, r6
 800136a:	f7ff facd 	bl	8000908 <PE_Reset_Counter>
 800136e:	6830      	ldr	r0, [r6, #0]
 8001370:	7903      	ldrb	r3, [r0, #4]
 8001372:	7c30      	ldrb	r0, [r6, #16]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2201      	movs	r2, #1
 800137a:	2101      	movs	r1, #1
 800137c:	f001 fd54 	bl	8002e28 <USBPD_PRL_SetHeader>
 8001380:	6870      	ldr	r0, [r6, #4]
 8001382:	6801      	ldr	r1, [r0, #0]
 8001384:	f041 0108 	orr.w	r1, r1, #8
 8001388:	6001      	str	r1, [r0, #0]
 800138a:	6830      	ldr	r0, [r6, #0]
 800138c:	6841      	ldr	r1, [r0, #4]
 800138e:	6870      	ldr	r0, [r6, #4]
 8001390:	6802      	ldr	r2, [r0, #0]
 8001392:	f361 0201 	bfi	r2, r1, #0, #2
 8001396:	6002      	str	r2, [r0, #0]
 8001398:	2101      	movs	r1, #1
 800139a:	7c30      	ldrb	r0, [r6, #16]
 800139c:	f001 fd95 	bl	8002eca <USBPD_PRL_SOPCapability>
 80013a0:	7c30      	ldrb	r0, [r6, #16]
 80013a2:	f001 fff4 	bl	800338e <USBPD_PRL_Reset>
 80013a6:	7cb1      	ldrb	r1, [r6, #18]
 80013a8:	2002      	movs	r0, #2
 80013aa:	2902      	cmp	r1, #2
 80013ac:	7470      	strb	r0, [r6, #17]
 80013ae:	d004      	beq.n	80013ba <USBPD_PE_StateMachine_SRC+0x72>
 80013b0:	f000 fc86 	bl	8001cc0 <.text_7>
 80013b4:	2202      	movs	r2, #2
 80013b6:	2004      	movs	r0, #4
 80013b8:	47a0      	blx	r4
 80013ba:	6970      	ldr	r0, [r6, #20]
 80013bc:	f3c0 4080 	ubfx	r0, r0, #18, #1
 80013c0:	b130      	cbz	r0, 80013d0 <USBPD_PE_StateMachine_SRC+0x88>
 80013c2:	6970      	ldr	r0, [r6, #20]
 80013c4:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80013c8:	6170      	str	r0, [r6, #20]
 80013ca:	2164      	movs	r1, #100	@ 0x64
 80013cc:	f000 fc8c 	bl	8001ce8 <.text_10>
 80013d0:	4630      	mov	r0, r6
 80013d2:	f7ff f970 	bl	80006b6 <PE_Get_RxEvent>
 80013d6:	2803      	cmp	r0, #3
 80013d8:	f88d 0004 	strb.w	r0, [sp, #4]
 80013dc:	f248 0b1b 	movw	fp, #32795	@ 0x801b
 80013e0:	d103      	bne.n	80013ea <USBPD_PE_StateMachine_SRC+0xa2>
 80013e2:	2401      	movs	r4, #1
 80013e4:	4620      	mov	r0, r4
 80013e6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013ea:	6870      	ldr	r0, [r6, #4]
 80013ec:	6801      	ldr	r1, [r0, #0]
 80013ee:	f3c1 3000 	ubfx	r0, r1, #12, #1
 80013f2:	2800      	cmp	r0, #0
 80013f4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80013f8:	f000 80dd 	beq.w	80015b6 <USBPD_PE_StateMachine_SRC+0x26e>
 80013fc:	f106 052c 	add.w	r5, r6, #44	@ 0x2c
 8001400:	2402      	movs	r4, #2
 8001402:	78a8      	ldrb	r0, [r5, #2]
 8001404:	280f      	cmp	r0, #15
 8001406:	bf18      	it	ne
 8001408:	2814      	cmpne	r0, #20
 800140a:	d111      	bne.n	8001430 <USBPD_PE_StateMachine_SRC+0xe8>
 800140c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001410:	2814      	cmp	r0, #20
 8001412:	d001      	beq.n	8001418 <USBPD_PE_StateMachine_SRC+0xd0>
 8001414:	f000 fc72 	bl	8001cfc <.text_13>
 8001418:	78aa      	ldrb	r2, [r5, #2]
 800141a:	7472      	strb	r2, [r6, #17]
 800141c:	2000      	movs	r0, #0
 800141e:	70a8      	strb	r0, [r5, #2]
 8001420:	2100      	movs	r1, #0
 8001422:	7cb0      	ldrb	r0, [r6, #18]
 8001424:	62b1      	str	r1, [r6, #40]	@ 0x28
 8001426:	4290      	cmp	r0, r2
 8001428:	d002      	beq.n	8001430 <USBPD_PE_StateMachine_SRC+0xe8>
 800142a:	74b2      	strb	r2, [r6, #18]
 800142c:	f000 fc41 	bl	8001cb2 <.text_6>
 8001430:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001434:	2811      	cmp	r0, #17
 8001436:	d11c      	bne.n	8001472 <USBPD_PE_StateMachine_SRC+0x12a>
 8001438:	6870      	ldr	r0, [r6, #4]
 800143a:	6801      	ldr	r1, [r0, #0]
 800143c:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8001440:	88a9      	ldrh	r1, [r5, #4]
 8001442:	f3c1 1140 	ubfx	r1, r1, #5, #1
 8001446:	4288      	cmp	r0, r1
 8001448:	d113      	bne.n	8001472 <USBPD_PE_StateMachine_SRC+0x12a>
 800144a:	2014      	movs	r0, #20
 800144c:	f88d 0004 	strb.w	r0, [sp, #4]
 8001450:	f000 fc57 	bl	8001d02 <.text_13+0x6>
 8001454:	7cb1      	ldrb	r1, [r6, #18]
 8001456:	2092      	movs	r0, #146	@ 0x92
 8001458:	2992      	cmp	r1, #146	@ 0x92
 800145a:	7470      	strb	r0, [r6, #17]
 800145c:	d073      	beq.n	8001546 <USBPD_PE_StateMachine_SRC+0x1fe>
 800145e:	74b0      	strb	r0, [r6, #18]
 8001460:	2100      	movs	r1, #0
 8001462:	9100      	str	r1, [sp, #0]
 8001464:	2300      	movs	r3, #0
 8001466:	7c31      	ldrb	r1, [r6, #16]
 8001468:	f8d9 c000 	ldr.w	ip, [r9]
 800146c:	2292      	movs	r2, #146	@ 0x92
 800146e:	2004      	movs	r0, #4
 8001470:	47e0      	blx	ip
 8001472:	7c70      	ldrb	r0, [r6, #17]
 8001474:	0001      	movs	r1, r0
 8001476:	f106 0786 	add.w	r7, r6, #134	@ 0x86
 800147a:	f000 809e 	beq.w	80015ba <USBPD_PE_StateMachine_SRC+0x272>
 800147e:	1e41      	subs	r1, r0, #1
 8001480:	d05c      	beq.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 8001482:	1e49      	subs	r1, r1, #1
 8001484:	f000 80ac 	beq.w	80015e0 <USBPD_PE_StateMachine_SRC+0x298>
 8001488:	1e49      	subs	r1, r1, #1
 800148a:	2901      	cmp	r1, #1
 800148c:	f240 832c 	bls.w	8001ae8 <USBPD_PE_StateMachine_SRC+0x7a0>
 8001490:	1e89      	subs	r1, r1, #2
 8001492:	d062      	beq.n	800155a <USBPD_PE_StateMachine_SRC+0x212>
 8001494:	1e49      	subs	r1, r1, #1
 8001496:	f000 80ed 	beq.w	8001674 <USBPD_PE_StateMachine_SRC+0x32c>
 800149a:	1e49      	subs	r1, r1, #1
 800149c:	f000 80f2 	beq.w	8001684 <USBPD_PE_StateMachine_SRC+0x33c>
 80014a0:	1e49      	subs	r1, r1, #1
 80014a2:	f000 8145 	beq.w	8001730 <USBPD_PE_StateMachine_SRC+0x3e8>
 80014a6:	1e49      	subs	r1, r1, #1
 80014a8:	f000 8191 	beq.w	80017ce <USBPD_PE_StateMachine_SRC+0x486>
 80014ac:	1ec9      	subs	r1, r1, #3
 80014ae:	f000 81c5 	beq.w	800183c <USBPD_PE_StateMachine_SRC+0x4f4>
 80014b2:	1e49      	subs	r1, r1, #1
 80014b4:	f000 81d2 	beq.w	800185c <USBPD_PE_StateMachine_SRC+0x514>
 80014b8:	1e49      	subs	r1, r1, #1
 80014ba:	f000 8083 	beq.w	80015c4 <USBPD_PE_StateMachine_SRC+0x27c>
 80014be:	1e49      	subs	r1, r1, #1
 80014c0:	f000 8237 	beq.w	8001932 <USBPD_PE_StateMachine_SRC+0x5ea>
 80014c4:	1e49      	subs	r1, r1, #1
 80014c6:	f000 81fb 	beq.w	80018c0 <USBPD_PE_StateMachine_SRC+0x578>
 80014ca:	1e49      	subs	r1, r1, #1
 80014cc:	f000 81fd 	beq.w	80018ca <USBPD_PE_StateMachine_SRC+0x582>
 80014d0:	1e49      	subs	r1, r1, #1
 80014d2:	f000 8208 	beq.w	80018e6 <USBPD_PE_StateMachine_SRC+0x59e>
 80014d6:	1e49      	subs	r1, r1, #1
 80014d8:	f000 8294 	beq.w	8001a04 <USBPD_PE_StateMachine_SRC+0x6bc>
 80014dc:	1e49      	subs	r1, r1, #1
 80014de:	f000 824e 	beq.w	800197e <USBPD_PE_StateMachine_SRC+0x636>
 80014e2:	1e49      	subs	r1, r1, #1
 80014e4:	f000 8255 	beq.w	8001992 <USBPD_PE_StateMachine_SRC+0x64a>
 80014e8:	1e49      	subs	r1, r1, #1
 80014ea:	f000 8139 	beq.w	8001760 <USBPD_PE_StateMachine_SRC+0x418>
 80014ee:	1e49      	subs	r1, r1, #1
 80014f0:	f000 826c 	beq.w	80019cc <USBPD_PE_StateMachine_SRC+0x684>
 80014f4:	1e49      	subs	r1, r1, #1
 80014f6:	2901      	cmp	r1, #1
 80014f8:	d920      	bls.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 80014fa:	1e89      	subs	r1, r1, #2
 80014fc:	f000 82a9 	beq.w	8001a52 <USBPD_PE_StateMachine_SRC+0x70a>
 8001500:	1e49      	subs	r1, r1, #1
 8001502:	f000 82b5 	beq.w	8001a70 <USBPD_PE_StateMachine_SRC+0x728>
 8001506:	1e89      	subs	r1, r1, #2
 8001508:	d018      	beq.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 800150a:	390a      	subs	r1, #10
 800150c:	2902      	cmp	r1, #2
 800150e:	d915      	bls.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 8001510:	1ec9      	subs	r1, r1, #3
 8001512:	f000 8299 	beq.w	8001a48 <USBPD_PE_StateMachine_SRC+0x700>
 8001516:	1f09      	subs	r1, r1, #4
 8001518:	f000 8352 	beq.w	8001bc0 <USBPD_PE_StateMachine_SRC+0x878>
 800151c:	1ec9      	subs	r1, r1, #3
 800151e:	d001      	beq.n	8001524 <USBPD_PE_StateMachine_SRC+0x1dc>
 8001520:	1e89      	subs	r1, r1, #2
 8001522:	2905      	cmp	r1, #5
 8001524:	f240 8381 	bls.w	8001c2a <USBPD_PE_StateMachine_SRC+0x8e2>
 8001528:	1f89      	subs	r1, r1, #6
 800152a:	f000 8359 	beq.w	8001be0 <USBPD_PE_StateMachine_SRC+0x898>
 800152e:	3912      	subs	r1, #18
 8001530:	d004      	beq.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 8001532:	1e49      	subs	r1, r1, #1
 8001534:	f000 80ea 	beq.w	800170c <USBPD_PE_StateMachine_SRC+0x3c4>
 8001538:	391b      	subs	r1, #27
 800153a:	2901      	cmp	r1, #1
 800153c:	f240 8379 	bls.w	8001c32 <USBPD_PE_StateMachine_SRC+0x8ea>
 8001540:	390d      	subs	r1, #13
 8001542:	d0fb      	beq.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 8001544:	391e      	subs	r1, #30
 8001546:	d03f      	beq.n	80015c8 <USBPD_PE_StateMachine_SRC+0x280>
 8001548:	1f09      	subs	r1, r1, #4
 800154a:	f000 8193 	beq.w	8001874 <USBPD_PE_StateMachine_SRC+0x52c>
 800154e:	1e49      	subs	r1, r1, #1
 8001550:	f000 81a3 	beq.w	800189a <USBPD_PE_StateMachine_SRC+0x552>
 8001554:	1e89      	subs	r1, r1, #2
 8001556:	d0f1      	beq.n	800153c <USBPD_PE_StateMachine_SRC+0x1f4>
 8001558:	1e49      	subs	r1, r1, #1
 800155a:	f000 8086 	beq.w	800166a <USBPD_PE_StateMachine_SRC+0x322>
 800155e:	1e89      	subs	r1, r1, #2
 8001560:	2908      	cmp	r1, #8
 8001562:	a901      	add	r1, sp, #4
 8001564:	4630      	mov	r0, r6
 8001566:	f240 8369 	bls.w	8001c3c <USBPD_PE_StateMachine_SRC+0x8f4>
 800156a:	f000 ffd5 	bl	8002518 <PE_StateMachine_VDM>
 800156e:	4604      	mov	r4, r0
 8001570:	7c72      	ldrb	r2, [r6, #17]
 8001572:	7cb0      	ldrb	r0, [r6, #18]
 8001574:	4290      	cmp	r0, r2
 8001576:	d003      	beq.n	8001580 <USBPD_PE_StateMachine_SRC+0x238>
 8001578:	74b2      	strb	r2, [r6, #18]
 800157a:	2100      	movs	r1, #0
 800157c:	f000 fb99 	bl	8001cb2 <.text_6>
 8001580:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001584:	2814      	cmp	r0, #20
 8001586:	f000 8366 	beq.w	8001c56 <USBPD_PE_StateMachine_SRC+0x90e>
 800158a:	4630      	mov	r0, r6
 800158c:	f7ff f908 	bl	80007a0 <PE_Check_AMSConflict>
 8001590:	2815      	cmp	r0, #21
 8001592:	d105      	bne.n	80015a0 <USBPD_PE_StateMachine_SRC+0x258>
 8001594:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001598:	2814      	cmp	r0, #20
 800159a:	d001      	beq.n	80015a0 <USBPD_PE_StateMachine_SRC+0x258>
 800159c:	f000 fbae 	bl	8001cfc <.text_13>
 80015a0:	7c72      	ldrb	r2, [r6, #17]
 80015a2:	7cb0      	ldrb	r0, [r6, #18]
 80015a4:	4290      	cmp	r0, r2
 80015a6:	d004      	beq.n	80015b2 <USBPD_PE_StateMachine_SRC+0x26a>
 80015a8:	74b2      	strb	r2, [r6, #18]
 80015aa:	f000 fb8a 	bl	8001cc2 <.text_7+0x2>
 80015ae:	2004      	movs	r0, #4
 80015b0:	47a0      	blx	r4
 80015b2:	2400      	movs	r4, #0
 80015b4:	e36a      	b.n	8001c8c <USBPD_PE_StateMachine_SRC+0x944>
 80015b6:	4654      	mov	r4, sl
 80015b8:	e714      	b.n	80013e4 <USBPD_PE_StateMachine_SRC+0x9c>
 80015ba:	f000 fb8f 	bl	8001cdc <.text_9>
 80015be:	215f      	movs	r1, #95	@ 0x5f
 80015c0:	f000 fb92 	bl	8001ce8 <.text_10>
 80015c4:	4654      	mov	r4, sl
 80015c6:	e7d3      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 80015c8:	6870      	ldr	r0, [r6, #4]
 80015ca:	6801      	ldr	r1, [r0, #0]
 80015cc:	f021 0110 	bic.w	r1, r1, #16
 80015d0:	6001      	str	r1, [r0, #0]
 80015d2:	68b0      	ldr	r0, [r6, #8]
 80015d4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80015d6:	2900      	cmp	r1, #0
 80015d8:	d0f4      	beq.n	80015c4 <USBPD_PE_StateMachine_SRC+0x27c>
 80015da:	7c30      	ldrb	r0, [r6, #16]
 80015dc:	4788      	blx	r1
 80015de:	e7f1      	b.n	80015c4 <USBPD_PE_StateMachine_SRC+0x27c>
 80015e0:	f000 fb76 	bl	8001cd0 <.text_8>
 80015e4:	bf1a      	itte	ne
 80015e6:	6830      	ldrne	r0, [r6, #0]
 80015e8:	6801      	ldrne	r1, [r0, #0]
 80015ea:	2101      	moveq	r1, #1
 80015ec:	4640      	mov	r0, r8
 80015ee:	f001 fc6c 	bl	8002eca <USBPD_PRL_SOPCapability>
 80015f2:	6870      	ldr	r0, [r6, #4]
 80015f4:	6801      	ldr	r1, [r0, #0]
 80015f6:	f3c1 3000 	ubfx	r0, r1, #12, #1
 80015fa:	b388      	cbz	r0, 8001660 <USBPD_PE_StateMachine_SRC+0x318>
 80015fc:	f001 0203 	and.w	r2, r1, #3
 8001600:	6870      	ldr	r0, [r6, #4]
 8001602:	2a01      	cmp	r2, #1
 8001604:	bf0c      	ite	eq
 8001606:	2200      	moveq	r2, #0
 8001608:	2220      	movne	r2, #32
 800160a:	f021 0120 	bic.w	r1, r1, #32
 800160e:	4311      	orrs	r1, r2
 8001610:	6001      	str	r1, [r0, #0]
 8001612:	2000      	movs	r0, #0
 8001614:	70f8      	strb	r0, [r7, #3]
 8001616:	2101      	movs	r1, #1
 8001618:	f000 fb6a 	bl	8001cf0 <.text_11+0x2>
 800161c:	6870      	ldr	r0, [r6, #4]
 800161e:	6801      	ldr	r1, [r0, #0]
 8001620:	f3c1 1000 	ubfx	r0, r1, #4, #1
 8001624:	b130      	cbz	r0, 8001634 <USBPD_PE_StateMachine_SRC+0x2ec>
 8001626:	f248 0014 	movw	r0, #32788	@ 0x8014
 800162a:	83f0      	strh	r0, [r6, #30]
 800162c:	2414      	movs	r4, #20
 800162e:	2106      	movs	r1, #6
 8001630:	7471      	strb	r1, [r6, #17]
 8001632:	e79d      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001634:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 8001638:	2800      	cmp	r0, #0
 800163a:	d00a      	beq.n	8001652 <USBPD_PE_StateMachine_SRC+0x30a>
 800163c:	6830      	ldr	r0, [r6, #0]
 800163e:	7801      	ldrb	r1, [r0, #0]
 8001640:	078a      	lsls	r2, r1, #30
 8001642:	f140 808b 	bpl.w	800175c <USBPD_PE_StateMachine_SRC+0x414>
 8001646:	7939      	ldrb	r1, [r7, #4]
 8001648:	2914      	cmp	r1, #20
 800164a:	f080 8087 	bcs.w	800175c <USBPD_PE_StateMachine_SRC+0x414>
 800164e:	68f0      	ldr	r0, [r6, #12]
 8001650:	2800      	cmp	r0, #0
 8001652:	f000 8083 	beq.w	800175c <USBPD_PE_StateMachine_SRC+0x414>
 8001656:	1c49      	adds	r1, r1, #1
 8001658:	7139      	strb	r1, [r7, #4]
 800165a:	2005      	movs	r0, #5
 800165c:	7470      	strb	r0, [r6, #17]
 800165e:	e787      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001660:	7c30      	ldrb	r0, [r6, #16]
 8001662:	2121      	movs	r1, #33	@ 0x21
 8001664:	f7fe ff3e 	bl	80004e4 <USBPD_PE_Notification>
 8001668:	e1ca      	b.n	8001a00 <USBPD_PE_StateMachine_SRC+0x6b8>
 800166a:	a901      	add	r1, sp, #4
 800166c:	4630      	mov	r0, r6
 800166e:	f000 fb7b 	bl	8001d68 <PE_StateMachine_VDMCable>
 8001672:	e77c      	b.n	800156e <USBPD_PE_StateMachine_SRC+0x226>
 8001674:	8bf0      	ldrh	r0, [r6, #30]
 8001676:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800167a:	d102      	bne.n	8001682 <USBPD_PE_StateMachine_SRC+0x33a>
 800167c:	2107      	movs	r1, #7
 800167e:	7471      	strb	r1, [r6, #17]
 8001680:	2400      	movs	r4, #0
 8001682:	e775      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001684:	6971      	ldr	r1, [r6, #20]
 8001686:	0889      	lsrs	r1, r1, #2
 8001688:	f001 0101 	and.w	r1, r1, #1
 800168c:	4630      	mov	r0, r6
 800168e:	f000 fb40 	bl	8001d12 <PE_Send_SRCCapabilities>
 8001692:	2805      	cmp	r0, #5
 8001694:	d002      	beq.n	800169c <USBPD_PE_StateMachine_SRC+0x354>
 8001696:	2809      	cmp	r0, #9
 8001698:	d0f3      	beq.n	8001682 <USBPD_PE_StateMachine_SRC+0x33a>
 800169a:	e011      	b.n	80016c0 <USBPD_PE_StateMachine_SRC+0x378>
 800169c:	2001      	movs	r0, #1
 800169e:	6971      	ldr	r1, [r6, #20]
 80016a0:	7730      	strb	r0, [r6, #28]
 80016a2:	f041 0104 	orr.w	r1, r1, #4
 80016a6:	6171      	str	r1, [r6, #20]
 80016a8:	2000      	movs	r0, #0
 80016aa:	70f8      	strb	r0, [r7, #3]
 80016ac:	70b8      	strb	r0, [r7, #2]
 80016ae:	f8a6 b01e 	strh.w	fp, [r6, #30]
 80016b2:	2016      	movs	r0, #22
 80016b4:	241b      	movs	r4, #27
 80016b6:	7470      	strb	r0, [r6, #17]
 80016b8:	210f      	movs	r1, #15
 80016ba:	f000 fb15 	bl	8001ce8 <.text_10>
 80016be:	e757      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 80016c0:	6970      	ldr	r0, [r6, #20]
 80016c2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80016c6:	b978      	cbnz	r0, 80016e8 <USBPD_PE_StateMachine_SRC+0x3a0>
 80016c8:	78f8      	ldrb	r0, [r7, #3]
 80016ca:	2833      	cmp	r0, #51	@ 0x33
 80016cc:	d218      	bcs.n	8001700 <USBPD_PE_StateMachine_SRC+0x3b8>
 80016ce:	f248 0196 	movw	r1, #32918	@ 0x8096
 80016d2:	83f1      	strh	r1, [r6, #30]
 80016d4:	2008      	movs	r0, #8
 80016d6:	7470      	strb	r0, [r6, #17]
 80016d8:	2496      	movs	r4, #150	@ 0x96
 80016da:	8c71      	ldrh	r1, [r6, #34]	@ 0x22
 80016dc:	0448      	lsls	r0, r1, #17
 80016de:	d002      	beq.n	80016e6 <USBPD_PE_StateMachine_SRC+0x39e>
 80016e0:	8c74      	ldrh	r4, [r6, #34]	@ 0x22
 80016e2:	f3c4 040e 	ubfx	r4, r4, #0, #15
 80016e6:	e743      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 80016e8:	6870      	ldr	r0, [r6, #4]
 80016ea:	7801      	ldrb	r1, [r0, #0]
 80016ec:	f001 0103 	and.w	r1, r1, #3
 80016f0:	2902      	cmp	r1, #2
 80016f2:	bf04      	itt	eq
 80016f4:	7c30      	ldrbeq	r0, [r6, #16]
 80016f6:	f001 fbdd 	bleq	8002eb4 <USBPD_PRL_SRCReleaseSinkNG>
 80016fa:	2011      	movs	r0, #17
 80016fc:	7470      	strb	r0, [r6, #17]
 80016fe:	e7bf      	b.n	8001680 <USBPD_PE_StateMachine_SRC+0x338>
 8001700:	7c30      	ldrb	r0, [r6, #16]
 8001702:	2121      	movs	r1, #33	@ 0x21
 8001704:	f7fe feee 	bl	80004e4 <USBPD_PE_Notification>
 8001708:	2000      	movs	r0, #0
 800170a:	e7a7      	b.n	800165c <USBPD_PE_StateMachine_SRC+0x314>
 800170c:	4630      	mov	r0, r6
 800170e:	f000 fb00 	bl	8001d12 <PE_Send_SRCCapabilities>
 8001712:	2805      	cmp	r0, #5
 8001714:	d108      	bne.n	8001728 <USBPD_PE_StateMachine_SRC+0x3e0>
 8001716:	f000 faea 	bl	8001cee <.text_11>
 800171a:	2001      	movs	r0, #1
 800171c:	7730      	strb	r0, [r6, #28]
 800171e:	f8a6 b01e 	strh.w	fp, [r6, #30]
 8001722:	2116      	movs	r1, #22
 8001724:	7471      	strb	r1, [r6, #17]
 8001726:	e7c7      	b.n	80016b8 <USBPD_PE_StateMachine_SRC+0x370>
 8001728:	2000      	movs	r0, #0
 800172a:	7730      	strb	r0, [r6, #28]
 800172c:	2111      	movs	r1, #17
 800172e:	e77f      	b.n	8001630 <USBPD_PE_StateMachine_SRC+0x2e8>
 8001730:	8c70      	ldrh	r0, [r6, #34]	@ 0x22
 8001732:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001736:	d105      	bne.n	8001744 <USBPD_PE_StateMachine_SRC+0x3fc>
 8001738:	8471      	strh	r1, [r6, #34]	@ 0x22
 800173a:	2105      	movs	r1, #5
 800173c:	7938      	ldrb	r0, [r7, #4]
 800173e:	1c40      	adds	r0, r0, #1
 8001740:	7138      	strb	r0, [r7, #4]
 8001742:	7471      	strb	r1, [r6, #17]
 8001744:	8bf0      	ldrh	r0, [r6, #30]
 8001746:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800174a:	d1cc      	bne.n	80016e6 <USBPD_PE_StateMachine_SRC+0x39e>
 800174c:	6830      	ldr	r0, [r6, #0]
 800174e:	6841      	ldr	r1, [r0, #4]
 8001750:	f3c1 10c0 	ubfx	r0, r1, #7, #1
 8001754:	b110      	cbz	r0, 800175c <USBPD_PE_StateMachine_SRC+0x414>
 8001756:	78f8      	ldrb	r0, [r7, #3]
 8001758:	1c40      	adds	r0, r0, #1
 800175a:	70f8      	strb	r0, [r7, #3]
 800175c:	2007      	movs	r0, #7
 800175e:	e77d      	b.n	800165c <USBPD_PE_StateMachine_SRC+0x314>
 8001760:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001764:	2811      	cmp	r0, #17
 8001766:	d12d      	bne.n	80017c4 <USBPD_PE_StateMachine_SRC+0x47c>
 8001768:	88a9      	ldrh	r1, [r5, #4]
 800176a:	0bc8      	lsrs	r0, r1, #15
 800176c:	d12a      	bne.n	80017c4 <USBPD_PE_StateMachine_SRC+0x47c>
 800176e:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8001772:	b338      	cbz	r0, 80017c4 <USBPD_PE_StateMachine_SRC+0x47c>
 8001774:	7928      	ldrb	r0, [r5, #4]
 8001776:	f000 001f 	and.w	r0, r0, #31
 800177a:	2802      	cmp	r0, #2
 800177c:	d122      	bne.n	80017c4 <USBPD_PE_StateMachine_SRC+0x47c>
 800177e:	68a8      	ldr	r0, [r5, #8]
 8001780:	7881      	ldrb	r1, [r0, #2]
 8001782:	78c2      	ldrb	r2, [r0, #3]
 8001784:	eb01 2302 	add.w	r3, r1, r2, lsl #8
 8001788:	7901      	ldrb	r1, [r0, #4]
 800178a:	7940      	ldrb	r0, [r0, #5]
 800178c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8001790:	eb03 6300 	add.w	r3, r3, r0, lsl #24
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	88a8      	ldrh	r0, [r5, #4]
 8001798:	f3c0 1181 	ubfx	r1, r0, #6, #2
 800179c:	7c30      	ldrb	r0, [r6, #16]
 800179e:	f7ff f8b7 	bl	8000910 <PE_ExtRevisionInteroperability>
 80017a2:	68b4      	ldr	r4, [r6, #8]
 80017a4:	7c30      	ldrb	r0, [r6, #16]
 80017a6:	f8d4 c018 	ldr.w	ip, [r4, #24]
 80017aa:	2304      	movs	r3, #4
 80017ac:	466a      	mov	r2, sp
 80017ae:	2106      	movs	r1, #6
 80017b0:	47e0      	blx	ip
 80017b2:	2009      	movs	r0, #9
 80017b4:	7470      	strb	r0, [r6, #17]
 80017b6:	2400      	movs	r4, #0
 80017b8:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80017bc:	2814      	cmp	r0, #20
 80017be:	d001      	beq.n	80017c4 <USBPD_PE_StateMachine_SRC+0x47c>
 80017c0:	f000 fa9c 	bl	8001cfc <.text_13>
 80017c4:	8bf0      	ldrh	r0, [r6, #30]
 80017c6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80017ca:	d119      	bne.n	8001800 <USBPD_PE_StateMachine_SRC+0x4b8>
 80017cc:	e0af      	b.n	800192e <USBPD_PE_StateMachine_SRC+0x5e6>
 80017ce:	68b2      	ldr	r2, [r6, #8]
 80017d0:	7c30      	ldrb	r0, [r6, #16]
 80017d2:	69d3      	ldr	r3, [r2, #28]
 80017d4:	a902      	add	r1, sp, #8
 80017d6:	4798      	blx	r3
 80017d8:	280a      	cmp	r0, #10
 80017da:	d012      	beq.n	8001802 <USBPD_PE_StateMachine_SRC+0x4ba>
 80017dc:	280b      	cmp	r0, #11
 80017de:	d020      	beq.n	8001822 <USBPD_PE_StateMachine_SRC+0x4da>
 80017e0:	280d      	cmp	r0, #13
 80017e2:	6870      	ldr	r0, [r6, #4]
 80017e4:	6801      	ldr	r1, [r0, #0]
 80017e6:	f3c1 2002 	ubfx	r0, r1, #8, #3
 80017ea:	d11f      	bne.n	800182c <USBPD_PE_StateMachine_SRC+0x4e4>
 80017ec:	2803      	cmp	r0, #3
 80017ee:	bf0c      	ite	eq
 80017f0:	2303      	moveq	r3, #3
 80017f2:	230e      	movne	r3, #14
 80017f4:	2000      	movs	r0, #0
 80017f6:	9000      	str	r0, [sp, #0]
 80017f8:	220c      	movs	r2, #12
 80017fa:	2100      	movs	r1, #0
 80017fc:	f000 fa7b 	bl	8001cf6 <.text_12>
 8001800:	e6b6      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001802:	f248 001e 	movw	r0, #32798	@ 0x801e
 8001806:	83f0      	strh	r0, [r6, #30]
 8001808:	2100      	movs	r1, #0
 800180a:	9100      	str	r1, [sp, #0]
 800180c:	230c      	movs	r3, #12
 800180e:	2203      	movs	r2, #3
 8001810:	f000 fa71 	bl	8001cf6 <.text_12>
 8001814:	9802      	ldr	r0, [sp, #8]
 8001816:	6971      	ldr	r1, [r6, #20]
 8001818:	f360 01c4 	bfi	r1, r0, #3, #2
 800181c:	241e      	movs	r4, #30
 800181e:	6171      	str	r1, [r6, #20]
 8001820:	e6a6      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001822:	2000      	movs	r0, #0
 8001824:	9000      	str	r0, [sp, #0]
 8001826:	230c      	movs	r3, #12
 8001828:	2202      	movs	r2, #2
 800182a:	e7e6      	b.n	80017fa <USBPD_PE_StateMachine_SRC+0x4b2>
 800182c:	2803      	cmp	r0, #3
 800182e:	bf0c      	ite	eq
 8001830:	2303      	moveq	r3, #3
 8001832:	230e      	movne	r3, #14
 8001834:	2000      	movs	r0, #0
 8001836:	9000      	str	r0, [sp, #0]
 8001838:	2204      	movs	r2, #4
 800183a:	e7de      	b.n	80017fa <USBPD_PE_StateMachine_SRC+0x4b2>
 800183c:	8bf0      	ldrh	r0, [r6, #30]
 800183e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001842:	d1ed      	bne.n	8001820 <USBPD_PE_StateMachine_SRC+0x4d8>
 8001844:	f000 fa53 	bl	8001cee <.text_11>
 8001848:	68b0      	ldr	r0, [r6, #8]
 800184a:	6801      	ldr	r1, [r0, #0]
 800184c:	2900      	cmp	r1, #0
 800184e:	d0e7      	beq.n	8001820 <USBPD_PE_StateMachine_SRC+0x4d8>
 8001850:	7c30      	ldrb	r0, [r6, #16]
 8001852:	4788      	blx	r1
 8001854:	2800      	cmp	r0, #0
 8001856:	d16a      	bne.n	800192e <USBPD_PE_StateMachine_SRC+0x5e6>
 8001858:	200d      	movs	r0, #13
 800185a:	e6ff      	b.n	800165c <USBPD_PE_StateMachine_SRC+0x314>
 800185c:	9100      	str	r1, [sp, #0]
 800185e:	2303      	movs	r3, #3
 8001860:	2206      	movs	r2, #6
 8001862:	f000 fa48 	bl	8001cf6 <.text_12>
 8001866:	2800      	cmp	r0, #0
 8001868:	d116      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 800186a:	2103      	movs	r1, #3
 800186c:	f000 fa40 	bl	8001cf0 <.text_11+0x2>
 8001870:	2110      	movs	r1, #16
 8001872:	e722      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 8001874:	2001      	movs	r0, #1
 8001876:	9000      	str	r0, [sp, #0]
 8001878:	2397      	movs	r3, #151	@ 0x97
 800187a:	2202      	movs	r2, #2
 800187c:	f000 fa3b 	bl	8001cf6 <.text_12>
 8001880:	2800      	cmp	r0, #0
 8001882:	d109      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 8001884:	7c30      	ldrb	r0, [r6, #16]
 8001886:	7734      	strb	r4, [r6, #28]
 8001888:	2129      	movs	r1, #41	@ 0x29
 800188a:	f7fe fe2b 	bl	80004e4 <USBPD_PE_Notification>
 800188e:	f248 2026 	movw	r0, #33318	@ 0x8226
 8001892:	83f0      	strh	r0, [r6, #30]
 8001894:	f240 2426 	movw	r4, #550	@ 0x226
 8001898:	e66a      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 800189a:	8bf0      	ldrh	r0, [r6, #30]
 800189c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80018a0:	d1fa      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 80018a2:	7c30      	ldrb	r0, [r6, #16]
 80018a4:	212a      	movs	r1, #42	@ 0x2a
 80018a6:	f7fe fe1d 	bl	80004e4 <USBPD_PE_Notification>
 80018aa:	2000      	movs	r0, #0
 80018ac:	9000      	str	r0, [sp, #0]
 80018ae:	2303      	movs	r3, #3
 80018b0:	2206      	movs	r2, #6
 80018b2:	2100      	movs	r1, #0
 80018b4:	f000 fa1f 	bl	8001cf6 <.text_12>
 80018b8:	2800      	cmp	r0, #0
 80018ba:	d1ed      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 80018bc:	212e      	movs	r1, #46	@ 0x2e
 80018be:	e6fc      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 80018c0:	2000      	movs	r0, #0
 80018c2:	9000      	str	r0, [sp, #0]
 80018c4:	2307      	movs	r3, #7
 80018c6:	2203      	movs	r2, #3
 80018c8:	e798      	b.n	80017fc <USBPD_PE_StateMachine_SRC+0x4b4>
 80018ca:	2000      	movs	r0, #0
 80018cc:	9000      	str	r0, [sp, #0]
 80018ce:	2312      	movs	r3, #18
 80018d0:	7869      	ldrb	r1, [r5, #1]
 80018d2:	220d      	movs	r2, #13
 80018d4:	f000 fa0f 	bl	8001cf6 <.text_12>
 80018d8:	2800      	cmp	r0, #0
 80018da:	d1dd      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 80018dc:	f8a6 b01e 	strh.w	fp, [r6, #30]
 80018e0:	241b      	movs	r4, #27
 80018e2:	2130      	movs	r1, #48	@ 0x30
 80018e4:	e6e9      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 80018e6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80018ea:	2814      	cmp	r0, #20
 80018ec:	d01b      	beq.n	8001926 <USBPD_PE_StateMachine_SRC+0x5de>
 80018ee:	7829      	ldrb	r1, [r5, #0]
 80018f0:	7868      	ldrb	r0, [r5, #1]
 80018f2:	4281      	cmp	r1, r0
 80018f4:	bf01      	itttt	eq
 80018f6:	88a9      	ldrheq	r1, [r5, #4]
 80018f8:	f24f 001f 	movweq	r0, #61471	@ 0xf01f
 80018fc:	4001      	andeq	r1, r0
 80018fe:	2903      	cmpeq	r1, #3
 8001900:	d111      	bne.n	8001926 <USBPD_PE_StateMachine_SRC+0x5de>
 8001902:	7c30      	ldrb	r0, [r6, #16]
 8001904:	2131      	movs	r1, #49	@ 0x31
 8001906:	f7fe fded 	bl	80004e4 <USBPD_PE_Notification>
 800190a:	7828      	ldrb	r0, [r5, #0]
 800190c:	b910      	cbnz	r0, 8001914 <USBPD_PE_StateMachine_SRC+0x5cc>
 800190e:	2107      	movs	r1, #7
 8001910:	7471      	strb	r1, [r6, #17]
 8001912:	e002      	b.n	800191a <USBPD_PE_StateMachine_SRC+0x5d2>
 8001914:	2003      	movs	r0, #3
 8001916:	7470      	strb	r0, [r6, #17]
 8001918:	2400      	movs	r4, #0
 800191a:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800191e:	2814      	cmp	r0, #20
 8001920:	d001      	beq.n	8001926 <USBPD_PE_StateMachine_SRC+0x5de>
 8001922:	f000 f9eb 	bl	8001cfc <.text_13>
 8001926:	8bf0      	ldrh	r0, [r6, #30]
 8001928:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800192c:	d1b4      	bne.n	8001898 <USBPD_PE_StateMachine_SRC+0x550>
 800192e:	210f      	movs	r1, #15
 8001930:	e6a5      	b.n	800167e <USBPD_PE_StateMachine_SRC+0x336>
 8001932:	6870      	ldr	r0, [r6, #4]
 8001934:	7801      	ldrb	r1, [r0, #0]
 8001936:	f001 0103 	and.w	r1, r1, #3
 800193a:	2902      	cmp	r1, #2
 800193c:	bf04      	itt	eq
 800193e:	7c30      	ldrbeq	r0, [r6, #16]
 8001940:	f001 fab8 	bleq	8002eb4 <USBPD_PRL_SRCReleaseSinkNG>
 8001944:	2105      	movs	r1, #5
 8001946:	4630      	mov	r0, r6
 8001948:	f7fe fe95 	bl	8000676 <PE_Send_RESET>
 800194c:	f000 f9c6 	bl	8001cdc <.text_9>
 8001950:	2100      	movs	r1, #0
 8001952:	78b8      	ldrb	r0, [r7, #2]
 8001954:	1c40      	adds	r0, r0, #1
 8001956:	70b8      	strb	r0, [r7, #2]
 8001958:	2202      	movs	r2, #2
 800195a:	6970      	ldr	r0, [r6, #20]
 800195c:	f420 60c0 	bic.w	r0, r0, #1536	@ 0x600
 8001960:	6170      	str	r0, [r6, #20]
 8001962:	70a9      	strb	r1, [r5, #2]
 8001964:	4630      	mov	r0, r6
 8001966:	2101      	movs	r1, #1
 8001968:	f7ff f9bc 	bl	8000ce4 <PE_CallHardResetCallback>
 800196c:	2169      	movs	r1, #105	@ 0x69
 800196e:	4640      	mov	r0, r8
 8001970:	f7fe fdb8 	bl	80004e4 <USBPD_PE_Notification>
 8001974:	f8a6 b01e 	strh.w	fp, [r6, #30]
 8001978:	241b      	movs	r4, #27
 800197a:	2015      	movs	r0, #21
 800197c:	e66e      	b.n	800165c <USBPD_PE_StateMachine_SRC+0x314>
 800197e:	6870      	ldr	r0, [r6, #4]
 8001980:	7801      	ldrb	r1, [r0, #0]
 8001982:	f001 0103 	and.w	r1, r1, #3
 8001986:	2902      	cmp	r1, #2
 8001988:	bf04      	itt	eq
 800198a:	7c30      	ldrbeq	r0, [r6, #16]
 800198c:	f001 fa92 	bleq	8002eb4 <USBPD_PRL_SRCReleaseSinkNG>
 8001990:	e7ec      	b.n	800196c <USBPD_PE_StateMachine_SRC+0x624>
 8001992:	8bf0      	ldrh	r0, [r6, #30]
 8001994:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001998:	d117      	bne.n	80019ca <USBPD_PE_StateMachine_SRC+0x682>
 800199a:	78b9      	ldrb	r1, [r7, #2]
 800199c:	6970      	ldr	r0, [r6, #20]
 800199e:	2902      	cmp	r1, #2
 80019a0:	d903      	bls.n	80019aa <USBPD_PE_StateMachine_SRC+0x662>
 80019a2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80019a6:	bb40      	cbnz	r0, 80019fa <USBPD_PE_StateMachine_SRC+0x6b2>
 80019a8:	e02a      	b.n	8001a00 <USBPD_PE_StateMachine_SRC+0x6b8>
 80019aa:	f248 218a 	movw	r1, #33418	@ 0x828a
 80019ae:	83f1      	strh	r1, [r6, #30]
 80019b0:	2217      	movs	r2, #23
 80019b2:	7472      	strb	r2, [r6, #17]
 80019b4:	2400      	movs	r4, #0
 80019b6:	f3c0 2041 	ubfx	r0, r0, #9, #2
 80019ba:	1e42      	subs	r2, r0, #1
 80019bc:	4192      	sbcs	r2, r2
 80019be:	0fd2      	lsrs	r2, r2, #31
 80019c0:	f000 f9a3 	bl	8001d0a <.text_14+0x2>
 80019c4:	2203      	movs	r2, #3
 80019c6:	f000 f9a0 	bl	8001d0a <.text_14+0x2>
 80019ca:	e5d1      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 80019cc:	68b2      	ldr	r2, [r6, #8]
 80019ce:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80019d0:	4640      	mov	r0, r8
 80019d2:	4798      	blx	r3
 80019d4:	2801      	cmp	r0, #1
 80019d6:	d106      	bne.n	80019e6 <USBPD_PE_StateMachine_SRC+0x69e>
 80019d8:	f248 3020 	movw	r0, #33568	@ 0x8320
 80019dc:	83f0      	strh	r0, [r6, #30]
 80019de:	2113      	movs	r1, #19
 80019e0:	f44f 7448 	mov.w	r4, #800	@ 0x320
 80019e4:	7471      	strb	r1, [r6, #17]
 80019e6:	8bf0      	ldrh	r0, [r6, #30]
 80019e8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80019ec:	d1ed      	bne.n	80019ca <USBPD_PE_StateMachine_SRC+0x682>
 80019ee:	f000 f98b 	bl	8001d08 <.text_14>
 80019f2:	6970      	ldr	r0, [r6, #20]
 80019f4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80019f8:	b110      	cbz	r0, 8001a00 <USBPD_PE_StateMachine_SRC+0x6b8>
 80019fa:	68b1      	ldr	r1, [r6, #8]
 80019fc:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80019fe:	bb08      	cbnz	r0, 8001a44 <USBPD_PE_StateMachine_SRC+0x6fc>
 8001a00:	2100      	movs	r1, #0
 8001a02:	e615      	b.n	8001630 <USBPD_PE_StateMachine_SRC+0x2e8>
 8001a04:	8bf0      	ldrh	r0, [r6, #30]
 8001a06:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001a0a:	d1de      	bne.n	80019ca <USBPD_PE_StateMachine_SRC+0x682>
 8001a0c:	2204      	movs	r2, #4
 8001a0e:	f000 f97c 	bl	8001d0a <.text_14+0x2>
 8001a12:	68b2      	ldr	r2, [r6, #8]
 8001a14:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001a16:	2101      	movs	r1, #1
 8001a18:	4640      	mov	r0, r8
 8001a1a:	4798      	blx	r3
 8001a1c:	2801      	cmp	r0, #1
 8001a1e:	d10a      	bne.n	8001a36 <USBPD_PE_StateMachine_SRC+0x6ee>
 8001a20:	4630      	mov	r0, r6
 8001a22:	f7fe ff16 	bl	8000852 <PE_Reset_HardReset>
 8001a26:	2168      	movs	r1, #104	@ 0x68
 8001a28:	4640      	mov	r0, r8
 8001a2a:	f7fe fd5b 	bl	80004e4 <USBPD_PE_Notification>
 8001a2e:	2205      	movs	r2, #5
 8001a30:	f000 f96b 	bl	8001d0a <.text_14+0x2>
 8001a34:	e692      	b.n	800175c <USBPD_PE_StateMachine_SRC+0x414>
 8001a36:	f000 f967 	bl	8001d08 <.text_14>
 8001a3a:	68b1      	ldr	r1, [r6, #8]
 8001a3c:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8001a3e:	b908      	cbnz	r0, 8001a44 <USBPD_PE_StateMachine_SRC+0x6fc>
 8001a40:	f7ff be5c 	b.w	80016fc <USBPD_PE_StateMachine_SRC+0x3b4>
 8001a44:	2192      	movs	r1, #146	@ 0x92
 8001a46:	e61a      	b.n	800167e <USBPD_PE_StateMachine_SRC+0x336>
 8001a48:	2000      	movs	r0, #0
 8001a4a:	9000      	str	r0, [sp, #0]
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	2204      	movs	r2, #4
 8001a50:	e6d4      	b.n	80017fc <USBPD_PE_StateMachine_SRC+0x4b4>
 8001a52:	2001      	movs	r0, #1
 8001a54:	9000      	str	r0, [sp, #0]
 8001a56:	231b      	movs	r3, #27
 8001a58:	2207      	movs	r2, #7
 8001a5a:	f000 f94c 	bl	8001cf6 <.text_12>
 8001a5e:	2800      	cmp	r0, #0
 8001a60:	d1b3      	bne.n	80019ca <USBPD_PE_StateMachine_SRC+0x682>
 8001a62:	2006      	movs	r0, #6
 8001a64:	7730      	strb	r0, [r6, #28]
 8001a66:	f8a6 b01e 	strh.w	fp, [r6, #30]
 8001a6a:	241b      	movs	r4, #27
 8001a6c:	210b      	movs	r1, #11
 8001a6e:	e624      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 8001a70:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001a74:	2811      	cmp	r0, #17
 8001a76:	d131      	bne.n	8001adc <USBPD_PE_StateMachine_SRC+0x794>
 8001a78:	88a9      	ldrh	r1, [r5, #4]
 8001a7a:	0bc8      	lsrs	r0, r1, #15
 8001a7c:	d11b      	bne.n	8001ab6 <USBPD_PE_StateMachine_SRC+0x76e>
 8001a7e:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8001a82:	b1c0      	cbz	r0, 8001ab6 <USBPD_PE_StateMachine_SRC+0x76e>
 8001a84:	4608      	mov	r0, r1
 8001a86:	f000 011f 	and.w	r1, r0, #31
 8001a8a:	2901      	cmp	r1, #1
 8001a8c:	d113      	bne.n	8001ab6 <USBPD_PE_StateMachine_SRC+0x76e>
 8001a8e:	68b4      	ldr	r4, [r6, #8]
 8001a90:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8001a94:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8001a98:	68a8      	ldr	r0, [r5, #8]
 8001a9a:	1c82      	adds	r2, r0, #2
 8001a9c:	7c30      	ldrb	r0, [r6, #16]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	2104      	movs	r1, #4
 8001aa2:	47e0      	blx	ip
 8001aa4:	f000 f8fe 	bl	8001ca4 <.text_5>
 8001aa8:	d001      	beq.n	8001aae <USBPD_PE_StateMachine_SRC+0x766>
 8001aaa:	f000 f927 	bl	8001cfc <.text_13>
 8001aae:	7c30      	ldrb	r0, [r6, #16]
 8001ab0:	210d      	movs	r1, #13
 8001ab2:	f7fe fd17 	bl	80004e4 <USBPD_PE_Notification>
 8001ab6:	88a8      	ldrh	r0, [r5, #4]
 8001ab8:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8001abc:	d10e      	bne.n	8001adc <USBPD_PE_StateMachine_SRC+0x794>
 8001abe:	f000 001f 	and.w	r0, r0, #31
 8001ac2:	2804      	cmp	r0, #4
 8001ac4:	bf18      	it	ne
 8001ac6:	2810      	cmpne	r0, #16
 8001ac8:	d108      	bne.n	8001adc <USBPD_PE_StateMachine_SRC+0x794>
 8001aca:	f000 f8eb 	bl	8001ca4 <.text_5>
 8001ace:	d001      	beq.n	8001ad4 <USBPD_PE_StateMachine_SRC+0x78c>
 8001ad0:	f000 f914 	bl	8001cfc <.text_13>
 8001ad4:	7c30      	ldrb	r0, [r6, #16]
 8001ad6:	210e      	movs	r1, #14
 8001ad8:	f7fe fd04 	bl	80004e4 <USBPD_PE_Notification>
 8001adc:	8bf0      	ldrh	r0, [r6, #30]
 8001ade:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001ae2:	d120      	bne.n	8001b26 <USBPD_PE_StateMachine_SRC+0x7de>
 8001ae4:	2103      	movs	r1, #3
 8001ae6:	e5ca      	b.n	800167e <USBPD_PE_StateMachine_SRC+0x336>
 8001ae8:	2803      	cmp	r0, #3
 8001aea:	d10f      	bne.n	8001b0c <USBPD_PE_StateMachine_SRC+0x7c4>
 8001aec:	2000      	movs	r0, #0
 8001aee:	6871      	ldr	r1, [r6, #4]
 8001af0:	7730      	strb	r0, [r6, #28]
 8001af2:	7808      	ldrb	r0, [r1, #0]
 8001af4:	f000 0003 	and.w	r0, r0, #3
 8001af8:	2802      	cmp	r0, #2
 8001afa:	bf04      	itt	eq
 8001afc:	7c30      	ldrbeq	r0, [r6, #16]
 8001afe:	f001 f9d9 	bleq	8002eb4 <USBPD_PRL_SRCReleaseSinkNG>
 8001b02:	2004      	movs	r0, #4
 8001b04:	7470      	strb	r0, [r6, #17]
 8001b06:	2167      	movs	r1, #103	@ 0x67
 8001b08:	f000 f8ee 	bl	8001ce8 <.text_10>
 8001b0c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001b10:	2814      	cmp	r0, #20
 8001b12:	d009      	beq.n	8001b28 <USBPD_PE_StateMachine_SRC+0x7e0>
 8001b14:	4630      	mov	r0, r6
 8001b16:	f7ff fb04 	bl	8001122 <PE_ManageRXEvent>
 8001b1a:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001b1e:	2814      	cmp	r0, #20
 8001b20:	d001      	beq.n	8001b26 <USBPD_PE_StateMachine_SRC+0x7de>
 8001b22:	f000 f8eb 	bl	8001cfc <.text_13>
 8001b26:	e523      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001b28:	6970      	ldr	r0, [r6, #20]
 8001b2a:	0cc0      	lsrs	r0, r0, #19
 8001b2c:	d027      	beq.n	8001b7e <USBPD_PE_StateMachine_SRC+0x836>
 8001b2e:	8c30      	ldrh	r0, [r6, #32]
 8001b30:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001b34:	d10e      	bne.n	8001b54 <USBPD_PE_StateMachine_SRC+0x80c>
 8001b36:	210f      	movs	r1, #15
 8001b38:	7471      	strb	r1, [r6, #17]
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	9000      	str	r0, [sp, #0]
 8001b3e:	7c31      	ldrb	r1, [r6, #16]
 8001b40:	f8d9 4000 	ldr.w	r4, [r9]
 8001b44:	2300      	movs	r3, #0
 8001b46:	2270      	movs	r2, #112	@ 0x70
 8001b48:	2009      	movs	r0, #9
 8001b4a:	47a0      	blx	r4
 8001b4c:	78b8      	ldrb	r0, [r7, #2]
 8001b4e:	1c40      	adds	r0, r0, #1
 8001b50:	70b8      	strb	r0, [r7, #2]
 8001b52:	e595      	b.n	8001680 <USBPD_PE_StateMachine_SRC+0x338>
 8001b54:	88a9      	ldrh	r1, [r5, #4]
 8001b56:	6972      	ldr	r2, [r6, #20]
 8001b58:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8001b5c:	2033      	movs	r0, #51	@ 0x33
 8001b5e:	eb01 41d2 	add.w	r1, r1, r2, lsr #19
 8001b62:	fb11 f100 	smulbb	r1, r1, r0
 8001b66:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001b6a:	8431      	strh	r1, [r6, #32]
 8001b6c:	88a9      	ldrh	r1, [r5, #4]
 8001b6e:	6972      	ldr	r2, [r6, #20]
 8001b70:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8001b74:	eb01 44d2 	add.w	r4, r1, r2, lsr #19
 8001b78:	4344      	muls	r4, r0
 8001b7a:	b2a4      	uxth	r4, r4
 8001b7c:	e4f8      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001b7e:	7c30      	ldrb	r0, [r6, #16]
 8001b80:	f7fe fdf2 	bl	8000768 <PE_PRL_Control_RxEvent>
 8001b84:	b968      	cbnz	r0, 8001ba2 <USBPD_PE_StateMachine_SRC+0x85a>
 8001b86:	78a8      	ldrb	r0, [r5, #2]
 8001b88:	b158      	cbz	r0, 8001ba2 <USBPD_PE_StateMachine_SRC+0x85a>
 8001b8a:	78e9      	ldrb	r1, [r5, #3]
 8001b8c:	7069      	strb	r1, [r5, #1]
 8001b8e:	7470      	strb	r0, [r6, #17]
 8001b90:	2000      	movs	r0, #0
 8001b92:	70a8      	strb	r0, [r5, #2]
 8001b94:	6970      	ldr	r0, [r6, #20]
 8001b96:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8001b98:	62b1      	str	r1, [r6, #40]	@ 0x28
 8001b9a:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 8001b9e:	6170      	str	r0, [r6, #20]
 8001ba0:	e56e      	b.n	8001680 <USBPD_PE_StateMachine_SRC+0x338>
 8001ba2:	8c70      	ldrh	r0, [r6, #34]	@ 0x22
 8001ba4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001ba8:	d106      	bne.n	8001bb8 <USBPD_PE_StateMachine_SRC+0x870>
 8001baa:	2100      	movs	r1, #0
 8001bac:	8471      	strh	r1, [r6, #34]	@ 0x22
 8001bae:	2105      	movs	r1, #5
 8001bb0:	7938      	ldrb	r0, [r7, #4]
 8001bb2:	1c40      	adds	r0, r0, #1
 8001bb4:	7138      	strb	r0, [r7, #4]
 8001bb6:	e562      	b.n	800167e <USBPD_PE_StateMachine_SRC+0x336>
 8001bb8:	4630      	mov	r0, r6
 8001bba:	f7ff f8a9 	bl	8000d10 <PE_CalculateMinTiming>
 8001bbe:	e4d6      	b.n	800156e <USBPD_PE_StateMachine_SRC+0x226>
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	9000      	str	r0, [sp, #0]
 8001bc4:	783a      	ldrb	r2, [r7, #0]
 8001bc6:	78e9      	ldrb	r1, [r5, #3]
 8001bc8:	2339      	movs	r3, #57	@ 0x39
 8001bca:	f000 f894 	bl	8001cf6 <.text_12>
 8001bce:	2800      	cmp	r0, #0
 8001bd0:	d1d4      	bne.n	8001b7c <USBPD_PE_StateMachine_SRC+0x834>
 8001bd2:	7878      	ldrb	r0, [r7, #1]
 8001bd4:	7730      	strb	r0, [r6, #28]
 8001bd6:	f8a6 b01e 	strh.w	fp, [r6, #30]
 8001bda:	241b      	movs	r4, #27
 8001bdc:	2144      	movs	r1, #68	@ 0x44
 8001bde:	e56c      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 8001be0:	8bf0      	ldrh	r0, [r6, #30]
 8001be2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001be6:	bf04      	itt	eq
 8001be8:	f89d 0004 	ldrbeq.w	r0, [sp, #4]
 8001bec:	2814      	cmpeq	r0, #20
 8001bee:	f43f af79 	beq.w	8001ae4 <USBPD_PE_StateMachine_SRC+0x79c>
 8001bf2:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001bf6:	2814      	cmp	r0, #20
 8001bf8:	d02c      	beq.n	8001c54 <USBPD_PE_StateMachine_SRC+0x90c>
 8001bfa:	88a9      	ldrh	r1, [r5, #4]
 8001bfc:	0bc8      	lsrs	r0, r1, #15
 8001bfe:	d003      	beq.n	8001c08 <USBPD_PE_StateMachine_SRC+0x8c0>
 8001c00:	4630      	mov	r0, r6
 8001c02:	f7ff f950 	bl	8000ea6 <PE_Check_ExtendedMessage>
 8001c06:	e788      	b.n	8001b1a <USBPD_PE_StateMachine_SRC+0x7d2>
 8001c08:	f001 011f 	and.w	r1, r1, #31
 8001c0c:	2910      	cmp	r1, #16
 8001c0e:	f47f af69 	bne.w	8001ae4 <USBPD_PE_StateMachine_SRC+0x79c>
 8001c12:	2014      	movs	r0, #20
 8001c14:	f88d 0004 	strb.w	r0, [sp, #4]
 8001c18:	2400      	movs	r4, #0
 8001c1a:	f000 f872 	bl	8001d02 <.text_13+0x6>
 8001c1e:	2000      	movs	r0, #0
 8001c20:	83f0      	strh	r0, [r6, #30]
 8001c22:	2103      	movs	r1, #3
 8001c24:	7471      	strb	r1, [r6, #17]
 8001c26:	2159      	movs	r1, #89	@ 0x59
 8001c28:	e547      	b.n	80016ba <USBPD_PE_StateMachine_SRC+0x372>
 8001c2a:	4630      	mov	r0, r6
 8001c2c:	f7ff f9a9 	bl	8000f82 <PE_SubStateMachine_ExtendedMessages>
 8001c30:	e49d      	b.n	800156e <USBPD_PE_StateMachine_SRC+0x226>
 8001c32:	a901      	add	r1, sp, #4
 8001c34:	4630      	mov	r0, r6
 8001c36:	f7fe ff1d 	bl	8000a74 <PE_SubStateMachine_Generic>
 8001c3a:	e498      	b.n	800156e <USBPD_PE_StateMachine_SRC+0x226>
 8001c3c:	f000 f9aa 	bl	8001f94 <PE_SubStateMachine_VconnSwap>
 8001c40:	4604      	mov	r4, r0
 8001c42:	f000 f845 	bl	8001cd0 <.text_8>
 8001c46:	bf0e      	itee	eq
 8001c48:	2101      	moveq	r1, #1
 8001c4a:	6830      	ldrne	r0, [r6, #0]
 8001c4c:	6801      	ldrne	r1, [r0, #0]
 8001c4e:	4640      	mov	r0, r8
 8001c50:	f001 f93b 	bl	8002eca <USBPD_PRL_SOPCapability>
 8001c54:	e48c      	b.n	8001570 <USBPD_PE_StateMachine_SRC+0x228>
 8001c56:	6970      	ldr	r0, [r6, #20]
 8001c58:	f3c0 3040 	ubfx	r0, r0, #13, #1
 8001c5c:	b1b0      	cbz	r0, 8001c8c <USBPD_PE_StateMachine_SRC+0x944>
 8001c5e:	6970      	ldr	r0, [r6, #20]
 8001c60:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8001c64:	b138      	cbz	r0, 8001c76 <USBPD_PE_StateMachine_SRC+0x92e>
 8001c66:	7c30      	ldrb	r0, [r6, #16]
 8001c68:	215b      	movs	r1, #91	@ 0x5b
 8001c6a:	f7fe fc3b 	bl	80004e4 <USBPD_PE_Notification>
 8001c6e:	6970      	ldr	r0, [r6, #20]
 8001c70:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
 8001c74:	6170      	str	r0, [r6, #20]
 8001c76:	2003      	movs	r0, #3
 8001c78:	7cb1      	ldrb	r1, [r6, #18]
 8001c7a:	7470      	strb	r0, [r6, #17]
 8001c7c:	2903      	cmp	r1, #3
 8001c7e:	d004      	beq.n	8001c8a <USBPD_PE_StateMachine_SRC+0x942>
 8001c80:	f000 f81e 	bl	8001cc0 <.text_7>
 8001c84:	2203      	movs	r2, #3
 8001c86:	2004      	movs	r0, #4
 8001c88:	47a0      	blx	r4
 8001c8a:	2401      	movs	r4, #1
 8001c8c:	6970      	ldr	r0, [r6, #20]
 8001c8e:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
 8001c92:	2c00      	cmp	r4, #0
 8001c94:	6170      	str	r0, [r6, #20]
 8001c96:	f43f aba8 	beq.w	80013ea <USBPD_PE_StateMachine_SRC+0xa2>
 8001c9a:	e48d      	b.n	80015b8 <USBPD_PE_StateMachine_SRC+0x270>

08001c9c <.text_3>:
 8001c9c:	200002f8 	.word	0x200002f8

08001ca0 <.text_4>:
 8001ca0:	20000000 	.word	0x20000000

08001ca4 <.text_5>:
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	7470      	strb	r0, [r6, #17]
 8001ca8:	2400      	movs	r4, #0
 8001caa:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001cae:	2814      	cmp	r0, #20
 8001cb0:	4770      	bx	lr

08001cb2 <.text_6>:
 8001cb2:	9100      	str	r1, [sp, #0]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	7c31      	ldrb	r1, [r6, #16]
 8001cb8:	f8d9 c000 	ldr.w	ip, [r9]
 8001cbc:	2004      	movs	r0, #4

08001cbe <__iar_annotation$$tailcall>:
 8001cbe:	4760      	bx	ip

08001cc0 <.text_7>:
 8001cc0:	74b0      	strb	r0, [r6, #18]
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	9100      	str	r1, [sp, #0]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	7c31      	ldrb	r1, [r6, #16]
 8001cca:	f8d9 4000 	ldr.w	r4, [r9]
 8001cce:	4770      	bx	lr

08001cd0 <.text_8>:
 8001cd0:	6870      	ldr	r0, [r6, #4]
 8001cd2:	6801      	ldr	r1, [r0, #0]
 8001cd4:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	4770      	bx	lr

08001cdc <.text_9>:
 8001cdc:	6870      	ldr	r0, [r6, #4]
 8001cde:	6801      	ldr	r1, [r0, #0]
 8001ce0:	f021 0110 	bic.w	r1, r1, #16
 8001ce4:	6001      	str	r1, [r0, #0]
 8001ce6:	4770      	bx	lr

08001ce8 <.text_10>:
 8001ce8:	7c30      	ldrb	r0, [r6, #16]
 8001cea:	f7fe bbfb 	b.w	80004e4 <USBPD_PE_Notification>

08001cee <.text_11>:
 8001cee:	2104      	movs	r1, #4
 8001cf0:	4630      	mov	r0, r6
 8001cf2:	f7fe bffe 	b.w	8000cf2 <PE_SetPowerNegotiation>

08001cf6 <.text_12>:
 8001cf6:	4630      	mov	r0, r6
 8001cf8:	f7ff b86c 	b.w	8000dd4 <PE_Send_CtrlMessage>

08001cfc <.text_13>:
 8001cfc:	2114      	movs	r1, #20
 8001cfe:	f88d 1004 	strb.w	r1, [sp, #4]
 8001d02:	4630      	mov	r0, r6
 8001d04:	f7fe bd0c 	b.w	8000720 <PE_Clear_RxEvent>

08001d08 <.text_14>:
 8001d08:	2206      	movs	r2, #6
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	f7fe bfe9 	b.w	8000ce4 <PE_CallHardResetCallback>

08001d12 <PE_Send_SRCCapabilities>:
 8001d12:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001d14:	4604      	mov	r4, r0
 8001d16:	2000      	movs	r0, #0
 8001d18:	9002      	str	r0, [sp, #8]
 8001d1a:	460d      	mov	r5, r1
 8001d1c:	68a6      	ldr	r6, [r4, #8]
 8001d1e:	7c20      	ldrb	r0, [r4, #16]
 8001d20:	6977      	ldr	r7, [r6, #20]
 8001d22:	ab02      	add	r3, sp, #8
 8001d24:	f104 028d 	add.w	r2, r4, #141	@ 0x8d
 8001d28:	2100      	movs	r1, #0
 8001d2a:	47b8      	blx	r7
 8001d2c:	9802      	ldr	r0, [sp, #8]
 8001d2e:	1c80      	adds	r0, r0, #2
 8001d30:	9002      	str	r0, [sp, #8]
 8001d32:	9802      	ldr	r0, [sp, #8]
 8001d34:	2104      	movs	r1, #4
 8001d36:	f7ff f809 	bl	8000d4c <PE_CheckDataSizeFromGetDataInfo>
 8001d3a:	b998      	cbnz	r0, 8001d64 <PE_Send_SRCCapabilities+0x52>
 8001d3c:	6860      	ldr	r0, [r4, #4]
 8001d3e:	6801      	ldr	r1, [r0, #0]
 8001d40:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8001d44:	2800      	cmp	r0, #0
 8001d46:	d00d      	beq.n	8001d64 <PE_Send_SRCCapabilities+0x52>
 8001d48:	9802      	ldr	r0, [sp, #8]
 8001d4a:	9501      	str	r5, [sp, #4]
 8001d4c:	b280      	uxth	r0, r0
 8001d4e:	9000      	str	r0, [sp, #0]
 8001d50:	f104 038b 	add.w	r3, r4, #139	@ 0x8b
 8001d54:	7c20      	ldrb	r0, [r4, #16]
 8001d56:	2201      	movs	r2, #1
 8001d58:	2100      	movs	r1, #0
 8001d5a:	f001 f8b9 	bl	8002ed0 <USBPD_PRL_SendMessage>
 8001d5e:	2803      	cmp	r0, #3
 8001d60:	d0e7      	beq.n	8001d32 <PE_Send_SRCCapabilities+0x20>
 8001d62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001d64:	2010      	movs	r0, #16
 8001d66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001d68 <PE_StateMachine_VDMCable>:
 8001d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d6a:	4605      	mov	r5, r0
 8001d6c:	b08c      	sub	sp, #48	@ 0x30
 8001d6e:	7c68      	ldrb	r0, [r5, #17]
 8001d70:	2602      	movs	r6, #2
 8001d72:	2805      	cmp	r0, #5
 8001d74:	460c      	mov	r4, r1
 8001d76:	f248 072d 	movw	r7, #32813	@ 0x802d
 8001d7a:	d002      	beq.n	8001d82 <PE_StateMachine_VDMCable+0x1a>
 8001d7c:	289a      	cmp	r0, #154	@ 0x9a
 8001d7e:	d05d      	beq.n	8001e3c <PE_StateMachine_VDMCable+0xd4>
 8001d80:	e0ea      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001d82:	686a      	ldr	r2, [r5, #4]
 8001d84:	7811      	ldrb	r1, [r2, #0]
 8001d86:	f001 0103 	and.w	r1, r1, #3
 8001d8a:	4628      	mov	r0, r5
 8001d8c:	f000 fa2e 	bl	80021ec <PE_ExtRevisionInteroperability_Cable>
 8001d90:	6fa8      	ldr	r0, [r5, #120]	@ 0x78
 8001d92:	0940      	lsrs	r0, r0, #5
 8001d94:	0140      	lsls	r0, r0, #5
 8001d96:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8001d9a:	f040 0001 	orr.w	r0, r0, #1
 8001d9e:	67a8      	str	r0, [r5, #120]	@ 0x78
 8001da0:	f105 0378 	add.w	r3, r5, #120	@ 0x78
 8001da4:	6868      	ldr	r0, [r5, #4]
 8001da6:	6faa      	ldr	r2, [r5, #120]	@ 0x78
 8001da8:	6801      	ldr	r1, [r0, #0]
 8001daa:	f649 003f 	movw	r0, #38975	@ 0x983f
 8001dae:	f3c1 1140 	ubfx	r1, r1, #5, #1
 8001db2:	4002      	ands	r2, r0
 8001db4:	6968      	ldr	r0, [r5, #20]
 8001db6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001dba:	f042 427f 	orr.w	r2, r2, #4278190080	@ 0xff000000
 8001dbe:	0880      	lsrs	r0, r0, #2
 8001dc0:	67aa      	str	r2, [r5, #120]	@ 0x78
 8001dc2:	f000 0001 	and.w	r0, r0, #1
 8001dc6:	9002      	str	r0, [sp, #8]
 8001dc8:	219a      	movs	r1, #154	@ 0x9a
 8001dca:	2001      	movs	r0, #1
 8001dcc:	9101      	str	r1, [sp, #4]
 8001dce:	9000      	str	r0, [sp, #0]
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	4628      	mov	r0, r5
 8001dd6:	f7ff f82a 	bl	8000e2e <PE_Send_DataMessage>
 8001dda:	b950      	cbnz	r0, 8001df2 <PE_StateMachine_VDMCable+0x8a>
 8001ddc:	6968      	ldr	r0, [r5, #20]
 8001dde:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8001de2:	6168      	str	r0, [r5, #20]
 8001de4:	2151      	movs	r1, #81	@ 0x51
 8001de6:	7729      	strb	r1, [r5, #28]
 8001de8:	f248 001e 	movw	r0, #32798	@ 0x801e
 8001dec:	8468      	strh	r0, [r5, #34]	@ 0x22
 8001dee:	261e      	movs	r6, #30
 8001df0:	e0b2      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001df2:	2809      	cmp	r0, #9
 8001df4:	d0fc      	beq.n	8001df0 <PE_StateMachine_VDMCable+0x88>
 8001df6:	f895 008a 	ldrb.w	r0, [r5, #138]	@ 0x8a
 8001dfa:	2815      	cmp	r0, #21
 8001dfc:	bf38      	it	cc
 8001dfe:	846f      	strhcc	r7, [r5, #34]	@ 0x22
 8001e00:	d307      	bcc.n	8001e12 <PE_StateMachine_VDMCable+0xaa>
 8001e02:	68e8      	ldr	r0, [r5, #12]
 8001e04:	6944      	ldr	r4, [r0, #20]
 8001e06:	b124      	cbz	r4, 8001e12 <PE_StateMachine_VDMCable+0xaa>
 8001e08:	7c28      	ldrb	r0, [r5, #16]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	2205      	movs	r2, #5
 8001e0e:	2101      	movs	r1, #1
 8001e10:	47a0      	blx	r4
 8001e12:	f000 f8a9 	bl	8001f68 <.text_4>
 8001e16:	d07c      	beq.n	8001f12 <PE_StateMachine_VDMCable+0x1aa>
 8001e18:	8be8      	ldrh	r0, [r5, #30]
 8001e1a:	0441      	lsls	r1, r0, #17
 8001e1c:	d00b      	beq.n	8001e36 <PE_StateMachine_VDMCable+0xce>
 8001e1e:	2008      	movs	r0, #8
 8001e20:	7468      	strb	r0, [r5, #17]
 8001e22:	8be9      	ldrh	r1, [r5, #30]
 8001e24:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8001e28:	292d      	cmp	r1, #45	@ 0x2d
 8001e2a:	bf2e      	itee	cs
 8001e2c:	262d      	movcs	r6, #45	@ 0x2d
 8001e2e:	8bee      	ldrhcc	r6, [r5, #30]
 8001e30:	f3c6 060e 	ubfxcc	r6, r6, #0, #15
 8001e34:	e090      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001e36:	2007      	movs	r0, #7
 8001e38:	7468      	strb	r0, [r5, #17]
 8001e3a:	e08d      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	f7fe fca2 	bl	8000786 <PE_Convert_SOPRxEvent>
 8001e42:	7822      	ldrb	r2, [r4, #0]
 8001e44:	8e29      	ldrh	r1, [r5, #48]	@ 0x30
 8001e46:	4282      	cmp	r2, r0
 8001e48:	d142      	bne.n	8001ed0 <PE_StateMachine_VDMCable+0x168>
 8001e4a:	0bc8      	lsrs	r0, r1, #15
 8001e4c:	d140      	bne.n	8001ed0 <PE_StateMachine_VDMCable+0x168>
 8001e4e:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8001e52:	2800      	cmp	r0, #0
 8001e54:	d03c      	beq.n	8001ed0 <PE_StateMachine_VDMCable+0x168>
 8001e56:	f895 0030 	ldrb.w	r0, [r5, #48]	@ 0x30
 8001e5a:	f000 001f 	and.w	r0, r0, #31
 8001e5e:	280f      	cmp	r0, #15
 8001e60:	d136      	bne.n	8001ed0 <PE_StateMachine_VDMCable+0x168>
 8001e62:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 8001e64:	7887      	ldrb	r7, [r0, #2]
 8001e66:	f007 011f 	and.w	r1, r7, #31
 8001e6a:	2901      	cmp	r1, #1
 8001e6c:	d12c      	bne.n	8001ec8 <PE_StateMachine_VDMCable+0x160>
 8001e6e:	f3c7 1081 	ubfx	r0, r7, #6, #2
 8001e72:	b348      	cbz	r0, 8001ec8 <PE_StateMachine_VDMCable+0x160>
 8001e74:	8e28      	ldrh	r0, [r5, #48]	@ 0x30
 8001e76:	f3c0 1181 	ubfx	r1, r0, #6, #2
 8001e7a:	4628      	mov	r0, r5
 8001e7c:	f000 f9b6 	bl	80021ec <PE_ExtRevisionInteroperability_Cable>
 8001e80:	68e9      	ldr	r1, [r5, #12]
 8001e82:	6948      	ldr	r0, [r1, #20]
 8001e84:	b1f0      	cbz	r0, 8001ec4 <PE_StateMachine_VDMCable+0x15c>
 8001e86:	f3c7 1081 	ubfx	r0, r7, #6, #2
 8001e8a:	2801      	cmp	r0, #1
 8001e8c:	d11a      	bne.n	8001ec4 <PE_StateMachine_VDMCable+0x15c>
 8001e8e:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 8001e90:	1d81      	adds	r1, r0, #6
 8001e92:	7c28      	ldrb	r0, [r5, #16]
 8001e94:	aa03      	add	r2, sp, #12
 8001e96:	f000 fe8d 	bl	8002bb4 <PE_SVDM_CheckIdentity>
 8001e9a:	b978      	cbnz	r0, 8001ebc <PE_StateMachine_VDMCable+0x154>
 8001e9c:	68ee      	ldr	r6, [r5, #12]
 8001e9e:	7c28      	ldrb	r0, [r5, #16]
 8001ea0:	f3c7 1281 	ubfx	r2, r7, #6, #2
 8001ea4:	6977      	ldr	r7, [r6, #20]
 8001ea6:	ab03      	add	r3, sp, #12
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	47b8      	blx	r7
 8001eac:	7c28      	ldrb	r0, [r5, #16]
 8001eae:	2152      	movs	r1, #82	@ 0x52
 8001eb0:	f7fe fb18 	bl	80004e4 <USBPD_PE_Notification>
 8001eb4:	2014      	movs	r0, #20
 8001eb6:	f885 008a 	strb.w	r0, [r5, #138]	@ 0x8a
 8001eba:	e003      	b.n	8001ec4 <PE_StateMachine_VDMCable+0x15c>
 8001ebc:	7c28      	ldrb	r0, [r5, #16]
 8001ebe:	211b      	movs	r1, #27
 8001ec0:	f7fe fb10 	bl	80004e4 <USBPD_PE_Notification>
 8001ec4:	f000 f856 	bl	8001f74 <.text_5>
 8001ec8:	7820      	ldrb	r0, [r4, #0]
 8001eca:	2814      	cmp	r0, #20
 8001ecc:	d10d      	bne.n	8001eea <PE_StateMachine_VDMCable+0x182>
 8001ece:	e043      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001ed0:	f001 011f 	and.w	r1, r1, #31
 8001ed4:	2910      	cmp	r1, #16
 8001ed6:	d10e      	bne.n	8001ef6 <PE_StateMachine_VDMCable+0x18e>
 8001ed8:	f000 f84c 	bl	8001f74 <.text_5>
 8001edc:	2159      	movs	r1, #89	@ 0x59
 8001ede:	7c28      	ldrb	r0, [r5, #16]
 8001ee0:	f7fe fb00 	bl	80004e4 <USBPD_PE_Notification>
 8001ee4:	7820      	ldrb	r0, [r4, #0]
 8001ee6:	2814      	cmp	r0, #20
 8001ee8:	d036      	beq.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001eea:	2114      	movs	r1, #20
 8001eec:	7021      	strb	r1, [r4, #0]
 8001eee:	4628      	mov	r0, r5
 8001ef0:	f7fe fc16 	bl	8000720 <PE_Clear_RxEvent>
 8001ef4:	e030      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001ef6:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8001ef8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001efc:	d12c      	bne.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001efe:	2100      	movs	r1, #0
 8001f00:	8469      	strh	r1, [r5, #34]	@ 0x22
 8001f02:	f000 f831 	bl	8001f68 <.text_4>
 8001f06:	d108      	bne.n	8001f1a <PE_StateMachine_VDMCable+0x1b2>
 8001f08:	68e8      	ldr	r0, [r5, #12]
 8001f0a:	6944      	ldr	r4, [r0, #20]
 8001f0c:	b10c      	cbz	r4, 8001f12 <PE_StateMachine_VDMCable+0x1aa>
 8001f0e:	f000 f826 	bl	8001f5e <.text_3>
 8001f12:	2003      	movs	r0, #3
 8001f14:	7468      	strb	r0, [r5, #17]
 8001f16:	2600      	movs	r6, #0
 8001f18:	e01e      	b.n	8001f58 <PE_StateMachine_VDMCable+0x1f0>
 8001f1a:	6868      	ldr	r0, [r5, #4]
 8001f1c:	6801      	ldr	r1, [r0, #0]
 8001f1e:	f3c1 6081 	ubfx	r0, r1, #26, #2
 8001f22:	2802      	cmp	r0, #2
 8001f24:	d10e      	bne.n	8001f44 <PE_StateMachine_VDMCable+0x1dc>
 8001f26:	6869      	ldr	r1, [r5, #4]
 8001f28:	680a      	ldr	r2, [r1, #0]
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	f360 629b 	bfi	r2, r0, #26, #2
 8001f30:	600a      	str	r2, [r1, #0]
 8001f32:	2101      	movs	r1, #1
 8001f34:	7c28      	ldrb	r0, [r5, #16]
 8001f36:	f000 ffa8 	bl	8002e8a <USBPD_PRL_CBL_SetHeaderSpecification>
 8001f3a:	846f      	strh	r7, [r5, #34]	@ 0x22
 8001f3c:	2008      	movs	r0, #8
 8001f3e:	262d      	movs	r6, #45	@ 0x2d
 8001f40:	7468      	strb	r0, [r5, #17]
 8001f42:	e007      	b.n	8001f54 <PE_StateMachine_VDMCable+0x1ec>
 8001f44:	68e8      	ldr	r0, [r5, #12]
 8001f46:	6944      	ldr	r4, [r0, #20]
 8001f48:	b10c      	cbz	r4, 8001f4e <PE_StateMachine_VDMCable+0x1e6>
 8001f4a:	f000 f808 	bl	8001f5e <.text_3>
 8001f4e:	2007      	movs	r0, #7
 8001f50:	7468      	strb	r0, [r5, #17]
 8001f52:	2600      	movs	r6, #0
 8001f54:	2000      	movs	r0, #0
 8001f56:	7728      	strb	r0, [r5, #28]
 8001f58:	4630      	mov	r0, r6
 8001f5a:	b00d      	add	sp, #52	@ 0x34
 8001f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f5e <.text_3>:
 8001f5e:	7c28      	ldrb	r0, [r5, #16]
 8001f60:	2300      	movs	r3, #0
 8001f62:	2204      	movs	r2, #4
 8001f64:	2101      	movs	r1, #1

08001f66 <__iar_annotation$$tailcall>:
 8001f66:	4720      	bx	r4

08001f68 <.text_4>:
 8001f68:	6868      	ldr	r0, [r5, #4]
 8001f6a:	6801      	ldr	r1, [r0, #0]
 8001f6c:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8001f70:	2803      	cmp	r0, #3
 8001f72:	4770      	bx	lr

08001f74 <.text_5>:
 8001f74:	2000      	movs	r0, #0
 8001f76:	8468      	strh	r0, [r5, #34]	@ 0x22
 8001f78:	6868      	ldr	r0, [r5, #4]
 8001f7a:	6801      	ldr	r1, [r0, #0]
 8001f7c:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8001f80:	2803      	cmp	r0, #3
 8001f82:	d102      	bne.n	8001f8a <.text_5+0x16>
 8001f84:	7468      	strb	r0, [r5, #17]
 8001f86:	2600      	movs	r6, #0
 8001f88:	4770      	bx	lr
 8001f8a:	2007      	movs	r0, #7
 8001f8c:	2600      	movs	r6, #0
 8001f8e:	7468      	strb	r0, [r5, #17]
 8001f90:	772e      	strb	r6, [r5, #28]
 8001f92:	4770      	bx	lr

08001f94 <PE_SubStateMachine_VconnSwap>:
 8001f94:	b538      	push	{r3, r4, r5, lr}
 8001f96:	4604      	mov	r4, r0
 8001f98:	2502      	movs	r5, #2
 8001f9a:	7c60      	ldrb	r0, [r4, #17]
 8001f9c:	289d      	cmp	r0, #157	@ 0x9d
 8001f9e:	d010      	beq.n	8001fc2 <PE_SubStateMachine_VconnSwap+0x2e>
 8001fa0:	d30e      	bcc.n	8001fc0 <PE_SubStateMachine_VconnSwap+0x2c>
 8001fa2:	289f      	cmp	r0, #159	@ 0x9f
 8001fa4:	d054      	beq.n	8002050 <PE_SubStateMachine_VconnSwap+0xbc>
 8001fa6:	d33b      	bcc.n	8002020 <PE_SubStateMachine_VconnSwap+0x8c>
 8001fa8:	28a1      	cmp	r0, #161	@ 0xa1
 8001faa:	f000 807e 	beq.w	80020aa <PE_SubStateMachine_VconnSwap+0x116>
 8001fae:	d370      	bcc.n	8002092 <PE_SubStateMachine_VconnSwap+0xfe>
 8001fb0:	28a3      	cmp	r0, #163	@ 0xa3
 8001fb2:	f000 809a 	beq.w	80020ea <PE_SubStateMachine_VconnSwap+0x156>
 8001fb6:	f0c0 8086 	bcc.w	80020c6 <PE_SubStateMachine_VconnSwap+0x132>
 8001fba:	28a4      	cmp	r0, #164	@ 0xa4
 8001fbc:	f000 80ee 	beq.w	800219c <PE_SubStateMachine_VconnSwap+0x208>
 8001fc0:	e0f8      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8001fc2:	6861      	ldr	r1, [r4, #4]
 8001fc4:	6808      	ldr	r0, [r1, #0]
 8001fc6:	f400 50b8 	and.w	r0, r0, #5888	@ 0x1700
 8001fca:	f5b0 5f98 	cmp.w	r0, #4864	@ 0x1300
 8001fce:	d11f      	bne.n	8002010 <PE_SubStateMachine_VconnSwap+0x7c>
 8001fd0:	68a1      	ldr	r1, [r4, #8]
 8001fd2:	7c20      	ldrb	r0, [r4, #16]
 8001fd4:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8001fd6:	4790      	blx	r2
 8001fd8:	280a      	cmp	r0, #10
 8001fda:	d002      	beq.n	8001fe2 <PE_SubStateMachine_VconnSwap+0x4e>
 8001fdc:	280d      	cmp	r0, #13
 8001fde:	d007      	beq.n	8001ff0 <PE_SubStateMachine_VconnSwap+0x5c>
 8001fe0:	e00d      	b.n	8001ffe <PE_SubStateMachine_VconnSwap+0x6a>
 8001fe2:	6961      	ldr	r1, [r4, #20]
 8001fe4:	209e      	movs	r0, #158	@ 0x9e
 8001fe6:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8001fea:	7460      	strb	r0, [r4, #17]
 8001fec:	6161      	str	r1, [r4, #20]
 8001fee:	e0e1      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	9000      	str	r0, [sp, #0]
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	f000 f8f4 	bl	80021e4 <.text_10>
 8001ffc:	e0da      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8001ffe:	2000      	movs	r0, #0
 8002000:	9000      	str	r0, [sp, #0]
 8002002:	2303      	movs	r3, #3
 8002004:	2204      	movs	r2, #4
 8002006:	f000 f8ed 	bl	80021e4 <.text_10>
 800200a:	2003      	movs	r0, #3
 800200c:	7460      	strb	r0, [r4, #17]
 800200e:	e005      	b.n	800201c <PE_SubStateMachine_VconnSwap+0x88>
 8002010:	6960      	ldr	r0, [r4, #20]
 8002012:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8002016:	2103      	movs	r1, #3
 8002018:	6160      	str	r0, [r4, #20]
 800201a:	7461      	strb	r1, [r4, #17]
 800201c:	2500      	movs	r5, #0
 800201e:	e0c9      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8002020:	2000      	movs	r0, #0
 8002022:	9000      	str	r0, [sp, #0]
 8002024:	239e      	movs	r3, #158	@ 0x9e
 8002026:	2203      	movs	r2, #3
 8002028:	f000 f8dc 	bl	80021e4 <.text_10>
 800202c:	2800      	cmp	r0, #0
 800202e:	d1f6      	bne.n	800201e <PE_SubStateMachine_VconnSwap+0x8a>
 8002030:	6860      	ldr	r0, [r4, #4]
 8002032:	6801      	ldr	r1, [r0, #0]
 8002034:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 8002038:	b130      	cbz	r0, 8002048 <PE_SubStateMachine_VconnSwap+0xb4>
 800203a:	209f      	movs	r0, #159	@ 0x9f
 800203c:	7460      	strb	r0, [r4, #17]
 800203e:	f248 0196 	movw	r1, #32918	@ 0x8096
 8002042:	83e1      	strh	r1, [r4, #30]
 8002044:	2596      	movs	r5, #150	@ 0x96
 8002046:	e001      	b.n	800204c <PE_SubStateMachine_VconnSwap+0xb8>
 8002048:	20a0      	movs	r0, #160	@ 0xa0
 800204a:	7460      	strb	r0, [r4, #17]
 800204c:	213f      	movs	r1, #63	@ 0x3f
 800204e:	e0a1      	b.n	8002194 <PE_SubStateMachine_VconnSwap+0x200>
 8002050:	8be0      	ldrh	r0, [r4, #30]
 8002052:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002056:	f000 8095 	beq.w	8002184 <PE_SubStateMachine_VconnSwap+0x1f0>
 800205a:	780a      	ldrb	r2, [r1, #0]
 800205c:	2a11      	cmp	r2, #17
 800205e:	bf01      	itttt	eq
 8002060:	8e22      	ldrheq	r2, [r4, #48]	@ 0x30
 8002062:	f24f 001f 	movweq	r0, #61471	@ 0xf01f
 8002066:	4002      	andeq	r2, r0
 8002068:	2a06      	cmpeq	r2, #6
 800206a:	d111      	bne.n	8002090 <PE_SubStateMachine_VconnSwap+0xfc>
 800206c:	f000 f8ab 	bl	80021c6 <.text_8>
 8002070:	68a0      	ldr	r0, [r4, #8]
 8002072:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002074:	b112      	cbz	r2, 800207c <PE_SubStateMachine_VconnSwap+0xe8>
 8002076:	7c20      	ldrb	r0, [r4, #16]
 8002078:	2100      	movs	r1, #0
 800207a:	4790      	blx	r2
 800207c:	f000 f89c 	bl	80021b8 <.text_7>
 8002080:	2142      	movs	r1, #66	@ 0x42
 8002082:	7c20      	ldrb	r0, [r4, #16]
 8002084:	f7fe fa2e 	bl	80004e4 <USBPD_PE_Notification>
 8002088:	2500      	movs	r5, #0
 800208a:	8465      	strh	r5, [r4, #34]	@ 0x22
 800208c:	f884 508a 	strb.w	r5, [r4, #138]	@ 0x8a
 8002090:	e090      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8002092:	68a0      	ldr	r0, [r4, #8]
 8002094:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002096:	b112      	cbz	r2, 800209e <PE_SubStateMachine_VconnSwap+0x10a>
 8002098:	7c20      	ldrb	r0, [r4, #16]
 800209a:	2101      	movs	r1, #1
 800209c:	4790      	blx	r2
 800209e:	20a1      	movs	r0, #161	@ 0xa1
 80020a0:	2100      	movs	r1, #0
 80020a2:	7460      	strb	r0, [r4, #17]
 80020a4:	f884 108a 	strb.w	r1, [r4, #138]	@ 0x8a
 80020a8:	e084      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 80020aa:	2000      	movs	r0, #0
 80020ac:	9000      	str	r0, [sp, #0]
 80020ae:	2303      	movs	r3, #3
 80020b0:	2206      	movs	r2, #6
 80020b2:	f000 f897 	bl	80021e4 <.text_10>
 80020b6:	2800      	cmp	r0, #0
 80020b8:	d17c      	bne.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 80020ba:	6960      	ldr	r0, [r4, #20]
 80020bc:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80020c0:	6160      	str	r0, [r4, #20]
 80020c2:	2142      	movs	r1, #66	@ 0x42
 80020c4:	e066      	b.n	8002194 <PE_SubStateMachine_VconnSwap+0x200>
 80020c6:	2000      	movs	r0, #0
 80020c8:	9000      	str	r0, [sp, #0]
 80020ca:	23a3      	movs	r3, #163	@ 0xa3
 80020cc:	220b      	movs	r2, #11
 80020ce:	f000 f889 	bl	80021e4 <.text_10>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d16e      	bne.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 80020d6:	6960      	ldr	r0, [r4, #20]
 80020d8:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 80020dc:	6160      	str	r0, [r4, #20]
 80020de:	f248 011b 	movw	r1, #32795	@ 0x801b
 80020e2:	83e1      	strh	r1, [r4, #30]
 80020e4:	251b      	movs	r5, #27
 80020e6:	213e      	movs	r1, #62	@ 0x3e
 80020e8:	e054      	b.n	8002194 <PE_SubStateMachine_VconnSwap+0x200>
 80020ea:	7808      	ldrb	r0, [r1, #0]
 80020ec:	2811      	cmp	r0, #17
 80020ee:	bf04      	itt	eq
 80020f0:	8e20      	ldrheq	r0, [r4, #48]	@ 0x30
 80020f2:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 80020f6:	d141      	bne.n	800217c <PE_SubStateMachine_VconnSwap+0x1e8>
 80020f8:	f000 001f 	and.w	r0, r0, #31
 80020fc:	2803      	cmp	r0, #3
 80020fe:	d006      	beq.n	800210e <PE_SubStateMachine_VconnSwap+0x17a>
 8002100:	2804      	cmp	r0, #4
 8002102:	d01c      	beq.n	800213e <PE_SubStateMachine_VconnSwap+0x1aa>
 8002104:	280c      	cmp	r0, #12
 8002106:	d013      	beq.n	8002130 <PE_SubStateMachine_VconnSwap+0x19c>
 8002108:	2810      	cmp	r0, #16
 800210a:	d01f      	beq.n	800214c <PE_SubStateMachine_VconnSwap+0x1b8>
 800210c:	e036      	b.n	800217c <PE_SubStateMachine_VconnSwap+0x1e8>
 800210e:	6860      	ldr	r0, [r4, #4]
 8002110:	6802      	ldr	r2, [r0, #0]
 8002112:	f3c2 30c0 	ubfx	r0, r2, #15, #1
 8002116:	2800      	cmp	r0, #0
 8002118:	bf19      	ittee	ne
 800211a:	209f      	movne	r0, #159	@ 0x9f
 800211c:	7460      	strbne	r0, [r4, #17]
 800211e:	22a0      	moveq	r2, #160	@ 0xa0
 8002120:	7462      	strbeq	r2, [r4, #17]
 8002122:	7808      	ldrb	r0, [r1, #0]
 8002124:	2814      	cmp	r0, #20
 8002126:	d001      	beq.n	800212c <PE_SubStateMachine_VconnSwap+0x198>
 8002128:	f000 f84d 	bl	80021c6 <.text_8>
 800212c:	213f      	movs	r1, #63	@ 0x3f
 800212e:	e022      	b.n	8002176 <PE_SubStateMachine_VconnSwap+0x1e2>
 8002130:	f000 f84e 	bl	80021d0 <.text_9>
 8002134:	d001      	beq.n	800213a <PE_SubStateMachine_VconnSwap+0x1a6>
 8002136:	f000 f846 	bl	80021c6 <.text_8>
 800213a:	2140      	movs	r1, #64	@ 0x40
 800213c:	e01b      	b.n	8002176 <PE_SubStateMachine_VconnSwap+0x1e2>
 800213e:	f000 f847 	bl	80021d0 <.text_9>
 8002142:	d001      	beq.n	8002148 <PE_SubStateMachine_VconnSwap+0x1b4>
 8002144:	f000 f83f 	bl	80021c6 <.text_8>
 8002148:	2141      	movs	r1, #65	@ 0x41
 800214a:	e014      	b.n	8002176 <PE_SubStateMachine_VconnSwap+0x1e2>
 800214c:	6860      	ldr	r0, [r4, #4]
 800214e:	6802      	ldr	r2, [r0, #0]
 8002150:	f3c2 30c0 	ubfx	r0, r2, #15, #1
 8002154:	b910      	cbnz	r0, 800215c <PE_SubStateMachine_VconnSwap+0x1c8>
 8002156:	20a4      	movs	r0, #164	@ 0xa4
 8002158:	7460      	strb	r0, [r4, #17]
 800215a:	e006      	b.n	800216a <PE_SubStateMachine_VconnSwap+0x1d6>
 800215c:	6960      	ldr	r0, [r4, #20]
 800215e:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8002162:	2203      	movs	r2, #3
 8002164:	6160      	str	r0, [r4, #20]
 8002166:	7462      	strb	r2, [r4, #17]
 8002168:	2500      	movs	r5, #0
 800216a:	7808      	ldrb	r0, [r1, #0]
 800216c:	2814      	cmp	r0, #20
 800216e:	d001      	beq.n	8002174 <PE_SubStateMachine_VconnSwap+0x1e0>
 8002170:	f000 f829 	bl	80021c6 <.text_8>
 8002174:	2143      	movs	r1, #67	@ 0x43
 8002176:	7c20      	ldrb	r0, [r4, #16]
 8002178:	f7fe f9b4 	bl	80004e4 <USBPD_PE_Notification>
 800217c:	8be0      	ldrh	r0, [r4, #30]
 800217e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002182:	d117      	bne.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 8002184:	6960      	ldr	r0, [r4, #20]
 8002186:	2103      	movs	r1, #3
 8002188:	7461      	strb	r1, [r4, #17]
 800218a:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 800218e:	6160      	str	r0, [r4, #20]
 8002190:	2500      	movs	r5, #0
 8002192:	211c      	movs	r1, #28
 8002194:	7c20      	ldrb	r0, [r4, #16]
 8002196:	f7fe f9a5 	bl	80004e4 <USBPD_PE_Notification>
 800219a:	e00b      	b.n	80021b4 <PE_SubStateMachine_VconnSwap+0x220>
 800219c:	68a0      	ldr	r0, [r4, #8]
 800219e:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80021a0:	b112      	cbz	r2, 80021a8 <PE_SubStateMachine_VconnSwap+0x214>
 80021a2:	7c20      	ldrb	r0, [r4, #16]
 80021a4:	2101      	movs	r1, #1
 80021a6:	4790      	blx	r2
 80021a8:	f000 f806 	bl	80021b8 <.text_7>
 80021ac:	f248 002d 	movw	r0, #32813	@ 0x802d
 80021b0:	2500      	movs	r5, #0
 80021b2:	8460      	strh	r0, [r4, #34]	@ 0x22
 80021b4:	4628      	mov	r0, r5
 80021b6:	bd32      	pop	{r1, r4, r5, pc}

080021b8 <.text_7>:
 80021b8:	6960      	ldr	r0, [r4, #20]
 80021ba:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80021be:	6160      	str	r0, [r4, #20]
 80021c0:	2103      	movs	r1, #3
 80021c2:	7461      	strb	r1, [r4, #17]
 80021c4:	4770      	bx	lr

080021c6 <.text_8>:
 80021c6:	2214      	movs	r2, #20
 80021c8:	700a      	strb	r2, [r1, #0]
 80021ca:	4620      	mov	r0, r4
 80021cc:	f7fe baa8 	b.w	8000720 <PE_Clear_RxEvent>

080021d0 <.text_9>:
 80021d0:	6960      	ldr	r0, [r4, #20]
 80021d2:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80021d6:	6160      	str	r0, [r4, #20]
 80021d8:	2203      	movs	r2, #3
 80021da:	7462      	strb	r2, [r4, #17]
 80021dc:	2500      	movs	r5, #0
 80021de:	7808      	ldrb	r0, [r1, #0]
 80021e0:	2814      	cmp	r0, #20
 80021e2:	4770      	bx	lr

080021e4 <.text_10>:
 80021e4:	2100      	movs	r1, #0
 80021e6:	4620      	mov	r0, r4
 80021e8:	f7fe bdf4 	b.w	8000dd4 <PE_Send_CtrlMessage>

080021ec <PE_ExtRevisionInteroperability_Cable>:
 80021ec:	6842      	ldr	r2, [r0, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	f002 0303 	and.w	r3, r2, #3
 80021f4:	4299      	cmp	r1, r3
 80021f6:	bf28      	it	cs
 80021f8:	4619      	movcs	r1, r3
 80021fa:	f361 629b 	bfi	r2, r1, #26, #2
 80021fe:	6841      	ldr	r1, [r0, #4]
 8002200:	600a      	str	r2, [r1, #0]
 8002202:	f3c2 6181 	ubfx	r1, r2, #26, #2
 8002206:	7c00      	ldrb	r0, [r0, #16]
 8002208:	f000 be3f 	b.w	8002e8a <USBPD_PRL_CBL_SetHeaderSpecification>

0800220c <USBPD_PE_SVDM_RequestIdentity>:
 800220c:	b570      	push	{r4, r5, r6, lr}
 800220e:	f000 f854 	bl	80022ba <.text_4>
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	685d      	ldr	r5, [r3, #4]
 8002216:	2210      	movs	r2, #16
 8002218:	f3c5 2340 	ubfx	r3, r5, #9, #1
 800221c:	2b00      	cmp	r3, #0
 800221e:	bf1e      	ittt	ne
 8002220:	68e3      	ldrne	r3, [r4, #12]
 8002222:	2b00      	cmpne	r3, #0
 8002224:	2902      	cmpne	r1, #2
 8002226:	d101      	bne.n	800222c <USBPD_PE_SVDM_RequestIdentity+0x20>
 8002228:	2202      	movs	r2, #2
 800222a:	e01b      	b.n	8002264 <USBPD_PE_SVDM_RequestIdentity+0x58>
 800222c:	f104 052e 	add.w	r5, r4, #46	@ 0x2e
 8002230:	782b      	ldrb	r3, [r5, #0]
 8002232:	b923      	cbnz	r3, 800223e <USBPD_PE_SVDM_RequestIdentity+0x32>
 8002234:	6863      	ldr	r3, [r4, #4]
 8002236:	681e      	ldr	r6, [r3, #0]
 8002238:	f3c6 3300 	ubfx	r3, r6, #12, #1
 800223c:	b90b      	cbnz	r3, 8002242 <USBPD_PE_SVDM_RequestIdentity+0x36>
 800223e:	2203      	movs	r2, #3
 8002240:	e010      	b.n	8002264 <USBPD_PE_SVDM_RequestIdentity+0x58>
 8002242:	2901      	cmp	r1, #1
 8002244:	7069      	strb	r1, [r5, #1]
 8002246:	d10d      	bne.n	8002264 <USBPD_PE_SVDM_RequestIdentity+0x58>
 8002248:	6861      	ldr	r1, [r4, #4]
 800224a:	680b      	ldr	r3, [r1, #0]
 800224c:	f3c3 2102 	ubfx	r1, r3, #8, #3
 8002250:	2901      	cmp	r1, #1
 8002252:	bf18      	it	ne
 8002254:	2903      	cmpne	r1, #3
 8002256:	d105      	bne.n	8002264 <USBPD_PE_SVDM_RequestIdentity+0x58>
 8002258:	2105      	movs	r1, #5
 800225a:	7029      	strb	r1, [r5, #0]
 800225c:	68a2      	ldr	r2, [r4, #8]
 800225e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002260:	4788      	blx	r1
 8002262:	2200      	movs	r2, #0
 8002264:	4610      	mov	r0, r2
 8002266:	bd70      	pop	{r4, r5, r6, pc}

08002268 <USBPD_PE_SVDM_RequestSVID>:
 8002268:	b570      	push	{r4, r5, r6, lr}
 800226a:	f000 f826 	bl	80022ba <.text_4>
 800226e:	68e3      	ldr	r3, [r4, #12]
 8002270:	2210      	movs	r2, #16
 8002272:	2b00      	cmp	r3, #0
 8002274:	bf14      	ite	ne
 8002276:	2902      	cmpne	r1, #2
 8002278:	2202      	moveq	r2, #2
 800227a:	d01c      	beq.n	80022b6 <USBPD_PE_SVDM_RequestSVID+0x4e>
 800227c:	f104 052e 	add.w	r5, r4, #46	@ 0x2e
 8002280:	782b      	ldrb	r3, [r5, #0]
 8002282:	b923      	cbnz	r3, 800228e <USBPD_PE_SVDM_RequestSVID+0x26>
 8002284:	6863      	ldr	r3, [r4, #4]
 8002286:	681e      	ldr	r6, [r3, #0]
 8002288:	f3c6 3300 	ubfx	r3, r6, #12, #1
 800228c:	b90b      	cbnz	r3, 8002292 <USBPD_PE_SVDM_RequestSVID+0x2a>
 800228e:	2203      	movs	r2, #3
 8002290:	e011      	b.n	80022b6 <USBPD_PE_SVDM_RequestSVID+0x4e>
 8002292:	f3c6 2302 	ubfx	r3, r6, #8, #3
 8002296:	2b03      	cmp	r3, #3
 8002298:	d10d      	bne.n	80022b6 <USBPD_PE_SVDM_RequestSVID+0x4e>
 800229a:	237f      	movs	r3, #127	@ 0x7f
 800229c:	7069      	strb	r1, [r5, #1]
 800229e:	702b      	strb	r3, [r5, #0]
 80022a0:	b129      	cbz	r1, 80022ae <USBPD_PE_SVDM_RequestSVID+0x46>
 80022a2:	2901      	cmp	r1, #1
 80022a4:	d107      	bne.n	80022b6 <USBPD_PE_SVDM_RequestSVID+0x4e>
 80022a6:	6961      	ldr	r1, [r4, #20]
 80022a8:	f3c1 4100 	ubfx	r1, r1, #16, #1
 80022ac:	b119      	cbz	r1, 80022b6 <USBPD_PE_SVDM_RequestSVID+0x4e>
 80022ae:	68a1      	ldr	r1, [r4, #8]
 80022b0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80022b2:	4790      	blx	r2
 80022b4:	2200      	movs	r2, #0
 80022b6:	4610      	mov	r0, r2
 80022b8:	bd70      	pop	{r4, r5, r6, pc}

080022ba <.text_4>:
 80022ba:	f8df 2af0 	ldr.w	r2, [pc, #2800]	@ 8002dac <.text_34>
 80022be:	4603      	mov	r3, r0
 80022c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80022c4:	4770      	bx	lr

080022c6 <USBPD_PE_SVDM_RequestMode>:
 80022c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c8:	f8df 3ae0 	ldr.w	r3, [pc, #2784]	@ 8002dac <.text_34>
 80022cc:	4604      	mov	r4, r0
 80022ce:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 80022d2:	68ec      	ldr	r4, [r5, #12]
 80022d4:	2310      	movs	r3, #16
 80022d6:	2c00      	cmp	r4, #0
 80022d8:	bf14      	ite	ne
 80022da:	2902      	cmpne	r1, #2
 80022dc:	2302      	moveq	r3, #2
 80022de:	d01e      	beq.n	800231e <USBPD_PE_SVDM_RequestMode+0x58>
 80022e0:	f105 062e 	add.w	r6, r5, #46	@ 0x2e
 80022e4:	7834      	ldrb	r4, [r6, #0]
 80022e6:	b924      	cbnz	r4, 80022f2 <USBPD_PE_SVDM_RequestMode+0x2c>
 80022e8:	686c      	ldr	r4, [r5, #4]
 80022ea:	6827      	ldr	r7, [r4, #0]
 80022ec:	f3c7 3400 	ubfx	r4, r7, #12, #1
 80022f0:	b90c      	cbnz	r4, 80022f6 <USBPD_PE_SVDM_RequestMode+0x30>
 80022f2:	2303      	movs	r3, #3
 80022f4:	e013      	b.n	800231e <USBPD_PE_SVDM_RequestMode+0x58>
 80022f6:	f3c7 2402 	ubfx	r4, r7, #8, #3
 80022fa:	2c03      	cmp	r4, #3
 80022fc:	d10f      	bne.n	800231e <USBPD_PE_SVDM_RequestMode+0x58>
 80022fe:	2481      	movs	r4, #129	@ 0x81
 8002300:	7071      	strb	r1, [r6, #1]
 8002302:	7034      	strb	r4, [r6, #0]
 8002304:	f8a5 2080 	strh.w	r2, [r5, #128]	@ 0x80
 8002308:	b129      	cbz	r1, 8002316 <USBPD_PE_SVDM_RequestMode+0x50>
 800230a:	2901      	cmp	r1, #1
 800230c:	d107      	bne.n	800231e <USBPD_PE_SVDM_RequestMode+0x58>
 800230e:	6969      	ldr	r1, [r5, #20]
 8002310:	f3c1 4100 	ubfx	r1, r1, #16, #1
 8002314:	b119      	cbz	r1, 800231e <USBPD_PE_SVDM_RequestMode+0x58>
 8002316:	68a9      	ldr	r1, [r5, #8]
 8002318:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800231a:	4790      	blx	r2
 800231c:	2300      	movs	r3, #0
 800231e:	4618      	mov	r0, r3
 8002320:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08002322 <USBPD_PE_SVDM_RequestModeEnter>:
 8002322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002324:	f000 f854 	bl	80023d0 <.text_10>
 8002328:	b90d      	cbnz	r5, 800232e <USBPD_PE_SVDM_RequestModeEnter+0xc>
 800232a:	2402      	movs	r4, #2
 800232c:	e01b      	b.n	8002366 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 800232e:	f106 072e 	add.w	r7, r6, #46	@ 0x2e
 8002332:	783d      	ldrb	r5, [r7, #0]
 8002334:	b915      	cbnz	r5, 800233c <USBPD_PE_SVDM_RequestModeEnter+0x1a>
 8002336:	f000 f845 	bl	80023c4 <.text_9>
 800233a:	b90d      	cbnz	r5, 8002340 <USBPD_PE_SVDM_RequestModeEnter+0x1e>
 800233c:	2403      	movs	r4, #3
 800233e:	e012      	b.n	8002366 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8002340:	f40c 65e1 	and.w	r5, ip, #1800	@ 0x708
 8002344:	f5b5 7f42 	cmp.w	r5, #776	@ 0x308
 8002348:	d10d      	bne.n	8002366 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 800234a:	2582      	movs	r5, #130	@ 0x82
 800234c:	f000 f831 	bl	80023b2 <.text_8>
 8002350:	b129      	cbz	r1, 800235e <USBPD_PE_SVDM_RequestModeEnter+0x3c>
 8002352:	2902      	cmp	r1, #2
 8002354:	d000      	beq.n	8002358 <USBPD_PE_SVDM_RequestModeEnter+0x36>
 8002356:	d206      	bcs.n	8002366 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8002358:	f3c2 4100 	ubfx	r1, r2, #16, #1
 800235c:	b119      	cbz	r1, 8002366 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 800235e:	68b1      	ldr	r1, [r6, #8]
 8002360:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002362:	4790      	blx	r2
 8002364:	2400      	movs	r4, #0
 8002366:	4620      	mov	r0, r4
 8002368:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800236a <USBPD_PE_SVDM_RequestModeExit>:
 800236a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800236c:	f000 f830 	bl	80023d0 <.text_10>
 8002370:	b90d      	cbnz	r5, 8002376 <USBPD_PE_SVDM_RequestModeExit+0xc>
 8002372:	2402      	movs	r4, #2
 8002374:	e01b      	b.n	80023ae <USBPD_PE_SVDM_RequestModeExit+0x44>
 8002376:	f106 072e 	add.w	r7, r6, #46	@ 0x2e
 800237a:	783d      	ldrb	r5, [r7, #0]
 800237c:	b915      	cbnz	r5, 8002384 <USBPD_PE_SVDM_RequestModeExit+0x1a>
 800237e:	f000 f821 	bl	80023c4 <.text_9>
 8002382:	b90d      	cbnz	r5, 8002388 <USBPD_PE_SVDM_RequestModeExit+0x1e>
 8002384:	2403      	movs	r4, #3
 8002386:	e012      	b.n	80023ae <USBPD_PE_SVDM_RequestModeExit+0x44>
 8002388:	f40c 65e1 	and.w	r5, ip, #1800	@ 0x708
 800238c:	f5b5 7f42 	cmp.w	r5, #776	@ 0x308
 8002390:	d10d      	bne.n	80023ae <USBPD_PE_SVDM_RequestModeExit+0x44>
 8002392:	2583      	movs	r5, #131	@ 0x83
 8002394:	f000 f80d 	bl	80023b2 <.text_8>
 8002398:	b129      	cbz	r1, 80023a6 <USBPD_PE_SVDM_RequestModeExit+0x3c>
 800239a:	2902      	cmp	r1, #2
 800239c:	d000      	beq.n	80023a0 <USBPD_PE_SVDM_RequestModeExit+0x36>
 800239e:	d206      	bcs.n	80023ae <USBPD_PE_SVDM_RequestModeExit+0x44>
 80023a0:	f3c2 4100 	ubfx	r1, r2, #16, #1
 80023a4:	b119      	cbz	r1, 80023ae <USBPD_PE_SVDM_RequestModeExit+0x44>
 80023a6:	68b1      	ldr	r1, [r6, #8]
 80023a8:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80023aa:	4790      	blx	r2
 80023ac:	2400      	movs	r4, #0
 80023ae:	4620      	mov	r0, r4
 80023b0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080023b2 <.text_8>:
 80023b2:	7079      	strb	r1, [r7, #1]
 80023b4:	703d      	strb	r5, [r7, #0]
 80023b6:	f8a6 2080 	strh.w	r2, [r6, #128]	@ 0x80
 80023ba:	6972      	ldr	r2, [r6, #20]
 80023bc:	f363 1288 	bfi	r2, r3, #6, #3
 80023c0:	6172      	str	r2, [r6, #20]
 80023c2:	4770      	bx	lr

080023c4 <.text_9>:
 80023c4:	6875      	ldr	r5, [r6, #4]
 80023c6:	f8d5 c000 	ldr.w	ip, [r5]
 80023ca:	f3cc 3500 	ubfx	r5, ip, #12, #1
 80023ce:	4770      	bx	lr

080023d0 <.text_10>:
 80023d0:	f8df 49d8 	ldr.w	r4, [pc, #2520]	@ 8002dac <.text_34>
 80023d4:	4605      	mov	r5, r0
 80023d6:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 80023da:	68f5      	ldr	r5, [r6, #12]
 80023dc:	2410      	movs	r4, #16
 80023de:	4770      	bx	lr

080023e0 <USBPD_PE_SVDM_RequestSpecific>:
 80023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e2:	f7ff fff5 	bl	80023d0 <.text_10>
 80023e6:	b90d      	cbnz	r5, 80023ec <USBPD_PE_SVDM_RequestSpecific+0xc>
 80023e8:	2402      	movs	r4, #2
 80023ea:	e01d      	b.n	8002428 <USBPD_PE_SVDM_RequestSpecific+0x48>
 80023ec:	f106 072e 	add.w	r7, r6, #46	@ 0x2e
 80023f0:	783d      	ldrb	r5, [r7, #0]
 80023f2:	b915      	cbnz	r5, 80023fa <USBPD_PE_SVDM_RequestSpecific+0x1a>
 80023f4:	f7ff ffe6 	bl	80023c4 <.text_9>
 80023f8:	b90d      	cbnz	r5, 80023fe <USBPD_PE_SVDM_RequestSpecific+0x1e>
 80023fa:	2403      	movs	r4, #3
 80023fc:	e014      	b.n	8002428 <USBPD_PE_SVDM_RequestSpecific+0x48>
 80023fe:	6975      	ldr	r5, [r6, #20]
 8002400:	f3c5 4500 	ubfx	r5, r5, #16, #1
 8002404:	b90d      	cbnz	r5, 800240a <USBPD_PE_SVDM_RequestSpecific+0x2a>
 8002406:	000d      	movs	r5, r1
 8002408:	d10e      	bne.n	8002428 <USBPD_PE_SVDM_RequestSpecific+0x48>
 800240a:	f3cc 2502 	ubfx	r5, ip, #8, #3
 800240e:	2d03      	cmp	r5, #3
 8002410:	d10a      	bne.n	8002428 <USBPD_PE_SVDM_RequestSpecific+0x48>
 8002412:	7079      	strb	r1, [r7, #1]
 8002414:	2400      	movs	r4, #0
 8002416:	2185      	movs	r1, #133	@ 0x85
 8002418:	7039      	strb	r1, [r7, #0]
 800241a:	f106 017c 	add.w	r1, r6, #124	@ 0x7c
 800241e:	600a      	str	r2, [r1, #0]
 8002420:	808b      	strh	r3, [r1, #4]
 8002422:	68b1      	ldr	r1, [r6, #8]
 8002424:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002426:	4790      	blx	r2
 8002428:	4620      	mov	r0, r4
 800242a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800242c <PE_Receive_SVDM>:
 800242c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 8002430:	8811      	ldrh	r1, [r2, #0]
 8002432:	0b09      	lsrs	r1, r1, #12
 8002434:	f001 0107 	and.w	r1, r1, #7
 8002438:	1e4b      	subs	r3, r1, #1
 800243a:	f890 102d 	ldrb.w	r1, [r0, #45]	@ 0x2d
 800243e:	f880 32d0 	strb.w	r3, [r0, #720]	@ 0x2d0
 8002442:	2900      	cmp	r1, #0
 8002444:	d000      	beq.n	8002448 <PE_Receive_SVDM+0x1c>
 8002446:	4770      	bx	lr
 8002448:	b570      	push	{r4, r5, r6, lr}
 800244a:	e012      	b.n	8002472 <PE_Receive_SVDM+0x46>
 800244c:	6853      	ldr	r3, [r2, #4]
 800244e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8002452:	799c      	ldrb	r4, [r3, #6]
 8002454:	79dd      	ldrb	r5, [r3, #7]
 8002456:	eb04 2605 	add.w	r6, r4, r5, lsl #8
 800245a:	7a1c      	ldrb	r4, [r3, #8]
 800245c:	7a5b      	ldrb	r3, [r3, #9]
 800245e:	eb06 4604 	add.w	r6, r6, r4, lsl #16
 8002462:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 8002466:	eb06 6603 	add.w	r6, r6, r3, lsl #24
 800246a:	1c49      	adds	r1, r1, #1
 800246c:	f8c4 62b8 	str.w	r6, [r4, #696]	@ 0x2b8
 8002470:	b2c9      	uxtb	r1, r1
 8002472:	f890 32d0 	ldrb.w	r3, [r0, #720]	@ 0x2d0
 8002476:	4299      	cmp	r1, r3
 8002478:	dbe8      	blt.n	800244c <PE_Receive_SVDM+0x20>
 800247a:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800247c:	f003 041f 	and.w	r4, r3, #31
 8002480:	1e64      	subs	r4, r4, #1
 8002482:	f248 010f 	movw	r1, #32783	@ 0x800f
 8002486:	d003      	beq.n	8002490 <PE_Receive_SVDM+0x64>
 8002488:	1e64      	subs	r4, r4, #1
 800248a:	2c03      	cmp	r4, #3
 800248c:	d918      	bls.n	80024c0 <PE_Receive_SVDM+0x94>
 800248e:	bd70      	pop	{r4, r5, r6, pc}
 8002490:	2350      	movs	r3, #80	@ 0x50
 8002492:	6844      	ldr	r4, [r0, #4]
 8002494:	7703      	strb	r3, [r0, #28]
 8002496:	6825      	ldr	r5, [r4, #0]
 8002498:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800249a:	f000 f837 	bl	800250c <.text_13>
 800249e:	da03      	bge.n	80024a8 <PE_Receive_SVDM+0x7c>
 80024a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024a2:	f3c2 3241 	ubfx	r2, r2, #13, #2
 80024a6:	e003      	b.n	80024b0 <PE_Receive_SVDM+0x84>
 80024a8:	6842      	ldr	r2, [r0, #4]
 80024aa:	6813      	ldr	r3, [r2, #0]
 80024ac:	f3c3 1240 	ubfx	r2, r3, #5, #1
 80024b0:	6843      	ldr	r3, [r0, #4]
 80024b2:	681c      	ldr	r4, [r3, #0]
 80024b4:	f362 1445 	bfi	r4, r2, #5, #1
 80024b8:	601c      	str	r4, [r3, #0]
 80024ba:	83c1      	strh	r1, [r0, #30]
 80024bc:	2175      	movs	r1, #117	@ 0x75
 80024be:	e023      	b.n	8002508 <PE_Receive_SVDM+0xdc>
 80024c0:	6844      	ldr	r4, [r0, #4]
 80024c2:	6825      	ldr	r5, [r4, #0]
 80024c4:	f000 f822 	bl	800250c <.text_13>
 80024c8:	6844      	ldr	r4, [r0, #4]
 80024ca:	bfba      	itte	lt
 80024cc:	6c93      	ldrlt	r3, [r2, #72]	@ 0x48
 80024ce:	f3c3 3341 	ubfxlt	r3, r3, #13, #2
 80024d2:	f3c5 1340 	ubfxge	r3, r5, #5, #1
 80024d6:	f363 1545 	bfi	r5, r3, #5, #1
 80024da:	6025      	str	r5, [r4, #0]
 80024dc:	83c1      	strh	r1, [r0, #30]
 80024de:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80024e0:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 80024e4:	6491      	str	r1, [r2, #72]	@ 0x48
 80024e6:	6841      	ldr	r1, [r0, #4]
 80024e8:	680b      	ldr	r3, [r1, #0]
 80024ea:	f3c3 1140 	ubfx	r1, r3, #5, #1
 80024ee:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 80024f0:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80024f4:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 80024f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80024fa:	2102      	movs	r1, #2
 80024fc:	f361 1387 	bfi	r3, r1, #6, #2
 8002500:	6493      	str	r3, [r2, #72]	@ 0x48
 8002502:	2250      	movs	r2, #80	@ 0x50
 8002504:	7702      	strb	r2, [r0, #28]
 8002506:	2176      	movs	r1, #118	@ 0x76
 8002508:	7441      	strb	r1, [r0, #17]
 800250a:	bd70      	pop	{r4, r5, r6, pc}

0800250c <.text_13>:
 800250c:	f3c3 3341 	ubfx	r3, r3, #13, #2
 8002510:	f3c5 1440 	ubfx	r4, r5, #5, #1
 8002514:	42a3      	cmp	r3, r4
 8002516:	4770      	bx	lr

08002518 <PE_StateMachine_VDM>:
 8002518:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800251c:	b091      	sub	sp, #68	@ 0x44
 800251e:	4606      	mov	r6, r0
 8002520:	460c      	mov	r4, r1
 8002522:	7c70      	ldrb	r0, [r6, #17]
 8002524:	2875      	cmp	r0, #117	@ 0x75
 8002526:	f04f 0802 	mov.w	r8, #2
 800252a:	f106 072d 	add.w	r7, r6, #45	@ 0x2d
 800252e:	f106 0530 	add.w	r5, r6, #48	@ 0x30
 8002532:	f248 0a32 	movw	sl, #32818	@ 0x8032
 8002536:	f248 091e 	movw	r9, #32798	@ 0x801e
 800253a:	d021      	beq.n	8002580 <PE_StateMachine_VDM+0x68>
 800253c:	2876      	cmp	r0, #118	@ 0x76
 800253e:	f000 8091 	beq.w	8002664 <PE_StateMachine_VDM+0x14c>
 8002542:	287f      	cmp	r0, #127	@ 0x7f
 8002544:	f000 809e 	beq.w	8002684 <PE_StateMachine_VDM+0x16c>
 8002548:	2881      	cmp	r0, #129	@ 0x81
 800254a:	f000 80ec 	beq.w	8002726 <PE_StateMachine_VDM+0x20e>
 800254e:	2882      	cmp	r0, #130	@ 0x82
 8002550:	f000 8145 	beq.w	80027de <PE_StateMachine_VDM+0x2c6>
 8002554:	2883      	cmp	r0, #131	@ 0x83
 8002556:	f000 81a1 	beq.w	800289c <PE_StateMachine_VDM+0x384>
 800255a:	2885      	cmp	r0, #133	@ 0x85
 800255c:	f000 8203 	beq.w	8002966 <PE_StateMachine_VDM+0x44e>
 8002560:	2889      	cmp	r0, #137	@ 0x89
 8002562:	f000 80b0 	beq.w	80026c6 <PE_StateMachine_VDM+0x1ae>
 8002566:	288b      	cmp	r0, #139	@ 0x8b
 8002568:	f000 80fe 	beq.w	8002768 <PE_StateMachine_VDM+0x250>
 800256c:	288c      	cmp	r0, #140	@ 0x8c
 800256e:	f000 8146 	beq.w	80027fe <PE_StateMachine_VDM+0x2e6>
 8002572:	288d      	cmp	r0, #141	@ 0x8d
 8002574:	f000 81a9 	beq.w	80028ca <PE_StateMachine_VDM+0x3b2>
 8002578:	288f      	cmp	r0, #143	@ 0x8f
 800257a:	f000 8230 	beq.w	80029de <PE_StateMachine_VDM+0x4c6>
 800257e:	e296      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 8002580:	8bf0      	ldrh	r0, [r6, #30]
 8002582:	2401      	movs	r4, #1
 8002584:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002588:	f000 828d 	beq.w	8002aa6 <PE_StateMachine_VDM+0x58e>
 800258c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800258e:	0940      	lsrs	r0, r0, #5
 8002590:	0140      	lsls	r0, r0, #5
 8002592:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8002596:	f040 0001 	orr.w	r0, r0, #1
 800259a:	f000 fac3 	bl	8002b24 <.text_25>
 800259e:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 80025a2:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 80025a6:	64a9      	str	r1, [r5, #72]	@ 0x48
 80025a8:	6870      	ldr	r0, [r6, #4]
 80025aa:	7802      	ldrb	r2, [r0, #0]
 80025ac:	f002 020b 	and.w	r2, r2, #11
 80025b0:	2a09      	cmp	r2, #9
 80025b2:	bf1f      	itttt	ne
 80025b4:	68f0      	ldrne	r0, [r6, #12]
 80025b6:	2800      	cmpne	r0, #0
 80025b8:	6802      	ldrne	r2, [r0, #0]
 80025ba:	2a00      	cmpne	r2, #0
 80025bc:	d040      	beq.n	8002640 <PE_StateMachine_VDM+0x128>
 80025be:	0c09      	lsrs	r1, r1, #16
 80025c0:	f5b1 4f7f 	cmp.w	r1, #65280	@ 0xff00
 80025c4:	d13c      	bne.n	8002640 <PE_StateMachine_VDM+0x128>
 80025c6:	7c30      	ldrb	r0, [r6, #16]
 80025c8:	4669      	mov	r1, sp
 80025ca:	4790      	blx	r2
 80025cc:	2803      	cmp	r0, #3
 80025ce:	d002      	beq.n	80025d6 <PE_StateMachine_VDM+0xbe>
 80025d0:	280f      	cmp	r0, #15
 80025d2:	d004      	beq.n	80025de <PE_StateMachine_VDM+0xc6>
 80025d4:	e034      	b.n	8002640 <PE_StateMachine_VDM+0x128>
 80025d6:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 80025d8:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 80025dc:	e033      	b.n	8002646 <PE_StateMachine_VDM+0x12e>
 80025de:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 80025e0:	f364 1187 	bfi	r1, r4, #6, #2
 80025e4:	64a9      	str	r1, [r5, #72]	@ 0x48
 80025e6:	a809      	add	r0, sp, #36	@ 0x24
 80025e8:	9900      	ldr	r1, [sp, #0]
 80025ea:	6041      	str	r1, [r0, #4]
 80025ec:	2404      	movs	r4, #4
 80025ee:	9901      	ldr	r1, [sp, #4]
 80025f0:	6081      	str	r1, [r0, #8]
 80025f2:	9902      	ldr	r1, [sp, #8]
 80025f4:	60c1      	str	r1, [r0, #12]
 80025f6:	f89d 1020 	ldrb.w	r1, [sp, #32]
 80025fa:	f3c1 0140 	ubfx	r1, r1, #1, #1
 80025fe:	b111      	cbz	r1, 8002606 <PE_StateMachine_VDM+0xee>
 8002600:	9904      	ldr	r1, [sp, #16]
 8002602:	6101      	str	r1, [r0, #16]
 8002604:	2405      	movs	r4, #5
 8002606:	f89d 1020 	ldrb.w	r1, [sp, #32]
 800260a:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800260e:	b121      	cbz	r1, 800261a <PE_StateMachine_VDM+0x102>
 8002610:	9906      	ldr	r1, [sp, #24]
 8002612:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
 8002616:	1c64      	adds	r4, r4, #1
 8002618:	b2e4      	uxtb	r4, r4
 800261a:	f89d 1020 	ldrb.w	r1, [sp, #32]
 800261e:	f3c1 1100 	ubfx	r1, r1, #4, #1
 8002622:	b189      	cbz	r1, 8002648 <PE_StateMachine_VDM+0x130>
 8002624:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8002628:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800262c:	b119      	cbz	r1, 8002636 <PE_StateMachine_VDM+0x11e>
 800262e:	2100      	movs	r1, #0
 8002630:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
 8002634:	1c64      	adds	r4, r4, #1
 8002636:	9907      	ldr	r1, [sp, #28]
 8002638:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
 800263c:	1c64      	adds	r4, r4, #1
 800263e:	e003      	b.n	8002648 <PE_StateMachine_VDM+0x130>
 8002640:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8002642:	f368 1187 	bfi	r1, r8, #6, #2
 8002646:	64a9      	str	r1, [r5, #72]	@ 0x48
 8002648:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800264a:	9009      	str	r0, [sp, #36]	@ 0x24
 800264c:	2100      	movs	r1, #0
 800264e:	9102      	str	r1, [sp, #8]
 8002650:	2203      	movs	r2, #3
 8002652:	9201      	str	r2, [sp, #4]
 8002654:	9400      	str	r4, [sp, #0]
 8002656:	ab09      	add	r3, sp, #36	@ 0x24
 8002658:	7839      	ldrb	r1, [r7, #0]
 800265a:	220f      	movs	r2, #15
 800265c:	4630      	mov	r0, r6
 800265e:	f7fe fbe6 	bl	8000e2e <PE_Send_DataMessage>
 8002662:	e224      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 8002664:	2050      	movs	r0, #80	@ 0x50
 8002666:	7730      	strb	r0, [r6, #28]
 8002668:	2100      	movs	r1, #0
 800266a:	9102      	str	r1, [sp, #8]
 800266c:	2203      	movs	r2, #3
 800266e:	2001      	movs	r0, #1
 8002670:	9201      	str	r2, [sp, #4]
 8002672:	9000      	str	r0, [sp, #0]
 8002674:	f106 0378 	add.w	r3, r6, #120	@ 0x78
 8002678:	7839      	ldrb	r1, [r7, #0]
 800267a:	220f      	movs	r2, #15
 800267c:	4630      	mov	r0, r6
 800267e:	f7fe fbd6 	bl	8000e2e <PE_Send_DataMessage>
 8002682:	e214      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 8002684:	6caa      	ldr	r2, [r5, #72]	@ 0x48
 8002686:	f8df 0728 	ldr.w	r0, [pc, #1832]	@ 8002db0 <.text_35>
 800268a:	f64f 7120 	movw	r1, #65312	@ 0xff20
 800268e:	400a      	ands	r2, r1
 8002690:	4302      	orrs	r2, r0
 8002692:	64aa      	str	r2, [r5, #72]	@ 0x48
 8002694:	f422 42ce 	bic.w	r2, r2, #26368	@ 0x6700
 8002698:	6870      	ldr	r0, [r6, #4]
 800269a:	6801      	ldr	r1, [r0, #0]
 800269c:	f3c1 1040 	ubfx	r0, r1, #5, #1
 80026a0:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 80026a4:	64aa      	str	r2, [r5, #72]	@ 0x48
 80026a6:	2189      	movs	r1, #137	@ 0x89
 80026a8:	f000 fa1e 	bl	8002ae8 <.text_20>
 80026ac:	f106 0378 	add.w	r3, r6, #120	@ 0x78
 80026b0:	2001      	movs	r0, #1
 80026b2:	9000      	str	r0, [sp, #0]
 80026b4:	220f      	movs	r2, #15
 80026b6:	7839      	ldrb	r1, [r7, #0]
 80026b8:	4630      	mov	r0, r6
 80026ba:	f7fe fbb8 	bl	8000e2e <PE_Send_DataMessage>
 80026be:	2800      	cmp	r0, #0
 80026c0:	d1df      	bne.n	8002682 <PE_StateMachine_VDM+0x16a>
 80026c2:	2052      	movs	r0, #82	@ 0x52
 80026c4:	e04d      	b.n	8002762 <PE_StateMachine_VDM+0x24a>
 80026c6:	f000 fa0c 	bl	8002ae2 <.text_19>
 80026ca:	7821      	ldrb	r1, [r4, #0]
 80026cc:	4281      	cmp	r1, r0
 80026ce:	d161      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 80026d0:	8829      	ldrh	r1, [r5, #0]
 80026d2:	0bc8      	lsrs	r0, r1, #15
 80026d4:	d15e      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 80026d6:	f000 f9fb 	bl	8002ad0 <.text_17>
 80026da:	d060      	beq.n	800279e <PE_StateMachine_VDM+0x286>
 80026dc:	f000 f9fc 	bl	8002ad8 <.text_18>
 80026e0:	d158      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 80026e2:	7820      	ldrb	r0, [r4, #0]
 80026e4:	2814      	cmp	r0, #20
 80026e6:	d001      	beq.n	80026ec <PE_StateMachine_VDM+0x1d4>
 80026e8:	f000 fa0b 	bl	8002b02 <.text_22>
 80026ec:	f000 f9e3 	bl	8002ab6 <.text_15>
 80026f0:	2902      	cmp	r1, #2
 80026f2:	d14f      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 80026f4:	f3c9 1081 	ubfx	r0, r9, #6, #2
 80026f8:	2800      	cmp	r0, #0
 80026fa:	d050      	beq.n	800279e <PE_StateMachine_VDM+0x286>
 80026fc:	68f1      	ldr	r1, [r6, #12]
 80026fe:	6988      	ldr	r0, [r1, #24]
 8002700:	2800      	cmp	r0, #0
 8002702:	d06b      	beq.n	80027dc <PE_StateMachine_VDM+0x2c4>
 8002704:	6868      	ldr	r0, [r5, #4]
 8002706:	1d81      	adds	r1, r0, #6
 8002708:	7c30      	ldrb	r0, [r6, #16]
 800270a:	aa08      	add	r2, sp, #32
 800270c:	f000 faf0 	bl	8002cf0 <PE_SVDM_CheckSVIDs>
 8002710:	68f4      	ldr	r4, [r6, #12]
 8002712:	7839      	ldrb	r1, [r7, #0]
 8002714:	7c30      	ldrb	r0, [r6, #16]
 8002716:	f8d4 8018 	ldr.w	r8, [r4, #24]
 800271a:	ab08      	add	r3, sp, #32
 800271c:	f3c9 1281 	ubfx	r2, r9, #6, #2
 8002720:	47c0      	blx	r8
 8002722:	2153      	movs	r1, #83	@ 0x53
 8002724:	e057      	b.n	80027d6 <PE_StateMachine_VDM+0x2be>
 8002726:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8002728:	f020 00df 	bic.w	r0, r0, #223	@ 0xdf
 800272c:	f040 0003 	orr.w	r0, r0, #3
 8002730:	64a8      	str	r0, [r5, #72]	@ 0x48
 8002732:	f106 0378 	add.w	r3, r6, #120	@ 0x78
 8002736:	f000 f9c4 	bl	8002ac2 <.text_16>
 800273a:	64a8      	str	r0, [r5, #72]	@ 0x48
 800273c:	6870      	ldr	r0, [r6, #4]
 800273e:	6caa      	ldr	r2, [r5, #72]	@ 0x48
 8002740:	6801      	ldr	r1, [r0, #0]
 8002742:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8002746:	f422 42ce 	bic.w	r2, r2, #26368	@ 0x6700
 800274a:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 800274e:	64aa      	str	r2, [r5, #72]	@ 0x48
 8002750:	218b      	movs	r1, #139	@ 0x8b
 8002752:	f000 f9c9 	bl	8002ae8 <.text_20>
 8002756:	220f      	movs	r2, #15
 8002758:	f000 f9de 	bl	8002b18 <.text_24>
 800275c:	2800      	cmp	r0, #0
 800275e:	d102      	bne.n	8002766 <PE_StateMachine_VDM+0x24e>
 8002760:	2053      	movs	r0, #83	@ 0x53
 8002762:	f000 f9c8 	bl	8002af6 <.text_21>
 8002766:	e1a2      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 8002768:	f000 f9bb 	bl	8002ae2 <.text_19>
 800276c:	7821      	ldrb	r1, [r4, #0]
 800276e:	4281      	cmp	r1, r0
 8002770:	d110      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 8002772:	8829      	ldrh	r1, [r5, #0]
 8002774:	0bc8      	lsrs	r0, r1, #15
 8002776:	d10d      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 8002778:	f000 f9aa 	bl	8002ad0 <.text_17>
 800277c:	d00f      	beq.n	800279e <PE_StateMachine_VDM+0x286>
 800277e:	f000 f9ab 	bl	8002ad8 <.text_18>
 8002782:	d107      	bne.n	8002794 <PE_StateMachine_VDM+0x27c>
 8002784:	7820      	ldrb	r0, [r4, #0]
 8002786:	2814      	cmp	r0, #20
 8002788:	d001      	beq.n	800278e <PE_StateMachine_VDM+0x276>
 800278a:	f000 f9ba 	bl	8002b02 <.text_22>
 800278e:	f000 f992 	bl	8002ab6 <.text_15>
 8002792:	2903      	cmp	r1, #3
 8002794:	f040 80dc 	bne.w	8002950 <PE_StateMachine_VDM+0x438>
 8002798:	f3c9 1081 	ubfx	r0, r9, #6, #2
 800279c:	2800      	cmp	r0, #0
 800279e:	f000 80d7 	beq.w	8002950 <PE_StateMachine_VDM+0x438>
 80027a2:	68f1      	ldr	r1, [r6, #12]
 80027a4:	69c8      	ldr	r0, [r1, #28]
 80027a6:	2800      	cmp	r0, #0
 80027a8:	d018      	beq.n	80027dc <PE_StateMachine_VDM+0x2c4>
 80027aa:	6868      	ldr	r0, [r5, #4]
 80027ac:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 80027ae:	1d82      	adds	r2, r0, #6
 80027b0:	7c30      	ldrb	r0, [r6, #16]
 80027b2:	ab08      	add	r3, sp, #32
 80027b4:	0c09      	lsrs	r1, r1, #16
 80027b6:	f000 facf 	bl	8002d58 <PE_SVDM_CheckModes>
 80027ba:	68f4      	ldr	r4, [r6, #12]
 80027bc:	7839      	ldrb	r1, [r7, #0]
 80027be:	7c30      	ldrb	r0, [r6, #16]
 80027c0:	f8d4 801c 	ldr.w	r8, [r4, #28]
 80027c4:	ab08      	add	r3, sp, #32
 80027c6:	f3c9 1281 	ubfx	r2, r9, #6, #2
 80027ca:	47c0      	blx	r8
 80027cc:	f3c9 1081 	ubfx	r0, r9, #6, #2
 80027d0:	2801      	cmp	r0, #1
 80027d2:	d103      	bne.n	80027dc <PE_StateMachine_VDM+0x2c4>
 80027d4:	2154      	movs	r1, #84	@ 0x54
 80027d6:	7c30      	ldrb	r0, [r6, #16]
 80027d8:	f7fd fe84 	bl	80004e4 <USBPD_PE_Notification>
 80027dc:	e148      	b.n	8002a70 <PE_StateMachine_VDM+0x558>
 80027de:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80027e0:	f020 00df 	bic.w	r0, r0, #223	@ 0xdf
 80027e4:	f040 0004 	orr.w	r0, r0, #4
 80027e8:	f000 f9a3 	bl	8002b32 <.text_26>
 80027ec:	218c      	movs	r1, #140	@ 0x8c
 80027ee:	f000 f98d 	bl	8002b0c <.text_23>
 80027f2:	2800      	cmp	r0, #0
 80027f4:	d1b7      	bne.n	8002766 <PE_StateMachine_VDM+0x24e>
 80027f6:	2054      	movs	r0, #84	@ 0x54
 80027f8:	7730      	strb	r0, [r6, #28]
 80027fa:	2134      	movs	r1, #52	@ 0x34
 80027fc:	e05d      	b.n	80028ba <PE_StateMachine_VDM+0x3a2>
 80027fe:	f000 f970 	bl	8002ae2 <.text_19>
 8002802:	7821      	ldrb	r1, [r4, #0]
 8002804:	4281      	cmp	r1, r0
 8002806:	f04f 0934 	mov.w	r9, #52	@ 0x34
 800280a:	d162      	bne.n	80028d2 <PE_StateMachine_VDM+0x3ba>
 800280c:	8829      	ldrh	r1, [r5, #0]
 800280e:	0bc8      	lsrs	r0, r1, #15
 8002810:	d15f      	bne.n	80028d2 <PE_StateMachine_VDM+0x3ba>
 8002812:	f000 f95d 	bl	8002ad0 <.text_17>
 8002816:	d062      	beq.n	80028de <PE_StateMachine_VDM+0x3c6>
 8002818:	f000 f95e 	bl	8002ad8 <.text_18>
 800281c:	d159      	bne.n	80028d2 <PE_StateMachine_VDM+0x3ba>
 800281e:	7820      	ldrb	r0, [r4, #0]
 8002820:	2814      	cmp	r0, #20
 8002822:	d001      	beq.n	8002828 <PE_StateMachine_VDM+0x310>
 8002824:	f000 f96d 	bl	8002b02 <.text_22>
 8002828:	2000      	movs	r0, #0
 800282a:	7730      	strb	r0, [r6, #28]
 800282c:	6869      	ldr	r1, [r5, #4]
 800282e:	f891 a002 	ldrb.w	sl, [r1, #2]
 8002832:	f00a 001f 	and.w	r0, sl, #31
 8002836:	2804      	cmp	r0, #4
 8002838:	d14b      	bne.n	80028d2 <PE_StateMachine_VDM+0x3ba>
 800283a:	f3ca 1081 	ubfx	r0, sl, #6, #2
 800283e:	2800      	cmp	r0, #0
 8002840:	d04d      	beq.n	80028de <PE_StateMachine_VDM+0x3c6>
 8002842:	2801      	cmp	r0, #1
 8002844:	d00a      	beq.n	800285c <PE_StateMachine_VDM+0x344>
 8002846:	d312      	bcc.n	800286e <PE_StateMachine_VDM+0x356>
 8002848:	2803      	cmp	r0, #3
 800284a:	d00a      	beq.n	8002862 <PE_StateMachine_VDM+0x34a>
 800284c:	bf3f      	itttt	cc
 800284e:	6970      	ldrcc	r0, [r6, #20]
 8002850:	f420 70e0 	biccc.w	r0, r0, #448	@ 0x1c0
 8002854:	6170      	strcc	r0, [r6, #20]
 8002856:	f04f 0936 	movcc.w	r9, #54	@ 0x36
 800285a:	e008      	b.n	800286e <PE_StateMachine_VDM+0x356>
 800285c:	f04f 0935 	mov.w	r9, #53	@ 0x35
 8002860:	e005      	b.n	800286e <PE_StateMachine_VDM+0x356>
 8002862:	6970      	ldr	r0, [r6, #20]
 8002864:	f420 70e0 	bic.w	r0, r0, #448	@ 0x1c0
 8002868:	6170      	str	r0, [r6, #20]
 800286a:	f04f 0937 	mov.w	r9, #55	@ 0x37
 800286e:	7c30      	ldrb	r0, [r6, #16]
 8002870:	4649      	mov	r1, r9
 8002872:	f7fd fe37 	bl	80004e4 <USBPD_PE_Notification>
 8002876:	68f1      	ldr	r1, [r6, #12]
 8002878:	6a08      	ldr	r0, [r1, #32]
 800287a:	2800      	cmp	r0, #0
 800287c:	d00d      	beq.n	800289a <PE_StateMachine_VDM+0x382>
 800287e:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8002880:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002884:	9000      	str	r0, [sp, #0]
 8002886:	f3ca 1281 	ubfx	r2, sl, #6, #2
 800288a:	68f4      	ldr	r4, [r6, #12]
 800288c:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800288e:	7839      	ldrb	r1, [r7, #0]
 8002890:	7c30      	ldrb	r0, [r6, #16]
 8002892:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8002896:	0c1b      	lsrs	r3, r3, #16
 8002898:	47c0      	blx	r8
 800289a:	e0e9      	b.n	8002a70 <PE_StateMachine_VDM+0x558>
 800289c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800289e:	f020 00df 	bic.w	r0, r0, #223	@ 0xdf
 80028a2:	f040 0005 	orr.w	r0, r0, #5
 80028a6:	f000 f944 	bl	8002b32 <.text_26>
 80028aa:	218d      	movs	r1, #141	@ 0x8d
 80028ac:	f000 f92e 	bl	8002b0c <.text_23>
 80028b0:	2800      	cmp	r0, #0
 80028b2:	d109      	bne.n	80028c8 <PE_StateMachine_VDM+0x3b0>
 80028b4:	2055      	movs	r0, #85	@ 0x55
 80028b6:	7730      	strb	r0, [r6, #28]
 80028b8:	2155      	movs	r1, #85	@ 0x55
 80028ba:	7c30      	ldrb	r0, [r6, #16]
 80028bc:	f7fd fe12 	bl	80004e4 <USBPD_PE_Notification>
 80028c0:	f8a6 a01e 	strh.w	sl, [r6, #30]
 80028c4:	f04f 0832 	mov.w	r8, #50	@ 0x32
 80028c8:	e0f1      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 80028ca:	f000 f90a 	bl	8002ae2 <.text_19>
 80028ce:	7821      	ldrb	r1, [r4, #0]
 80028d0:	4281      	cmp	r1, r0
 80028d2:	d13d      	bne.n	8002950 <PE_StateMachine_VDM+0x438>
 80028d4:	8829      	ldrh	r1, [r5, #0]
 80028d6:	0bc8      	lsrs	r0, r1, #15
 80028d8:	d13a      	bne.n	8002950 <PE_StateMachine_VDM+0x438>
 80028da:	f000 f8f9 	bl	8002ad0 <.text_17>
 80028de:	d037      	beq.n	8002950 <PE_StateMachine_VDM+0x438>
 80028e0:	f000 f8fa 	bl	8002ad8 <.text_18>
 80028e4:	d134      	bne.n	8002950 <PE_StateMachine_VDM+0x438>
 80028e6:	7820      	ldrb	r0, [r4, #0]
 80028e8:	2814      	cmp	r0, #20
 80028ea:	d001      	beq.n	80028f0 <PE_StateMachine_VDM+0x3d8>
 80028ec:	f000 f909 	bl	8002b02 <.text_22>
 80028f0:	2000      	movs	r0, #0
 80028f2:	7730      	strb	r0, [r6, #28]
 80028f4:	6869      	ldr	r1, [r5, #4]
 80028f6:	f891 9002 	ldrb.w	r9, [r1, #2]
 80028fa:	f009 001f 	and.w	r0, r9, #31
 80028fe:	2805      	cmp	r0, #5
 8002900:	d126      	bne.n	8002950 <PE_StateMachine_VDM+0x438>
 8002902:	f3c9 1081 	ubfx	r0, r9, #6, #2
 8002906:	b318      	cbz	r0, 8002950 <PE_StateMachine_VDM+0x438>
 8002908:	2801      	cmp	r0, #1
 800290a:	d004      	beq.n	8002916 <PE_StateMachine_VDM+0x3fe>
 800290c:	d309      	bcc.n	8002922 <PE_StateMachine_VDM+0x40a>
 800290e:	2803      	cmp	r0, #3
 8002910:	d005      	beq.n	800291e <PE_StateMachine_VDM+0x406>
 8002912:	d302      	bcc.n	800291a <PE_StateMachine_VDM+0x402>
 8002914:	e005      	b.n	8002922 <PE_StateMachine_VDM+0x40a>
 8002916:	2156      	movs	r1, #86	@ 0x56
 8002918:	e004      	b.n	8002924 <PE_StateMachine_VDM+0x40c>
 800291a:	2157      	movs	r1, #87	@ 0x57
 800291c:	e002      	b.n	8002924 <PE_StateMachine_VDM+0x40c>
 800291e:	2158      	movs	r1, #88	@ 0x58
 8002920:	e000      	b.n	8002924 <PE_StateMachine_VDM+0x40c>
 8002922:	2155      	movs	r1, #85	@ 0x55
 8002924:	7c30      	ldrb	r0, [r6, #16]
 8002926:	f7fd fddd 	bl	80004e4 <USBPD_PE_Notification>
 800292a:	68f1      	ldr	r1, [r6, #12]
 800292c:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 800292e:	2800      	cmp	r0, #0
 8002930:	d00d      	beq.n	800294e <PE_StateMachine_VDM+0x436>
 8002932:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8002934:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002938:	9000      	str	r0, [sp, #0]
 800293a:	f3c9 1281 	ubfx	r2, r9, #6, #2
 800293e:	68f4      	ldr	r4, [r6, #12]
 8002940:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8002942:	7839      	ldrb	r1, [r7, #0]
 8002944:	7c30      	ldrb	r0, [r6, #16]
 8002946:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
 800294a:	0c1b      	lsrs	r3, r3, #16
 800294c:	47c0      	blx	r8
 800294e:	e08f      	b.n	8002a70 <PE_StateMachine_VDM+0x558>
 8002950:	7828      	ldrb	r0, [r5, #0]
 8002952:	f000 001f 	and.w	r0, r0, #31
 8002956:	2810      	cmp	r0, #16
 8002958:	f000 8092 	beq.w	8002a80 <PE_StateMachine_VDM+0x568>
 800295c:	8bf0      	ldrh	r0, [r6, #30]
 800295e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002962:	d13b      	bne.n	80029dc <PE_StateMachine_VDM+0x4c4>
 8002964:	e09f      	b.n	8002aa6 <PE_StateMachine_VDM+0x58e>
 8002966:	2100      	movs	r1, #0
 8002968:	f88d 100c 	strb.w	r1, [sp, #12]
 800296c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800296e:	f020 00c0 	bic.w	r0, r0, #192	@ 0xc0
 8002972:	64a8      	str	r0, [r5, #72]	@ 0x48
 8002974:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8002976:	f361 0004 	bfi	r0, r1, #0, #5
 800297a:	64a8      	str	r0, [r5, #72]	@ 0x48
 800297c:	f000 f8a1 	bl	8002ac2 <.text_16>
 8002980:	f000 f8d0 	bl	8002b24 <.text_25>
 8002984:	f421 41ce 	bic.w	r1, r1, #26368	@ 0x6700
 8002988:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 800298c:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8002990:	64a9      	str	r1, [r5, #72]	@ 0x48
 8002992:	9104      	str	r1, [sp, #16]
 8002994:	68f0      	ldr	r0, [r6, #12]
 8002996:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8002998:	b14c      	cbz	r4, 80029ae <PE_StateMachine_VDM+0x496>
 800299a:	a805      	add	r0, sp, #20
 800299c:	9000      	str	r0, [sp, #0]
 800299e:	ab03      	add	r3, sp, #12
 80029a0:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 80029a4:	7839      	ldrb	r1, [r7, #0]
 80029a6:	7c30      	ldrb	r0, [r6, #16]
 80029a8:	f002 021f 	and.w	r2, r2, #31
 80029ac:	47a0      	blx	r4
 80029ae:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80029b2:	1c40      	adds	r0, r0, #1
 80029b4:	f88d 000c 	strb.w	r0, [sp, #12]
 80029b8:	218f      	movs	r1, #143	@ 0x8f
 80029ba:	f000 f895 	bl	8002ae8 <.text_20>
 80029be:	ab04      	add	r3, sp, #16
 80029c0:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80029c4:	9000      	str	r0, [sp, #0]
 80029c6:	220f      	movs	r2, #15
 80029c8:	7839      	ldrb	r1, [r7, #0]
 80029ca:	4630      	mov	r0, r6
 80029cc:	f7fe fa2f 	bl	8000e2e <PE_Send_DataMessage>
 80029d0:	b910      	cbnz	r0, 80029d8 <PE_StateMachine_VDM+0x4c0>
 80029d2:	205a      	movs	r0, #90	@ 0x5a
 80029d4:	f000 f88f 	bl	8002af6 <.text_21>
 80029d8:	2000      	movs	r0, #0
 80029da:	7078      	strb	r0, [r7, #1]
 80029dc:	e067      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 80029de:	8829      	ldrh	r1, [r5, #0]
 80029e0:	0b09      	lsrs	r1, r1, #12
 80029e2:	f001 0107 	and.w	r1, r1, #7
 80029e6:	1e48      	subs	r0, r1, #1
 80029e8:	f88d 0004 	strb.w	r0, [sp, #4]
 80029ec:	f000 f879 	bl	8002ae2 <.text_19>
 80029f0:	7821      	ldrb	r1, [r4, #0]
 80029f2:	4281      	cmp	r1, r0
 80029f4:	d13f      	bne.n	8002a76 <PE_StateMachine_VDM+0x55e>
 80029f6:	8829      	ldrh	r1, [r5, #0]
 80029f8:	0bc8      	lsrs	r0, r1, #15
 80029fa:	d13c      	bne.n	8002a76 <PE_StateMachine_VDM+0x55e>
 80029fc:	f000 f868 	bl	8002ad0 <.text_17>
 8002a00:	d039      	beq.n	8002a76 <PE_StateMachine_VDM+0x55e>
 8002a02:	f000 f869 	bl	8002ad8 <.text_18>
 8002a06:	d136      	bne.n	8002a76 <PE_StateMachine_VDM+0x55e>
 8002a08:	7820      	ldrb	r0, [r4, #0]
 8002a0a:	2814      	cmp	r0, #20
 8002a0c:	d001      	beq.n	8002a12 <PE_StateMachine_VDM+0x4fa>
 8002a0e:	f000 f878 	bl	8002b02 <.text_22>
 8002a12:	6868      	ldr	r0, [r5, #4]
 8002a14:	7882      	ldrb	r2, [r0, #2]
 8002a16:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8002a18:	f002 011f 	and.w	r1, r2, #31
 8002a1c:	4281      	cmp	r1, r0
 8002a1e:	d12a      	bne.n	8002a76 <PE_StateMachine_VDM+0x55e>
 8002a20:	f3c2 1081 	ubfx	r0, r2, #6, #2
 8002a24:	b338      	cbz	r0, 8002a76 <PE_StateMachine_VDM+0x55e>
 8002a26:	68f1      	ldr	r1, [r6, #12]
 8002a28:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 8002a2a:	b308      	cbz	r0, 8002a70 <PE_StateMachine_VDM+0x558>
 8002a2c:	2000      	movs	r0, #0
 8002a2e:	e010      	b.n	8002a52 <PE_StateMachine_VDM+0x53a>
 8002a30:	6869      	ldr	r1, [r5, #4]
 8002a32:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8002a36:	798b      	ldrb	r3, [r1, #6]
 8002a38:	79cc      	ldrb	r4, [r1, #7]
 8002a3a:	eb03 2404 	add.w	r4, r3, r4, lsl #8
 8002a3e:	7a0b      	ldrb	r3, [r1, #8]
 8002a40:	7a49      	ldrb	r1, [r1, #9]
 8002a42:	eb04 4303 	add.w	r3, r4, r3, lsl #16
 8002a46:	eb03 6101 	add.w	r1, r3, r1, lsl #24
 8002a4a:	ab02      	add	r3, sp, #8
 8002a4c:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 8002a50:	1c40      	adds	r0, r0, #1
 8002a52:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8002a56:	4288      	cmp	r0, r1
 8002a58:	d3ea      	bcc.n	8002a30 <PE_StateMachine_VDM+0x518>
 8002a5a:	a802      	add	r0, sp, #8
 8002a5c:	9000      	str	r0, [sp, #0]
 8002a5e:	ab01      	add	r3, sp, #4
 8002a60:	68f4      	ldr	r4, [r6, #12]
 8002a62:	7839      	ldrb	r1, [r7, #0]
 8002a64:	7c30      	ldrb	r0, [r6, #16]
 8002a66:	f8d4 8038 	ldr.w	r8, [r4, #56]	@ 0x38
 8002a6a:	f002 021f 	and.w	r2, r2, #31
 8002a6e:	47c0      	blx	r8
 8002a70:	2000      	movs	r0, #0
 8002a72:	83f0      	strh	r0, [r6, #30]
 8002a74:	e017      	b.n	8002aa6 <PE_StateMachine_VDM+0x58e>
 8002a76:	7829      	ldrb	r1, [r5, #0]
 8002a78:	f001 011f 	and.w	r1, r1, #31
 8002a7c:	2910      	cmp	r1, #16
 8002a7e:	d10e      	bne.n	8002a9e <PE_StateMachine_VDM+0x586>
 8002a80:	7820      	ldrb	r0, [r4, #0]
 8002a82:	2814      	cmp	r0, #20
 8002a84:	d001      	beq.n	8002a8a <PE_StateMachine_VDM+0x572>
 8002a86:	f000 f83c 	bl	8002b02 <.text_22>
 8002a8a:	2000      	movs	r0, #0
 8002a8c:	83f0      	strh	r0, [r6, #30]
 8002a8e:	2103      	movs	r1, #3
 8002a90:	7471      	strb	r1, [r6, #17]
 8002a92:	4680      	mov	r8, r0
 8002a94:	7c30      	ldrb	r0, [r6, #16]
 8002a96:	2159      	movs	r1, #89	@ 0x59
 8002a98:	f7fd fd24 	bl	80004e4 <USBPD_PE_Notification>
 8002a9c:	e007      	b.n	8002aae <PE_StateMachine_VDM+0x596>
 8002a9e:	8bf0      	ldrh	r0, [r6, #30]
 8002aa0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002aa4:	d103      	bne.n	8002aae <PE_StateMachine_VDM+0x596>
 8002aa6:	2103      	movs	r1, #3
 8002aa8:	7471      	strb	r1, [r6, #17]
 8002aaa:	f04f 0800 	mov.w	r8, #0
 8002aae:	4640      	mov	r0, r8
 8002ab0:	b012      	add	sp, #72	@ 0x48
 8002ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002ab6 <.text_15>:
 8002ab6:	6868      	ldr	r0, [r5, #4]
 8002ab8:	f890 9002 	ldrb.w	r9, [r0, #2]
 8002abc:	f009 011f 	and.w	r1, r9, #31
 8002ac0:	4770      	bx	lr

08002ac2 <.text_16>:
 8002ac2:	f8b6 1080 	ldrh.w	r1, [r6, #128]	@ 0x80
 8002ac6:	eac0 4001 	pkhbt	r0, r0, r1, lsl #16
 8002aca:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8002ace:	4770      	bx	lr

08002ad0 <.text_17>:
 8002ad0:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	4770      	bx	lr

08002ad8 <.text_18>:
 8002ad8:	7828      	ldrb	r0, [r5, #0]
 8002ada:	f000 001f 	and.w	r0, r0, #31
 8002ade:	280f      	cmp	r0, #15
 8002ae0:	4770      	bx	lr

08002ae2 <.text_19>:
 8002ae2:	7838      	ldrb	r0, [r7, #0]
 8002ae4:	f7fd be4f 	b.w	8000786 <PE_Convert_SOPRxEvent>

08002ae8 <.text_20>:
 8002ae8:	6970      	ldr	r0, [r6, #20]
 8002aea:	9101      	str	r1, [sp, #4]
 8002aec:	0880      	lsrs	r0, r0, #2
 8002aee:	f000 0001 	and.w	r0, r0, #1
 8002af2:	9002      	str	r0, [sp, #8]
 8002af4:	4770      	bx	lr

08002af6 <.text_21>:
 8002af6:	7730      	strb	r0, [r6, #28]
 8002af8:	f8a6 901e 	strh.w	r9, [r6, #30]
 8002afc:	f04f 081e 	mov.w	r8, #30
 8002b00:	4770      	bx	lr

08002b02 <.text_22>:
 8002b02:	2114      	movs	r1, #20
 8002b04:	7021      	strb	r1, [r4, #0]
 8002b06:	4630      	mov	r0, r6
 8002b08:	f7fd be0a 	b.w	8000720 <PE_Clear_RxEvent>

08002b0c <.text_23>:
 8002b0c:	6970      	ldr	r0, [r6, #20]
 8002b0e:	9101      	str	r1, [sp, #4]
 8002b10:	0880      	lsrs	r0, r0, #2
 8002b12:	f000 0001 	and.w	r0, r0, #1
 8002b16:	9002      	str	r0, [sp, #8]

08002b18 <.text_24>:
 8002b18:	2001      	movs	r0, #1
 8002b1a:	9000      	str	r0, [sp, #0]
 8002b1c:	4630      	mov	r0, r6
 8002b1e:	7839      	ldrb	r1, [r7, #0]
 8002b20:	f7fe b985 	b.w	8000e2e <PE_Send_DataMessage>

08002b24 <.text_25>:
 8002b24:	64a8      	str	r0, [r5, #72]	@ 0x48
 8002b26:	6870      	ldr	r0, [r6, #4]
 8002b28:	6801      	ldr	r1, [r0, #0]
 8002b2a:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8002b2e:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8002b30:	4770      	bx	lr

08002b32 <.text_26>:
 8002b32:	64a8      	str	r0, [r5, #72]	@ 0x48
 8002b34:	f106 0378 	add.w	r3, r6, #120	@ 0x78
 8002b38:	f8b6 1080 	ldrh.w	r1, [r6, #128]	@ 0x80
 8002b3c:	eac0 4001 	pkhbt	r0, r0, r1, lsl #16
 8002b40:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8002b44:	64a8      	str	r0, [r5, #72]	@ 0x48
 8002b46:	220f      	movs	r2, #15
 8002b48:	6870      	ldr	r0, [r6, #4]
 8002b4a:	6801      	ldr	r1, [r0, #0]
 8002b4c:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8002b50:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8002b52:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 8002b56:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 8002b5a:	64a9      	str	r1, [r5, #72]	@ 0x48
 8002b5c:	6970      	ldr	r0, [r6, #20]
 8002b5e:	0980      	lsrs	r0, r0, #6
 8002b60:	f360 210a 	bfi	r1, r0, #8, #3
 8002b64:	64a9      	str	r1, [r5, #72]	@ 0x48
 8002b66:	4770      	bx	lr

08002b68 <PE_Check_DataMessageVDM>:
 8002b68:	b510      	push	{r4, lr}
 8002b6a:	68c1      	ldr	r1, [r0, #12]
 8002b6c:	b1c9      	cbz	r1, 8002ba2 <PE_Check_DataMessageVDM+0x3a>
 8002b6e:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002b70:	788a      	ldrb	r2, [r1, #2]
 8002b72:	78cb      	ldrb	r3, [r1, #3]
 8002b74:	790c      	ldrb	r4, [r1, #4]
 8002b76:	7949      	ldrb	r1, [r1, #5]
 8002b78:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 8002b7c:	eb02 4204 	add.w	r2, r2, r4, lsl #16
 8002b80:	eb02 6201 	add.w	r2, r2, r1, lsl #24
 8002b84:	f3c2 31c0 	ubfx	r1, r2, #15, #1
 8002b88:	b159      	cbz	r1, 8002ba2 <PE_Check_DataMessageVDM+0x3a>
 8002b8a:	6782      	str	r2, [r0, #120]	@ 0x78
 8002b8c:	f3c2 1181 	ubfx	r1, r2, #6, #2
 8002b90:	b939      	cbnz	r1, 8002ba2 <PE_Check_DataMessageVDM+0x3a>
 8002b92:	6801      	ldr	r1, [r0, #0]
 8002b94:	684a      	ldr	r2, [r1, #4]
 8002b96:	f3c2 2100 	ubfx	r1, r2, #8, #1
 8002b9a:	b111      	cbz	r1, 8002ba2 <PE_Check_DataMessageVDM+0x3a>
 8002b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ba0:	e444      	b.n	800242c <PE_Receive_SVDM>
 8002ba2:	6841      	ldr	r1, [r0, #4]
 8002ba4:	780a      	ldrb	r2, [r1, #0]
 8002ba6:	f002 0203 	and.w	r2, r2, #3
 8002baa:	2a02      	cmp	r2, #2
 8002bac:	bf04      	itt	eq
 8002bae:	2101      	moveq	r1, #1
 8002bb0:	7441      	strbeq	r1, [r0, #17]
 8002bb2:	bd10      	pop	{r4, pc}

08002bb4 <PE_SVDM_CheckIdentity>:
 8002bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bb6:	f000 f8f3 	bl	8002da0 <.text_33>
 8002bba:	0b24      	lsrs	r4, r4, #12
 8002bbc:	f004 0407 	and.w	r4, r4, #7
 8002bc0:	1e65      	subs	r5, r4, #1
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	b2ee      	uxtb	r6, r5
 8002bc6:	2e03      	cmp	r6, #3
 8002bc8:	f0c0 8081 	bcc.w	8002cce <PE_SVDM_CheckIdentity+0x11a>
 8002bcc:	780c      	ldrb	r4, [r1, #0]
 8002bce:	784e      	ldrb	r6, [r1, #1]
 8002bd0:	788f      	ldrb	r7, [r1, #2]
 8002bd2:	eb04 2406 	add.w	r4, r4, r6, lsl #8
 8002bd6:	78ce      	ldrb	r6, [r1, #3]
 8002bd8:	eb04 4407 	add.w	r4, r4, r7, lsl #16
 8002bdc:	eb04 6406 	add.w	r4, r4, r6, lsl #24
 8002be0:	6014      	str	r4, [r2, #0]
 8002be2:	790f      	ldrb	r7, [r1, #4]
 8002be4:	794e      	ldrb	r6, [r1, #5]
 8002be6:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8002bea:	798f      	ldrb	r7, [r1, #6]
 8002bec:	eb06 4707 	add.w	r7, r6, r7, lsl #16
 8002bf0:	79ce      	ldrb	r6, [r1, #7]
 8002bf2:	eb07 6606 	add.w	r6, r7, r6, lsl #24
 8002bf6:	6056      	str	r6, [r2, #4]
 8002bf8:	7a0f      	ldrb	r7, [r1, #8]
 8002bfa:	f891 c009 	ldrb.w	ip, [r1, #9]
 8002bfe:	eb07 2e0c 	add.w	lr, r7, ip, lsl #8
 8002c02:	7a8f      	ldrb	r7, [r1, #10]
 8002c04:	f891 c00b 	ldrb.w	ip, [r1, #11]
 8002c08:	eb0e 4707 	add.w	r7, lr, r7, lsl #16
 8002c0c:	eb07 670c 	add.w	r7, r7, ip, lsl #24
 8002c10:	6097      	str	r7, [r2, #8]
 8002c12:	2608      	movs	r6, #8
 8002c14:	1eef      	subs	r7, r5, #3
 8002c16:	f892 5020 	ldrb.w	r5, [r2, #32]
 8002c1a:	f005 0ee0 	and.w	lr, r5, #224	@ 0xe0
 8002c1e:	b2fd      	uxtb	r5, r7
 8002c20:	2d00      	cmp	r5, #0
 8002c22:	f882 e020 	strb.w	lr, [r2, #32]
 8002c26:	d053      	beq.n	8002cd0 <PE_SVDM_CheckIdentity+0x11c>
 8002c28:	0ee4      	lsrs	r4, r4, #27
 8002c2a:	1e7d      	subs	r5, r7, #1
 8002c2c:	f004 0407 	and.w	r4, r4, #7
 8002c30:	2c05      	cmp	r4, #5
 8002c32:	d84c      	bhi.n	8002cce <PE_SVDM_CheckIdentity+0x11a>
 8002c34:	e8df f004 	tbb	[pc, r4]
 8002c38:	2303030c 	.word	0x2303030c
 8002c3c:	2f29      	.short	0x2f29
 8002c3e:	f04e 0408 	orr.w	r4, lr, #8
 8002c42:	f000 f847 	bl	8002cd4 <.text_29>
 8002c46:	6194      	str	r4, [r2, #24]
 8002c48:	462f      	mov	r7, r5
 8002c4a:	b2fc      	uxtb	r4, r7
 8002c4c:	2c00      	cmp	r4, #0
 8002c4e:	d03f      	beq.n	8002cd0 <PE_SVDM_CheckIdentity+0x11c>
 8002c50:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
 8002c52:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8002c56:	2802      	cmp	r0, #2
 8002c58:	d33a      	bcc.n	8002cd0 <PE_SVDM_CheckIdentity+0x11c>
 8002c5a:	6810      	ldr	r0, [r2, #0]
 8002c5c:	0dc0      	lsrs	r0, r0, #23
 8002c5e:	f010 0007 	ands.w	r0, r0, #7
 8002c62:	d035      	beq.n	8002cd0 <PE_SVDM_CheckIdentity+0x11c>
 8002c64:	1e40      	subs	r0, r0, #1
 8002c66:	2802      	cmp	r0, #2
 8002c68:	d831      	bhi.n	8002cce <PE_SVDM_CheckIdentity+0x11a>
 8002c6a:	f892 0020 	ldrb.w	r0, [r2, #32]
 8002c6e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8002c72:	2800      	cmp	r0, #0
 8002c74:	bf1a      	itte	ne
 8002c76:	3608      	addne	r6, #8
 8002c78:	1e7f      	subne	r7, r7, #1
 8002c7a:	1d36      	addeq	r6, r6, #4
 8002c7c:	e011      	b.n	8002ca2 <PE_SVDM_CheckIdentity+0xee>
 8002c7e:	f04e 0401 	orr.w	r4, lr, #1
 8002c82:	f000 f827 	bl	8002cd4 <.text_29>
 8002c86:	60d4      	str	r4, [r2, #12]
 8002c88:	e7de      	b.n	8002c48 <PE_SVDM_CheckIdentity+0x94>
 8002c8a:	f04e 0404 	orr.w	r4, lr, #4
 8002c8e:	f000 f821 	bl	8002cd4 <.text_29>
 8002c92:	6154      	str	r4, [r2, #20]
 8002c94:	e7d8      	b.n	8002c48 <PE_SVDM_CheckIdentity+0x94>
 8002c96:	f04e 0402 	orr.w	r4, lr, #2
 8002c9a:	f000 f81b 	bl	8002cd4 <.text_29>
 8002c9e:	6114      	str	r4, [r2, #16]
 8002ca0:	e7d2      	b.n	8002c48 <PE_SVDM_CheckIdentity+0x94>
 8002ca2:	b2ff      	uxtb	r7, r7
 8002ca4:	2f01      	cmp	r7, #1
 8002ca6:	d112      	bne.n	8002cce <PE_SVDM_CheckIdentity+0x11a>
 8002ca8:	f892 0020 	ldrb.w	r0, [r2, #32]
 8002cac:	f040 0010 	orr.w	r0, r0, #16
 8002cb0:	f882 0020 	strb.w	r0, [r2, #32]
 8002cb4:	1988      	adds	r0, r1, r6
 8002cb6:	7801      	ldrb	r1, [r0, #0]
 8002cb8:	7844      	ldrb	r4, [r0, #1]
 8002cba:	eb01 2504 	add.w	r5, r1, r4, lsl #8
 8002cbe:	7881      	ldrb	r1, [r0, #2]
 8002cc0:	78c0      	ldrb	r0, [r0, #3]
 8002cc2:	eb05 4501 	add.w	r5, r5, r1, lsl #16
 8002cc6:	eb05 6500 	add.w	r5, r5, r0, lsl #24
 8002cca:	61d5      	str	r5, [r2, #28]
 8002ccc:	e000      	b.n	8002cd0 <PE_SVDM_CheckIdentity+0x11c>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cd4 <.text_29>:
 8002cd4:	f882 4020 	strb.w	r4, [r2, #32]
 8002cd8:	260c      	movs	r6, #12
 8002cda:	7b0c      	ldrb	r4, [r1, #12]
 8002cdc:	7b4f      	ldrb	r7, [r1, #13]
 8002cde:	eb04 2707 	add.w	r7, r4, r7, lsl #8
 8002ce2:	7b8c      	ldrb	r4, [r1, #14]
 8002ce4:	eb07 4404 	add.w	r4, r7, r4, lsl #16
 8002ce8:	7bcf      	ldrb	r7, [r1, #15]
 8002cea:	eb04 6407 	add.w	r4, r4, r7, lsl #24
 8002cee:	4770      	bx	lr

08002cf0 <PE_SVDM_CheckSVIDs>:
 8002cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cf2:	4b2e      	ldr	r3, [pc, #184]	@ (8002dac <.text_34>)
 8002cf4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002cf8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8002cfa:	0b1b      	lsrs	r3, r3, #12
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	1e5b      	subs	r3, r3, #1
 8002d02:	2400      	movs	r4, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2500      	movs	r5, #0
 8002d08:	7614      	strb	r4, [r2, #24]
 8002d0a:	7654      	strb	r4, [r2, #25]
 8002d0c:	f000 f816 	bl	8002d3c <.text_31>
 8002d10:	bf19      	ittee	ne
 8002d12:	1c76      	addne	r6, r6, #1
 8002d14:	7616      	strbne	r6, [r2, #24]
 8002d16:	2501      	moveq	r5, #1
 8002d18:	7655      	strbeq	r5, [r2, #25]
 8002d1a:	1ca4      	adds	r4, r4, #2
 8002d1c:	b2e4      	uxtb	r4, r4
 8002d1e:	f000 f80d 	bl	8002d3c <.text_31>
 8002d22:	bf19      	ittee	ne
 8002d24:	1c76      	addne	r6, r6, #1
 8002d26:	7616      	strbne	r6, [r2, #24]
 8002d28:	2501      	moveq	r5, #1
 8002d2a:	7655      	strbeq	r5, [r2, #25]
 8002d2c:	1ca4      	adds	r4, r4, #2
 8002d2e:	b2e4      	uxtb	r4, r4
 8002d30:	ebb4 0f83 	cmp.w	r4, r3, lsl #2
 8002d34:	d201      	bcs.n	8002d3a <PE_SVDM_CheckSVIDs+0x4a>
 8002d36:	0028      	movs	r0, r5
 8002d38:	d0e8      	beq.n	8002d0c <PE_SVDM_CheckSVIDs+0x1c>
 8002d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d3c <.text_31>:
 8002d3c:	1c4e      	adds	r6, r1, #1
 8002d3e:	5d08      	ldrb	r0, [r1, r4]
 8002d40:	5d37      	ldrb	r7, [r6, r4]
 8002d42:	eb00 2607 	add.w	r6, r0, r7, lsl #8
 8002d46:	7e10      	ldrb	r0, [r2, #24]
 8002d48:	f822 6010 	strh.w	r6, [r2, r0, lsl #1]
 8002d4c:	7e16      	ldrb	r6, [r2, #24]
 8002d4e:	4637      	mov	r7, r6
 8002d50:	f832 0017 	ldrh.w	r0, [r2, r7, lsl #1]
 8002d54:	2800      	cmp	r0, #0
 8002d56:	4770      	bx	lr

08002d58 <PE_SVDM_CheckModes>:
 8002d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d5a:	f000 f821 	bl	8002da0 <.text_33>
 8002d5e:	8399      	strh	r1, [r3, #28]
 8002d60:	0b24      	lsrs	r4, r4, #12
 8002d62:	f004 0407 	and.w	r4, r4, #7
 8002d66:	1e60      	subs	r0, r4, #1
 8002d68:	2400      	movs	r4, #0
 8002d6a:	b2c0      	uxtb	r0, r0
 8002d6c:	601c      	str	r4, [r3, #0]
 8002d6e:	1916      	adds	r6, r2, r4
 8002d70:	5d15      	ldrb	r5, [r2, r4]
 8002d72:	7871      	ldrb	r1, [r6, #1]
 8002d74:	eb05 2701 	add.w	r7, r5, r1, lsl #8
 8002d78:	1911      	adds	r1, r2, r4
 8002d7a:	1d24      	adds	r4, r4, #4
 8002d7c:	788d      	ldrb	r5, [r1, #2]
 8002d7e:	78ce      	ldrb	r6, [r1, #3]
 8002d80:	6819      	ldr	r1, [r3, #0]
 8002d82:	eb07 4705 	add.w	r7, r7, r5, lsl #16
 8002d86:	eb03 0581 	add.w	r5, r3, r1, lsl #2
 8002d8a:	eb07 6706 	add.w	r7, r7, r6, lsl #24
 8002d8e:	606f      	str	r7, [r5, #4]
 8002d90:	b2e4      	uxtb	r4, r4
 8002d92:	681e      	ldr	r6, [r3, #0]
 8002d94:	1c76      	adds	r6, r6, #1
 8002d96:	ebb4 0f80 	cmp.w	r4, r0, lsl #2
 8002d9a:	601e      	str	r6, [r3, #0]
 8002d9c:	d3e7      	bcc.n	8002d6e <PE_SVDM_CheckModes+0x16>
 8002d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002da0 <.text_33>:
 8002da0:	4c02      	ldr	r4, [pc, #8]	@ (8002dac <.text_34>)
 8002da2:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8002da6:	8e04      	ldrh	r4, [r0, #48]	@ 0x30
 8002da8:	4770      	bx	lr
	...

08002dac <.text_34>:
 8002dac:	200002f8 	.word	0x200002f8

08002db0 <.text_35>:
 8002db0:	ff008002 	.word	0xff008002

08002db4 <USBPD_PRL_TimerCounter>:
 8002db4:	b510      	push	{r4, lr}
 8002db6:	f000 f876 	bl	8002ea6 <.text_12>
 8002dba:	7919      	ldrb	r1, [r3, #4]
 8002dbc:	b111      	cbz	r1, 8002dc4 <USBPD_PRL_TimerCounter+0x10>
 8002dbe:	7919      	ldrb	r1, [r3, #4]
 8002dc0:	1e4c      	subs	r4, r1, #1
 8002dc2:	711c      	strb	r4, [r3, #4]
 8002dc4:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8002dc8:	7848      	ldrb	r0, [r1, #1]
 8002dca:	b108      	cbz	r0, 8002dd0 <USBPD_PRL_TimerCounter+0x1c>
 8002dcc:	1e40      	subs	r0, r0, #1
 8002dce:	7048      	strb	r0, [r1, #1]
 8002dd0:	bd10      	pop	{r4, pc}

08002dd2 <USBPD_PRL_Init>:
 8002dd2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dd6:	4680      	mov	r8, r0
 8002dd8:	460e      	mov	r6, r1
 8002dda:	4617      	mov	r7, r2
 8002ddc:	461d      	mov	r5, r3
 8002dde:	2050      	movs	r0, #80	@ 0x50
 8002de0:	f012 fc46 	bl	8015670 <malloc>
 8002de4:	0004      	movs	r4, r0
 8002de6:	f04f 0916 	mov.w	r9, #22
 8002dea:	d018      	beq.n	8002e1e <USBPD_PRL_Init+0x4c>
 8002dec:	2150      	movs	r1, #80	@ 0x50
 8002dee:	f012 ffa2 	bl	8015d36 <__aeabi_memclr>
 8002df2:	f000 fc8e 	bl	8003712 <.text_33>
 8002df6:	f8df 0a14 	ldr.w	r0, [pc, #2580]	@ 800380c <.text_39>
 8002dfa:	4641      	mov	r1, r8
 8002dfc:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8002e00:	62a7      	str	r7, [r4, #40]	@ 0x28
 8002e02:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8002e04:	2001      	movs	r0, #1
 8002e06:	9000      	str	r0, [sp, #0]
 8002e08:	f104 0230 	add.w	r2, r4, #48	@ 0x30
 8002e0c:	6870      	ldr	r0, [r6, #4]
 8002e0e:	f60f 2170 	addw	r1, pc, #2672	@ 0xa70
 8002e12:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8002e16:	4640      	mov	r0, r8
 8002e18:	f00d f974 	bl	8010104 <USBPD_PHY_Init>
 8002e1c:	4681      	mov	r9, r0
 8002e1e:	4648      	mov	r0, r9
 8002e20:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08002e24 <USBPD_PRL_GetMemoryConsumption>:
 8002e24:	20f0      	movs	r0, #240	@ 0xf0
 8002e26:	4770      	bx	lr

08002e28 <USBPD_PRL_SetHeader>:
 8002e28:	b530      	push	{r4, r5, lr}
 8002e2a:	f8df 49e0 	ldr.w	r4, [pc, #2528]	@ 800380c <.text_39>
 8002e2e:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8002e32:	8a6d      	ldrh	r5, [r5, #18]
 8002e34:	f361 2508 	bfi	r5, r1, #8, #1
 8002e38:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8002e3c:	824d      	strh	r5, [r1, #18]
 8002e3e:	f362 1545 	bfi	r5, r2, #5, #1
 8002e42:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8002e46:	824d      	strh	r5, [r1, #18]
 8002e48:	f363 1587 	bfi	r5, r3, #6, #2
 8002e4c:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8002e50:	8245      	strh	r5, [r0, #18]
 8002e52:	bd30      	pop	{r4, r5, pc}

08002e54 <USBPD_PRL_SetHeaderPowerRole>:
 8002e54:	b510      	push	{r4, lr}
 8002e56:	f000 f80b 	bl	8002e70 <.text_9>
 8002e5a:	f361 2408 	bfi	r4, r1, #8, #1
 8002e5e:	825c      	strh	r4, [r3, #18]
 8002e60:	bd10      	pop	{r4, pc}

08002e62 <USBPD_PRL_SetHeaderDataRole>:
 8002e62:	b510      	push	{r4, lr}
 8002e64:	f000 f804 	bl	8002e70 <.text_9>
 8002e68:	f361 1445 	bfi	r4, r1, #5, #1
 8002e6c:	825c      	strh	r4, [r3, #18]
 8002e6e:	bd10      	pop	{r4, pc}

08002e70 <.text_9>:
 8002e70:	f8df 2998 	ldr.w	r2, [pc, #2456]	@ 800380c <.text_39>
 8002e74:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8002e78:	8a5c      	ldrh	r4, [r3, #18]
 8002e7a:	4770      	bx	lr

08002e7c <USBPD_PRL_SetHeaderSpecification>:
 8002e7c:	b510      	push	{r4, lr}
 8002e7e:	f7ff fff7 	bl	8002e70 <.text_9>
 8002e82:	f361 1487 	bfi	r4, r1, #6, #2
 8002e86:	825c      	strh	r4, [r3, #18]
 8002e88:	bd10      	pop	{r4, pc}

08002e8a <USBPD_PRL_CBL_SetHeaderSpecification>:
 8002e8a:	b540      	push	{r6, lr}
 8002e8c:	f000 f80b 	bl	8002ea6 <.text_12>
 8002e90:	8a9e      	ldrh	r6, [r3, #20]
 8002e92:	f361 1687 	bfi	r6, r1, #6, #2
 8002e96:	829e      	strh	r6, [r3, #20]
 8002e98:	8adb      	ldrh	r3, [r3, #22]
 8002e9a:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8002e9e:	f361 1387 	bfi	r3, r1, #6, #2
 8002ea2:	82c3      	strh	r3, [r0, #22]
 8002ea4:	bd40      	pop	{r6, pc}

08002ea6 <.text_12>:
 8002ea6:	f8df 2964 	ldr.w	r2, [pc, #2404]	@ 800380c <.text_39>
 8002eaa:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8002eae:	4770      	bx	lr

08002eb0 <USBPD_PRL_SRCSetSinkNG>:
 8002eb0:	f00d ba03 	b.w	80102ba <USBPD_PHY_SetResistor_SinkTxNG>

08002eb4 <USBPD_PRL_SRCReleaseSinkNG>:
 8002eb4:	b510      	push	{r4, lr}
 8002eb6:	4604      	mov	r4, r0
 8002eb8:	f00d fa0c 	bl	80102d4 <USBPD_PHY_SetResistor_SinkTxOK>
 8002ebc:	f8df 194c 	ldr.w	r1, [pc, #2380]	@ 800380c <.text_39>
 8002ec0:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	7150      	strb	r0, [r2, #5]
 8002ec8:	bd10      	pop	{r4, pc}

08002eca <USBPD_PRL_SOPCapability>:
 8002eca:	f00d ba11 	b.w	80102f0 <USBPD_PHY_SOPSupported>
	...

08002ed0 <USBPD_PRL_SendMessage>:
 8002ed0:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ed4:	f8df a934 	ldr.w	sl, [pc, #2356]	@ 800380c <.text_39>
 8002ed8:	b083      	sub	sp, #12
 8002eda:	4680      	mov	r8, r0
 8002edc:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8002ee0:	4694      	mov	ip, r2
 8002ee2:	f10c 0701 	add.w	r7, ip, #1
 8002ee6:	2403      	movs	r4, #3
 8002ee8:	7938      	ldrb	r0, [r7, #4]
 8002eea:	b118      	cbz	r0, 8002ef4 <USBPD_PRL_SendMessage+0x24>
 8002eec:	7a38      	ldrb	r0, [r7, #8]
 8002eee:	b908      	cbnz	r0, 8002ef4 <USBPD_PRL_SendMessage+0x24>
 8002ef0:	200f      	movs	r0, #15
 8002ef2:	7150      	strb	r0, [r2, #5]
 8002ef4:	ea4f 0048 	mov.w	r0, r8, lsl #1
 8002ef8:	1c40      	adds	r0, r0, #1
 8002efa:	f88d 0005 	strb.w	r0, [sp, #5]
 8002efe:	f88d 1004 	strb.w	r1, [sp, #4]
 8002f02:	9302      	str	r3, [sp, #8]
 8002f04:	eb0c 0601 	add.w	r6, ip, r1
 8002f08:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8002f0a:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 8002f0e:	f897 b004 	ldrb.w	fp, [r7, #4]
 8002f12:	f1bb 0f10 	cmp.w	fp, #16
 8002f16:	f10c 050e 	add.w	r5, ip, #14
 8002f1a:	46f1      	mov	r9, lr
 8002f1c:	f200 81e2 	bhi.w	80032e4 <USBPD_PRL_SendMessage+0x414>
 8002f20:	e8df f01b 	tbh	[pc, fp, lsl #1]
 8002f24:	00280011 	.word	0x00280011
 8002f28:	01e00033 	.word	0x01e00033
 8002f2c:	004d01e0 	.word	0x004d01e0
 8002f30:	00ae003e 	.word	0x00ae003e
 8002f34:	01e001e0 	.word	0x01e001e0
 8002f38:	0181016c 	.word	0x0181016c
 8002f3c:	01a90198 	.word	0x01a90198
 8002f40:	01dc01e0 	.word	0x01dc01e0
 8002f44:	01c4      	.short	0x01c4
 8002f46:	f3ef 8510 	mrs	r5, PRIMASK
 8002f4a:	b672      	cpsid	i
 8002f4c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002f50:	f7fd fc0a 	bl	8000768 <PE_PRL_Control_RxEvent>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	bf04      	itt	eq
 8002f58:	7a78      	ldrbeq	r0, [r7, #9]
 8002f5a:	2800      	cmpeq	r0, #0
 8002f5c:	bf07      	ittee	eq
 8002f5e:	21ff      	moveq	r1, #255	@ 0xff
 8002f60:	7239      	strbeq	r1, [r7, #8]
 8002f62:	2000      	movne	r0, #0
 8002f64:	7238      	strbne	r0, [r7, #8]
 8002f66:	f385 8810 	msr	PRIMASK, r5
 8002f6a:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8002f6e:	2106      	movs	r1, #6
 8002f70:	7141      	strb	r1, [r0, #5]
 8002f72:	e1ba      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8002f74:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002f78:	f00d f99f 	bl	80102ba <USBPD_PHY_SetResistor_SinkTxNG>
 8002f7c:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8002f80:	2002      	movs	r0, #2
 8002f82:	7148      	strb	r0, [r1, #5]
 8002f84:	2013      	movs	r0, #19
 8002f86:	7038      	strb	r0, [r7, #0]
 8002f88:	e1af      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8002f8a:	2801      	cmp	r0, #1
 8002f8c:	d106      	bne.n	8002f9c <USBPD_PRL_SendMessage+0xcc>
 8002f8e:	7838      	ldrb	r0, [r7, #0]
 8002f90:	2800      	cmp	r0, #0
 8002f92:	bf12      	itee	ne
 8002f94:	2409      	movne	r4, #9
 8002f96:	2105      	moveq	r1, #5
 8002f98:	7151      	strbeq	r1, [r2, #5]
 8002f9a:	e1a6      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8002f9c:	2006      	movs	r0, #6
 8002f9e:	e157      	b.n	8003250 <USBPD_PRL_SendMessage+0x380>
 8002fa0:	f10c 0212 	add.w	r2, ip, #18
 8002fa4:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002fa8:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8002fac:	2902      	cmp	r1, #2
 8002fae:	bf0d      	iteet	eq
 8002fb0:	2801      	cmpeq	r0, #1
 8002fb2:	2005      	movne	r0, #5
 8002fb4:	f85a 1028 	ldrne.w	r1, [sl, r8, lsl #2]
 8002fb8:	f85a 1028 	ldreq.w	r1, [sl, r8, lsl #2]
 8002fbc:	e16e      	b.n	800329c <USBPD_PRL_SendMessage+0x3cc>
 8002fbe:	f10c 0012 	add.w	r0, ip, #18
 8002fc2:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8002fc6:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8002fca:	f10c 0312 	add.w	r3, ip, #18
 8002fce:	f362 0004 	bfi	r0, r2, #0, #5
 8002fd2:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8002fd6:	ea4f 1bd2 	mov.w	fp, r2, lsr #7
 8002fda:	f3c0 000e 	ubfx	r0, r0, #0, #15
 8002fde:	ea40 30cb 	orr.w	r0, r0, fp, lsl #15
 8002fe2:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	7078      	strb	r0, [r7, #1]
 8002fea:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002fee:	0bd8      	lsrs	r0, r3, #15
 8002ff0:	d026      	beq.n	8003040 <USBPD_PRL_SendMessage+0x170>
 8002ff2:	9802      	ldr	r0, [sp, #8]
 8002ff4:	7883      	ldrb	r3, [r0, #2]
 8002ff6:	78c7      	ldrb	r7, [r0, #3]
 8002ff8:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8002ffc:	81eb      	strh	r3, [r5, #14]
 8002ffe:	89e8      	ldrh	r0, [r5, #14]
 8003000:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8003004:	b970      	cbnz	r0, 8003024 <USBPD_PRL_SendMessage+0x154>
 8003006:	89e8      	ldrh	r0, [r5, #14]
 8003008:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 800300c:	bb18      	cbnz	r0, 8003056 <USBPD_PRL_SendMessage+0x186>
 800300e:	f1ae 0004 	sub.w	r0, lr, #4
 8003012:	82a8      	strh	r0, [r5, #20]
 8003014:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003018:	89eb      	ldrh	r3, [r5, #14]
 800301a:	f403 437e 	and.w	r3, r3, #65024	@ 0xfe00
 800301e:	4318      	orrs	r0, r3
 8003020:	81e8      	strh	r0, [r5, #14]
 8003022:	e018      	b.n	8003056 <USBPD_PRL_SendMessage+0x186>
 8003024:	2000      	movs	r0, #0
 8003026:	f10c 0312 	add.w	r3, ip, #18
 800302a:	82a8      	strh	r0, [r5, #20]
 800302c:	2001      	movs	r0, #1
 800302e:	f833 7011 	ldrh.w	r7, [r3, r1, lsl #1]
 8003032:	f360 370e 	bfi	r7, r0, #12, #3
 8003036:	f10c 0012 	add.w	r0, ip, #18
 800303a:	f820 7011 	strh.w	r7, [r0, r1, lsl #1]
 800303e:	e00a      	b.n	8003056 <USBPD_PRL_SendMessage+0x186>
 8003040:	f1a9 0002 	sub.w	r0, r9, #2
 8003044:	0880      	lsrs	r0, r0, #2
 8003046:	f360 330e 	bfi	r3, r0, #12, #3
 800304a:	f10c 0012 	add.w	r0, ip, #18
 800304e:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8003052:	2300      	movs	r3, #0
 8003054:	82ab      	strh	r3, [r5, #20]
 8003056:	2a0d      	cmp	r2, #13
 8003058:	bf02      	ittt	eq
 800305a:	f10c 0012 	addeq.w	r0, ip, #18
 800305e:	f830 1011 	ldrheq.w	r1, [r0, r1, lsl #1]
 8003062:	f411 4f70 	tsteq.w	r1, #61440	@ 0xf000
 8003066:	d107      	bne.n	8003078 <USBPD_PRL_SendMessage+0x1a8>
 8003068:	2000      	movs	r0, #0
 800306a:	72f0      	strb	r0, [r6, #11]
 800306c:	220f      	movs	r2, #15
 800306e:	2103      	movs	r1, #3
 8003070:	f10c 0006 	add.w	r0, ip, #6
 8003074:	f000 fc11 	bl	800389a <__aeabi_memset>
 8003078:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800307c:	2007      	movs	r0, #7
 800307e:	e10d      	b.n	800329c <USBPD_PRL_SendMessage+0x3cc>
 8003080:	f102 0312 	add.w	r3, r2, #18
 8003084:	4677      	mov	r7, lr
 8003086:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 800308a:	0bc0      	lsrs	r0, r0, #15
 800308c:	f000 8080 	beq.w	8003190 <USBPD_PRL_SendMessage+0x2c0>
 8003090:	8b90      	ldrh	r0, [r2, #28]
 8003092:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8003096:	8390      	strh	r0, [r2, #28]
 8003098:	f3c0 2080 	ubfx	r0, r0, #10, #1
 800309c:	2800      	cmp	r0, #0
 800309e:	d16c      	bne.n	800317a <USBPD_PRL_SendMessage+0x2aa>
 80030a0:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 80030a4:	8c55      	ldrh	r5, [r2, #34]	@ 0x22
 80030a6:	8b93      	ldrh	r3, [r2, #28]
 80030a8:	2d1b      	cmp	r5, #27
 80030aa:	d30f      	bcc.n	80030cc <USBPD_PRL_SendMessage+0x1fc>
 80030ac:	0bd8      	lsrs	r0, r3, #15
 80030ae:	d00d      	beq.n	80030cc <USBPD_PRL_SendMessage+0x1fc>
 80030b0:	f102 0312 	add.w	r3, r2, #18
 80030b4:	271e      	movs	r7, #30
 80030b6:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 80030ba:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 80030be:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 80030c2:	8c50      	ldrh	r0, [r2, #34]	@ 0x22
 80030c4:	f1a0 031a 	sub.w	r3, r0, #26
 80030c8:	8453      	strh	r3, [r2, #34]	@ 0x22
 80030ca:	e056      	b.n	800317a <USBPD_PRL_SendMessage+0x2aa>
 80030cc:	f3c3 20c3 	ubfx	r0, r3, #11, #4
 80030d0:	b918      	cbnz	r0, 80030da <USBPD_PRL_SendMessage+0x20a>
 80030d2:	4618      	mov	r0, r3
 80030d4:	f365 0008 	bfi	r0, r5, #0, #9
 80030d8:	8390      	strh	r0, [r2, #28]
 80030da:	f648 70ff 	movw	r0, #36863	@ 0x8fff
 80030de:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 80030e2:	f102 0312 	add.w	r3, r2, #18
 80030e6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80030ea:	4003      	ands	r3, r0
 80030ec:	f102 0012 	add.w	r0, r2, #18
 80030f0:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 80030f4:	8b90      	ldrh	r0, [r2, #28]
 80030f6:	0bc0      	lsrs	r0, r0, #15
 80030f8:	d03b      	beq.n	8003172 <USBPD_PRL_SendMessage+0x2a2>
 80030fa:	8c50      	ldrh	r0, [r2, #34]	@ 0x22
 80030fc:	1c80      	adds	r0, r0, #2
 80030fe:	0880      	lsrs	r0, r0, #2
 8003100:	0307      	lsls	r7, r0, #12
 8003102:	f407 47e0 	and.w	r7, r7, #28672	@ 0x7000
 8003106:	f102 0012 	add.w	r0, r2, #18
 800310a:	433b      	orrs	r3, r7
 800310c:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8003110:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8003112:	1c92      	adds	r2, r2, #2
 8003114:	f012 0203 	ands.w	r2, r2, #3
 8003118:	d021      	beq.n	800315e <USBPD_PRL_SendMessage+0x28e>
 800311a:	9802      	ldr	r0, [sp, #8]
 800311c:	2300      	movs	r3, #0
 800311e:	e005      	b.n	800312c <USBPD_PRL_SendMessage+0x25c>
 8003120:	8c7f      	ldrh	r7, [r7, #34]	@ 0x22
 8003122:	442f      	add	r7, r5
 8003124:	4407      	add	r7, r0
 8003126:	2500      	movs	r5, #0
 8003128:	713d      	strb	r5, [r7, #4]
 800312a:	1c5b      	adds	r3, r3, #1
 800312c:	b2dd      	uxtb	r5, r3
 800312e:	f1c2 0e04 	rsb	lr, r2, #4
 8003132:	f85a 7028 	ldr.w	r7, [sl, r8, lsl #2]
 8003136:	4575      	cmp	r5, lr
 8003138:	d3f2      	bcc.n	8003120 <USBPD_PRL_SendMessage+0x250>
 800313a:	9002      	str	r0, [sp, #8]
 800313c:	f648 72ff 	movw	r2, #36863	@ 0x8fff
 8003140:	f107 0012 	add.w	r0, r7, #18
 8003144:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8003148:	4002      	ands	r2, r0
 800314a:	0b00      	lsrs	r0, r0, #12
 800314c:	1c40      	adds	r0, r0, #1
 800314e:	0300      	lsls	r0, r0, #12
 8003150:	f400 40e0 	and.w	r0, r0, #28672	@ 0x7000
 8003154:	4310      	orrs	r0, r2
 8003156:	f107 0212 	add.w	r2, r7, #18
 800315a:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
 800315e:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8003162:	f100 0212 	add.w	r2, r0, #18
 8003166:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
 800316a:	f3c3 3702 	ubfx	r7, r3, #12, #3
 800316e:	00bf      	lsls	r7, r7, #2
 8003170:	1cbf      	adds	r7, r7, #2
 8003172:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8003176:	2000      	movs	r0, #0
 8003178:	8450      	strh	r0, [r2, #34]	@ 0x22
 800317a:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 800317e:	8b82      	ldrh	r2, [r0, #28]
 8003180:	9802      	ldr	r0, [sp, #8]
 8003182:	7082      	strb	r2, [r0, #2]
 8003184:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8003188:	8b90      	ldrh	r0, [r2, #28]
 800318a:	9a02      	ldr	r2, [sp, #8]
 800318c:	0a00      	lsrs	r0, r0, #8
 800318e:	70d0      	strb	r0, [r2, #3]
 8003190:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8003194:	f8df 5678 	ldr.w	r5, [pc, #1656]	@ 8003810 <.text_40>
 8003198:	f100 020b 	add.w	r2, r0, #11
 800319c:	3012      	adds	r0, #18
 800319e:	5c53      	ldrb	r3, [r2, r1]
 80031a0:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 80031a4:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 80031a8:	f363 204b 	bfi	r0, r3, #9, #3
 80031ac:	f102 0312 	add.w	r3, r2, #18
 80031b0:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 80031b4:	9a02      	ldr	r2, [sp, #8]
 80031b6:	7010      	strb	r0, [r2, #0]
 80031b8:	2202      	movs	r2, #2
 80031ba:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 80031be:	f100 0312 	add.w	r3, r0, #18
 80031c2:	9802      	ldr	r0, [sp, #8]
 80031c4:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80031c8:	0a09      	lsrs	r1, r1, #8
 80031ca:	7041      	strb	r1, [r0, #1]
 80031cc:	210a      	movs	r1, #10
 80031ce:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 80031d2:	81c7      	strh	r7, [r0, #14]
 80031d4:	7141      	strb	r1, [r0, #5]
 80031d6:	7402      	strb	r2, [r0, #16]
 80031d8:	b2b8      	uxth	r0, r7
 80031da:	9000      	str	r0, [sp, #0]
 80031dc:	f000 f88d 	bl	80032fa <.text_18>
 80031e0:	2002      	movs	r0, #2
 80031e2:	47d0      	blx	sl
 80031e4:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80031e8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80031ec:	f00e facc 	bl	8011788 <USBPD_TIM_Start>
 80031f0:	f000 f88b 	bl	800330a <.text_19>
 80031f4:	b2bb      	uxth	r3, r7
 80031f6:	f00d f828 	bl	801024a <USBPD_PHY_SendMessage>
 80031fa:	e076      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 80031fc:	f3ef 8710 	mrs	r7, PRIMASK
 8003200:	b672      	cpsid	i
 8003202:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8003206:	7941      	ldrb	r1, [r0, #5]
 8003208:	290a      	cmp	r1, #10
 800320a:	d109      	bne.n	8003220 <USBPD_PRL_SendMessage+0x350>
 800320c:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8003210:	f00e fb2c 	bl	801186c <USBPD_TIM_IsExpired>
 8003214:	2801      	cmp	r0, #1
 8003216:	d103      	bne.n	8003220 <USBPD_PRL_SendMessage+0x350>
 8003218:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800321c:	200d      	movs	r0, #13
 800321e:	7148      	strb	r0, [r1, #5]
 8003220:	f387 8810 	msr	PRIMASK, r7
 8003224:	e061      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8003226:	89a8      	ldrh	r0, [r5, #12]
 8003228:	7af1      	ldrb	r1, [r6, #11]
 800322a:	0a43      	lsrs	r3, r0, #9
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	4299      	cmp	r1, r3
 8003232:	bf04      	itt	eq
 8003234:	f000 001f 	andeq.w	r0, r0, #31
 8003238:	2801      	cmpeq	r0, #1
 800323a:	d108      	bne.n	800324e <USBPD_PRL_SendMessage+0x37e>
 800323c:	1c49      	adds	r1, r1, #1
 800323e:	f001 0107 	and.w	r1, r1, #7
 8003242:	72f1      	strb	r1, [r6, #11]
 8003244:	2000      	movs	r0, #0
 8003246:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800324a:	7148      	strb	r0, [r1, #5]
 800324c:	e011      	b.n	8003272 <USBPD_PRL_SendMessage+0x3a2>
 800324e:	200d      	movs	r0, #13
 8003250:	7150      	strb	r0, [r2, #5]
 8003252:	e04a      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8003254:	f000 f84b 	bl	80032ee <.text_17>
 8003258:	2000      	movs	r0, #0
 800325a:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800325e:	7148      	strb	r0, [r1, #5]
 8003260:	f248 71ff 	movw	r1, #34815	@ 0x87ff
 8003264:	89ea      	ldrh	r2, [r5, #14]
 8003266:	400a      	ands	r2, r1
 8003268:	81ea      	strh	r2, [r5, #14]
 800326a:	f64f 30ff 	movw	r0, #64511	@ 0xfbff
 800326e:	4002      	ands	r2, r0
 8003270:	81ea      	strh	r2, [r5, #14]
 8003272:	2405      	movs	r4, #5
 8003274:	e039      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 8003276:	7878      	ldrb	r0, [r7, #1]
 8003278:	1c40      	adds	r0, r0, #1
 800327a:	7078      	strb	r0, [r7, #1]
 800327c:	f10c 0012 	add.w	r0, ip, #18
 8003280:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8003284:	787a      	ldrb	r2, [r7, #1]
 8003286:	f3c1 1081 	ubfx	r0, r1, #6, #2
 800328a:	2801      	cmp	r0, #1
 800328c:	bf0c      	ite	eq
 800328e:	2003      	moveq	r0, #3
 8003290:	2002      	movne	r0, #2
 8003292:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8003296:	4290      	cmp	r0, r2
 8003298:	d302      	bcc.n	80032a0 <USBPD_PRL_SendMessage+0x3d0>
 800329a:	2010      	movs	r0, #16
 800329c:	7148      	strb	r0, [r1, #5]
 800329e:	e024      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 80032a0:	2200      	movs	r2, #0
 80032a2:	714a      	strb	r2, [r1, #5]
 80032a4:	2407      	movs	r4, #7
 80032a6:	f000 f822 	bl	80032ee <.text_17>
 80032aa:	e01e      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 80032ac:	200a      	movs	r0, #10
 80032ae:	7150      	strb	r0, [r2, #5]
 80032b0:	2102      	movs	r1, #2
 80032b2:	70a9      	strb	r1, [r5, #2]
 80032b4:	f242 7110 	movw	r1, #10000	@ 0x2710
 80032b8:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80032bc:	f00e fa64 	bl	8011788 <USBPD_TIM_Start>
 80032c0:	882b      	ldrh	r3, [r5, #0]
 80032c2:	f000 f822 	bl	800330a <.text_19>
 80032c6:	f8df 5548 	ldr.w	r5, [pc, #1352]	@ 8003810 <.text_40>
 80032ca:	f00c ffbe 	bl	801024a <USBPD_PHY_SendMessage>
 80032ce:	f000 f814 	bl	80032fa <.text_18>
 80032d2:	f8cd 9000 	str.w	r9, [sp]
 80032d6:	2002      	movs	r0, #2
 80032d8:	47d0      	blx	sl
 80032da:	e006      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 80032dc:	2000      	movs	r0, #0
 80032de:	7150      	strb	r0, [r2, #5]
 80032e0:	2406      	movs	r4, #6
 80032e2:	e002      	b.n	80032ea <USBPD_PRL_SendMessage+0x41a>
 80032e4:	2000      	movs	r0, #0
 80032e6:	7150      	strb	r0, [r2, #5]
 80032e8:	2410      	movs	r4, #16
 80032ea:	4620      	mov	r0, r4
 80032ec:	e1f6      	b.n	80036dc <.text_28>

080032ee <.text_17>:
 80032ee:	7af0      	ldrb	r0, [r6, #11]
 80032f0:	1c40      	adds	r0, r0, #1
 80032f2:	f000 0007 	and.w	r0, r0, #7
 80032f6:	72f0      	strb	r0, [r6, #11]
 80032f8:	4770      	bx	lr

080032fa <.text_18>:
 80032fa:	9b02      	ldr	r3, [sp, #8]
 80032fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003300:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8003304:	f8d5 a000 	ldr.w	sl, [r5]
 8003308:	4770      	bx	lr

0800330a <.text_19>:
 800330a:	9a02      	ldr	r2, [sp, #8]
 800330c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003310:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003314:	4770      	bx	lr

08003316 <USBPD_PRL_ResetRequestProcess>:
 8003316:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800331a:	4605      	mov	r5, r0
 800331c:	f8df 84ec 	ldr.w	r8, [pc, #1260]	@ 800380c <.text_39>
 8003320:	462f      	mov	r7, r5
 8003322:	f858 4027 	ldr.w	r4, [r8, r7, lsl #2]
 8003326:	2000      	movs	r0, #0
 8003328:	70e0      	strb	r0, [r4, #3]
 800332a:	72e0      	strb	r0, [r4, #11]
 800332c:	7320      	strb	r0, [r4, #12]
 800332e:	7360      	strb	r0, [r4, #13]
 8003330:	460e      	mov	r6, r1
 8003332:	f000 f9ee 	bl	8003712 <.text_33>
 8003336:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 800333a:	f8df 74d4 	ldr.w	r7, [pc, #1236]	@ 8003810 <.text_40>
 800333e:	2200      	movs	r2, #0
 8003340:	7142      	strb	r2, [r0, #5]
 8003342:	9200      	str	r2, [sp, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	f8d7 c000 	ldr.w	ip, [r7]
 800334a:	4632      	mov	r2, r6
 800334c:	4629      	mov	r1, r5
 800334e:	2002      	movs	r0, #2
 8003350:	47e0      	blx	ip
 8003352:	4628      	mov	r0, r5
 8003354:	f000 f83c 	bl	80033d0 <PRL_DisableRX>
 8003358:	4631      	mov	r1, r6
 800335a:	4628      	mov	r0, r5
 800335c:	f00c ff62 	bl	8010224 <USBPD_PHY_ResetRequest>
 8003360:	2005      	movs	r0, #5
 8003362:	7120      	strb	r0, [r4, #4]
 8003364:	78e0      	ldrb	r0, [r4, #3]
 8003366:	2801      	cmp	r0, #1
 8003368:	bf1c      	itt	ne
 800336a:	7920      	ldrbne	r0, [r4, #4]
 800336c:	2800      	cmpne	r0, #0
 800336e:	d1f9      	bne.n	8003364 <USBPD_PRL_ResetRequestProcess+0x4e>
 8003370:	e8bd 81f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, pc}

08003374 <USBDPD_PRL_BistCarrierEyeMode>:
 8003374:	2905      	cmp	r1, #5
 8003376:	bf08      	it	eq
 8003378:	f00c bf7d 	beq.w	8010276 <USBPD_PHY_Send_BIST_Pattern>
 800337c:	2010      	movs	r0, #16
 800337e:	4770      	bx	lr

08003380 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8003380:	2905      	cmp	r1, #5
 8003382:	bf04      	itt	eq
 8003384:	2107      	moveq	r1, #7
 8003386:	f00c bf84 	beq.w	8010292 <USBPD_PHY_ExitTransmit>
 800338a:	2010      	movs	r0, #16
 800338c:	4770      	bx	lr

0800338e <USBPD_PRL_Reset>:
 800338e:	b538      	push	{r3, r4, r5, lr}
 8003390:	4604      	mov	r4, r0
 8003392:	f8df 0478 	ldr.w	r0, [pc, #1144]	@ 800380c <.text_39>
 8003396:	4621      	mov	r1, r4
 8003398:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 800339c:	2200      	movs	r2, #0
 800339e:	716a      	strb	r2, [r5, #5]
 80033a0:	702a      	strb	r2, [r5, #0]
 80033a2:	712a      	strb	r2, [r5, #4]
 80033a4:	72ea      	strb	r2, [r5, #11]
 80033a6:	732a      	strb	r2, [r5, #12]
 80033a8:	736a      	strb	r2, [r5, #13]
 80033aa:	2103      	movs	r1, #3
 80033ac:	220f      	movs	r2, #15
 80033ae:	1da8      	adds	r0, r5, #6
 80033b0:	f000 fa73 	bl	800389a <__aeabi_memset>
 80033b4:	2200      	movs	r2, #0
 80033b6:	f885 2025 	strb.w	r2, [r5, #37]	@ 0x25
 80033ba:	4620      	mov	r0, r4
 80033bc:	f00c ff27 	bl	801020e <USBPD_PHY_Reset>
 80033c0:	4620      	mov	r0, r4
 80033c2:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}
 80033c6:	f00c bfa7 	b.w	8010318 <USBPD_PHY_EnableRX>

080033ca <USBPD_PRL_Stop>:
 80033ca:	f00c bfb2 	b.w	8010332 <USBPD_PHY_DisableRX>

080033ce <USBPD_PRL_DeInit>:
 80033ce:	4770      	bx	lr

080033d0 <PRL_DisableRX>:
 80033d0:	f00c bfaf 	b.w	8010332 <USBPD_PHY_DisableRX>

080033d4 <PRL_Received>:
 80033d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033d8:	4682      	mov	sl, r0
 80033da:	f8df 9430 	ldr.w	r9, [pc, #1072]	@ 800380c <.text_39>
 80033de:	b084      	sub	sp, #16
 80033e0:	4655      	mov	r5, sl
 80033e2:	f859 4025 	ldr.w	r4, [r9, r5, lsl #2]
 80033e6:	f8df b428 	ldr.w	fp, [pc, #1064]	@ 8003810 <.text_40>
 80033ea:	4688      	mov	r8, r1
 80033ec:	f00c ff03 	bl	80101f6 <USBPD_PHY_GetMinGOODCRCTimerValue>
 80033f0:	4601      	mov	r1, r0
 80033f2:	ea4f 004a 	mov.w	r0, sl, lsl #1
 80033f6:	b2c0      	uxtb	r0, r0
 80033f8:	f00e f9c6 	bl	8011788 <USBPD_TIM_Start>
 80033fc:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 8003400:	7a30      	ldrb	r0, [r6, #8]
 8003402:	7a71      	ldrb	r1, [r6, #9]
 8003404:	eb00 2701 	add.w	r7, r0, r1, lsl #8
 8003408:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 800340c:	4038      	ands	r0, r7
 800340e:	2801      	cmp	r0, #1
 8003410:	d113      	bne.n	800343a <PRL_Received+0x66>
 8003412:	0069      	lsls	r1, r5, #1
 8003414:	1c49      	adds	r1, r1, #1
 8003416:	b2c8      	uxtb	r0, r1
 8003418:	f00e fa28 	bl	801186c <USBPD_TIM_IsExpired>
 800341c:	2801      	cmp	r0, #1
 800341e:	d040      	beq.n	80034a2 <PRL_Received+0xce>
 8003420:	f859 1025 	ldr.w	r1, [r9, r5, lsl #2]
 8003424:	200b      	movs	r0, #11
 8003426:	7148      	strb	r0, [r1, #5]
 8003428:	8367      	strh	r7, [r4, #26]
 800342a:	f000 f96c 	bl	8003706 <.text_32>
 800342e:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8003432:	4642      	mov	r2, r8
 8003434:	4651      	mov	r1, sl
 8003436:	2001      	movs	r0, #1
 8003438:	e14d      	b.n	80036d6 <PRL_Received+0x302>
 800343a:	f20f 405c 	addw	r0, pc, #1116	@ 0x45c
 800343e:	8805      	ldrh	r5, [r0, #0]
 8003440:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 8003444:	2101      	movs	r1, #1
 8003446:	4038      	ands	r0, r7
 8003448:	72a1      	strb	r1, [r4, #10]
 800344a:	eb04 0208 	add.w	r2, r4, r8
 800344e:	280d      	cmp	r0, #13
 8003450:	9202      	str	r2, [sp, #8]
 8003452:	d103      	bne.n	800345c <PRL_Received+0x88>
 8003454:	2100      	movs	r1, #0
 8003456:	72d1      	strb	r1, [r2, #11]
 8003458:	f000 f95b 	bl	8003712 <.text_33>
 800345c:	ea5f 0008 	movs.w	r0, r8
 8003460:	d10c      	bne.n	800347c <PRL_Received+0xa8>
 8003462:	8a60      	ldrh	r0, [r4, #18]
 8003464:	f3c0 1140 	ubfx	r1, r0, #5, #1
 8003468:	f3c0 2200 	ubfx	r2, r0, #8, #1
 800346c:	f64f 60df 	movw	r0, #65247	@ 0xfedf
 8003470:	4005      	ands	r5, r0
 8003472:	ea45 1541 	orr.w	r5, r5, r1, lsl #5
 8003476:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 800347a:	e002      	b.n	8003482 <PRL_Received+0xae>
 800347c:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8003480:	4015      	ands	r5, r2
 8003482:	f24f 113f 	movw	r1, #61759	@ 0xf13f
 8003486:	400d      	ands	r5, r1
 8003488:	f407 6060 	and.w	r0, r7, #3584	@ 0xe00
 800348c:	4305      	orrs	r5, r0
 800348e:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
 8003492:	7625      	strb	r5, [r4, #24]
 8003494:	4641      	mov	r1, r8
 8003496:	0a2d      	lsrs	r5, r5, #8
 8003498:	7665      	strb	r5, [r4, #25]
 800349a:	4650      	mov	r0, sl
 800349c:	f7fd fa74 	bl	8000988 <PE_PRL_PostReceiveEvent>
 80034a0:	2800      	cmp	r0, #0
 80034a2:	f000 811b 	beq.w	80036dc <.text_28>
 80034a6:	2001      	movs	r0, #1
 80034a8:	7420      	strb	r0, [r4, #16]
 80034aa:	ea4f 004a 	mov.w	r0, sl, lsl #1
 80034ae:	b2c0      	uxtb	r0, r0
 80034b0:	f00e f9dc 	bl	801186c <USBPD_TIM_IsExpired>
 80034b4:	2800      	cmp	r0, #0
 80034b6:	d0f8      	beq.n	80034aa <PRL_Received+0xd6>
 80034b8:	2302      	movs	r3, #2
 80034ba:	f104 0218 	add.w	r2, r4, #24
 80034be:	4641      	mov	r1, r8
 80034c0:	4650      	mov	r0, sl
 80034c2:	f00c fec2 	bl	801024a <USBPD_PHY_SendMessage>
 80034c6:	9003      	str	r0, [sp, #12]
 80034c8:	f884 8009 	strb.w	r8, [r4, #9]
 80034cc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80034d0:	4650      	mov	r0, sl
 80034d2:	f7fd fa8f 	bl	80009f4 <PE_PRL_PostReceiveEventCopy>
 80034d6:	7ab0      	ldrb	r0, [r6, #10]
 80034d8:	7af1      	ldrb	r1, [r6, #11]
 80034da:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 80034de:	f8ad 2004 	strh.w	r2, [sp, #4]
 80034e2:	0438      	lsls	r0, r7, #16
 80034e4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 80034e8:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 80034ec:	0bc9      	lsrs	r1, r1, #15
 80034ee:	0fc0      	lsrs	r0, r0, #31
 80034f0:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80034f4:	f8ad 1006 	strh.w	r1, [sp, #6]
 80034f8:	d004      	beq.n	8003504 <PRL_Received+0x130>
 80034fa:	0008      	movs	r0, r1
 80034fc:	d102      	bne.n	8003504 <PRL_Received+0x130>
 80034fe:	1d29      	adds	r1, r5, #4
 8003500:	9100      	str	r1, [sp, #0]
 8003502:	e019      	b.n	8003538 <PRL_Received+0x164>
 8003504:	7821      	ldrb	r1, [r4, #0]
 8003506:	b9a9      	cbnz	r1, 8003534 <PRL_Received+0x160>
 8003508:	f3c7 3002 	ubfx	r0, r7, #12, #3
 800350c:	b190      	cbz	r0, 8003534 <PRL_Received+0x160>
 800350e:	f007 001f 	and.w	r0, r7, #31
 8003512:	2803      	cmp	r0, #3
 8003514:	d10e      	bne.n	8003534 <PRL_Received+0x160>
 8003516:	7ab0      	ldrb	r0, [r6, #10]
 8003518:	7af1      	ldrb	r1, [r6, #11]
 800351a:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 800351e:	7b30      	ldrb	r0, [r6, #12]
 8003520:	7b71      	ldrb	r1, [r6, #13]
 8003522:	eb02 4200 	add.w	r2, r2, r0, lsl #16
 8003526:	eb02 6201 	add.w	r2, r2, r1, lsl #24
 800352a:	0f12      	lsrs	r2, r2, #28
 800352c:	2a08      	cmp	r2, #8
 800352e:	bf04      	itt	eq
 8003530:	2001      	moveq	r0, #1
 8003532:	7020      	strbeq	r0, [r4, #0]
 8003534:	f000 f8e7 	bl	8003706 <.text_32>
 8003538:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 800353c:	f8db c000 	ldr.w	ip, [fp]
 8003540:	4642      	mov	r2, r8
 8003542:	4651      	mov	r1, sl
 8003544:	2001      	movs	r0, #1
 8003546:	47e0      	blx	ip
 8003548:	9803      	ldr	r0, [sp, #12]
 800354a:	b948      	cbnz	r0, 8003560 <PRL_Received+0x18c>
 800354c:	2102      	movs	r1, #2
 800354e:	9100      	str	r1, [sp, #0]
 8003550:	f104 0318 	add.w	r3, r4, #24
 8003554:	f8db c000 	ldr.w	ip, [fp]
 8003558:	4642      	mov	r2, r8
 800355a:	4651      	mov	r1, sl
 800355c:	2002      	movs	r0, #2
 800355e:	47e0      	blx	ip
 8003560:	9802      	ldr	r0, [sp, #8]
 8003562:	7981      	ldrb	r1, [r0, #6]
 8003564:	f3c7 2042 	ubfx	r0, r7, #9, #3
 8003568:	4281      	cmp	r1, r0
 800356a:	bf04      	itt	eq
 800356c:	9803      	ldreq	r0, [sp, #12]
 800356e:	2800      	cmpeq	r0, #0
 8003570:	f000 80a2 	beq.w	80036b8 <PRL_Received+0x2e4>
 8003574:	0439      	lsls	r1, r7, #16
 8003576:	9a02      	ldr	r2, [sp, #8]
 8003578:	0e49      	lsrs	r1, r1, #25
 800357a:	f001 0107 	and.w	r1, r1, #7
 800357e:	7191      	strb	r1, [r2, #6]
 8003580:	0438      	lsls	r0, r7, #16
 8003582:	8427      	strh	r7, [r4, #32]
 8003584:	0fc0      	lsrs	r0, r0, #31
 8003586:	bf1c      	itt	ne
 8003588:	f8bd 0006 	ldrhne.w	r0, [sp, #6]
 800358c:	2800      	cmpne	r0, #0
 800358e:	d06e      	beq.n	800366e <PRL_Received+0x29a>
 8003590:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8003594:	83e0      	strh	r0, [r4, #30]
 8003596:	201a      	movs	r0, #26
 8003598:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800359c:	f411 4ff8 	tst.w	r1, #31744	@ 0x7c00
 80035a0:	d13c      	bne.n	800361c <PRL_Received+0x248>
 80035a2:	f3c7 3102 	ubfx	r1, r7, #12, #3
 80035a6:	2907      	cmp	r1, #7
 80035a8:	d301      	bcc.n	80035ae <PRL_Received+0x1da>
 80035aa:	2d1a      	cmp	r5, #26
 80035ac:	d820      	bhi.n	80035f0 <PRL_Received+0x21c>
 80035ae:	2100      	movs	r1, #0
 80035b0:	3434      	adds	r4, #52	@ 0x34
 80035b2:	e00c      	b.n	80035ce <PRL_Received+0x1fa>
 80035b4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80035b8:	6832      	ldr	r2, [r6, #0]
 80035ba:	f814 e001 	ldrb.w	lr, [r4, r1]
 80035be:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 80035c2:	fb10 1303 	smlabb	r3, r0, r3, r1
 80035c6:	1c49      	adds	r1, r1, #1
 80035c8:	f802 e003 	strb.w	lr, [r2, r3]
 80035cc:	b289      	uxth	r1, r1
 80035ce:	f000 f894 	bl	80036fa <.text_31>
 80035d2:	d3ef      	bcc.n	80035b4 <PRL_Received+0x1e0>
 80035d4:	f3c7 3002 	ubfx	r0, r7, #12, #3
 80035d8:	0080      	lsls	r0, r0, #2
 80035da:	1e80      	subs	r0, r0, #2
 80035dc:	42a8      	cmp	r0, r5
 80035de:	d204      	bcs.n	80035ea <PRL_Received+0x216>
 80035e0:	f3c7 3002 	ubfx	r0, r7, #12, #3
 80035e4:	0080      	lsls	r0, r0, #2
 80035e6:	1e80      	subs	r0, r0, #2
 80035e8:	e00f      	b.n	800360a <PRL_Received+0x236>
 80035ea:	6870      	ldr	r0, [r6, #4]
 80035ec:	8005      	strh	r5, [r0, #0]
 80035ee:	e00e      	b.n	800360e <PRL_Received+0x23a>
 80035f0:	2101      	movs	r1, #1
 80035f2:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 80035f6:	2000      	movs	r0, #0
 80035f8:	f104 0134 	add.w	r1, r4, #52	@ 0x34
 80035fc:	6833      	ldr	r3, [r6, #0]
 80035fe:	5c0a      	ldrb	r2, [r1, r0]
 8003600:	541a      	strb	r2, [r3, r0]
 8003602:	1c40      	adds	r0, r0, #1
 8003604:	281a      	cmp	r0, #26
 8003606:	d3f9      	bcc.n	80035fc <PRL_Received+0x228>
 8003608:	201a      	movs	r0, #26
 800360a:	6871      	ldr	r1, [r6, #4]
 800360c:	8008      	strh	r0, [r1, #0]
 800360e:	4641      	mov	r1, r8
 8003610:	4650      	mov	r0, sl
 8003612:	b005      	add	sp, #20
 8003614:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003618:	f7fd b9b6 	b.w	8000988 <PE_PRL_PostReceiveEvent>
 800361c:	6871      	ldr	r1, [r6, #4]
 800361e:	8809      	ldrh	r1, [r1, #0]
 8003620:	f240 1205 	movw	r2, #261	@ 0x105
 8003624:	f101 031a 	add.w	r3, r1, #26
 8003628:	4293      	cmp	r3, r2
 800362a:	bf3f      	itttt	cc
 800362c:	f3c7 3302 	ubfxcc	r3, r7, #12, #3
 8003630:	eb01 0183 	addcc.w	r1, r1, r3, lsl #2
 8003634:	1e89      	subcc	r1, r1, #2
 8003636:	42a9      	cmpcc	r1, r5
 8003638:	d21a      	bcs.n	8003670 <PRL_Received+0x29c>
 800363a:	2101      	movs	r1, #1
 800363c:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 8003640:	3434      	adds	r4, #52	@ 0x34
 8003642:	2100      	movs	r1, #0
 8003644:	e007      	b.n	8003656 <PRL_Received+0x282>
 8003646:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800364a:	6832      	ldr	r2, [r6, #0]
 800364c:	5c65      	ldrb	r5, [r4, r1]
 800364e:	f000 f848 	bl	80036e2 <.text_29>
 8003652:	54d5      	strb	r5, [r2, r3]
 8003654:	b289      	uxth	r1, r1
 8003656:	f000 f850 	bl	80036fa <.text_31>
 800365a:	d3f4      	bcc.n	8003646 <PRL_Received+0x272>
 800365c:	6871      	ldr	r1, [r6, #4]
 800365e:	880a      	ldrh	r2, [r1, #0]
 8003660:	043f      	lsls	r7, r7, #16
 8003662:	0ebf      	lsrs	r7, r7, #26
 8003664:	f007 071c 	and.w	r7, r7, #28
 8003668:	1eb8      	subs	r0, r7, #2
 800366a:	1882      	adds	r2, r0, r2
 800366c:	800a      	strh	r2, [r1, #0]
 800366e:	e035      	b.n	80036dc <.text_28>
 8003670:	6871      	ldr	r1, [r6, #4]
 8003672:	880b      	ldrh	r3, [r1, #0]
 8003674:	f000 f83b 	bl	80036ee <.text_30>
 8003678:	4291      	cmp	r1, r2
 800367a:	d219      	bcs.n	80036b0 <PRL_Received+0x2dc>
 800367c:	f000 f837 	bl	80036ee <.text_30>
 8003680:	42a9      	cmp	r1, r5
 8003682:	d315      	bcc.n	80036b0 <PRL_Received+0x2dc>
 8003684:	2201      	movs	r2, #1
 8003686:	f884 2025 	strb.w	r2, [r4, #37]	@ 0x25
 800368a:	2100      	movs	r1, #0
 800368c:	3434      	adds	r4, #52	@ 0x34
 800368e:	e009      	b.n	80036a4 <PRL_Received+0x2d0>
 8003690:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8003694:	6832      	ldr	r2, [r6, #0]
 8003696:	f814 a001 	ldrb.w	sl, [r4, r1]
 800369a:	f000 f822 	bl	80036e2 <.text_29>
 800369e:	f802 a003 	strb.w	sl, [r2, r3]
 80036a2:	b289      	uxth	r1, r1
 80036a4:	f000 f829 	bl	80036fa <.text_31>
 80036a8:	d3f2      	bcc.n	8003690 <PRL_Received+0x2bc>
 80036aa:	6870      	ldr	r0, [r6, #4]
 80036ac:	8005      	strh	r5, [r0, #0]
 80036ae:	e015      	b.n	80036dc <.text_28>
 80036b0:	2100      	movs	r1, #0
 80036b2:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 80036b6:	e011      	b.n	80036dc <.text_28>
 80036b8:	20ff      	movs	r0, #255	@ 0xff
 80036ba:	7260      	strb	r0, [r4, #9]
 80036bc:	2100      	movs	r1, #0
 80036be:	7421      	strb	r1, [r4, #16]
 80036c0:	4650      	mov	r0, sl
 80036c2:	f7fd f981 	bl	80009c8 <PE_PRL_PostReceiveEventError>
 80036c6:	2000      	movs	r0, #0
 80036c8:	72a0      	strb	r0, [r4, #10]
 80036ca:	2117      	movs	r1, #23
 80036cc:	9100      	str	r1, [sp, #0]
 80036ce:	2200      	movs	r2, #0
 80036d0:	a365      	add	r3, pc, #404	@ (adr r3, 8003868 <.text_42>)
 80036d2:	4651      	mov	r1, sl
 80036d4:	2006      	movs	r0, #6
 80036d6:	f8db 4000 	ldr.w	r4, [fp]
 80036da:	47a0      	blx	r4

080036dc <.text_28>:
 80036dc:	b005      	add	sp, #20
 80036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080036e2 <.text_29>:
 80036e2:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 80036e6:	fb10 1303 	smlabb	r3, r0, r3, r1
 80036ea:	1c49      	adds	r1, r1, #1
 80036ec:	4770      	bx	lr

080036ee <.text_30>:
 80036ee:	f3c7 3102 	ubfx	r1, r7, #12, #3
 80036f2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80036f6:	1e89      	subs	r1, r1, #2
 80036f8:	4770      	bx	lr

080036fa <.text_31>:
 80036fa:	f3c7 3202 	ubfx	r2, r7, #12, #3
 80036fe:	0092      	lsls	r2, r2, #2
 8003700:	1e92      	subs	r2, r2, #2
 8003702:	4291      	cmp	r1, r2
 8003704:	4770      	bx	lr

08003706 <.text_32>:
 8003706:	f3c7 3002 	ubfx	r0, r7, #12, #3
 800370a:	0080      	lsls	r0, r0, #2
 800370c:	1c80      	adds	r0, r0, #2
 800370e:	9000      	str	r0, [sp, #0]
 8003710:	4770      	bx	lr

08003712 <.text_33>:
 8003712:	220f      	movs	r2, #15
 8003714:	2103      	movs	r1, #3
 8003716:	1da0      	adds	r0, r4, #6
 8003718:	f000 b8bf 	b.w	800389a <__aeabi_memset>

0800371c <PRL_ResetIndicate>:
 800371c:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8003720:	460d      	mov	r5, r1
 8003722:	2d05      	cmp	r5, #5
 8003724:	4680      	mov	r8, r0
 8003726:	d116      	bne.n	8003756 <PRL_ResetIndicate+0x3a>
 8003728:	4f38      	ldr	r7, [pc, #224]	@ (800380c <.text_39>)
 800372a:	4646      	mov	r6, r8
 800372c:	f857 4026 	ldr.w	r4, [r7, r6, lsl #2]
 8003730:	2000      	movs	r0, #0
 8003732:	2100      	movs	r1, #0
 8003734:	b2c2      	uxtb	r2, r0
 8003736:	1c40      	adds	r0, r0, #1
 8003738:	18a2      	adds	r2, r4, r2
 800373a:	b2c3      	uxtb	r3, r0
 800373c:	2b03      	cmp	r3, #3
 800373e:	72d1      	strb	r1, [r2, #11]
 8003740:	d3f8      	bcc.n	8003734 <PRL_ResetIndicate+0x18>
 8003742:	f7ff ffe6 	bl	8003712 <.text_33>
 8003746:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
 800374a:	2200      	movs	r2, #0
 800374c:	7142      	strb	r2, [r0, #5]
 800374e:	7022      	strb	r2, [r4, #0]
 8003750:	4640      	mov	r0, r8
 8003752:	f7ff fe3d 	bl	80033d0 <PRL_DisableRX>
 8003756:	2000      	movs	r0, #0
 8003758:	4e2d      	ldr	r6, [pc, #180]	@ (8003810 <.text_40>)
 800375a:	6837      	ldr	r7, [r6, #0]
 800375c:	9000      	str	r0, [sp, #0]
 800375e:	2300      	movs	r3, #0
 8003760:	462a      	mov	r2, r5
 8003762:	4641      	mov	r1, r8
 8003764:	2001      	movs	r0, #1
 8003766:	47b8      	blx	r7
 8003768:	4629      	mov	r1, r5
 800376a:	4640      	mov	r0, r8
 800376c:	e8bd 41fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8003770:	f7fd b846 	b.w	8000800 <PE_PRL_ResetReceived>

08003774 <PRL_ResetCompleted>:
 8003774:	4a25      	ldr	r2, [pc, #148]	@ (800380c <.text_39>)
 8003776:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800377a:	2101      	movs	r1, #1
 800377c:	70c1      	strb	r1, [r0, #3]
 800377e:	4770      	bx	lr

08003780 <PRL_BistCompleted>:
 8003780:	f7fd b866 	b.w	8000850 <PE_PRL_BistCompleted>

08003784 <PRL_TxCompleted>:
 8003784:	b538      	push	{r3, r4, r5, lr}
 8003786:	4a21      	ldr	r2, [pc, #132]	@ (800380c <.text_39>)
 8003788:	4604      	mov	r4, r0
 800378a:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 800378e:	7c2a      	ldrb	r2, [r5, #16]
 8003790:	2a01      	cmp	r2, #1
 8003792:	d002      	beq.n	800379a <PRL_TxCompleted+0x16>
 8003794:	2a02      	cmp	r2, #2
 8003796:	d009      	beq.n	80037ac <PRL_TxCompleted+0x28>
 8003798:	e010      	b.n	80037bc <PRL_TxCompleted+0x38>
 800379a:	b911      	cbnz	r1, 80037a2 <PRL_TxCompleted+0x1e>
 800379c:	f7fd f947 	bl	8000a2e <PE_PRL_PostReceiveEventComplete>
 80037a0:	e001      	b.n	80037a6 <PRL_TxCompleted+0x22>
 80037a2:	f7fd f911 	bl	80009c8 <PE_PRL_PostReceiveEventError>
 80037a6:	2000      	movs	r0, #0
 80037a8:	72a8      	strb	r0, [r5, #10]
 80037aa:	e007      	b.n	80037bc <PRL_TxCompleted+0x38>
 80037ac:	f00c fd16 	bl	80101dc <USBPD_PHY_GetRetryTimerValue>
 80037b0:	0064      	lsls	r4, r4, #1
 80037b2:	4601      	mov	r1, r0
 80037b4:	1c64      	adds	r4, r4, #1
 80037b6:	b2e0      	uxtb	r0, r4
 80037b8:	f00d ffe6 	bl	8011788 <USBPD_TIM_Start>
 80037bc:	2000      	movs	r0, #0
 80037be:	7428      	strb	r0, [r5, #16]
 80037c0:	bd31      	pop	{r0, r4, r5, pc}

080037c2 <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80037c2:	b530      	push	{r4, r5, lr}
 80037c4:	4c11      	ldr	r4, [pc, #68]	@ (800380c <.text_39>)
 80037c6:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 80037ca:	8ba5      	ldrh	r5, [r4, #28]
 80037cc:	f248 30ff 	movw	r0, #33791	@ 0x83ff
 80037d0:	4005      	ands	r5, r0
 80037d2:	8a60      	ldrh	r0, [r4, #18]
 80037d4:	ea45 25c1 	orr.w	r5, r5, r1, lsl #11
 80037d8:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 80037dc:	f405 457e 	and.w	r5, r5, #65024	@ 0xfe00
 80037e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037e4:	8260      	strh	r0, [r4, #18]
 80037e6:	432a      	orrs	r2, r5
 80037e8:	8c21      	ldrh	r1, [r4, #32]
 80037ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ee:	f361 0004 	bfi	r0, r1, #0, #5
 80037f2:	83a2      	strh	r2, [r4, #28]
 80037f4:	8260      	strh	r0, [r4, #18]
 80037f6:	7018      	strb	r0, [r3, #0]
 80037f8:	8a60      	ldrh	r0, [r4, #18]
 80037fa:	0a00      	lsrs	r0, r0, #8
 80037fc:	7058      	strb	r0, [r3, #1]
 80037fe:	8ba0      	ldrh	r0, [r4, #28]
 8003800:	7098      	strb	r0, [r3, #2]
 8003802:	8ba1      	ldrh	r1, [r4, #28]
 8003804:	0a09      	lsrs	r1, r1, #8
 8003806:	70d9      	strb	r1, [r3, #3]
 8003808:	bd30      	pop	{r4, r5, pc}
	...

0800380c <.text_39>:
 800380c:	20000304 	.word	0x20000304

08003810 <.text_40>:
 8003810:	20000000 	.word	0x20000000

08003814 <USBPD_PRL_PrepareChunkRequest>:
 8003814:	b530      	push	{r4, r5, lr}
 8003816:	f7ff fb46 	bl	8002ea6 <.text_12>
 800381a:	8b9c      	ldrh	r4, [r3, #28]
 800381c:	8bdd      	ldrh	r5, [r3, #30]
 800381e:	f444 4404 	orr.w	r4, r4, #33792	@ 0x8400
 8003822:	0aed      	lsrs	r5, r5, #11
 8003824:	839c      	strh	r4, [r3, #28]
 8003826:	1c6d      	adds	r5, r5, #1
 8003828:	02ed      	lsls	r5, r5, #11
 800382a:	f404 4406 	and.w	r4, r4, #34304	@ 0x8600
 800382e:	f405 45f0 	and.w	r5, r5, #30720	@ 0x7800
 8003832:	432c      	orrs	r4, r5
 8003834:	839c      	strh	r4, [r3, #28]
 8003836:	8a5c      	ldrh	r4, [r3, #18]
 8003838:	8c1d      	ldrh	r5, [r3, #32]
 800383a:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 800383e:	825c      	strh	r4, [r3, #18]
 8003840:	f365 0404 	bfi	r4, r5, #0, #5
 8003844:	825c      	strh	r4, [r3, #18]
 8003846:	2400      	movs	r4, #0
 8003848:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800384c:	7144      	strb	r4, [r0, #5]
 800384e:	8a5a      	ldrh	r2, [r3, #18]
 8003850:	700a      	strb	r2, [r1, #0]
 8003852:	8a58      	ldrh	r0, [r3, #18]
 8003854:	0a00      	lsrs	r0, r0, #8
 8003856:	7048      	strb	r0, [r1, #1]
 8003858:	8b98      	ldrh	r0, [r3, #28]
 800385a:	7088      	strb	r0, [r1, #2]
 800385c:	8b9a      	ldrh	r2, [r3, #28]
 800385e:	710c      	strb	r4, [r1, #4]
 8003860:	0a12      	lsrs	r2, r2, #8
 8003862:	714c      	strb	r4, [r1, #5]
 8003864:	70ca      	strb	r2, [r1, #3]
 8003866:	bd30      	pop	{r4, r5, pc}

08003868 <.text_42>:
 8003868:	5f4c5250 	.word	0x5f4c5250
 800386c:	4e455645 	.word	0x4e455645
 8003870:	58525f54 	.word	0x58525f54
 8003874:	5349445f 	.word	0x5349445f
 8003878:	44524143 	.word	0x44524143
 800387c:	00004445 	.word	0x00004445

08003880 <USBPD_PRL_Init::PRL_PhyCallbacks>:
 8003880:	080033d5 0800371d 08003775 08003781     .3...7..u7...7..
 8003890:	08003785 00000000                       .7......

08003898 <.text_44>:
 8003898:	0001      	.short	0x0001

0800389a <__aeabi_memset>:
 800389a:	b470      	push	{r4, r5, r6}
 800389c:	0784      	lsls	r4, r0, #30
 800389e:	d046      	beq.n	800392e <__aeabi_memset+0x94>
 80038a0:	1e4c      	subs	r4, r1, #1
 80038a2:	2900      	cmp	r1, #0
 80038a4:	d041      	beq.n	800392a <__aeabi_memset+0x90>
 80038a6:	b2d5      	uxtb	r5, r2
 80038a8:	4603      	mov	r3, r0
 80038aa:	e002      	b.n	80038b2 <__aeabi_memset+0x18>
 80038ac:	1e61      	subs	r1, r4, #1
 80038ae:	b3e4      	cbz	r4, 800392a <__aeabi_memset+0x90>
 80038b0:	460c      	mov	r4, r1
 80038b2:	f803 5b01 	strb.w	r5, [r3], #1
 80038b6:	0799      	lsls	r1, r3, #30
 80038b8:	d1f8      	bne.n	80038ac <__aeabi_memset+0x12>
 80038ba:	2c03      	cmp	r4, #3
 80038bc:	d92e      	bls.n	800391c <__aeabi_memset+0x82>
 80038be:	b2d5      	uxtb	r5, r2
 80038c0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80038c4:	2c0f      	cmp	r4, #15
 80038c6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80038ca:	d919      	bls.n	8003900 <__aeabi_memset+0x66>
 80038cc:	4626      	mov	r6, r4
 80038ce:	f103 0110 	add.w	r1, r3, #16
 80038d2:	3e10      	subs	r6, #16
 80038d4:	2e0f      	cmp	r6, #15
 80038d6:	f841 5c10 	str.w	r5, [r1, #-16]
 80038da:	f841 5c0c 	str.w	r5, [r1, #-12]
 80038de:	f841 5c08 	str.w	r5, [r1, #-8]
 80038e2:	f841 5c04 	str.w	r5, [r1, #-4]
 80038e6:	f101 0110 	add.w	r1, r1, #16
 80038ea:	d8f2      	bhi.n	80038d2 <__aeabi_memset+0x38>
 80038ec:	f1a4 0110 	sub.w	r1, r4, #16
 80038f0:	f021 010f 	bic.w	r1, r1, #15
 80038f4:	f004 040f 	and.w	r4, r4, #15
 80038f8:	3110      	adds	r1, #16
 80038fa:	2c03      	cmp	r4, #3
 80038fc:	440b      	add	r3, r1
 80038fe:	d90d      	bls.n	800391c <__aeabi_memset+0x82>
 8003900:	461e      	mov	r6, r3
 8003902:	4621      	mov	r1, r4
 8003904:	3904      	subs	r1, #4
 8003906:	2903      	cmp	r1, #3
 8003908:	f846 5b04 	str.w	r5, [r6], #4
 800390c:	d8fa      	bhi.n	8003904 <__aeabi_memset+0x6a>
 800390e:	1f21      	subs	r1, r4, #4
 8003910:	f021 0103 	bic.w	r1, r1, #3
 8003914:	3104      	adds	r1, #4
 8003916:	440b      	add	r3, r1
 8003918:	f004 0403 	and.w	r4, r4, #3
 800391c:	b12c      	cbz	r4, 800392a <__aeabi_memset+0x90>
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	441c      	add	r4, r3
 8003922:	f803 2b01 	strb.w	r2, [r3], #1
 8003926:	42a3      	cmp	r3, r4
 8003928:	d1fb      	bne.n	8003922 <__aeabi_memset+0x88>
 800392a:	bc70      	pop	{r4, r5, r6}
 800392c:	4770      	bx	lr
 800392e:	460c      	mov	r4, r1
 8003930:	4603      	mov	r3, r0
 8003932:	e7c2      	b.n	80038ba <__aeabi_memset+0x20>

08003934 <strlen>:
 8003934:	4603      	mov	r3, r0
 8003936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800393a:	2a00      	cmp	r2, #0
 800393c:	d1fb      	bne.n	8003936 <strlen+0x2>
 800393e:	1a18      	subs	r0, r3, r0
 8003940:	3801      	subs	r0, #1
 8003942:	4770      	bx	lr

08003944 <strcmp>:
 8003944:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800394c:	2a01      	cmp	r2, #1
 800394e:	bf28      	it	cs
 8003950:	429a      	cmpcs	r2, r3
 8003952:	d0f7      	beq.n	8003944 <strcmp>
 8003954:	1ad0      	subs	r0, r2, r3
 8003956:	4770      	bx	lr
	...

08003960 <memchr>:
 8003960:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8003964:	2a10      	cmp	r2, #16
 8003966:	db2b      	blt.n	80039c0 <memchr+0x60>
 8003968:	f010 0f07 	tst.w	r0, #7
 800396c:	d008      	beq.n	8003980 <memchr+0x20>
 800396e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003972:	3a01      	subs	r2, #1
 8003974:	428b      	cmp	r3, r1
 8003976:	d02d      	beq.n	80039d4 <memchr+0x74>
 8003978:	f010 0f07 	tst.w	r0, #7
 800397c:	b342      	cbz	r2, 80039d0 <memchr+0x70>
 800397e:	d1f6      	bne.n	800396e <memchr+0xe>
 8003980:	b4f0      	push	{r4, r5, r6, r7}
 8003982:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8003986:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800398a:	f022 0407 	bic.w	r4, r2, #7
 800398e:	f07f 0700 	mvns.w	r7, #0
 8003992:	2300      	movs	r3, #0
 8003994:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8003998:	3c08      	subs	r4, #8
 800399a:	ea85 0501 	eor.w	r5, r5, r1
 800399e:	ea86 0601 	eor.w	r6, r6, r1
 80039a2:	fa85 f547 	uadd8	r5, r5, r7
 80039a6:	faa3 f587 	sel	r5, r3, r7
 80039aa:	fa86 f647 	uadd8	r6, r6, r7
 80039ae:	faa5 f687 	sel	r6, r5, r7
 80039b2:	b98e      	cbnz	r6, 80039d8 <memchr+0x78>
 80039b4:	d1ee      	bne.n	8003994 <memchr+0x34>
 80039b6:	bcf0      	pop	{r4, r5, r6, r7}
 80039b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80039bc:	f002 0207 	and.w	r2, r2, #7
 80039c0:	b132      	cbz	r2, 80039d0 <memchr+0x70>
 80039c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80039c6:	3a01      	subs	r2, #1
 80039c8:	ea83 0301 	eor.w	r3, r3, r1
 80039cc:	b113      	cbz	r3, 80039d4 <memchr+0x74>
 80039ce:	d1f8      	bne.n	80039c2 <memchr+0x62>
 80039d0:	2000      	movs	r0, #0
 80039d2:	4770      	bx	lr
 80039d4:	3801      	subs	r0, #1
 80039d6:	4770      	bx	lr
 80039d8:	2d00      	cmp	r5, #0
 80039da:	bf06      	itte	eq
 80039dc:	4635      	moveq	r5, r6
 80039de:	3803      	subeq	r0, #3
 80039e0:	3807      	subne	r0, #7
 80039e2:	f015 0f01 	tst.w	r5, #1
 80039e6:	d107      	bne.n	80039f8 <memchr+0x98>
 80039e8:	3001      	adds	r0, #1
 80039ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80039ee:	bf02      	ittt	eq
 80039f0:	3001      	addeq	r0, #1
 80039f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80039f6:	3001      	addeq	r0, #1
 80039f8:	bcf0      	pop	{r4, r5, r6, r7}
 80039fa:	3801      	subs	r0, #1
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop

08003a00 <__aeabi_drsub>:
 8003a00:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8003a04:	e002      	b.n	8003a0c <__adddf3>
 8003a06:	bf00      	nop

08003a08 <__aeabi_dsub>:
 8003a08:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08003a0c <__adddf3>:
 8003a0c:	b530      	push	{r4, r5, lr}
 8003a0e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003a12:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003a16:	ea94 0f05 	teq	r4, r5
 8003a1a:	bf08      	it	eq
 8003a1c:	ea90 0f02 	teqeq	r0, r2
 8003a20:	bf1f      	itttt	ne
 8003a22:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003a26:	ea55 0c02 	orrsne.w	ip, r5, r2
 8003a2a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8003a2e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003a32:	f000 80e2 	beq.w	8003bfa <__adddf3+0x1ee>
 8003a36:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8003a3a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8003a3e:	bfb8      	it	lt
 8003a40:	426d      	neglt	r5, r5
 8003a42:	dd0c      	ble.n	8003a5e <__adddf3+0x52>
 8003a44:	442c      	add	r4, r5
 8003a46:	ea80 0202 	eor.w	r2, r0, r2
 8003a4a:	ea81 0303 	eor.w	r3, r1, r3
 8003a4e:	ea82 0000 	eor.w	r0, r2, r0
 8003a52:	ea83 0101 	eor.w	r1, r3, r1
 8003a56:	ea80 0202 	eor.w	r2, r0, r2
 8003a5a:	ea81 0303 	eor.w	r3, r1, r3
 8003a5e:	2d36      	cmp	r5, #54	@ 0x36
 8003a60:	bf88      	it	hi
 8003a62:	bd30      	pophi	{r4, r5, pc}
 8003a64:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8003a68:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003a6c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8003a70:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8003a74:	d002      	beq.n	8003a7c <__adddf3+0x70>
 8003a76:	4240      	negs	r0, r0
 8003a78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003a7c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8003a80:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003a84:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003a88:	d002      	beq.n	8003a90 <__adddf3+0x84>
 8003a8a:	4252      	negs	r2, r2
 8003a8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003a90:	ea94 0f05 	teq	r4, r5
 8003a94:	f000 80a7 	beq.w	8003be6 <__adddf3+0x1da>
 8003a98:	f1a4 0401 	sub.w	r4, r4, #1
 8003a9c:	f1d5 0e20 	rsbs	lr, r5, #32
 8003aa0:	db0d      	blt.n	8003abe <__adddf3+0xb2>
 8003aa2:	fa02 fc0e 	lsl.w	ip, r2, lr
 8003aa6:	fa22 f205 	lsr.w	r2, r2, r5
 8003aaa:	1880      	adds	r0, r0, r2
 8003aac:	f141 0100 	adc.w	r1, r1, #0
 8003ab0:	fa03 f20e 	lsl.w	r2, r3, lr
 8003ab4:	1880      	adds	r0, r0, r2
 8003ab6:	fa43 f305 	asr.w	r3, r3, r5
 8003aba:	4159      	adcs	r1, r3
 8003abc:	e00e      	b.n	8003adc <__adddf3+0xd0>
 8003abe:	f1a5 0520 	sub.w	r5, r5, #32
 8003ac2:	f10e 0e20 	add.w	lr, lr, #32
 8003ac6:	2a01      	cmp	r2, #1
 8003ac8:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003acc:	bf28      	it	cs
 8003ace:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003ad2:	fa43 f305 	asr.w	r3, r3, r5
 8003ad6:	18c0      	adds	r0, r0, r3
 8003ad8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003adc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003ae0:	d507      	bpl.n	8003af2 <__adddf3+0xe6>
 8003ae2:	f04f 0e00 	mov.w	lr, #0
 8003ae6:	f1dc 0c00 	rsbs	ip, ip, #0
 8003aea:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003aee:	eb6e 0101 	sbc.w	r1, lr, r1
 8003af2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003af6:	d31b      	bcc.n	8003b30 <__adddf3+0x124>
 8003af8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003afc:	d30c      	bcc.n	8003b18 <__adddf3+0x10c>
 8003afe:	0849      	lsrs	r1, r1, #1
 8003b00:	ea5f 0030 	movs.w	r0, r0, rrx
 8003b04:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003b08:	f104 0401 	add.w	r4, r4, #1
 8003b0c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003b10:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8003b14:	f080 809a 	bcs.w	8003c4c <__adddf3+0x240>
 8003b18:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8003b1c:	bf08      	it	eq
 8003b1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003b22:	f150 0000 	adcs.w	r0, r0, #0
 8003b26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003b2a:	ea41 0105 	orr.w	r1, r1, r5
 8003b2e:	bd30      	pop	{r4, r5, pc}
 8003b30:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003b34:	4140      	adcs	r0, r0
 8003b36:	eb41 0101 	adc.w	r1, r1, r1
 8003b3a:	3c01      	subs	r4, #1
 8003b3c:	bf28      	it	cs
 8003b3e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8003b42:	d2e9      	bcs.n	8003b18 <__adddf3+0x10c>
 8003b44:	f091 0f00 	teq	r1, #0
 8003b48:	bf04      	itt	eq
 8003b4a:	4601      	moveq	r1, r0
 8003b4c:	2000      	moveq	r0, #0
 8003b4e:	fab1 f381 	clz	r3, r1
 8003b52:	bf08      	it	eq
 8003b54:	3320      	addeq	r3, #32
 8003b56:	f1a3 030b 	sub.w	r3, r3, #11
 8003b5a:	f1b3 0220 	subs.w	r2, r3, #32
 8003b5e:	da0c      	bge.n	8003b7a <__adddf3+0x16e>
 8003b60:	320c      	adds	r2, #12
 8003b62:	dd08      	ble.n	8003b76 <__adddf3+0x16a>
 8003b64:	f102 0c14 	add.w	ip, r2, #20
 8003b68:	f1c2 020c 	rsb	r2, r2, #12
 8003b6c:	fa01 f00c 	lsl.w	r0, r1, ip
 8003b70:	fa21 f102 	lsr.w	r1, r1, r2
 8003b74:	e00c      	b.n	8003b90 <__adddf3+0x184>
 8003b76:	f102 0214 	add.w	r2, r2, #20
 8003b7a:	bfd8      	it	le
 8003b7c:	f1c2 0c20 	rsble	ip, r2, #32
 8003b80:	fa01 f102 	lsl.w	r1, r1, r2
 8003b84:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003b88:	bfdc      	itt	le
 8003b8a:	ea41 010c 	orrle.w	r1, r1, ip
 8003b8e:	4090      	lslle	r0, r2
 8003b90:	1ae4      	subs	r4, r4, r3
 8003b92:	bfa2      	ittt	ge
 8003b94:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003b98:	4329      	orrge	r1, r5
 8003b9a:	bd30      	popge	{r4, r5, pc}
 8003b9c:	ea6f 0404 	mvn.w	r4, r4
 8003ba0:	3c1f      	subs	r4, #31
 8003ba2:	da1c      	bge.n	8003bde <__adddf3+0x1d2>
 8003ba4:	340c      	adds	r4, #12
 8003ba6:	dc0e      	bgt.n	8003bc6 <__adddf3+0x1ba>
 8003ba8:	f104 0414 	add.w	r4, r4, #20
 8003bac:	f1c4 0220 	rsb	r2, r4, #32
 8003bb0:	fa20 f004 	lsr.w	r0, r0, r4
 8003bb4:	fa01 f302 	lsl.w	r3, r1, r2
 8003bb8:	ea40 0003 	orr.w	r0, r0, r3
 8003bbc:	fa21 f304 	lsr.w	r3, r1, r4
 8003bc0:	ea45 0103 	orr.w	r1, r5, r3
 8003bc4:	bd30      	pop	{r4, r5, pc}
 8003bc6:	f1c4 040c 	rsb	r4, r4, #12
 8003bca:	f1c4 0220 	rsb	r2, r4, #32
 8003bce:	fa20 f002 	lsr.w	r0, r0, r2
 8003bd2:	fa01 f304 	lsl.w	r3, r1, r4
 8003bd6:	ea40 0003 	orr.w	r0, r0, r3
 8003bda:	4629      	mov	r1, r5
 8003bdc:	bd30      	pop	{r4, r5, pc}
 8003bde:	fa21 f004 	lsr.w	r0, r1, r4
 8003be2:	4629      	mov	r1, r5
 8003be4:	bd30      	pop	{r4, r5, pc}
 8003be6:	f094 0f00 	teq	r4, #0
 8003bea:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8003bee:	bf06      	itte	eq
 8003bf0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8003bf4:	3401      	addeq	r4, #1
 8003bf6:	3d01      	subne	r5, #1
 8003bf8:	e74e      	b.n	8003a98 <__adddf3+0x8c>
 8003bfa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003bfe:	bf18      	it	ne
 8003c00:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003c04:	d029      	beq.n	8003c5a <__adddf3+0x24e>
 8003c06:	ea94 0f05 	teq	r4, r5
 8003c0a:	bf08      	it	eq
 8003c0c:	ea90 0f02 	teqeq	r0, r2
 8003c10:	d005      	beq.n	8003c1e <__adddf3+0x212>
 8003c12:	ea54 0c00 	orrs.w	ip, r4, r0
 8003c16:	bf04      	itt	eq
 8003c18:	4619      	moveq	r1, r3
 8003c1a:	4610      	moveq	r0, r2
 8003c1c:	bd30      	pop	{r4, r5, pc}
 8003c1e:	ea91 0f03 	teq	r1, r3
 8003c22:	bf1e      	ittt	ne
 8003c24:	2100      	movne	r1, #0
 8003c26:	2000      	movne	r0, #0
 8003c28:	bd30      	popne	{r4, r5, pc}
 8003c2a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003c2e:	d105      	bne.n	8003c3c <__adddf3+0x230>
 8003c30:	0040      	lsls	r0, r0, #1
 8003c32:	4149      	adcs	r1, r1
 8003c34:	bf28      	it	cs
 8003c36:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8003c3a:	bd30      	pop	{r4, r5, pc}
 8003c3c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8003c40:	bf3c      	itt	cc
 8003c42:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8003c46:	bd30      	popcc	{r4, r5, pc}
 8003c48:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003c4c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8003c50:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003c54:	f04f 0000 	mov.w	r0, #0
 8003c58:	bd30      	pop	{r4, r5, pc}
 8003c5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003c5e:	bf1a      	itte	ne
 8003c60:	4619      	movne	r1, r3
 8003c62:	4610      	movne	r0, r2
 8003c64:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003c68:	bf1c      	itt	ne
 8003c6a:	460b      	movne	r3, r1
 8003c6c:	4602      	movne	r2, r0
 8003c6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003c72:	bf06      	itte	eq
 8003c74:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003c78:	ea91 0f03 	teqeq	r1, r3
 8003c7c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8003c80:	bd30      	pop	{r4, r5, pc}
 8003c82:	bf00      	nop

08003c84 <__aeabi_ui2d>:
 8003c84:	f090 0f00 	teq	r0, #0
 8003c88:	bf04      	itt	eq
 8003c8a:	2100      	moveq	r1, #0
 8003c8c:	4770      	bxeq	lr
 8003c8e:	b530      	push	{r4, r5, lr}
 8003c90:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c94:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c98:	f04f 0500 	mov.w	r5, #0
 8003c9c:	f04f 0100 	mov.w	r1, #0
 8003ca0:	e750      	b.n	8003b44 <__adddf3+0x138>
 8003ca2:	bf00      	nop

08003ca4 <__aeabi_i2d>:
 8003ca4:	f090 0f00 	teq	r0, #0
 8003ca8:	bf04      	itt	eq
 8003caa:	2100      	moveq	r1, #0
 8003cac:	4770      	bxeq	lr
 8003cae:	b530      	push	{r4, r5, lr}
 8003cb0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003cb4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003cb8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8003cbc:	bf48      	it	mi
 8003cbe:	4240      	negmi	r0, r0
 8003cc0:	f04f 0100 	mov.w	r1, #0
 8003cc4:	e73e      	b.n	8003b44 <__adddf3+0x138>
 8003cc6:	bf00      	nop

08003cc8 <__aeabi_f2d>:
 8003cc8:	0042      	lsls	r2, r0, #1
 8003cca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003cce:	ea4f 0131 	mov.w	r1, r1, rrx
 8003cd2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003cd6:	bf1f      	itttt	ne
 8003cd8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8003cdc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8003ce0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8003ce4:	4770      	bxne	lr
 8003ce6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8003cea:	bf08      	it	eq
 8003cec:	4770      	bxeq	lr
 8003cee:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8003cf2:	bf04      	itt	eq
 8003cf4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8003cf8:	4770      	bxeq	lr
 8003cfa:	b530      	push	{r4, r5, lr}
 8003cfc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8003d00:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003d04:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003d08:	e71c      	b.n	8003b44 <__adddf3+0x138>
 8003d0a:	bf00      	nop

08003d0c <__aeabi_ul2d>:
 8003d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8003d10:	bf08      	it	eq
 8003d12:	4770      	bxeq	lr
 8003d14:	b530      	push	{r4, r5, lr}
 8003d16:	f04f 0500 	mov.w	r5, #0
 8003d1a:	e00a      	b.n	8003d32 <__aeabi_l2d+0x16>

08003d1c <__aeabi_l2d>:
 8003d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8003d20:	bf08      	it	eq
 8003d22:	4770      	bxeq	lr
 8003d24:	b530      	push	{r4, r5, lr}
 8003d26:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8003d2a:	d502      	bpl.n	8003d32 <__aeabi_l2d+0x16>
 8003d2c:	4240      	negs	r0, r0
 8003d2e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003d32:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003d36:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003d3a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003d3e:	f43f aed8 	beq.w	8003af2 <__adddf3+0xe6>
 8003d42:	f04f 0203 	mov.w	r2, #3
 8003d46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003d4a:	bf18      	it	ne
 8003d4c:	3203      	addne	r2, #3
 8003d4e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003d52:	bf18      	it	ne
 8003d54:	3203      	addne	r2, #3
 8003d56:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003d5a:	f1c2 0320 	rsb	r3, r2, #32
 8003d5e:	fa00 fc03 	lsl.w	ip, r0, r3
 8003d62:	fa20 f002 	lsr.w	r0, r0, r2
 8003d66:	fa01 fe03 	lsl.w	lr, r1, r3
 8003d6a:	ea40 000e 	orr.w	r0, r0, lr
 8003d6e:	fa21 f102 	lsr.w	r1, r1, r2
 8003d72:	4414      	add	r4, r2
 8003d74:	e6bd      	b.n	8003af2 <__adddf3+0xe6>
 8003d76:	bf00      	nop

08003d78 <__aeabi_dmul>:
 8003d78:	b570      	push	{r4, r5, r6, lr}
 8003d7a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003d7e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003d82:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003d86:	bf1d      	ittte	ne
 8003d88:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003d8c:	ea94 0f0c 	teqne	r4, ip
 8003d90:	ea95 0f0c 	teqne	r5, ip
 8003d94:	f000 f8de 	bleq	8003f54 <__aeabi_dmul+0x1dc>
 8003d98:	442c      	add	r4, r5
 8003d9a:	ea81 0603 	eor.w	r6, r1, r3
 8003d9e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003da2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003da6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003daa:	bf18      	it	ne
 8003dac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003db0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003db4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003db8:	d038      	beq.n	8003e2c <__aeabi_dmul+0xb4>
 8003dba:	fba0 ce02 	umull	ip, lr, r0, r2
 8003dbe:	f04f 0500 	mov.w	r5, #0
 8003dc2:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003dc6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8003dca:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003dce:	f04f 0600 	mov.w	r6, #0
 8003dd2:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003dd6:	f09c 0f00 	teq	ip, #0
 8003dda:	bf18      	it	ne
 8003ddc:	f04e 0e01 	orrne.w	lr, lr, #1
 8003de0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8003de4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8003de8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8003dec:	d204      	bcs.n	8003df8 <__aeabi_dmul+0x80>
 8003dee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003df2:	416d      	adcs	r5, r5
 8003df4:	eb46 0606 	adc.w	r6, r6, r6
 8003df8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003dfc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003e00:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003e04:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003e08:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003e0c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8003e10:	bf88      	it	hi
 8003e12:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8003e16:	d81e      	bhi.n	8003e56 <__aeabi_dmul+0xde>
 8003e18:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8003e1c:	bf08      	it	eq
 8003e1e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003e22:	f150 0000 	adcs.w	r0, r0, #0
 8003e26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8003e30:	ea46 0101 	orr.w	r1, r6, r1
 8003e34:	ea40 0002 	orr.w	r0, r0, r2
 8003e38:	ea81 0103 	eor.w	r1, r1, r3
 8003e3c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003e40:	bfc2      	ittt	gt
 8003e42:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003e46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003e4a:	bd70      	popgt	{r4, r5, r6, pc}
 8003e4c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003e50:	f04f 0e00 	mov.w	lr, #0
 8003e54:	3c01      	subs	r4, #1
 8003e56:	f300 80ab 	bgt.w	8003fb0 <__aeabi_dmul+0x238>
 8003e5a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8003e5e:	bfde      	ittt	le
 8003e60:	2000      	movle	r0, #0
 8003e62:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8003e66:	bd70      	pople	{r4, r5, r6, pc}
 8003e68:	f1c4 0400 	rsb	r4, r4, #0
 8003e6c:	3c20      	subs	r4, #32
 8003e6e:	da35      	bge.n	8003edc <__aeabi_dmul+0x164>
 8003e70:	340c      	adds	r4, #12
 8003e72:	dc1b      	bgt.n	8003eac <__aeabi_dmul+0x134>
 8003e74:	f104 0414 	add.w	r4, r4, #20
 8003e78:	f1c4 0520 	rsb	r5, r4, #32
 8003e7c:	fa00 f305 	lsl.w	r3, r0, r5
 8003e80:	fa20 f004 	lsr.w	r0, r0, r4
 8003e84:	fa01 f205 	lsl.w	r2, r1, r5
 8003e88:	ea40 0002 	orr.w	r0, r0, r2
 8003e8c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8003e90:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003e94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003e98:	fa21 f604 	lsr.w	r6, r1, r4
 8003e9c:	eb42 0106 	adc.w	r1, r2, r6
 8003ea0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003ea4:	bf08      	it	eq
 8003ea6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003eaa:	bd70      	pop	{r4, r5, r6, pc}
 8003eac:	f1c4 040c 	rsb	r4, r4, #12
 8003eb0:	f1c4 0520 	rsb	r5, r4, #32
 8003eb4:	fa00 f304 	lsl.w	r3, r0, r4
 8003eb8:	fa20 f005 	lsr.w	r0, r0, r5
 8003ebc:	fa01 f204 	lsl.w	r2, r1, r4
 8003ec0:	ea40 0002 	orr.w	r0, r0, r2
 8003ec4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003ec8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003ecc:	f141 0100 	adc.w	r1, r1, #0
 8003ed0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003ed4:	bf08      	it	eq
 8003ed6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003eda:	bd70      	pop	{r4, r5, r6, pc}
 8003edc:	f1c4 0520 	rsb	r5, r4, #32
 8003ee0:	fa00 f205 	lsl.w	r2, r0, r5
 8003ee4:	ea4e 0e02 	orr.w	lr, lr, r2
 8003ee8:	fa20 f304 	lsr.w	r3, r0, r4
 8003eec:	fa01 f205 	lsl.w	r2, r1, r5
 8003ef0:	ea43 0302 	orr.w	r3, r3, r2
 8003ef4:	fa21 f004 	lsr.w	r0, r1, r4
 8003ef8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003efc:	fa21 f204 	lsr.w	r2, r1, r4
 8003f00:	ea20 0002 	bic.w	r0, r0, r2
 8003f04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003f08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003f0c:	bf08      	it	eq
 8003f0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003f12:	bd70      	pop	{r4, r5, r6, pc}
 8003f14:	f094 0f00 	teq	r4, #0
 8003f18:	d10f      	bne.n	8003f3a <__aeabi_dmul+0x1c2>
 8003f1a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8003f1e:	0040      	lsls	r0, r0, #1
 8003f20:	eb41 0101 	adc.w	r1, r1, r1
 8003f24:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8003f28:	bf08      	it	eq
 8003f2a:	3c01      	subeq	r4, #1
 8003f2c:	d0f7      	beq.n	8003f1e <__aeabi_dmul+0x1a6>
 8003f2e:	ea41 0106 	orr.w	r1, r1, r6
 8003f32:	f095 0f00 	teq	r5, #0
 8003f36:	bf18      	it	ne
 8003f38:	4770      	bxne	lr
 8003f3a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8003f3e:	0052      	lsls	r2, r2, #1
 8003f40:	eb43 0303 	adc.w	r3, r3, r3
 8003f44:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003f48:	bf08      	it	eq
 8003f4a:	3d01      	subeq	r5, #1
 8003f4c:	d0f7      	beq.n	8003f3e <__aeabi_dmul+0x1c6>
 8003f4e:	ea43 0306 	orr.w	r3, r3, r6
 8003f52:	4770      	bx	lr
 8003f54:	ea94 0f0c 	teq	r4, ip
 8003f58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003f5c:	bf18      	it	ne
 8003f5e:	ea95 0f0c 	teqne	r5, ip
 8003f62:	d00c      	beq.n	8003f7e <__aeabi_dmul+0x206>
 8003f64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003f68:	bf18      	it	ne
 8003f6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003f6e:	d1d1      	bne.n	8003f14 <__aeabi_dmul+0x19c>
 8003f70:	ea81 0103 	eor.w	r1, r1, r3
 8003f74:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003f78:	f04f 0000 	mov.w	r0, #0
 8003f7c:	bd70      	pop	{r4, r5, r6, pc}
 8003f7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003f82:	bf06      	itte	eq
 8003f84:	4610      	moveq	r0, r2
 8003f86:	4619      	moveq	r1, r3
 8003f88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003f8c:	d019      	beq.n	8003fc2 <__aeabi_dmul+0x24a>
 8003f8e:	ea94 0f0c 	teq	r4, ip
 8003f92:	d102      	bne.n	8003f9a <__aeabi_dmul+0x222>
 8003f94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003f98:	d113      	bne.n	8003fc2 <__aeabi_dmul+0x24a>
 8003f9a:	ea95 0f0c 	teq	r5, ip
 8003f9e:	d105      	bne.n	8003fac <__aeabi_dmul+0x234>
 8003fa0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003fa4:	bf1c      	itt	ne
 8003fa6:	4610      	movne	r0, r2
 8003fa8:	4619      	movne	r1, r3
 8003faa:	d10a      	bne.n	8003fc2 <__aeabi_dmul+0x24a>
 8003fac:	ea81 0103 	eor.w	r1, r1, r3
 8003fb0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003fb4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003fb8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003fbc:	f04f 0000 	mov.w	r0, #0
 8003fc0:	bd70      	pop	{r4, r5, r6, pc}
 8003fc2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003fc6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8003fca:	bd70      	pop	{r4, r5, r6, pc}

08003fcc <__aeabi_ddiv>:
 8003fcc:	b570      	push	{r4, r5, r6, lr}
 8003fce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003fd2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003fd6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003fda:	bf1d      	ittte	ne
 8003fdc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003fe0:	ea94 0f0c 	teqne	r4, ip
 8003fe4:	ea95 0f0c 	teqne	r5, ip
 8003fe8:	f000 f8a7 	bleq	800413a <__aeabi_ddiv+0x16e>
 8003fec:	eba4 0405 	sub.w	r4, r4, r5
 8003ff0:	ea81 0e03 	eor.w	lr, r1, r3
 8003ff4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003ff8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003ffc:	f000 8088 	beq.w	8004110 <__aeabi_ddiv+0x144>
 8004000:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004004:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004008:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800400c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004010:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004014:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004018:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800401c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004020:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8004024:	429d      	cmp	r5, r3
 8004026:	bf08      	it	eq
 8004028:	4296      	cmpeq	r6, r2
 800402a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800402e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8004032:	d202      	bcs.n	800403a <__aeabi_ddiv+0x6e>
 8004034:	085b      	lsrs	r3, r3, #1
 8004036:	ea4f 0232 	mov.w	r2, r2, rrx
 800403a:	1ab6      	subs	r6, r6, r2
 800403c:	eb65 0503 	sbc.w	r5, r5, r3
 8004040:	085b      	lsrs	r3, r3, #1
 8004042:	ea4f 0232 	mov.w	r2, r2, rrx
 8004046:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800404a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800404e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004052:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004056:	bf22      	ittt	cs
 8004058:	1ab6      	subcs	r6, r6, r2
 800405a:	4675      	movcs	r5, lr
 800405c:	ea40 000c 	orrcs.w	r0, r0, ip
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	ea4f 0232 	mov.w	r2, r2, rrx
 8004066:	ebb6 0e02 	subs.w	lr, r6, r2
 800406a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800406e:	bf22      	ittt	cs
 8004070:	1ab6      	subcs	r6, r6, r2
 8004072:	4675      	movcs	r5, lr
 8004074:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004078:	085b      	lsrs	r3, r3, #1
 800407a:	ea4f 0232 	mov.w	r2, r2, rrx
 800407e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004082:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004086:	bf22      	ittt	cs
 8004088:	1ab6      	subcs	r6, r6, r2
 800408a:	4675      	movcs	r5, lr
 800408c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004090:	085b      	lsrs	r3, r3, #1
 8004092:	ea4f 0232 	mov.w	r2, r2, rrx
 8004096:	ebb6 0e02 	subs.w	lr, r6, r2
 800409a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800409e:	bf22      	ittt	cs
 80040a0:	1ab6      	subcs	r6, r6, r2
 80040a2:	4675      	movcs	r5, lr
 80040a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80040a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80040ac:	d018      	beq.n	80040e0 <__aeabi_ddiv+0x114>
 80040ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80040b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80040b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80040ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80040be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80040c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80040c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80040ca:	d1c0      	bne.n	800404e <__aeabi_ddiv+0x82>
 80040cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80040d0:	d10b      	bne.n	80040ea <__aeabi_ddiv+0x11e>
 80040d2:	ea41 0100 	orr.w	r1, r1, r0
 80040d6:	f04f 0000 	mov.w	r0, #0
 80040da:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80040de:	e7b6      	b.n	800404e <__aeabi_ddiv+0x82>
 80040e0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80040e4:	bf04      	itt	eq
 80040e6:	4301      	orreq	r1, r0
 80040e8:	2000      	moveq	r0, #0
 80040ea:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80040ee:	bf88      	it	hi
 80040f0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80040f4:	f63f aeaf 	bhi.w	8003e56 <__aeabi_dmul+0xde>
 80040f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80040fc:	bf04      	itt	eq
 80040fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004102:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004106:	f150 0000 	adcs.w	r0, r0, #0
 800410a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800410e:	bd70      	pop	{r4, r5, r6, pc}
 8004110:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004114:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004118:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800411c:	bfc2      	ittt	gt
 800411e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004122:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004126:	bd70      	popgt	{r4, r5, r6, pc}
 8004128:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800412c:	f04f 0e00 	mov.w	lr, #0
 8004130:	3c01      	subs	r4, #1
 8004132:	e690      	b.n	8003e56 <__aeabi_dmul+0xde>
 8004134:	ea45 0e06 	orr.w	lr, r5, r6
 8004138:	e68d      	b.n	8003e56 <__aeabi_dmul+0xde>
 800413a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800413e:	ea94 0f0c 	teq	r4, ip
 8004142:	bf08      	it	eq
 8004144:	ea95 0f0c 	teqeq	r5, ip
 8004148:	f43f af3b 	beq.w	8003fc2 <__aeabi_dmul+0x24a>
 800414c:	ea94 0f0c 	teq	r4, ip
 8004150:	d10a      	bne.n	8004168 <__aeabi_ddiv+0x19c>
 8004152:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004156:	f47f af34 	bne.w	8003fc2 <__aeabi_dmul+0x24a>
 800415a:	ea95 0f0c 	teq	r5, ip
 800415e:	f47f af25 	bne.w	8003fac <__aeabi_dmul+0x234>
 8004162:	4610      	mov	r0, r2
 8004164:	4619      	mov	r1, r3
 8004166:	e72c      	b.n	8003fc2 <__aeabi_dmul+0x24a>
 8004168:	ea95 0f0c 	teq	r5, ip
 800416c:	d106      	bne.n	800417c <__aeabi_ddiv+0x1b0>
 800416e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004172:	f43f aefd 	beq.w	8003f70 <__aeabi_dmul+0x1f8>
 8004176:	4610      	mov	r0, r2
 8004178:	4619      	mov	r1, r3
 800417a:	e722      	b.n	8003fc2 <__aeabi_dmul+0x24a>
 800417c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004180:	bf18      	it	ne
 8004182:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004186:	f47f aec5 	bne.w	8003f14 <__aeabi_dmul+0x19c>
 800418a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800418e:	f47f af0d 	bne.w	8003fac <__aeabi_dmul+0x234>
 8004192:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004196:	f47f aeeb 	bne.w	8003f70 <__aeabi_dmul+0x1f8>
 800419a:	e712      	b.n	8003fc2 <__aeabi_dmul+0x24a>

0800419c <__aeabi_d2uiz>:
 800419c:	004a      	lsls	r2, r1, #1
 800419e:	d211      	bcs.n	80041c4 <__aeabi_d2uiz+0x28>
 80041a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80041a4:	d211      	bcs.n	80041ca <__aeabi_d2uiz+0x2e>
 80041a6:	d50d      	bpl.n	80041c4 <__aeabi_d2uiz+0x28>
 80041a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80041ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80041b0:	d40e      	bmi.n	80041d0 <__aeabi_d2uiz+0x34>
 80041b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80041b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80041be:	fa23 f002 	lsr.w	r0, r3, r2
 80041c2:	4770      	bx	lr
 80041c4:	f04f 0000 	mov.w	r0, #0
 80041c8:	4770      	bx	lr
 80041ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80041ce:	d102      	bne.n	80041d6 <__aeabi_d2uiz+0x3a>
 80041d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041d4:	4770      	bx	lr
 80041d6:	f04f 0000 	mov.w	r0, #0
 80041da:	4770      	bx	lr

080041dc <__aeabi_uldivmod>:
 80041dc:	b953      	cbnz	r3, 80041f4 <__aeabi_uldivmod+0x18>
 80041de:	b94a      	cbnz	r2, 80041f4 <__aeabi_uldivmod+0x18>
 80041e0:	2900      	cmp	r1, #0
 80041e2:	bf08      	it	eq
 80041e4:	2800      	cmpeq	r0, #0
 80041e6:	bf1c      	itt	ne
 80041e8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80041ec:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80041f0:	f000 b96a 	b.w	80044c8 <__aeabi_idiv0>
 80041f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80041f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80041fc:	f000 f806 	bl	800420c <__udivmoddi4>
 8004200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004208:	b004      	add	sp, #16
 800420a:	4770      	bx	lr

0800420c <__udivmoddi4>:
 800420c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004210:	9d08      	ldr	r5, [sp, #32]
 8004212:	460c      	mov	r4, r1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d14e      	bne.n	80042b6 <__udivmoddi4+0xaa>
 8004218:	4694      	mov	ip, r2
 800421a:	458c      	cmp	ip, r1
 800421c:	4686      	mov	lr, r0
 800421e:	fab2 f282 	clz	r2, r2
 8004222:	d962      	bls.n	80042ea <__udivmoddi4+0xde>
 8004224:	b14a      	cbz	r2, 800423a <__udivmoddi4+0x2e>
 8004226:	f1c2 0320 	rsb	r3, r2, #32
 800422a:	4091      	lsls	r1, r2
 800422c:	fa20 f303 	lsr.w	r3, r0, r3
 8004230:	fa0c fc02 	lsl.w	ip, ip, r2
 8004234:	4319      	orrs	r1, r3
 8004236:	fa00 fe02 	lsl.w	lr, r0, r2
 800423a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800423e:	fa1f f68c 	uxth.w	r6, ip
 8004242:	fbb1 f4f7 	udiv	r4, r1, r7
 8004246:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800424a:	fb07 1114 	mls	r1, r7, r4, r1
 800424e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004252:	fb04 f106 	mul.w	r1, r4, r6
 8004256:	4299      	cmp	r1, r3
 8004258:	d90a      	bls.n	8004270 <__udivmoddi4+0x64>
 800425a:	eb1c 0303 	adds.w	r3, ip, r3
 800425e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8004262:	f080 8112 	bcs.w	800448a <__udivmoddi4+0x27e>
 8004266:	4299      	cmp	r1, r3
 8004268:	f240 810f 	bls.w	800448a <__udivmoddi4+0x27e>
 800426c:	3c02      	subs	r4, #2
 800426e:	4463      	add	r3, ip
 8004270:	1a59      	subs	r1, r3, r1
 8004272:	fa1f f38e 	uxth.w	r3, lr
 8004276:	fbb1 f0f7 	udiv	r0, r1, r7
 800427a:	fb07 1110 	mls	r1, r7, r0, r1
 800427e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004282:	fb00 f606 	mul.w	r6, r0, r6
 8004286:	429e      	cmp	r6, r3
 8004288:	d90a      	bls.n	80042a0 <__udivmoddi4+0x94>
 800428a:	eb1c 0303 	adds.w	r3, ip, r3
 800428e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8004292:	f080 80fc 	bcs.w	800448e <__udivmoddi4+0x282>
 8004296:	429e      	cmp	r6, r3
 8004298:	f240 80f9 	bls.w	800448e <__udivmoddi4+0x282>
 800429c:	4463      	add	r3, ip
 800429e:	3802      	subs	r0, #2
 80042a0:	1b9b      	subs	r3, r3, r6
 80042a2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80042a6:	2100      	movs	r1, #0
 80042a8:	b11d      	cbz	r5, 80042b2 <__udivmoddi4+0xa6>
 80042aa:	40d3      	lsrs	r3, r2
 80042ac:	2200      	movs	r2, #0
 80042ae:	e9c5 3200 	strd	r3, r2, [r5]
 80042b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b6:	428b      	cmp	r3, r1
 80042b8:	d905      	bls.n	80042c6 <__udivmoddi4+0xba>
 80042ba:	b10d      	cbz	r5, 80042c0 <__udivmoddi4+0xb4>
 80042bc:	e9c5 0100 	strd	r0, r1, [r5]
 80042c0:	2100      	movs	r1, #0
 80042c2:	4608      	mov	r0, r1
 80042c4:	e7f5      	b.n	80042b2 <__udivmoddi4+0xa6>
 80042c6:	fab3 f183 	clz	r1, r3
 80042ca:	2900      	cmp	r1, #0
 80042cc:	d146      	bne.n	800435c <__udivmoddi4+0x150>
 80042ce:	42a3      	cmp	r3, r4
 80042d0:	d302      	bcc.n	80042d8 <__udivmoddi4+0xcc>
 80042d2:	4290      	cmp	r0, r2
 80042d4:	f0c0 80f0 	bcc.w	80044b8 <__udivmoddi4+0x2ac>
 80042d8:	1a86      	subs	r6, r0, r2
 80042da:	eb64 0303 	sbc.w	r3, r4, r3
 80042de:	2001      	movs	r0, #1
 80042e0:	2d00      	cmp	r5, #0
 80042e2:	d0e6      	beq.n	80042b2 <__udivmoddi4+0xa6>
 80042e4:	e9c5 6300 	strd	r6, r3, [r5]
 80042e8:	e7e3      	b.n	80042b2 <__udivmoddi4+0xa6>
 80042ea:	2a00      	cmp	r2, #0
 80042ec:	f040 8090 	bne.w	8004410 <__udivmoddi4+0x204>
 80042f0:	eba1 040c 	sub.w	r4, r1, ip
 80042f4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80042f8:	fa1f f78c 	uxth.w	r7, ip
 80042fc:	2101      	movs	r1, #1
 80042fe:	fbb4 f6f8 	udiv	r6, r4, r8
 8004302:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8004306:	fb08 4416 	mls	r4, r8, r6, r4
 800430a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800430e:	fb07 f006 	mul.w	r0, r7, r6
 8004312:	4298      	cmp	r0, r3
 8004314:	d908      	bls.n	8004328 <__udivmoddi4+0x11c>
 8004316:	eb1c 0303 	adds.w	r3, ip, r3
 800431a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800431e:	d202      	bcs.n	8004326 <__udivmoddi4+0x11a>
 8004320:	4298      	cmp	r0, r3
 8004322:	f200 80cd 	bhi.w	80044c0 <__udivmoddi4+0x2b4>
 8004326:	4626      	mov	r6, r4
 8004328:	1a1c      	subs	r4, r3, r0
 800432a:	fa1f f38e 	uxth.w	r3, lr
 800432e:	fbb4 f0f8 	udiv	r0, r4, r8
 8004332:	fb08 4410 	mls	r4, r8, r0, r4
 8004336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800433a:	fb00 f707 	mul.w	r7, r0, r7
 800433e:	429f      	cmp	r7, r3
 8004340:	d908      	bls.n	8004354 <__udivmoddi4+0x148>
 8004342:	eb1c 0303 	adds.w	r3, ip, r3
 8004346:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800434a:	d202      	bcs.n	8004352 <__udivmoddi4+0x146>
 800434c:	429f      	cmp	r7, r3
 800434e:	f200 80b0 	bhi.w	80044b2 <__udivmoddi4+0x2a6>
 8004352:	4620      	mov	r0, r4
 8004354:	1bdb      	subs	r3, r3, r7
 8004356:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800435a:	e7a5      	b.n	80042a8 <__udivmoddi4+0x9c>
 800435c:	f1c1 0620 	rsb	r6, r1, #32
 8004360:	408b      	lsls	r3, r1
 8004362:	fa22 f706 	lsr.w	r7, r2, r6
 8004366:	431f      	orrs	r7, r3
 8004368:	fa20 fc06 	lsr.w	ip, r0, r6
 800436c:	fa04 f301 	lsl.w	r3, r4, r1
 8004370:	ea43 030c 	orr.w	r3, r3, ip
 8004374:	40f4      	lsrs	r4, r6
 8004376:	fa00 f801 	lsl.w	r8, r0, r1
 800437a:	0c38      	lsrs	r0, r7, #16
 800437c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8004380:	fbb4 fef0 	udiv	lr, r4, r0
 8004384:	fa1f fc87 	uxth.w	ip, r7
 8004388:	fb00 441e 	mls	r4, r0, lr, r4
 800438c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8004390:	fb0e f90c 	mul.w	r9, lr, ip
 8004394:	45a1      	cmp	r9, r4
 8004396:	fa02 f201 	lsl.w	r2, r2, r1
 800439a:	d90a      	bls.n	80043b2 <__udivmoddi4+0x1a6>
 800439c:	193c      	adds	r4, r7, r4
 800439e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80043a2:	f080 8084 	bcs.w	80044ae <__udivmoddi4+0x2a2>
 80043a6:	45a1      	cmp	r9, r4
 80043a8:	f240 8081 	bls.w	80044ae <__udivmoddi4+0x2a2>
 80043ac:	f1ae 0e02 	sub.w	lr, lr, #2
 80043b0:	443c      	add	r4, r7
 80043b2:	eba4 0409 	sub.w	r4, r4, r9
 80043b6:	fa1f f983 	uxth.w	r9, r3
 80043ba:	fbb4 f3f0 	udiv	r3, r4, r0
 80043be:	fb00 4413 	mls	r4, r0, r3, r4
 80043c2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80043c6:	fb03 fc0c 	mul.w	ip, r3, ip
 80043ca:	45a4      	cmp	ip, r4
 80043cc:	d907      	bls.n	80043de <__udivmoddi4+0x1d2>
 80043ce:	193c      	adds	r4, r7, r4
 80043d0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80043d4:	d267      	bcs.n	80044a6 <__udivmoddi4+0x29a>
 80043d6:	45a4      	cmp	ip, r4
 80043d8:	d965      	bls.n	80044a6 <__udivmoddi4+0x29a>
 80043da:	3b02      	subs	r3, #2
 80043dc:	443c      	add	r4, r7
 80043de:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80043e2:	fba0 9302 	umull	r9, r3, r0, r2
 80043e6:	eba4 040c 	sub.w	r4, r4, ip
 80043ea:	429c      	cmp	r4, r3
 80043ec:	46ce      	mov	lr, r9
 80043ee:	469c      	mov	ip, r3
 80043f0:	d351      	bcc.n	8004496 <__udivmoddi4+0x28a>
 80043f2:	d04e      	beq.n	8004492 <__udivmoddi4+0x286>
 80043f4:	b155      	cbz	r5, 800440c <__udivmoddi4+0x200>
 80043f6:	ebb8 030e 	subs.w	r3, r8, lr
 80043fa:	eb64 040c 	sbc.w	r4, r4, ip
 80043fe:	fa04 f606 	lsl.w	r6, r4, r6
 8004402:	40cb      	lsrs	r3, r1
 8004404:	431e      	orrs	r6, r3
 8004406:	40cc      	lsrs	r4, r1
 8004408:	e9c5 6400 	strd	r6, r4, [r5]
 800440c:	2100      	movs	r1, #0
 800440e:	e750      	b.n	80042b2 <__udivmoddi4+0xa6>
 8004410:	f1c2 0320 	rsb	r3, r2, #32
 8004414:	fa20 f103 	lsr.w	r1, r0, r3
 8004418:	fa0c fc02 	lsl.w	ip, ip, r2
 800441c:	fa24 f303 	lsr.w	r3, r4, r3
 8004420:	4094      	lsls	r4, r2
 8004422:	430c      	orrs	r4, r1
 8004424:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8004428:	fa00 fe02 	lsl.w	lr, r0, r2
 800442c:	fa1f f78c 	uxth.w	r7, ip
 8004430:	fbb3 f0f8 	udiv	r0, r3, r8
 8004434:	fb08 3110 	mls	r1, r8, r0, r3
 8004438:	0c23      	lsrs	r3, r4, #16
 800443a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800443e:	fb00 f107 	mul.w	r1, r0, r7
 8004442:	4299      	cmp	r1, r3
 8004444:	d908      	bls.n	8004458 <__udivmoddi4+0x24c>
 8004446:	eb1c 0303 	adds.w	r3, ip, r3
 800444a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800444e:	d22c      	bcs.n	80044aa <__udivmoddi4+0x29e>
 8004450:	4299      	cmp	r1, r3
 8004452:	d92a      	bls.n	80044aa <__udivmoddi4+0x29e>
 8004454:	3802      	subs	r0, #2
 8004456:	4463      	add	r3, ip
 8004458:	1a5b      	subs	r3, r3, r1
 800445a:	b2a4      	uxth	r4, r4
 800445c:	fbb3 f1f8 	udiv	r1, r3, r8
 8004460:	fb08 3311 	mls	r3, r8, r1, r3
 8004464:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8004468:	fb01 f307 	mul.w	r3, r1, r7
 800446c:	42a3      	cmp	r3, r4
 800446e:	d908      	bls.n	8004482 <__udivmoddi4+0x276>
 8004470:	eb1c 0404 	adds.w	r4, ip, r4
 8004474:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8004478:	d213      	bcs.n	80044a2 <__udivmoddi4+0x296>
 800447a:	42a3      	cmp	r3, r4
 800447c:	d911      	bls.n	80044a2 <__udivmoddi4+0x296>
 800447e:	3902      	subs	r1, #2
 8004480:	4464      	add	r4, ip
 8004482:	1ae4      	subs	r4, r4, r3
 8004484:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004488:	e739      	b.n	80042fe <__udivmoddi4+0xf2>
 800448a:	4604      	mov	r4, r0
 800448c:	e6f0      	b.n	8004270 <__udivmoddi4+0x64>
 800448e:	4608      	mov	r0, r1
 8004490:	e706      	b.n	80042a0 <__udivmoddi4+0x94>
 8004492:	45c8      	cmp	r8, r9
 8004494:	d2ae      	bcs.n	80043f4 <__udivmoddi4+0x1e8>
 8004496:	ebb9 0e02 	subs.w	lr, r9, r2
 800449a:	eb63 0c07 	sbc.w	ip, r3, r7
 800449e:	3801      	subs	r0, #1
 80044a0:	e7a8      	b.n	80043f4 <__udivmoddi4+0x1e8>
 80044a2:	4631      	mov	r1, r6
 80044a4:	e7ed      	b.n	8004482 <__udivmoddi4+0x276>
 80044a6:	4603      	mov	r3, r0
 80044a8:	e799      	b.n	80043de <__udivmoddi4+0x1d2>
 80044aa:	4630      	mov	r0, r6
 80044ac:	e7d4      	b.n	8004458 <__udivmoddi4+0x24c>
 80044ae:	46d6      	mov	lr, sl
 80044b0:	e77f      	b.n	80043b2 <__udivmoddi4+0x1a6>
 80044b2:	4463      	add	r3, ip
 80044b4:	3802      	subs	r0, #2
 80044b6:	e74d      	b.n	8004354 <__udivmoddi4+0x148>
 80044b8:	4606      	mov	r6, r0
 80044ba:	4623      	mov	r3, r4
 80044bc:	4608      	mov	r0, r1
 80044be:	e70f      	b.n	80042e0 <__udivmoddi4+0xd4>
 80044c0:	3e02      	subs	r6, #2
 80044c2:	4463      	add	r3, ip
 80044c4:	e730      	b.n	8004328 <__udivmoddi4+0x11c>
 80044c6:	bf00      	nop

080044c8 <__aeabi_idiv0>:
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop

080044cc <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80044d2:	463b      	mov	r3, r7
 80044d4:	2220      	movs	r2, #32
 80044d6:	2100      	movs	r1, #0
 80044d8:	4618      	mov	r0, r3
 80044da:	f011 fb91 	bl	8015c00 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80044de:	4b33      	ldr	r3, [pc, #204]	@ (80045ac <MX_ADC2_Init+0xe0>)
 80044e0:	4a33      	ldr	r2, [pc, #204]	@ (80045b0 <MX_ADC2_Init+0xe4>)
 80044e2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80044e4:	4b31      	ldr	r3, [pc, #196]	@ (80045ac <MX_ADC2_Init+0xe0>)
 80044e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044ea:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80044ec:	4b2f      	ldr	r3, [pc, #188]	@ (80045ac <MX_ADC2_Init+0xe0>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80044f2:	4b2e      	ldr	r3, [pc, #184]	@ (80045ac <MX_ADC2_Init+0xe0>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80044f8:	4b2c      	ldr	r3, [pc, #176]	@ (80045ac <MX_ADC2_Init+0xe0>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80044fe:	4b2b      	ldr	r3, [pc, #172]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004500:	2201      	movs	r2, #1
 8004502:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004504:	4b29      	ldr	r3, [pc, #164]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004506:	2204      	movs	r2, #4
 8004508:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800450a:	4b28      	ldr	r3, [pc, #160]	@ (80045ac <MX_ADC2_Init+0xe0>)
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004510:	4b26      	ldr	r3, [pc, #152]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004512:	2201      	movs	r2, #1
 8004514:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8004516:	4b25      	ldr	r3, [pc, #148]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004518:	2202      	movs	r2, #2
 800451a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800451c:	4b23      	ldr	r3, [pc, #140]	@ (80045ac <MX_ADC2_Init+0xe0>)
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8004524:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004526:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 800452a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800452c:	4b1f      	ldr	r3, [pc, #124]	@ (80045ac <MX_ADC2_Init+0xe0>)
 800452e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004532:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004534:	4b1d      	ldr	r3, [pc, #116]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800453c:	4b1b      	ldr	r3, [pc, #108]	@ (80045ac <MX_ADC2_Init+0xe0>)
 800453e:	2200      	movs	r2, #0
 8004540:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8004542:	4b1a      	ldr	r3, [pc, #104]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800454a:	4818      	ldr	r0, [pc, #96]	@ (80045ac <MX_ADC2_Init+0xe0>)
 800454c:	f002 fae4 	bl	8006b18 <HAL_ADC_Init>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8004556:	f000 fc6d 	bl	8004e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800455a:	4b16      	ldr	r3, [pc, #88]	@ (80045b4 <MX_ADC2_Init+0xe8>)
 800455c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800455e:	2306      	movs	r3, #6
 8004560:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8004562:	2303      	movs	r3, #3
 8004564:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004566:	237f      	movs	r3, #127	@ 0x7f
 8004568:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800456a:	2304      	movs	r3, #4
 800456c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800456e:	2300      	movs	r3, #0
 8004570:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004572:	463b      	mov	r3, r7
 8004574:	4619      	mov	r1, r3
 8004576:	480d      	ldr	r0, [pc, #52]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004578:	f002 fd7c 	bl	8007074 <HAL_ADC_ConfigChannel>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8004582:	f000 fc57 	bl	8004e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004586:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <MX_ADC2_Init+0xec>)
 8004588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800458a:	230c      	movs	r3, #12
 800458c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800458e:	463b      	mov	r3, r7
 8004590:	4619      	mov	r1, r3
 8004592:	4806      	ldr	r0, [pc, #24]	@ (80045ac <MX_ADC2_Init+0xe0>)
 8004594:	f002 fd6e 	bl	8007074 <HAL_ADC_ConfigChannel>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800459e:	f000 fc49 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80045a2:	bf00      	nop
 80045a4:	3720      	adds	r7, #32
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20000310 	.word	0x20000310
 80045b0:	50000100 	.word	0x50000100
 80045b4:	0c900008 	.word	0x0c900008
 80045b8:	10c00010 	.word	0x10c00010

080045bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b09a      	sub	sp, #104	@ 0x68
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	605a      	str	r2, [r3, #4]
 80045ce:	609a      	str	r2, [r3, #8]
 80045d0:	60da      	str	r2, [r3, #12]
 80045d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045d4:	f107 0310 	add.w	r3, r7, #16
 80045d8:	2244      	movs	r2, #68	@ 0x44
 80045da:	2100      	movs	r1, #0
 80045dc:	4618      	mov	r0, r3
 80045de:	f011 fb0f 	bl	8015c00 <memset>
  if(adcHandle->Instance==ADC2)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a33      	ldr	r2, [pc, #204]	@ (80046b4 <HAL_ADC_MspInit+0xf8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d15f      	bne.n	80046ac <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80045ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045f0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80045f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80045f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045f8:	f107 0310 	add.w	r3, r7, #16
 80045fc:	4618      	mov	r0, r3
 80045fe:	f005 ff47 	bl	800a490 <HAL_RCCEx_PeriphCLKConfig>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004608:	f000 fc14 	bl	8004e34 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800460c:	4b2a      	ldr	r3, [pc, #168]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 800460e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004610:	4a29      	ldr	r2, [pc, #164]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 8004612:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004616:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004618:	4b27      	ldr	r3, [pc, #156]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 800461a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004620:	60fb      	str	r3, [r7, #12]
 8004622:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004624:	4b24      	ldr	r3, [pc, #144]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 8004626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004628:	4a23      	ldr	r2, [pc, #140]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 800462a:	f043 0301 	orr.w	r3, r3, #1
 800462e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004630:	4b21      	ldr	r3, [pc, #132]	@ (80046b8 <HAL_ADC_MspInit+0xfc>)
 8004632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = ASSERV_I1_Pin|ASSERV_I2_Pin;
 800463c:	23c0      	movs	r3, #192	@ 0xc0
 800463e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004640:	2303      	movs	r3, #3
 8004642:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004644:	2300      	movs	r3, #0
 8004646:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004648:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800464c:	4619      	mov	r1, r3
 800464e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004652:	f004 f9af 	bl	80089b4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel3;
 8004656:	4b19      	ldr	r3, [pc, #100]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004658:	4a19      	ldr	r2, [pc, #100]	@ (80046c0 <HAL_ADC_MspInit+0x104>)
 800465a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800465c:	4b17      	ldr	r3, [pc, #92]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 800465e:	2224      	movs	r2, #36	@ 0x24
 8004660:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004662:	4b16      	ldr	r3, [pc, #88]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004664:	2200      	movs	r2, #0
 8004666:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004668:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 800466a:	2200      	movs	r2, #0
 800466c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800466e:	4b13      	ldr	r3, [pc, #76]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004670:	2280      	movs	r2, #128	@ 0x80
 8004672:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004674:	4b11      	ldr	r3, [pc, #68]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004676:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800467a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800467c:	4b0f      	ldr	r3, [pc, #60]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 800467e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004682:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8004684:	4b0d      	ldr	r3, [pc, #52]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004686:	2200      	movs	r2, #0
 8004688:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800468a:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 800468c:	2200      	movs	r2, #0
 800468e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004690:	480a      	ldr	r0, [pc, #40]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 8004692:	f003 fe5d 	bl	8008350 <HAL_DMA_Init>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800469c:	f000 fbca 	bl	8004e34 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a06      	ldr	r2, [pc, #24]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 80046a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80046a6:	4a05      	ldr	r2, [pc, #20]	@ (80046bc <HAL_ADC_MspInit+0x100>)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80046ac:	bf00      	nop
 80046ae:	3768      	adds	r7, #104	@ 0x68
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	50000100 	.word	0x50000100
 80046b8:	40021000 	.word	0x40021000
 80046bc:	2000037c 	.word	0x2000037c
 80046c0:	40020030 	.word	0x40020030

080046c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80046c4:	b5b0      	push	{r4, r5, r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80046ca:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <MX_FREERTOS_Init+0x2c>)
 80046cc:	1d3c      	adds	r4, r7, #4
 80046ce:	461d      	mov	r5, r3
 80046d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046d4:	682b      	ldr	r3, [r5, #0]
 80046d6:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80046d8:	1d3b      	adds	r3, r7, #4
 80046da:	2100      	movs	r1, #0
 80046dc:	4618      	mov	r0, r3
 80046de:	f00d f928 	bl	8011932 <osThreadCreate>
 80046e2:	4603      	mov	r3, r0
 80046e4:	4a03      	ldr	r2, [pc, #12]	@ (80046f4 <MX_FREERTOS_Init+0x30>)
 80046e6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80046e8:	bf00      	nop
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bdb0      	pop	{r4, r5, r7, pc}
 80046f0:	080169d4 	.word	0x080169d4
 80046f4:	200003dc 	.word	0x200003dc

080046f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	for(;;)
  {
    osDelay(1);
 8004700:	2001      	movs	r0, #1
 8004702:	f00d f949 	bl	8011998 <osDelay>
 8004706:	e7fb      	b.n	8004700 <StartDefaultTask+0x8>

08004708 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08c      	sub	sp, #48	@ 0x30
 800470c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800470e:	463b      	mov	r3, r7
 8004710:	2230      	movs	r2, #48	@ 0x30
 8004712:	2100      	movs	r1, #0
 8004714:	4618      	mov	r0, r3
 8004716:	f011 fa73 	bl	8015c00 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800471a:	4b16      	ldr	r3, [pc, #88]	@ (8004774 <MX_DAC1_Init+0x6c>)
 800471c:	4a16      	ldr	r2, [pc, #88]	@ (8004778 <MX_DAC1_Init+0x70>)
 800471e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004720:	4814      	ldr	r0, [pc, #80]	@ (8004774 <MX_DAC1_Init+0x6c>)
 8004722:	f003 fc3b 	bl	8007f9c <HAL_DAC_Init>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800472c:	f000 fb82 	bl	8004e34 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004730:	2302      	movs	r3, #2
 8004732:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004734:	2300      	movs	r3, #0
 8004736:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004738:	2300      	movs	r3, #0
 800473a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800473c:	2300      	movs	r3, #0
 800473e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004740:	2300      	movs	r3, #0
 8004742:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004744:	2300      	movs	r3, #0
 8004746:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800474c:	2301      	movs	r3, #1
 800474e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004750:	2300      	movs	r3, #0
 8004752:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004754:	463b      	mov	r3, r7
 8004756:	2200      	movs	r2, #0
 8004758:	4619      	mov	r1, r3
 800475a:	4806      	ldr	r0, [pc, #24]	@ (8004774 <MX_DAC1_Init+0x6c>)
 800475c:	f003 fc40 	bl	8007fe0 <HAL_DAC_ConfigChannel>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8004766:	f000 fb65 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800476a:	bf00      	nop
 800476c:	3730      	adds	r7, #48	@ 0x30
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	200003e0 	.word	0x200003e0
 8004778:	50000800 	.word	0x50000800

0800477c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	@ 0x28
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004784:	f107 0314 	add.w	r3, r7, #20
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
 8004792:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a15      	ldr	r2, [pc, #84]	@ (80047f0 <HAL_DAC_MspInit+0x74>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d124      	bne.n	80047e8 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800479e:	4b15      	ldr	r3, [pc, #84]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	4a14      	ldr	r2, [pc, #80]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047aa:	4b12      	ldr	r3, [pc, #72]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b6:	4b0f      	ldr	r3, [pc, #60]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ba:	4a0e      	ldr	r2, [pc, #56]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047bc:	f043 0301 	orr.w	r3, r3, #1
 80047c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047c2:	4b0c      	ldr	r3, [pc, #48]	@ (80047f4 <HAL_DAC_MspInit+0x78>)
 80047c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	60fb      	str	r3, [r7, #12]
 80047cc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = DAC__Pin;
 80047ce:	2310      	movs	r3, #16
 80047d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047d2:	2303      	movs	r3, #3
 80047d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC__GPIO_Port, &GPIO_InitStruct);
 80047da:	f107 0314 	add.w	r3, r7, #20
 80047de:	4619      	mov	r1, r3
 80047e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047e4:	f004 f8e6 	bl	80089b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80047e8:	bf00      	nop
 80047ea:	3728      	adds	r7, #40	@ 0x28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	50000800 	.word	0x50000800
 80047f4:	40021000 	.word	0x40021000

080047f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047fc:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <__NVIC_GetPriorityGrouping+0x18>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	0a1b      	lsrs	r3, r3, #8
 8004802:	f003 0307 	and.w	r3, r3, #7
}
 8004806:	4618      	mov	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800481e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004822:	2b00      	cmp	r3, #0
 8004824:	db0b      	blt.n	800483e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	f003 021f 	and.w	r2, r3, #31
 800482c:	4907      	ldr	r1, [pc, #28]	@ (800484c <__NVIC_EnableIRQ+0x38>)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	2001      	movs	r0, #1
 8004836:	fa00 f202 	lsl.w	r2, r0, r2
 800483a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000e100 	.word	0xe000e100

08004850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	6039      	str	r1, [r7, #0]
 800485a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800485c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004860:	2b00      	cmp	r3, #0
 8004862:	db0a      	blt.n	800487a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	b2da      	uxtb	r2, r3
 8004868:	490c      	ldr	r1, [pc, #48]	@ (800489c <__NVIC_SetPriority+0x4c>)
 800486a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486e:	0112      	lsls	r2, r2, #4
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	440b      	add	r3, r1
 8004874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004878:	e00a      	b.n	8004890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	b2da      	uxtb	r2, r3
 800487e:	4908      	ldr	r1, [pc, #32]	@ (80048a0 <__NVIC_SetPriority+0x50>)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	3b04      	subs	r3, #4
 8004888:	0112      	lsls	r2, r2, #4
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	440b      	add	r3, r1
 800488e:	761a      	strb	r2, [r3, #24]
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	e000e100 	.word	0xe000e100
 80048a0:	e000ed00 	.word	0xe000ed00

080048a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b089      	sub	sp, #36	@ 0x24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f1c3 0307 	rsb	r3, r3, #7
 80048be:	2b04      	cmp	r3, #4
 80048c0:	bf28      	it	cs
 80048c2:	2304      	movcs	r3, #4
 80048c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3304      	adds	r3, #4
 80048ca:	2b06      	cmp	r3, #6
 80048cc:	d902      	bls.n	80048d4 <NVIC_EncodePriority+0x30>
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	3b03      	subs	r3, #3
 80048d2:	e000      	b.n	80048d6 <NVIC_EncodePriority+0x32>
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43da      	mvns	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	401a      	ands	r2, r3
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	fa01 f303 	lsl.w	r3, r1, r3
 80048f6:	43d9      	mvns	r1, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048fc:	4313      	orrs	r3, r2
         );
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3724      	adds	r7, #36	@ 0x24
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004912:	4b22      	ldr	r3, [pc, #136]	@ (800499c <MX_DMA_Init+0x90>)
 8004914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004916:	4a21      	ldr	r2, [pc, #132]	@ (800499c <MX_DMA_Init+0x90>)
 8004918:	f043 0304 	orr.w	r3, r3, #4
 800491c:	6493      	str	r3, [r2, #72]	@ 0x48
 800491e:	4b1f      	ldr	r3, [pc, #124]	@ (800499c <MX_DMA_Init+0x90>)
 8004920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	607b      	str	r3, [r7, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800492a:	4b1c      	ldr	r3, [pc, #112]	@ (800499c <MX_DMA_Init+0x90>)
 800492c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800492e:	4a1b      	ldr	r2, [pc, #108]	@ (800499c <MX_DMA_Init+0x90>)
 8004930:	f043 0301 	orr.w	r3, r3, #1
 8004934:	6493      	str	r3, [r2, #72]	@ 0x48
 8004936:	4b19      	ldr	r3, [pc, #100]	@ (800499c <MX_DMA_Init+0x90>)
 8004938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8004942:	f7ff ff59 	bl	80047f8 <__NVIC_GetPriorityGrouping>
 8004946:	4603      	mov	r3, r0
 8004948:	2200      	movs	r2, #0
 800494a:	2105      	movs	r1, #5
 800494c:	4618      	mov	r0, r3
 800494e:	f7ff ffa9 	bl	80048a4 <NVIC_EncodePriority>
 8004952:	4603      	mov	r3, r0
 8004954:	4619      	mov	r1, r3
 8004956:	200b      	movs	r0, #11
 8004958:	f7ff ff7a 	bl	8004850 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800495c:	200b      	movs	r0, #11
 800495e:	f7ff ff59 	bl	8004814 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8004962:	f7ff ff49 	bl	80047f8 <__NVIC_GetPriorityGrouping>
 8004966:	4603      	mov	r3, r0
 8004968:	2200      	movs	r2, #0
 800496a:	2105      	movs	r1, #5
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff ff99 	bl	80048a4 <NVIC_EncodePriority>
 8004972:	4603      	mov	r3, r0
 8004974:	4619      	mov	r1, r3
 8004976:	200c      	movs	r0, #12
 8004978:	f7ff ff6a 	bl	8004850 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800497c:	200c      	movs	r0, #12
 800497e:	f7ff ff49 	bl	8004814 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8004982:	2200      	movs	r2, #0
 8004984:	2105      	movs	r1, #5
 8004986:	200d      	movs	r0, #13
 8004988:	f003 fae0 	bl	8007f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800498c:	200d      	movs	r0, #13
 800498e:	f003 faf7 	bl	8007f80 <HAL_NVIC_EnableIRQ>

}
 8004992:	bf00      	nop
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	40021000 	.word	0x40021000

080049a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08a      	sub	sp, #40	@ 0x28
 80049a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a6:	f107 0314 	add.w	r3, r7, #20
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	605a      	str	r2, [r3, #4]
 80049b0:	609a      	str	r2, [r3, #8]
 80049b2:	60da      	str	r2, [r3, #12]
 80049b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80049b6:	4b28      	ldr	r3, [pc, #160]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ba:	4a27      	ldr	r2, [pc, #156]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049bc:	f043 0304 	orr.w	r3, r3, #4
 80049c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049c2:	4b25      	ldr	r3, [pc, #148]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	f003 0304 	and.w	r3, r3, #4
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80049ce:	4b22      	ldr	r3, [pc, #136]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d2:	4a21      	ldr	r2, [pc, #132]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049d4:	f043 0320 	orr.w	r3, r3, #32
 80049d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049da:	4b1f      	ldr	r3, [pc, #124]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049ec:	f043 0301 	orr.w	r3, r3, #1
 80049f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049f2:	4b19      	ldr	r3, [pc, #100]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 80049f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80049fe:	4b16      	ldr	r3, [pc, #88]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 8004a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a02:	4a15      	ldr	r2, [pc, #84]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 8004a04:	f043 0302 	orr.w	r3, r3, #2
 8004a08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a0a:	4b13      	ldr	r3, [pc, #76]	@ (8004a58 <MX_GPIO_Init+0xb8>)
 8004a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	607b      	str	r3, [r7, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BUTTON_INITIAL_STATE_Pin|BUTTON_START_ROBOT_Pin;
 8004a16:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a1c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a26:	f107 0314 	add.w	r3, r7, #20
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	480b      	ldr	r0, [pc, #44]	@ (8004a5c <MX_GPIO_Init+0xbc>)
 8004a2e:	f003 ffc1 	bl	80089b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MOUSTACHE_4_Pin|MOUSTACHE_1_Pin;
 8004a32:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8004a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a42:	f107 0314 	add.w	r3, r7, #20
 8004a46:	4619      	mov	r1, r3
 8004a48:	4805      	ldr	r0, [pc, #20]	@ (8004a60 <MX_GPIO_Init+0xc0>)
 8004a4a:	f003 ffb3 	bl	80089b4 <HAL_GPIO_Init>

}
 8004a4e:	bf00      	nop
 8004a50:	3728      	adds	r7, #40	@ 0x28
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	48000800 	.word	0x48000800
 8004a60:	48000400 	.word	0x48000400

08004a64 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004a68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004adc <MX_I2C1_Init+0x78>)
 8004a6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8004a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a70:	4a1b      	ldr	r2, [pc, #108]	@ (8004ae0 <MX_I2C1_Init+0x7c>)
 8004a72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004a74:	4b18      	ldr	r3, [pc, #96]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a7a:	4b17      	ldr	r3, [pc, #92]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a80:	4b15      	ldr	r3, [pc, #84]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004a86:	4b14      	ldr	r3, [pc, #80]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004a8c:	4b12      	ldr	r3, [pc, #72]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a92:	4b11      	ldr	r3, [pc, #68]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a98:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004a9e:	480e      	ldr	r0, [pc, #56]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004aa0:	f004 f90a 	bl	8008cb8 <HAL_I2C_Init>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004aaa:	f000 f9c3 	bl	8004e34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4809      	ldr	r0, [pc, #36]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004ab2:	f004 fe51 	bl	8009758 <HAL_I2CEx_ConfigAnalogFilter>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004abc:	f000 f9ba 	bl	8004e34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	4805      	ldr	r0, [pc, #20]	@ (8004ad8 <MX_I2C1_Init+0x74>)
 8004ac4:	f004 fe93 	bl	80097ee <HAL_I2CEx_ConfigDigitalFilter>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d001      	beq.n	8004ad2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004ace:	f000 f9b1 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ad2:	bf00      	nop
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	200003f4 	.word	0x200003f4
 8004adc:	40005400 	.word	0x40005400
 8004ae0:	00503d58 	.word	0x00503d58

08004ae4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004aea:	4a1c      	ldr	r2, [pc, #112]	@ (8004b5c <MX_I2C3_Init+0x78>)
 8004aec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8004aee:	4b1a      	ldr	r3, [pc, #104]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004af0:	4a1b      	ldr	r2, [pc, #108]	@ (8004b60 <MX_I2C3_Init+0x7c>)
 8004af2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8004af4:	4b18      	ldr	r3, [pc, #96]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004afa:	4b17      	ldr	r3, [pc, #92]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004afc:	2201      	movs	r2, #1
 8004afe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004b00:	4b15      	ldr	r3, [pc, #84]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8004b06:	4b14      	ldr	r3, [pc, #80]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004b0c:	4b12      	ldr	r3, [pc, #72]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004b12:	4b11      	ldr	r3, [pc, #68]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004b18:	4b0f      	ldr	r3, [pc, #60]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004b1e:	480e      	ldr	r0, [pc, #56]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b20:	f004 f8ca 	bl	8008cb8 <HAL_I2C_Init>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8004b2a:	f000 f983 	bl	8004e34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004b2e:	2100      	movs	r1, #0
 8004b30:	4809      	ldr	r0, [pc, #36]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b32:	f004 fe11 	bl	8009758 <HAL_I2CEx_ConfigAnalogFilter>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8004b3c:	f000 f97a 	bl	8004e34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8004b40:	2100      	movs	r1, #0
 8004b42:	4805      	ldr	r0, [pc, #20]	@ (8004b58 <MX_I2C3_Init+0x74>)
 8004b44:	f004 fe53 	bl	80097ee <HAL_I2CEx_ConfigDigitalFilter>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8004b4e:	f000 f971 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20000448 	.word	0x20000448
 8004b5c:	40007800 	.word	0x40007800
 8004b60:	00503d58 	.word	0x00503d58

08004b64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b09e      	sub	sp, #120	@ 0x78
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	609a      	str	r2, [r3, #8]
 8004b78:	60da      	str	r2, [r3, #12]
 8004b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b7c:	f107 0320 	add.w	r3, r7, #32
 8004b80:	2244      	movs	r2, #68	@ 0x44
 8004b82:	2100      	movs	r1, #0
 8004b84:	4618      	mov	r0, r3
 8004b86:	f011 f83b 	bl	8015c00 <memset>
  if(i2cHandle->Instance==I2C1)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004d00 <HAL_I2C_MspInit+0x19c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d155      	bne.n	8004c40 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b94:	2340      	movs	r3, #64	@ 0x40
 8004b96:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b9c:	f107 0320 	add.w	r3, r7, #32
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f005 fc75 	bl	800a490 <HAL_RCCEx_PeriphCLKConfig>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004bac:	f000 f942 	bl	8004e34 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb0:	4b54      	ldr	r3, [pc, #336]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bb4:	4a53      	ldr	r2, [pc, #332]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bb6:	f043 0301 	orr.w	r3, r3, #1
 8004bba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bbc:	4b51      	ldr	r3, [pc, #324]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	61fb      	str	r3, [r7, #28]
 8004bc6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bc8:	4b4e      	ldr	r3, [pc, #312]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bcc:	4a4d      	ldr	r2, [pc, #308]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bce:	f043 0302 	orr.w	r3, r3, #2
 8004bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_IMU_SCL_Pin;
 8004be0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004be4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004be6:	2312      	movs	r3, #18
 8004be8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004bf2:	2304      	movs	r3, #4
 8004bf4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_IMU_SCL_GPIO_Port, &GPIO_InitStruct);
 8004bf6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c00:	f003 fed8 	bl	80089b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C_IMU_SDA_Pin;
 8004c04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c08:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c0a:	2312      	movs	r3, #18
 8004c0c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c12:	2300      	movs	r3, #0
 8004c14:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c16:	2304      	movs	r3, #4
 8004c18:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_IMU_SDA_GPIO_Port, &GPIO_InitStruct);
 8004c1a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4839      	ldr	r0, [pc, #228]	@ (8004d08 <HAL_I2C_MspInit+0x1a4>)
 8004c22:	f003 fec7 	bl	80089b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c26:	4b37      	ldr	r3, [pc, #220]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2a:	4a36      	ldr	r2, [pc, #216]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c32:	4b34      	ldr	r3, [pc, #208]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8004c3e:	e05a      	b.n	8004cf6 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a31      	ldr	r2, [pc, #196]	@ (8004d0c <HAL_I2C_MspInit+0x1a8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d155      	bne.n	8004cf6 <HAL_I2C_MspInit+0x192>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8004c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c4e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004c50:	2300      	movs	r3, #0
 8004c52:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c54:	f107 0320 	add.w	r3, r7, #32
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f005 fc19 	bl	800a490 <HAL_RCCEx_PeriphCLKConfig>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d001      	beq.n	8004c68 <HAL_I2C_MspInit+0x104>
      Error_Handler();
 8004c64:	f000 f8e6 	bl	8004e34 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c68:	4b26      	ldr	r3, [pc, #152]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6c:	4a25      	ldr	r2, [pc, #148]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c6e:	f043 0301 	orr.w	r3, r3, #1
 8004c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c74:	4b23      	ldr	r3, [pc, #140]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c80:	4b20      	ldr	r3, [pc, #128]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c84:	4a1f      	ldr	r2, [pc, #124]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c86:	f043 0304 	orr.w	r3, r3, #4
 8004c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C_MAIN_SCL_Pin;
 8004c98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c9c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c9e:	2312      	movs	r3, #18
 8004ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8004caa:	2302      	movs	r3, #2
 8004cac:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_MAIN_SCL_GPIO_Port, &GPIO_InitStruct);
 8004cae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cb8:	f003 fe7c 	bl	80089b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C_MAIN_SDA_Pin;
 8004cbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cc0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cc2:	2312      	movs	r3, #18
 8004cc4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8004cce:	2308      	movs	r3, #8
 8004cd0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_MAIN_SDA_GPIO_Port, &GPIO_InitStruct);
 8004cd2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	480d      	ldr	r0, [pc, #52]	@ (8004d10 <HAL_I2C_MspInit+0x1ac>)
 8004cda:	f003 fe6b 	bl	80089b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004cde:	4b09      	ldr	r3, [pc, #36]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce2:	4a08      	ldr	r2, [pc, #32]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004ce4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ce8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cea:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <HAL_I2C_MspInit+0x1a0>)
 8004cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
}
 8004cf6:	bf00      	nop
 8004cf8:	3778      	adds	r7, #120	@ 0x78
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40005400 	.word	0x40005400
 8004d04:	40021000 	.word	0x40021000
 8004d08:	48000400 	.word	0x48000400
 8004d0c:	40007800 	.word	0x40007800
 8004d10:	48000800 	.word	0x48000800

08004d14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d1a:	f001 fc38 	bl	800658e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d1e:	f000 f835 	bl	8004d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d22:	f7ff fe3d 	bl	80049a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004d26:	f7ff fdf1 	bl	800490c <MX_DMA_Init>
  MX_ADC2_Init();
 8004d2a:	f7ff fbcf 	bl	80044cc <MX_ADC2_Init>
  MX_DAC1_Init();
 8004d2e:	f7ff fceb 	bl	8004708 <MX_DAC1_Init>
  MX_I2C1_Init();
 8004d32:	f7ff fe97 	bl	8004a64 <MX_I2C1_Init>
  MX_I2C3_Init();
 8004d36:	f7ff fed5 	bl	8004ae4 <MX_I2C3_Init>
  MX_TIM2_Init();
 8004d3a:	f000 fa69 	bl	8005210 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004d3e:	f000 fae9 	bl	8005314 <MX_TIM3_Init>
  MX_TIM4_Init();
 8004d42:	f000 fb4d 	bl	80053e0 <MX_TIM4_Init>
  MX_UCPD1_Init();
 8004d46:	f000 fed3 	bl	8005af0 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
 8004d4a:	f000 ff61 	bl	8005c10 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004d4e:	f000 ffaf 	bl	8005cb0 <MX_USART2_UART_Init>
  MX_TIM15_Init();
 8004d52:	f000 fb9f 	bl	8005494 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
	shell_init();
 8004d56:	f00f ffb5 	bl	8014cc4 <shell_init>
	xTaskCreate(shell_run, "Shell", 2048, NULL, TASK_SHELL_PRIORITY, &h_task_shell);
 8004d5a:	4b09      	ldr	r3, [pc, #36]	@ (8004d80 <main+0x6c>)
 8004d5c:	9301      	str	r3, [sp, #4]
 8004d5e:	2301      	movs	r3, #1
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	2300      	movs	r3, #0
 8004d64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d68:	4906      	ldr	r1, [pc, #24]	@ (8004d84 <main+0x70>)
 8004d6a:	4807      	ldr	r0, [pc, #28]	@ (8004d88 <main+0x74>)
 8004d6c:	f00d fe2e 	bl	80129cc <xTaskCreate>
  /* USER CODE END 2 */

  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8004d70:	f00f faf2 	bl	8014358 <MX_USBPD_Init>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8004d74:	f7ff fca6 	bl	80046c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004d78:	f00c fdd4 	bl	8011924 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <main+0x68>
 8004d80:	2000049c 	.word	0x2000049c
 8004d84:	080169e8 	.word	0x080169e8
 8004d88:	08014d59 	.word	0x08014d59

08004d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b094      	sub	sp, #80	@ 0x50
 8004d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d92:	f107 0318 	add.w	r3, r7, #24
 8004d96:	2238      	movs	r2, #56	@ 0x38
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f010 ff30 	bl	8015c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004da0:	1d3b      	adds	r3, r7, #4
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
 8004da6:	605a      	str	r2, [r3, #4]
 8004da8:	609a      	str	r2, [r3, #8]
 8004daa:	60da      	str	r2, [r3, #12]
 8004dac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004db2:	f004 fd69 	bl	8009888 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004db6:	2302      	movs	r3, #2
 8004db8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004dc0:	2340      	movs	r3, #64	@ 0x40
 8004dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dc8:	f107 0318 	add.w	r3, r7, #24
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f004 fdff 	bl	80099d0 <HAL_RCC_OscConfig>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d001      	beq.n	8004ddc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8004dd8:	f000 f82c 	bl	8004e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ddc:	230f      	movs	r3, #15
 8004dde:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004de0:	2301      	movs	r3, #1
 8004de2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004de8:	2300      	movs	r3, #0
 8004dea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004df0:	1d3b      	adds	r3, r7, #4
 8004df2:	2100      	movs	r1, #0
 8004df4:	4618      	mov	r0, r3
 8004df6:	f005 f8fd 	bl	8009ff4 <HAL_RCC_ClockConfig>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004e00:	f000 f818 	bl	8004e34 <Error_Handler>
  }
}
 8004e04:	bf00      	nop
 8004e06:	3750      	adds	r7, #80	@ 0x50
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	CUSTOM_TIM_PeriodElapsedCallback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f00f fe65 	bl	8014ae4 <CUSTOM_TIM_PeriodElapsedCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a04      	ldr	r2, [pc, #16]	@ (8004e30 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d101      	bne.n	8004e28 <HAL_TIM_PeriodElapsedCallback+0x1c>
    HAL_IncTick();
 8004e24:	f001 fbcc 	bl	80065c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004e28:	bf00      	nop
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40014800 	.word	0x40014800

08004e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004e38:	b672      	cpsid	i
}
 8004e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8004e3c:	bf00      	nop
 8004e3e:	e7fd      	b.n	8004e3c <Error_Handler+0x8>

08004e40 <__io_putchar>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8004e48:	1d39      	adds	r1, r7, #4
 8004e4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e4e:	2201      	movs	r2, #1
 8004e50:	4803      	ldr	r0, [pc, #12]	@ (8004e60 <__io_putchar+0x20>)
 8004e52:	f007 fb8d 	bl	800c570 <HAL_UART_Transmit>
	return ch;
 8004e56:	687b      	ldr	r3, [r7, #4]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	200008a0 	.word	0x200008a0

08004e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e6a:	4b11      	ldr	r3, [pc, #68]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e6e:	4a10      	ldr	r2, [pc, #64]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e70:	f043 0301 	orr.w	r3, r3, #1
 8004e74:	6613      	str	r3, [r2, #96]	@ 0x60
 8004e76:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	607b      	str	r3, [r7, #4]
 8004e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e82:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e86:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e8e:	4b08      	ldr	r3, [pc, #32]	@ (8004eb0 <HAL_MspInit+0x4c>)
 8004e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	210f      	movs	r1, #15
 8004e9e:	f06f 0001 	mvn.w	r0, #1
 8004ea2:	f003 f853 	bl	8007f4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ea6:	bf00      	nop
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40021000 	.word	0x40021000

08004eb4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08c      	sub	sp, #48	@ 0x30
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8004ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8004f84 <HAL_InitTick+0xd0>)
 8004ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ec8:	4a2e      	ldr	r2, [pc, #184]	@ (8004f84 <HAL_InitTick+0xd0>)
 8004eca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ece:	6613      	str	r3, [r2, #96]	@ 0x60
 8004ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8004f84 <HAL_InitTick+0xd0>)
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ed4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ed8:	60bb      	str	r3, [r7, #8]
 8004eda:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004edc:	f107 020c 	add.w	r2, r7, #12
 8004ee0:	f107 0310 	add.w	r3, r7, #16
 8004ee4:	4611      	mov	r1, r2
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f005 fa5a 	bl	800a3a0 <HAL_RCC_GetClockConfig>
  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004eec:	f005 fa42 	bl	800a374 <HAL_RCC_GetPCLK2Freq>
 8004ef0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef4:	4a24      	ldr	r2, [pc, #144]	@ (8004f88 <HAL_InitTick+0xd4>)
 8004ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8004efa:	0c9b      	lsrs	r3, r3, #18
 8004efc:	3b01      	subs	r3, #1
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8004f00:	4b22      	ldr	r3, [pc, #136]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f02:	4a23      	ldr	r2, [pc, #140]	@ (8004f90 <HAL_InitTick+0xdc>)
 8004f04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8004f06:	4b21      	ldr	r3, [pc, #132]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004f0c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8004f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8004f14:	4b1d      	ldr	r3, [pc, #116]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8004f20:	481a      	ldr	r0, [pc, #104]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f22:	f005 fca5 	bl	800a870 <HAL_TIM_Base_Init>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004f2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d11b      	bne.n	8004f6c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8004f34:	4815      	ldr	r0, [pc, #84]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f36:	f005 fd89 	bl	800aa4c <HAL_TIM_Base_Start_IT>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8004f40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d111      	bne.n	8004f6c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004f48:	201a      	movs	r0, #26
 8004f4a:	f003 f819 	bl	8007f80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b0f      	cmp	r3, #15
 8004f52:	d808      	bhi.n	8004f66 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8004f54:	2200      	movs	r2, #0
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	201a      	movs	r0, #26
 8004f5a:	f002 fff7 	bl	8007f4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8004f94 <HAL_InitTick+0xe0>)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6013      	str	r3, [r2, #0]
 8004f64:	e002      	b.n	8004f6c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 8004f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f98 <HAL_InitTick+0xe4>)
 8004f6e:	210e      	movs	r1, #14
 8004f70:	4806      	ldr	r0, [pc, #24]	@ (8004f8c <HAL_InitTick+0xd8>)
 8004f72:	f006 fbb1 	bl	800b6d8 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 8004f76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3730      	adds	r7, #48	@ 0x30
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40021000 	.word	0x40021000
 8004f88:	431bde83 	.word	0x431bde83
 8004f8c:	200004a0 	.word	0x200004a0
 8004f90:	40014800 	.word	0x40014800
 8004f94:	200000f8 	.word	0x200000f8
 8004f98:	08004f9d 	.word	0x08004f9d

08004f9c <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8004fa4:	f001 fb0c 	bl	80065c0 <HAL_IncTick>
}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <NMI_Handler+0x4>

08004fb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fbc:	bf00      	nop
 8004fbe:	e7fd      	b.n	8004fbc <HardFault_Handler+0x4>

08004fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fc4:	bf00      	nop
 8004fc6:	e7fd      	b.n	8004fc4 <MemManage_Handler+0x4>

08004fc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fcc:	bf00      	nop
 8004fce:	e7fd      	b.n	8004fcc <BusFault_Handler+0x4>

08004fd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fd4:	bf00      	nop
 8004fd6:	e7fd      	b.n	8004fd4 <UsageFault_Handler+0x4>

08004fd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fdc:	bf00      	nop
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004fea:	bf00      	nop
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004ff8:	bf00      	nop
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
	...

08005004 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005008:	4802      	ldr	r0, [pc, #8]	@ (8005014 <DMA1_Channel3_IRQHandler+0x10>)
 800500a:	f003 fb84 	bl	8008716 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800500e:	bf00      	nop
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	2000037c 	.word	0x2000037c

08005018 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800501c:	4802      	ldr	r0, [pc, #8]	@ (8005028 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800501e:	f005 ff79 	bl	800af14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005022:	bf00      	nop
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	200007d4 	.word	0x200007d4

0800502c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8005030:	4802      	ldr	r0, [pc, #8]	@ (800503c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8005032:	f005 ff6f 	bl	800af14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005036:	bf00      	nop
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	200004a0 	.word	0x200004a0

08005040 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005044:	4802      	ldr	r0, [pc, #8]	@ (8005050 <USART1_IRQHandler+0x10>)
 8005046:	f007 fb6d 	bl	800c724 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	200008a0 	.word	0x200008a0

08005054 <UCPD1_IRQHandler>:

/**
  * @brief This function handles UCPD1 interrupt / UCPD1 wake-up interrupt through EXTI line 43.
  */
void UCPD1_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UCPD1_IRQn 0 */

  /* USER CODE END UCPD1_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 8005058:	f00a fe63 	bl	800fd22 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN UCPD1_IRQn 1 */

  /* USER CODE END UCPD1_IRQn 1 */
}
 800505c:	bf00      	nop
 800505e:	bd80      	pop	{r7, pc}

08005060 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  return 1;
 8005064:	2301      	movs	r3, #1
}
 8005066:	4618      	mov	r0, r3
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <_kill>:

int _kill(int pid, int sig)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800507a:	f010 fe2f 	bl	8015cdc <__errno>
 800507e:	4603      	mov	r3, r0
 8005080:	2216      	movs	r2, #22
 8005082:	601a      	str	r2, [r3, #0]
  return -1;
 8005084:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <_exit>:

void _exit (int status)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005098:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7ff ffe7 	bl	8005070 <_kill>
  while (1) {}    /* Make sure we hang here */
 80050a2:	bf00      	nop
 80050a4:	e7fd      	b.n	80050a2 <_exit+0x12>

080050a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b086      	sub	sp, #24
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	60f8      	str	r0, [r7, #12]
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050b2:	2300      	movs	r3, #0
 80050b4:	617b      	str	r3, [r7, #20]
 80050b6:	e00a      	b.n	80050ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050b8:	f3af 8000 	nop.w
 80050bc:	4601      	mov	r1, r0
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	60ba      	str	r2, [r7, #8]
 80050c4:	b2ca      	uxtb	r2, r1
 80050c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	3301      	adds	r3, #1
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	dbf0      	blt.n	80050b8 <_read+0x12>
  }

  return len;
 80050d6:	687b      	ldr	r3, [r7, #4]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ec:	2300      	movs	r3, #0
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	e009      	b.n	8005106 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	60ba      	str	r2, [r7, #8]
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7ff fea0 	bl	8004e40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	3301      	adds	r3, #1
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	429a      	cmp	r2, r3
 800510c:	dbf1      	blt.n	80050f2 <_write+0x12>
  }
  return len;
 800510e:	687b      	ldr	r3, [r7, #4]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <_close>:

int _close(int file)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005120:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005124:	4618      	mov	r0, r3
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005140:	605a      	str	r2, [r3, #4]
  return 0;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <_isatty>:

int _isatty(int file)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005158:	2301      	movs	r3, #1
}
 800515a:	4618      	mov	r0, r3
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005166:	b480      	push	{r7}
 8005168:	b085      	sub	sp, #20
 800516a:	af00      	add	r7, sp, #0
 800516c:	60f8      	str	r0, [r7, #12]
 800516e:	60b9      	str	r1, [r7, #8]
 8005170:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005188:	4a14      	ldr	r2, [pc, #80]	@ (80051dc <_sbrk+0x5c>)
 800518a:	4b15      	ldr	r3, [pc, #84]	@ (80051e0 <_sbrk+0x60>)
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005194:	4b13      	ldr	r3, [pc, #76]	@ (80051e4 <_sbrk+0x64>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d102      	bne.n	80051a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800519c:	4b11      	ldr	r3, [pc, #68]	@ (80051e4 <_sbrk+0x64>)
 800519e:	4a12      	ldr	r2, [pc, #72]	@ (80051e8 <_sbrk+0x68>)
 80051a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051a2:	4b10      	ldr	r3, [pc, #64]	@ (80051e4 <_sbrk+0x64>)
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4413      	add	r3, r2
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d207      	bcs.n	80051c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051b0:	f010 fd94 	bl	8015cdc <__errno>
 80051b4:	4603      	mov	r3, r0
 80051b6:	220c      	movs	r2, #12
 80051b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051be:	e009      	b.n	80051d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051c0:	4b08      	ldr	r3, [pc, #32]	@ (80051e4 <_sbrk+0x64>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051c6:	4b07      	ldr	r3, [pc, #28]	@ (80051e4 <_sbrk+0x64>)
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4413      	add	r3, r2
 80051ce:	4a05      	ldr	r2, [pc, #20]	@ (80051e4 <_sbrk+0x64>)
 80051d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051d2:	68fb      	ldr	r3, [r7, #12]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3718      	adds	r7, #24
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	20008000 	.word	0x20008000
 80051e0:	00000400 	.word	0x00000400
 80051e4:	2000056c 	.word	0x2000056c
 80051e8:	20005c38 	.word	0x20005c38

080051ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80051f0:	4b06      	ldr	r3, [pc, #24]	@ (800520c <SystemInit+0x20>)
 80051f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f6:	4a05      	ldr	r2, [pc, #20]	@ (800520c <SystemInit+0x20>)
 80051f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005200:	bf00      	nop
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	e000ed00 	.word	0xe000ed00

08005210 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08e      	sub	sp, #56	@ 0x38
 8005214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005216:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	605a      	str	r2, [r3, #4]
 8005220:	609a      	str	r2, [r3, #8]
 8005222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005224:	f107 031c 	add.w	r3, r7, #28
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	605a      	str	r2, [r3, #4]
 800522e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005230:	463b      	mov	r3, r7
 8005232:	2200      	movs	r2, #0
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	605a      	str	r2, [r3, #4]
 8005238:	609a      	str	r2, [r3, #8]
 800523a:	60da      	str	r2, [r3, #12]
 800523c:	611a      	str	r2, [r3, #16]
 800523e:	615a      	str	r2, [r3, #20]
 8005240:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005242:	4b33      	ldr	r3, [pc, #204]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005244:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005248:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800524a:	4b31      	ldr	r3, [pc, #196]	@ (8005310 <MX_TIM2_Init+0x100>)
 800524c:	2200      	movs	r2, #0
 800524e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005250:	4b2f      	ldr	r3, [pc, #188]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005252:	2200      	movs	r2, #0
 8005254:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 639;
 8005256:	4b2e      	ldr	r3, [pc, #184]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005258:	f240 227f 	movw	r2, #639	@ 0x27f
 800525c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800525e:	4b2c      	ldr	r3, [pc, #176]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005260:	2200      	movs	r2, #0
 8005262:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005264:	4b2a      	ldr	r3, [pc, #168]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005266:	2200      	movs	r2, #0
 8005268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800526a:	4829      	ldr	r0, [pc, #164]	@ (8005310 <MX_TIM2_Init+0x100>)
 800526c:	f005 fb00 	bl	800a870 <HAL_TIM_Base_Init>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8005276:	f7ff fddd 	bl	8004e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800527a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800527e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005280:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005284:	4619      	mov	r1, r3
 8005286:	4822      	ldr	r0, [pc, #136]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005288:	f006 f8d2 	bl	800b430 <HAL_TIM_ConfigClockSource>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8005292:	f7ff fdcf 	bl	8004e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005296:	481e      	ldr	r0, [pc, #120]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005298:	f005 fc42 	bl	800ab20 <HAL_TIM_PWM_Init>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80052a2:	f7ff fdc7 	bl	8004e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052aa:	2300      	movs	r3, #0
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80052ae:	f107 031c 	add.w	r3, r7, #28
 80052b2:	4619      	mov	r1, r3
 80052b4:	4816      	ldr	r0, [pc, #88]	@ (8005310 <MX_TIM2_Init+0x100>)
 80052b6:	f007 f839 	bl	800c32c <HAL_TIMEx_MasterConfigSynchronization>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80052c0:	f7ff fdb8 	bl	8004e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052c4:	2360      	movs	r3, #96	@ 0x60
 80052c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80052c8:	2300      	movs	r3, #0
 80052ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052cc:	2300      	movs	r3, #0
 80052ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052d0:	2300      	movs	r3, #0
 80052d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80052d4:	463b      	mov	r3, r7
 80052d6:	2208      	movs	r2, #8
 80052d8:	4619      	mov	r1, r3
 80052da:	480d      	ldr	r0, [pc, #52]	@ (8005310 <MX_TIM2_Init+0x100>)
 80052dc:	f005 ff94 	bl	800b208 <HAL_TIM_PWM_ConfigChannel>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80052e6:	f7ff fda5 	bl	8004e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052ea:	463b      	mov	r3, r7
 80052ec:	220c      	movs	r2, #12
 80052ee:	4619      	mov	r1, r3
 80052f0:	4807      	ldr	r0, [pc, #28]	@ (8005310 <MX_TIM2_Init+0x100>)
 80052f2:	f005 ff89 	bl	800b208 <HAL_TIM_PWM_ConfigChannel>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80052fc:	f7ff fd9a 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005300:	4803      	ldr	r0, [pc, #12]	@ (8005310 <MX_TIM2_Init+0x100>)
 8005302:	f000 f985 	bl	8005610 <HAL_TIM_MspPostInit>

}
 8005306:	bf00      	nop
 8005308:	3738      	adds	r7, #56	@ 0x38
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	20000570 	.word	0x20000570

08005314 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	@ 0x28
 8005318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800531a:	f107 031c 	add.w	r3, r7, #28
 800531e:	2200      	movs	r2, #0
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	605a      	str	r2, [r3, #4]
 8005324:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005326:	463b      	mov	r3, r7
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	605a      	str	r2, [r3, #4]
 800532e:	609a      	str	r2, [r3, #8]
 8005330:	60da      	str	r2, [r3, #12]
 8005332:	611a      	str	r2, [r3, #16]
 8005334:	615a      	str	r2, [r3, #20]
 8005336:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005338:	4b27      	ldr	r3, [pc, #156]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 800533a:	4a28      	ldr	r2, [pc, #160]	@ (80053dc <MX_TIM3_Init+0xc8>)
 800533c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800533e:	4b26      	ldr	r3, [pc, #152]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 8005340:	2200      	movs	r2, #0
 8005342:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005344:	4b24      	ldr	r3, [pc, #144]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 8005346:	2200      	movs	r2, #0
 8005348:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 639;
 800534a:	4b23      	ldr	r3, [pc, #140]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 800534c:	f240 227f 	movw	r2, #639	@ 0x27f
 8005350:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005352:	4b21      	ldr	r3, [pc, #132]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 8005354:	2200      	movs	r2, #0
 8005356:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005358:	4b1f      	ldr	r3, [pc, #124]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 800535a:	2200      	movs	r2, #0
 800535c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800535e:	481e      	ldr	r0, [pc, #120]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 8005360:	f005 fbde 	bl	800ab20 <HAL_TIM_PWM_Init>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800536a:	f7ff fd63 	bl	8004e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800536e:	2300      	movs	r3, #0
 8005370:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005372:	2300      	movs	r3, #0
 8005374:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005376:	f107 031c 	add.w	r3, r7, #28
 800537a:	4619      	mov	r1, r3
 800537c:	4816      	ldr	r0, [pc, #88]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 800537e:	f006 ffd5 	bl	800c32c <HAL_TIMEx_MasterConfigSynchronization>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005388:	f7ff fd54 	bl	8004e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800538c:	2360      	movs	r3, #96	@ 0x60
 800538e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005390:	2300      	movs	r3, #0
 8005392:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005394:	2300      	movs	r3, #0
 8005396:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005398:	2300      	movs	r3, #0
 800539a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800539c:	463b      	mov	r3, r7
 800539e:	2208      	movs	r2, #8
 80053a0:	4619      	mov	r1, r3
 80053a2:	480d      	ldr	r0, [pc, #52]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 80053a4:	f005 ff30 	bl	800b208 <HAL_TIM_PWM_ConfigChannel>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80053ae:	f7ff fd41 	bl	8004e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80053b2:	463b      	mov	r3, r7
 80053b4:	220c      	movs	r2, #12
 80053b6:	4619      	mov	r1, r3
 80053b8:	4807      	ldr	r0, [pc, #28]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 80053ba:	f005 ff25 	bl	800b208 <HAL_TIM_PWM_ConfigChannel>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80053c4:	f7ff fd36 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80053c8:	4803      	ldr	r0, [pc, #12]	@ (80053d8 <MX_TIM3_Init+0xc4>)
 80053ca:	f000 f921 	bl	8005610 <HAL_TIM_MspPostInit>

}
 80053ce:	bf00      	nop
 80053d0:	3728      	adds	r7, #40	@ 0x28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	2000063c 	.word	0x2000063c
 80053dc:	40000400 	.word	0x40000400

080053e0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08a      	sub	sp, #40	@ 0x28
 80053e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053e6:	f107 031c 	add.w	r3, r7, #28
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053f2:	463b      	mov	r3, r7
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	605a      	str	r2, [r3, #4]
 80053fa:	609a      	str	r2, [r3, #8]
 80053fc:	60da      	str	r2, [r3, #12]
 80053fe:	611a      	str	r2, [r3, #16]
 8005400:	615a      	str	r2, [r3, #20]
 8005402:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005404:	4b21      	ldr	r3, [pc, #132]	@ (800548c <MX_TIM4_Init+0xac>)
 8005406:	4a22      	ldr	r2, [pc, #136]	@ (8005490 <MX_TIM4_Init+0xb0>)
 8005408:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800540a:	4b20      	ldr	r3, [pc, #128]	@ (800548c <MX_TIM4_Init+0xac>)
 800540c:	2200      	movs	r2, #0
 800540e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005410:	4b1e      	ldr	r3, [pc, #120]	@ (800548c <MX_TIM4_Init+0xac>)
 8005412:	2200      	movs	r2, #0
 8005414:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005416:	4b1d      	ldr	r3, [pc, #116]	@ (800548c <MX_TIM4_Init+0xac>)
 8005418:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800541c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800541e:	4b1b      	ldr	r3, [pc, #108]	@ (800548c <MX_TIM4_Init+0xac>)
 8005420:	2200      	movs	r2, #0
 8005422:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005424:	4b19      	ldr	r3, [pc, #100]	@ (800548c <MX_TIM4_Init+0xac>)
 8005426:	2200      	movs	r2, #0
 8005428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800542a:	4818      	ldr	r0, [pc, #96]	@ (800548c <MX_TIM4_Init+0xac>)
 800542c:	f005 fb78 	bl	800ab20 <HAL_TIM_PWM_Init>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8005436:	f7ff fcfd 	bl	8004e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800543e:	2300      	movs	r3, #0
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005442:	f107 031c 	add.w	r3, r7, #28
 8005446:	4619      	mov	r1, r3
 8005448:	4810      	ldr	r0, [pc, #64]	@ (800548c <MX_TIM4_Init+0xac>)
 800544a:	f006 ff6f 	bl	800c32c <HAL_TIMEx_MasterConfigSynchronization>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8005454:	f7ff fcee 	bl	8004e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005458:	2360      	movs	r3, #96	@ 0x60
 800545a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800545c:	2300      	movs	r3, #0
 800545e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005460:	2300      	movs	r3, #0
 8005462:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005464:	2300      	movs	r3, #0
 8005466:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005468:	463b      	mov	r3, r7
 800546a:	2200      	movs	r2, #0
 800546c:	4619      	mov	r1, r3
 800546e:	4807      	ldr	r0, [pc, #28]	@ (800548c <MX_TIM4_Init+0xac>)
 8005470:	f005 feca 	bl	800b208 <HAL_TIM_PWM_ConfigChannel>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800547a:	f7ff fcdb 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800547e:	4803      	ldr	r0, [pc, #12]	@ (800548c <MX_TIM4_Init+0xac>)
 8005480:	f000 f8c6 	bl	8005610 <HAL_TIM_MspPostInit>

}
 8005484:	bf00      	nop
 8005486:	3728      	adds	r7, #40	@ 0x28
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	20000708 	.word	0x20000708
 8005490:	40000800 	.word	0x40000800

08005494 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800549a:	f107 0310 	add.w	r3, r7, #16
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
 80054a4:	609a      	str	r2, [r3, #8]
 80054a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054a8:	1d3b      	adds	r3, r7, #4
 80054aa:	2200      	movs	r2, #0
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	605a      	str	r2, [r3, #4]
 80054b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80054b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005534 <MX_TIM15_Init+0xa0>)
 80054b6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 999;
 80054b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80054be:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 15999;
 80054c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054c8:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80054cc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ce:	4b18      	ldr	r3, [pc, #96]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80054d4:	4b16      	ldr	r3, [pc, #88]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80054da:	4b15      	ldr	r3, [pc, #84]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054dc:	2280      	movs	r2, #128	@ 0x80
 80054de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80054e0:	4813      	ldr	r0, [pc, #76]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054e2:	f005 f9c5 	bl	800a870 <HAL_TIM_Base_Init>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80054ec:	f7ff fca2 	bl	8004e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80054f6:	f107 0310 	add.w	r3, r7, #16
 80054fa:	4619      	mov	r1, r3
 80054fc:	480c      	ldr	r0, [pc, #48]	@ (8005530 <MX_TIM15_Init+0x9c>)
 80054fe:	f005 ff97 	bl	800b430 <HAL_TIM_ConfigClockSource>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8005508:	f7ff fc94 	bl	8004e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800550c:	2320      	movs	r3, #32
 800550e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005510:	2300      	movs	r3, #0
 8005512:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005514:	1d3b      	adds	r3, r7, #4
 8005516:	4619      	mov	r1, r3
 8005518:	4805      	ldr	r0, [pc, #20]	@ (8005530 <MX_TIM15_Init+0x9c>)
 800551a:	f006 ff07 	bl	800c32c <HAL_TIMEx_MasterConfigSynchronization>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005524:	f7ff fc86 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8005528:	bf00      	nop
 800552a:	3720      	adds	r7, #32
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	200007d4 	.word	0x200007d4
 8005534:	40014000 	.word	0x40014000

08005538 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005548:	d10c      	bne.n	8005564 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800554a:	4b15      	ldr	r3, [pc, #84]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 800554c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800554e:	4a14      	ldr	r2, [pc, #80]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 8005550:	f043 0301 	orr.w	r3, r3, #1
 8005554:	6593      	str	r3, [r2, #88]	@ 0x58
 8005556:	4b12      	ldr	r3, [pc, #72]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 8005558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005562:	e018      	b.n	8005596 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a0e      	ldr	r2, [pc, #56]	@ (80055a4 <HAL_TIM_Base_MspInit+0x6c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d113      	bne.n	8005596 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800556e:	4b0c      	ldr	r3, [pc, #48]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 8005570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005572:	4a0b      	ldr	r2, [pc, #44]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 8005574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005578:	6613      	str	r3, [r2, #96]	@ 0x60
 800557a:	4b09      	ldr	r3, [pc, #36]	@ (80055a0 <HAL_TIM_Base_MspInit+0x68>)
 800557c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800557e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005582:	60bb      	str	r3, [r7, #8]
 8005584:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8005586:	2200      	movs	r2, #0
 8005588:	2105      	movs	r1, #5
 800558a:	2018      	movs	r0, #24
 800558c:	f002 fcde 	bl	8007f4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005590:	2018      	movs	r0, #24
 8005592:	f002 fcf5 	bl	8007f80 <HAL_NVIC_EnableIRQ>
}
 8005596:	bf00      	nop
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40014000 	.word	0x40014000

080055a8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a13      	ldr	r2, [pc, #76]	@ (8005604 <HAL_TIM_PWM_MspInit+0x5c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d10c      	bne.n	80055d4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80055ba:	4b13      	ldr	r3, [pc, #76]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055be:	4a12      	ldr	r2, [pc, #72]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055c0:	f043 0302 	orr.w	r3, r3, #2
 80055c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80055c6:	4b10      	ldr	r3, [pc, #64]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	60fb      	str	r3, [r7, #12]
 80055d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80055d2:	e010      	b.n	80055f6 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM4)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a0c      	ldr	r2, [pc, #48]	@ (800560c <HAL_TIM_PWM_MspInit+0x64>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d10b      	bne.n	80055f6 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80055de:	4b0a      	ldr	r3, [pc, #40]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e2:	4a09      	ldr	r2, [pc, #36]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055e4:	f043 0304 	orr.w	r3, r3, #4
 80055e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055ea:	4b07      	ldr	r3, [pc, #28]	@ (8005608 <HAL_TIM_PWM_MspInit+0x60>)
 80055ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ee:	f003 0304 	and.w	r3, r3, #4
 80055f2:	60bb      	str	r3, [r7, #8]
 80055f4:	68bb      	ldr	r3, [r7, #8]
}
 80055f6:	bf00      	nop
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40000400 	.word	0x40000400
 8005608:	40021000 	.word	0x40021000
 800560c:	40000800 	.word	0x40000800

08005610 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08a      	sub	sp, #40	@ 0x28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005618:	f107 0314 	add.w	r3, r7, #20
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	605a      	str	r2, [r3, #4]
 8005622:	609a      	str	r2, [r3, #8]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005630:	d11d      	bne.n	800566e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005632:	4b33      	ldr	r3, [pc, #204]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 8005634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005636:	4a32      	ldr	r2, [pc, #200]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 8005638:	f043 0302 	orr.w	r3, r3, #2
 800563c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800563e:	4b30      	ldr	r3, [pc, #192]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 8005640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	613b      	str	r3, [r7, #16]
 8005648:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = DRIVER_REV1_Pin|DRIVER_FWD1_Pin;
 800564a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800564e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005650:	2302      	movs	r3, #2
 8005652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005654:	2300      	movs	r3, #0
 8005656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005658:	2300      	movs	r3, #0
 800565a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800565c:	2301      	movs	r3, #1
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005660:	f107 0314 	add.w	r3, r7, #20
 8005664:	4619      	mov	r1, r3
 8005666:	4827      	ldr	r0, [pc, #156]	@ (8005704 <HAL_TIM_MspPostInit+0xf4>)
 8005668:	f003 f9a4 	bl	80089b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800566c:	e044      	b.n	80056f8 <HAL_TIM_MspPostInit+0xe8>
  else if(timHandle->Instance==TIM3)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a25      	ldr	r2, [pc, #148]	@ (8005708 <HAL_TIM_MspPostInit+0xf8>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d11c      	bne.n	80056b2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005678:	4b21      	ldr	r3, [pc, #132]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 800567a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567c:	4a20      	ldr	r2, [pc, #128]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 800567e:	f043 0302 	orr.w	r3, r3, #2
 8005682:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005684:	4b1e      	ldr	r3, [pc, #120]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 8005686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	60fb      	str	r3, [r7, #12]
 800568e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DRIVER_FWD2_Pin|DRIVER_REV2_Pin;
 8005690:	2303      	movs	r3, #3
 8005692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005694:	2302      	movs	r3, #2
 8005696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005698:	2300      	movs	r3, #0
 800569a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800569c:	2300      	movs	r3, #0
 800569e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80056a0:	2302      	movs	r3, #2
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056a4:	f107 0314 	add.w	r3, r7, #20
 80056a8:	4619      	mov	r1, r3
 80056aa:	4816      	ldr	r0, [pc, #88]	@ (8005704 <HAL_TIM_MspPostInit+0xf4>)
 80056ac:	f003 f982 	bl	80089b4 <HAL_GPIO_Init>
}
 80056b0:	e022      	b.n	80056f8 <HAL_TIM_MspPostInit+0xe8>
  else if(timHandle->Instance==TIM4)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a15      	ldr	r2, [pc, #84]	@ (800570c <HAL_TIM_MspPostInit+0xfc>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d11d      	bne.n	80056f8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056bc:	4b10      	ldr	r3, [pc, #64]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c0:	4a0f      	ldr	r2, [pc, #60]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 80056c2:	f043 0301 	orr.w	r3, r3, #1
 80056c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005700 <HAL_TIM_MspPostInit+0xf0>)
 80056ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	60bb      	str	r3, [r7, #8]
 80056d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin;
 80056d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80056d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056da:	2302      	movs	r3, #2
 80056dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056de:	2300      	movs	r3, #0
 80056e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e2:	2300      	movs	r3, #0
 80056e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80056e6:	230a      	movs	r3, #10
 80056e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LIDAR_M_CTR_GPIO_Port, &GPIO_InitStruct);
 80056ea:	f107 0314 	add.w	r3, r7, #20
 80056ee:	4619      	mov	r1, r3
 80056f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80056f4:	f003 f95e 	bl	80089b4 <HAL_GPIO_Init>
}
 80056f8:	bf00      	nop
 80056fa:	3728      	adds	r7, #40	@ 0x28
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	40021000 	.word	0x40021000
 8005704:	48000400 	.word	0x48000400
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800

08005710 <__NVIC_GetPriorityGrouping>:
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005714:	4b04      	ldr	r3, [pc, #16]	@ (8005728 <__NVIC_GetPriorityGrouping+0x18>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	0a1b      	lsrs	r3, r3, #8
 800571a:	f003 0307 	and.w	r3, r3, #7
}
 800571e:	4618      	mov	r0, r3
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	e000ed00 	.word	0xe000ed00

0800572c <__NVIC_EnableIRQ>:
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	2b00      	cmp	r3, #0
 800573c:	db0b      	blt.n	8005756 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	f003 021f 	and.w	r2, r3, #31
 8005744:	4907      	ldr	r1, [pc, #28]	@ (8005764 <__NVIC_EnableIRQ+0x38>)
 8005746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800574a:	095b      	lsrs	r3, r3, #5
 800574c:	2001      	movs	r0, #1
 800574e:	fa00 f202 	lsl.w	r2, r0, r2
 8005752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005756:	bf00      	nop
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	e000e100 	.word	0xe000e100

08005768 <__NVIC_SetPriority>:
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	6039      	str	r1, [r7, #0]
 8005772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005778:	2b00      	cmp	r3, #0
 800577a:	db0a      	blt.n	8005792 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	b2da      	uxtb	r2, r3
 8005780:	490c      	ldr	r1, [pc, #48]	@ (80057b4 <__NVIC_SetPriority+0x4c>)
 8005782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005786:	0112      	lsls	r2, r2, #4
 8005788:	b2d2      	uxtb	r2, r2
 800578a:	440b      	add	r3, r1
 800578c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005790:	e00a      	b.n	80057a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	b2da      	uxtb	r2, r3
 8005796:	4908      	ldr	r1, [pc, #32]	@ (80057b8 <__NVIC_SetPriority+0x50>)
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	3b04      	subs	r3, #4
 80057a0:	0112      	lsls	r2, r2, #4
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	440b      	add	r3, r1
 80057a6:	761a      	strb	r2, [r3, #24]
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	e000e100 	.word	0xe000e100
 80057b8:	e000ed00 	.word	0xe000ed00

080057bc <NVIC_EncodePriority>:
{
 80057bc:	b480      	push	{r7}
 80057be:	b089      	sub	sp, #36	@ 0x24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f003 0307 	and.w	r3, r3, #7
 80057ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f1c3 0307 	rsb	r3, r3, #7
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	bf28      	it	cs
 80057da:	2304      	movcs	r3, #4
 80057dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	3304      	adds	r3, #4
 80057e2:	2b06      	cmp	r3, #6
 80057e4:	d902      	bls.n	80057ec <NVIC_EncodePriority+0x30>
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3b03      	subs	r3, #3
 80057ea:	e000      	b.n	80057ee <NVIC_EncodePriority+0x32>
 80057ec:	2300      	movs	r3, #0
 80057ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	fa02 f303 	lsl.w	r3, r2, r3
 80057fa:	43da      	mvns	r2, r3
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	401a      	ands	r2, r3
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005804:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	fa01 f303 	lsl.w	r3, r1, r3
 800580e:	43d9      	mvns	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005814:	4313      	orrs	r3, r2
}
 8005816:	4618      	mov	r0, r3
 8005818:	3724      	adds	r7, #36	@ 0x24
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
	...

08005824 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800582c:	4b08      	ldr	r3, [pc, #32]	@ (8005850 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800582e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005830:	4907      	ldr	r1, [pc, #28]	@ (8005850 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4313      	orrs	r3, r2
 8005836:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005838:	4b05      	ldr	r3, [pc, #20]	@ (8005850 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800583a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4013      	ands	r3, r2
 8005840:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005842:	68fb      	ldr	r3, [r7, #12]
}
 8005844:	bf00      	nop
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	40021000 	.word	0x40021000

08005854 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800585c:	4b08      	ldr	r3, [pc, #32]	@ (8005880 <LL_APB1_GRP2_EnableClock+0x2c>)
 800585e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005860:	4907      	ldr	r1, [pc, #28]	@ (8005880 <LL_APB1_GRP2_EnableClock+0x2c>)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4313      	orrs	r3, r2
 8005866:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8005868:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <LL_APB1_GRP2_EnableClock+0x2c>)
 800586a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4013      	ands	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005872:	68fb      	ldr	r3, [r7, #12]
}
 8005874:	bf00      	nop
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	40021000 	.word	0x40021000

08005884 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005894:	4a0e      	ldr	r2, [pc, #56]	@ (80058d0 <LL_DMA_SetDataTransferDirection+0x4c>)
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	4413      	add	r3, r2
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	4413      	add	r3, r2
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058a8:	f023 0310 	bic.w	r3, r3, #16
 80058ac:	4908      	ldr	r1, [pc, #32]	@ (80058d0 <LL_DMA_SetDataTransferDirection+0x4c>)
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	440a      	add	r2, r1
 80058b2:	7812      	ldrb	r2, [r2, #0]
 80058b4:	4611      	mov	r1, r2
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	440a      	add	r2, r1
 80058ba:	4611      	mov	r1, r2
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	4313      	orrs	r3, r2
 80058c0:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80058c2:	bf00      	nop
 80058c4:	371c      	adds	r7, #28
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	080172b0 	.word	0x080172b0

080058d4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80058e4:	4a0d      	ldr	r2, [pc, #52]	@ (800591c <LL_DMA_SetMode+0x48>)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	4413      	add	r3, r2
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	461a      	mov	r2, r3
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	4413      	add	r3, r2
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f023 0220 	bic.w	r2, r3, #32
 80058f8:	4908      	ldr	r1, [pc, #32]	@ (800591c <LL_DMA_SetMode+0x48>)
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	440b      	add	r3, r1
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	4619      	mov	r1, r3
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	440b      	add	r3, r1
 8005906:	4619      	mov	r1, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4313      	orrs	r3, r2
 800590c:	600b      	str	r3, [r1, #0]
             Mode);
}
 800590e:	bf00      	nop
 8005910:	371c      	adds	r7, #28
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	080172b0 	.word	0x080172b0

08005920 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8005920:	b480      	push	{r7}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8005930:	4a0d      	ldr	r2, [pc, #52]	@ (8005968 <LL_DMA_SetPeriphIncMode+0x48>)
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	4413      	add	r3, r2
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	461a      	mov	r2, r3
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	4413      	add	r3, r2
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005944:	4908      	ldr	r1, [pc, #32]	@ (8005968 <LL_DMA_SetPeriphIncMode+0x48>)
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	440b      	add	r3, r1
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	4619      	mov	r1, r3
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	440b      	add	r3, r1
 8005952:	4619      	mov	r1, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4313      	orrs	r3, r2
 8005958:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800595a:	bf00      	nop
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	080172b0 	.word	0x080172b0

0800596c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 800597c:	4a0d      	ldr	r2, [pc, #52]	@ (80059b4 <LL_DMA_SetMemoryIncMode+0x48>)
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	4413      	add	r3, r2
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	461a      	mov	r2, r3
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	4413      	add	r3, r2
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005990:	4908      	ldr	r1, [pc, #32]	@ (80059b4 <LL_DMA_SetMemoryIncMode+0x48>)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	440b      	add	r3, r1
 8005996:	781b      	ldrb	r3, [r3, #0]
 8005998:	4619      	mov	r1, r3
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	440b      	add	r3, r1
 800599e:	4619      	mov	r1, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	080172b0 	.word	0x080172b0

080059b8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80059c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005a00 <LL_DMA_SetPeriphSize+0x48>)
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	4413      	add	r3, r2
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	461a      	mov	r2, r3
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	4413      	add	r3, r2
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059dc:	4908      	ldr	r1, [pc, #32]	@ (8005a00 <LL_DMA_SetPeriphSize+0x48>)
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	440b      	add	r3, r1
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	4619      	mov	r1, r3
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	440b      	add	r3, r1
 80059ea:	4619      	mov	r1, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80059f2:	bf00      	nop
 80059f4:	371c      	adds	r7, #28
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	080172b0 	.word	0x080172b0

08005a04 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b087      	sub	sp, #28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8005a14:	4a0d      	ldr	r2, [pc, #52]	@ (8005a4c <LL_DMA_SetMemorySize+0x48>)
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	4413      	add	r3, r2
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	4413      	add	r3, r2
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a28:	4908      	ldr	r1, [pc, #32]	@ (8005a4c <LL_DMA_SetMemorySize+0x48>)
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	440b      	add	r3, r1
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	4619      	mov	r1, r3
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	440b      	add	r3, r1
 8005a36:	4619      	mov	r1, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8005a3e:	bf00      	nop
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	080172b0 	.word	0x080172b0

08005a50 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b087      	sub	sp, #28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8005a60:	4a0d      	ldr	r2, [pc, #52]	@ (8005a98 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	4413      	add	r3, r2
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	461a      	mov	r2, r3
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a74:	4908      	ldr	r1, [pc, #32]	@ (8005a98 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	440b      	add	r3, r1
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	4619      	mov	r1, r3
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	440b      	add	r3, r1
 8005a82:	4619      	mov	r1, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	600b      	str	r3, [r1, #0]
             Priority);
}
 8005a8a:	bf00      	nop
 8005a8c:	371c      	adds	r7, #28
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	080172b0 	.word	0x080172b0

08005a9c <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	0a9b      	lsrs	r3, r3, #10
 8005aac:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8005ab0:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8005ab4:	00db      	lsls	r3, r3, #3
 8005ab6:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	4413      	add	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ac4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ada:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	601a      	str	r2, [r3, #0]
}
 8005ae4:	bf00      	nop
 8005ae6:	371c      	adds	r7, #28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b086      	sub	sp, #24
 8005af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005af6:	463b      	mov	r3, r7
 8005af8:	2200      	movs	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	605a      	str	r2, [r3, #4]
 8005afe:	609a      	str	r2, [r3, #8]
 8005b00:	60da      	str	r2, [r3, #12]
 8005b02:	611a      	str	r2, [r3, #16]
 8005b04:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8005b06:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005b0a:	f7ff fea3 	bl	8005854 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8005b0e:	2002      	movs	r0, #2
 8005b10:	f7ff fe88 	bl	8005824 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8005b14:	2310      	movs	r3, #16
 8005b16:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b20:	463b      	mov	r3, r7
 8005b22:	4619      	mov	r1, r3
 8005b24:	4838      	ldr	r0, [pc, #224]	@ (8005c08 <MX_UCPD1_Init+0x118>)
 8005b26:	f009 f853 	bl	800ebd0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8005b2a:	2340      	movs	r3, #64	@ 0x40
 8005b2c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b32:	2300      	movs	r3, #0
 8005b34:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b36:	463b      	mov	r3, r7
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4833      	ldr	r0, [pc, #204]	@ (8005c08 <MX_UCPD1_Init+0x118>)
 8005b3c:	f009 f848 	bl	800ebd0 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8005b40:	2272      	movs	r2, #114	@ 0x72
 8005b42:	2100      	movs	r1, #0
 8005b44:	4831      	ldr	r0, [pc, #196]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b46:	f7ff ffa9 	bl	8005a9c <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	482f      	ldr	r0, [pc, #188]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b50:	f7ff fe98 	bl	8005884 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8005b54:	2200      	movs	r2, #0
 8005b56:	2100      	movs	r1, #0
 8005b58:	482c      	ldr	r0, [pc, #176]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b5a:	f7ff ff79 	bl	8005a50 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8005b5e:	2200      	movs	r2, #0
 8005b60:	2100      	movs	r1, #0
 8005b62:	482a      	ldr	r0, [pc, #168]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b64:	f7ff feb6 	bl	80058d4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8005b68:	2200      	movs	r2, #0
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	4827      	ldr	r0, [pc, #156]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b6e:	f7ff fed7 	bl	8005920 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8005b72:	2280      	movs	r2, #128	@ 0x80
 8005b74:	2100      	movs	r1, #0
 8005b76:	4825      	ldr	r0, [pc, #148]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b78:	f7ff fef8 	bl	800596c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2100      	movs	r1, #0
 8005b80:	4822      	ldr	r0, [pc, #136]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b82:	f7ff ff19 	bl	80059b8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8005b86:	2200      	movs	r2, #0
 8005b88:	2100      	movs	r1, #0
 8005b8a:	4820      	ldr	r0, [pc, #128]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b8c:	f7ff ff3a 	bl	8005a04 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8005b90:	2273      	movs	r2, #115	@ 0x73
 8005b92:	2101      	movs	r1, #1
 8005b94:	481d      	ldr	r0, [pc, #116]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005b96:	f7ff ff81 	bl	8005a9c <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8005b9a:	2210      	movs	r2, #16
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	481b      	ldr	r0, [pc, #108]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005ba0:	f7ff fe70 	bl	8005884 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	4818      	ldr	r0, [pc, #96]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005baa:	f7ff ff51 	bl	8005a50 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8005bae:	2200      	movs	r2, #0
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	4816      	ldr	r0, [pc, #88]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005bb4:	f7ff fe8e 	bl	80058d4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2101      	movs	r1, #1
 8005bbc:	4813      	ldr	r0, [pc, #76]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005bbe:	f7ff feaf 	bl	8005920 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8005bc2:	2280      	movs	r2, #128	@ 0x80
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4811      	ldr	r0, [pc, #68]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005bc8:	f7ff fed0 	bl	800596c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8005bcc:	2200      	movs	r2, #0
 8005bce:	2101      	movs	r1, #1
 8005bd0:	480e      	ldr	r0, [pc, #56]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005bd2:	f7ff fef1 	bl	80059b8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2101      	movs	r1, #1
 8005bda:	480c      	ldr	r0, [pc, #48]	@ (8005c0c <MX_UCPD1_Init+0x11c>)
 8005bdc:	f7ff ff12 	bl	8005a04 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(UCPD1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8005be0:	f7ff fd96 	bl	8005710 <__NVIC_GetPriorityGrouping>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2200      	movs	r2, #0
 8005be8:	2105      	movs	r1, #5
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7ff fde6 	bl	80057bc <NVIC_EncodePriority>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	203f      	movs	r0, #63	@ 0x3f
 8005bf6:	f7ff fdb7 	bl	8005768 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UCPD1_IRQn);
 8005bfa:	203f      	movs	r0, #63	@ 0x3f
 8005bfc:	f7ff fd96 	bl	800572c <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8005c00:	bf00      	nop
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	48000400 	.word	0x48000400
 8005c0c:	40020000 	.word	0x40020000

08005c10 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005c14:	4b24      	ldr	r3, [pc, #144]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c16:	4a25      	ldr	r2, [pc, #148]	@ (8005cac <MX_USART1_UART_Init+0x9c>)
 8005c18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005c1a:	4b23      	ldr	r3, [pc, #140]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005c20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c22:	4b21      	ldr	r3, [pc, #132]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005c28:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c34:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c36:	220c      	movs	r2, #12
 8005c38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c40:	4b19      	ldr	r3, [pc, #100]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c46:	4b18      	ldr	r3, [pc, #96]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c4c:	4b16      	ldr	r3, [pc, #88]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005c52:	4b15      	ldr	r3, [pc, #84]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c54:	2208      	movs	r2, #8
 8005c56:	629a      	str	r2, [r3, #40]	@ 0x28
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005c58:	4b13      	ldr	r3, [pc, #76]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005c5e:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005c60:	4811      	ldr	r0, [pc, #68]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c62:	f006 fc35 	bl	800c4d0 <HAL_UART_Init>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d001      	beq.n	8005c70 <MX_USART1_UART_Init+0x60>
  {
    Error_Handler();
 8005c6c:	f7ff f8e2 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c70:	2100      	movs	r1, #0
 8005c72:	480d      	ldr	r0, [pc, #52]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c74:	f008 fc7f 	bl	800e576 <HAL_UARTEx_SetTxFifoThreshold>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <MX_USART1_UART_Init+0x72>
  {
    Error_Handler();
 8005c7e:	f7ff f8d9 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c82:	2100      	movs	r1, #0
 8005c84:	4808      	ldr	r0, [pc, #32]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c86:	f008 fcb4 	bl	800e5f2 <HAL_UARTEx_SetRxFifoThreshold>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <MX_USART1_UART_Init+0x84>
  {
    Error_Handler();
 8005c90:	f7ff f8d0 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005c94:	4804      	ldr	r0, [pc, #16]	@ (8005ca8 <MX_USART1_UART_Init+0x98>)
 8005c96:	f008 fc35 	bl	800e504 <HAL_UARTEx_DisableFifoMode>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <MX_USART1_UART_Init+0x94>
  {
    Error_Handler();
 8005ca0:	f7ff f8c8 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ca4:	bf00      	nop
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	200008a0 	.word	0x200008a0
 8005cac:	40013800 	.word	0x40013800

08005cb0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005cb4:	4b22      	ldr	r3, [pc, #136]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cb6:	4a23      	ldr	r2, [pc, #140]	@ (8005d44 <MX_USART2_UART_Init+0x94>)
 8005cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005cba:	4b21      	ldr	r3, [pc, #132]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005cce:	4b1c      	ldr	r3, [pc, #112]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cd6:	220c      	movs	r2, #12
 8005cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cda:	4b19      	ldr	r3, [pc, #100]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ce0:	4b17      	ldr	r3, [pc, #92]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005ce6:	4b16      	ldr	r3, [pc, #88]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005cec:	4b14      	ldr	r3, [pc, #80]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cf2:	4b13      	ldr	r3, [pc, #76]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005cf8:	4811      	ldr	r0, [pc, #68]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005cfa:	f006 fbe9 	bl	800c4d0 <HAL_UART_Init>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005d04:	f7ff f896 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d08:	2100      	movs	r1, #0
 8005d0a:	480d      	ldr	r0, [pc, #52]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005d0c:	f008 fc33 	bl	800e576 <HAL_UARTEx_SetTxFifoThreshold>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005d16:	f7ff f88d 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	4808      	ldr	r0, [pc, #32]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005d1e:	f008 fc68 	bl	800e5f2 <HAL_UARTEx_SetRxFifoThreshold>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005d28:	f7ff f884 	bl	8004e34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005d2c:	4804      	ldr	r0, [pc, #16]	@ (8005d40 <MX_USART2_UART_Init+0x90>)
 8005d2e:	f008 fbe9 	bl	800e504 <HAL_UARTEx_DisableFifoMode>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d001      	beq.n	8005d3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005d38:	f7ff f87c 	bl	8004e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005d3c:	bf00      	nop
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	20000934 	.word	0x20000934
 8005d44:	40004400 	.word	0x40004400

08005d48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b09e      	sub	sp, #120	@ 0x78
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d50:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	605a      	str	r2, [r3, #4]
 8005d5a:	609a      	str	r2, [r3, #8]
 8005d5c:	60da      	str	r2, [r3, #12]
 8005d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d60:	f107 0320 	add.w	r3, r7, #32
 8005d64:	2244      	movs	r2, #68	@ 0x44
 8005d66:	2100      	movs	r1, #0
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f00f ff49 	bl	8015c00 <memset>
  if(uartHandle->Instance==USART1)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a4f      	ldr	r2, [pc, #316]	@ (8005eb0 <HAL_UART_MspInit+0x168>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d15a      	bne.n	8005e2e <HAL_UART_MspInit+0xe6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d80:	f107 0320 	add.w	r3, r7, #32
 8005d84:	4618      	mov	r0, r3
 8005d86:	f004 fb83 	bl	800a490 <HAL_RCCEx_PeriphCLKConfig>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005d90:	f7ff f850 	bl	8004e34 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005d94:	4b47      	ldr	r3, [pc, #284]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d98:	4a46      	ldr	r2, [pc, #280]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005d9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d9e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005da0:	4b44      	ldr	r3, [pc, #272]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005da4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dac:	4b41      	ldr	r3, [pc, #260]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005db0:	4a40      	ldr	r2, [pc, #256]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005db2:	f043 0304 	orr.w	r3, r3, #4
 8005db6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005db8:	4b3e      	ldr	r3, [pc, #248]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	61bb      	str	r3, [r7, #24]
 8005dc2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dc4:	4b3b      	ldr	r3, [pc, #236]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dc8:	4a3a      	ldr	r2, [pc, #232]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005dca:	f043 0302 	orr.w	r3, r3, #2
 8005dce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005dd0:	4b38      	ldr	r3, [pc, #224]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8005ddc:	2310      	movs	r3, #16
 8005dde:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005de0:	2302      	movs	r3, #2
 8005de2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005de4:	2300      	movs	r3, #0
 8005de6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005de8:	2300      	movs	r3, #0
 8005dea:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005dec:	2307      	movs	r3, #7
 8005dee:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005df0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005df4:	4619      	mov	r1, r3
 8005df6:	4830      	ldr	r0, [pc, #192]	@ (8005eb8 <HAL_UART_MspInit+0x170>)
 8005df8:	f002 fddc 	bl	80089b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8005dfc:	2380      	movs	r3, #128	@ 0x80
 8005dfe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e00:	2302      	movs	r3, #2
 8005e02:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e04:	2300      	movs	r3, #0
 8005e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e0c:	2307      	movs	r3, #7
 8005e0e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005e10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005e14:	4619      	mov	r1, r3
 8005e16:	4829      	ldr	r0, [pc, #164]	@ (8005ebc <HAL_UART_MspInit+0x174>)
 8005e18:	f002 fdcc 	bl	80089b4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2105      	movs	r1, #5
 8005e20:	2025      	movs	r0, #37	@ 0x25
 8005e22:	f002 f893 	bl	8007f4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e26:	2025      	movs	r0, #37	@ 0x25
 8005e28:	f002 f8aa 	bl	8007f80 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e2c:	e03b      	b.n	8005ea6 <HAL_UART_MspInit+0x15e>
  else if(uartHandle->Instance==USART2)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a23      	ldr	r2, [pc, #140]	@ (8005ec0 <HAL_UART_MspInit+0x178>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d136      	bne.n	8005ea6 <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005e38:	2302      	movs	r3, #2
 8005e3a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e40:	f107 0320 	add.w	r3, r7, #32
 8005e44:	4618      	mov	r0, r3
 8005e46:	f004 fb23 	bl	800a490 <HAL_RCCEx_PeriphCLKConfig>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8005e50:	f7fe fff0 	bl	8004e34 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e54:	4b17      	ldr	r3, [pc, #92]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e58:	4a16      	ldr	r2, [pc, #88]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e60:	4b14      	ldr	r3, [pc, #80]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e6c:	4b11      	ldr	r3, [pc, #68]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e70:	4a10      	ldr	r2, [pc, #64]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e72:	f043 0301 	orr.w	r3, r3, #1
 8005e76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e78:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb4 <HAL_UART_MspInit+0x16c>)
 8005e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RXnTX_STM_Pin|LIDAR_TXnRX_STM_Pin;
 8005e84:	230c      	movs	r3, #12
 8005e86:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e88:	2302      	movs	r3, #2
 8005e8a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e90:	2300      	movs	r3, #0
 8005e92:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e94:	2307      	movs	r3, #7
 8005e96:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e98:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ea2:	f002 fd87 	bl	80089b4 <HAL_GPIO_Init>
}
 8005ea6:	bf00      	nop
 8005ea8:	3778      	adds	r7, #120	@ 0x78
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40013800 	.word	0x40013800
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	48000800 	.word	0x48000800
 8005ebc:	48000400 	.word	0x48000400
 8005ec0:	40004400 	.word	0x40004400
 8005ec4:	00000000 	.word	0x00000000

08005ec8 <ADXL343_init>:

XYZ_t accXYZ;
XYZ_t vitXYZ;
XYZ_t posXYZ;

void ADXL343_init(void){
 8005ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ecc:	b08a      	sub	sp, #40	@ 0x28
 8005ece:	af00      	add	r7, sp, #0
	uint8_t ret=0;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	723b      	strb	r3, [r7, #8]
	ADXL343_ReadRegister(0x00, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005ed4:	f107 0308 	add.w	r3, r7, #8
 8005ed8:	2201      	movs	r2, #1
 8005eda:	4619      	mov	r1, r3
 8005edc:	2000      	movs	r0, #0
 8005ede:	f000 fa1b 	bl	8006318 <ADXL343_ReadRegister>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <ADXL343_init+0x28>
 8005ee8:	49c1      	ldr	r1, [pc, #772]	@ (80061f0 <ADXL343_init+0x328>)
 8005eea:	48c2      	ldr	r0, [pc, #776]	@ (80061f4 <ADXL343_init+0x32c>)
 8005eec:	f00f fbac 	bl	8015648 <debug>
	printf("READ - deviceID: 0x%02X\r\n",ret);
 8005ef0:	7a3b      	ldrb	r3, [r7, #8]
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	48c0      	ldr	r0, [pc, #768]	@ (80061f8 <ADXL343_init+0x330>)
 8005ef6:	f00f fdb7 	bl	8015a68 <iprintf>

	uint8_t startReg = 0x1D;
 8005efa:	231d      	movs	r3, #29
 8005efc:	74fb      	strb	r3, [r7, #19]
	uint8_t endReg = 0x39;
 8005efe:	2339      	movs	r3, #57	@ 0x39
 8005f00:	74bb      	strb	r3, [r7, #18]
	for (int i = 1; i <= endReg-startReg+1; i++) {
 8005f02:	2301      	movs	r3, #1
 8005f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f06:	e01c      	b.n	8005f42 <ADXL343_init+0x7a>
		uint8_t ret=0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	71fb      	strb	r3, [r7, #7]
		ADXL343_ReadRegister(IMURegister[i].reg, &ret,1);
 8005f0c:	4abb      	ldr	r2, [pc, #748]	@ (80061fc <ADXL343_init+0x334>)
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	00db      	lsls	r3, r3, #3
 8005f12:	4413      	add	r3, r2
 8005f14:	791b      	ldrb	r3, [r3, #4]
 8005f16:	1df9      	adds	r1, r7, #7
 8005f18:	2201      	movs	r2, #1
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 f9fc 	bl	8006318 <ADXL343_ReadRegister>
		printf("READ - 0x%02X (%s): 0x%02X\r\n", IMURegister[i].reg,IMURegister[i].name, ret);
 8005f20:	4ab6      	ldr	r2, [pc, #728]	@ (80061fc <ADXL343_init+0x334>)
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	4413      	add	r3, r2
 8005f28:	791b      	ldrb	r3, [r3, #4]
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4ab3      	ldr	r2, [pc, #716]	@ (80061fc <ADXL343_init+0x334>)
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f30:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005f34:	79fb      	ldrb	r3, [r7, #7]
 8005f36:	48b2      	ldr	r0, [pc, #712]	@ (8006200 <ADXL343_init+0x338>)
 8005f38:	f00f fd96 	bl	8015a68 <iprintf>
	for (int i = 1; i <= endReg-startReg+1; i++) {
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	3301      	adds	r3, #1
 8005f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f42:	7cba      	ldrb	r2, [r7, #18]
 8005f44:	7cfb      	ldrb	r3, [r7, #19]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	3301      	adds	r3, #1
 8005f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	dddb      	ble.n	8005f08 <ADXL343_init+0x40>
	 * 	D7		| ACT ac/dc
	 * 	D6		| ACT_X enable
	 * 	D5		| ACT_Y enable
	 * 	D4		| ACT_Z enable
	 */
	ADXL343_WriteRegister(0x27, 0b1111<<4)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005f50:	21f0      	movs	r1, #240	@ 0xf0
 8005f52:	2027      	movs	r0, #39	@ 0x27
 8005f54:	f000 f9c2 	bl	80062dc <ADXL343_WriteRegister>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <ADXL343_init+0x9e>
 8005f5e:	49a9      	ldr	r1, [pc, #676]	@ (8006204 <ADXL343_init+0x33c>)
 8005f60:	48a4      	ldr	r0, [pc, #656]	@ (80061f4 <ADXL343_init+0x32c>)
 8005f62:	f00f fb71 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x27, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005f66:	f107 0308 	add.w	r3, r7, #8
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	2027      	movs	r0, #39	@ 0x27
 8005f70:	f000 f9d2 	bl	8006318 <ADXL343_ReadRegister>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <ADXL343_init+0xba>
 8005f7a:	499d      	ldr	r1, [pc, #628]	@ (80061f0 <ADXL343_init+0x328>)
 8005f7c:	489d      	ldr	r0, [pc, #628]	@ (80061f4 <ADXL343_init+0x32c>)
 8005f7e:	f00f fb63 	bl	8015648 <debug>
	printf("WRITE/READ - ACT_INACT_CTL: 0x%02X\r\n",ret);
 8005f82:	7a3b      	ldrb	r3, [r7, #8]
 8005f84:	4619      	mov	r1, r3
 8005f86:	48a0      	ldr	r0, [pc, #640]	@ (8006208 <ADXL343_init+0x340>)
 8005f88:	f00f fd6e 	bl	8015a68 <iprintf>
	/*	0x2DPOWER_CTL
	 * 	D3		| MEASURE = 1

	 */
	ADXL343_WriteRegister(0x2D, 1<<3)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005f8c:	2108      	movs	r1, #8
 8005f8e:	202d      	movs	r0, #45	@ 0x2d
 8005f90:	f000 f9a4 	bl	80062dc <ADXL343_WriteRegister>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <ADXL343_init+0xda>
 8005f9a:	499a      	ldr	r1, [pc, #616]	@ (8006204 <ADXL343_init+0x33c>)
 8005f9c:	4895      	ldr	r0, [pc, #596]	@ (80061f4 <ADXL343_init+0x32c>)
 8005f9e:	f00f fb53 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x2D, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005fa2:	f107 0308 	add.w	r3, r7, #8
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	4619      	mov	r1, r3
 8005faa:	202d      	movs	r0, #45	@ 0x2d
 8005fac:	f000 f9b4 	bl	8006318 <ADXL343_ReadRegister>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <ADXL343_init+0xf6>
 8005fb6:	498e      	ldr	r1, [pc, #568]	@ (80061f0 <ADXL343_init+0x328>)
 8005fb8:	488e      	ldr	r0, [pc, #568]	@ (80061f4 <ADXL343_init+0x32c>)
 8005fba:	f00f fb45 	bl	8015648 <debug>
	printf("WRITE/READ - POWER_CTL: 0x%02X\r\n",ret);
 8005fbe:	7a3b      	ldrb	r3, [r7, #8]
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	4892      	ldr	r0, [pc, #584]	@ (800620c <ADXL343_init+0x344>)
 8005fc4:	f00f fd50 	bl	8015a68 <iprintf>
	 * 	D5 		|INT_INVERT = 0 => Inverse le high and low des INT
	 * 	D3		| FULL_RES = 1 => Max resolution
	 * 	D2 		| JUSTIFY = 0 => LSB
	 * 	D1-D0 	| RANGE = 00 =>  2g
	 */
	ADXL343_WriteRegister(0x31, 0<<7|1<<6|1<<3|0b00)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005fc8:	2148      	movs	r1, #72	@ 0x48
 8005fca:	2031      	movs	r0, #49	@ 0x31
 8005fcc:	f000 f986 	bl	80062dc <ADXL343_WriteRegister>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <ADXL343_init+0x116>
 8005fd6:	498b      	ldr	r1, [pc, #556]	@ (8006204 <ADXL343_init+0x33c>)
 8005fd8:	4886      	ldr	r0, [pc, #536]	@ (80061f4 <ADXL343_init+0x32c>)
 8005fda:	f00f fb35 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x31, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005fde:	f107 0308 	add.w	r3, r7, #8
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	2031      	movs	r0, #49	@ 0x31
 8005fe8:	f000 f996 	bl	8006318 <ADXL343_ReadRegister>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d003      	beq.n	8005ffa <ADXL343_init+0x132>
 8005ff2:	497f      	ldr	r1, [pc, #508]	@ (80061f0 <ADXL343_init+0x328>)
 8005ff4:	487f      	ldr	r0, [pc, #508]	@ (80061f4 <ADXL343_init+0x32c>)
 8005ff6:	f00f fb27 	bl	8015648 <debug>
	printf("WRITE/READ - dataFormat: 0x%02X\r\n",ret);
 8005ffa:	7a3b      	ldrb	r3, [r7, #8]
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4884      	ldr	r0, [pc, #528]	@ (8006210 <ADXL343_init+0x348>)
 8006000:	f00f fd32 	bl	8015a68 <iprintf>
	/* 	0x38FIFO_CTL
	 * 	D7-D6	| FIFO_MODE = 10 => STREAM
	 * 	D5		| TRIGGER BIT = 1 => Redirige ExINT vers INT2
	 * 	D4-D0	| SAMPLE BITS = 0b10000(16) => Ncessite 16 samples avant de trigger le INT
	 */
	ADXL343_WriteRegister(0x38, ((0b10<<6)| 0b10000))!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8006004:	2190      	movs	r1, #144	@ 0x90
 8006006:	2038      	movs	r0, #56	@ 0x38
 8006008:	f000 f968 	bl	80062dc <ADXL343_WriteRegister>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <ADXL343_init+0x152>
 8006012:	497c      	ldr	r1, [pc, #496]	@ (8006204 <ADXL343_init+0x33c>)
 8006014:	4877      	ldr	r0, [pc, #476]	@ (80061f4 <ADXL343_init+0x32c>)
 8006016:	f00f fb17 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x38, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 800601a:	f107 0308 	add.w	r3, r7, #8
 800601e:	2201      	movs	r2, #1
 8006020:	4619      	mov	r1, r3
 8006022:	2038      	movs	r0, #56	@ 0x38
 8006024:	f000 f978 	bl	8006318 <ADXL343_ReadRegister>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <ADXL343_init+0x16e>
 800602e:	4970      	ldr	r1, [pc, #448]	@ (80061f0 <ADXL343_init+0x328>)
 8006030:	4870      	ldr	r0, [pc, #448]	@ (80061f4 <ADXL343_init+0x32c>)
 8006032:	f00f fb09 	bl	8015648 <debug>
	printf("WRITE/READ - FIFO Mode: 0x%02X\r\n",ret);
 8006036:	7a3b      	ldrb	r3, [r7, #8]
 8006038:	4619      	mov	r1, r3
 800603a:	4876      	ldr	r0, [pc, #472]	@ (8006214 <ADXL343_init+0x34c>)
 800603c:	f00f fd14 	bl	8015a68 <iprintf>

	/*
	 ************$	ETALONNAGE	$************
	 */
	int32_t sumX = 0, sumY = 0, sumZ = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	623b      	str	r3, [r7, #32]
 8006044:	2300      	movs	r3, #0
 8006046:	61fb      	str	r3, [r7, #28]
 8006048:	2300      	movs	r3, #0
 800604a:	61bb      	str	r3, [r7, #24]
	for (int i=0;i<IMU_SAMPLE_0G;i++){
 800604c:	2300      	movs	r3, #0
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	e018      	b.n	8006084 <ADXL343_init+0x1bc>
		XYZ_t accXYZ_0G = ADXL343_getAcc();
 8006052:	463b      	mov	r3, r7
 8006054:	4618      	mov	r0, r3
 8006056:	f000 f8e1 	bl	800621c <ADXL343_getAcc>
		sumX += accXYZ_0G.X;
 800605a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800605e:	461a      	mov	r2, r3
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	4413      	add	r3, r2
 8006064:	623b      	str	r3, [r7, #32]
		sumY += accXYZ_0G.Y;
 8006066:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800606a:	461a      	mov	r2, r3
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	4413      	add	r3, r2
 8006070:	61fb      	str	r3, [r7, #28]
		sumZ += accXYZ_0G.Z;
 8006072:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006076:	461a      	mov	r2, r3
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	4413      	add	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
	for (int i=0;i<IMU_SAMPLE_0G;i++){
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	3301      	adds	r3, #1
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	2b09      	cmp	r3, #9
 8006088:	dde3      	ble.n	8006052 <ADXL343_init+0x18a>
	}
	// Average
	int16_t avgX = sumX / IMU_SAMPLE_0G;
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	4a62      	ldr	r2, [pc, #392]	@ (8006218 <ADXL343_init+0x350>)
 800608e:	fb82 1203 	smull	r1, r2, r2, r3
 8006092:	1092      	asrs	r2, r2, #2
 8006094:	17db      	asrs	r3, r3, #31
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	823b      	strh	r3, [r7, #16]
	int16_t avgY = sumY / IMU_SAMPLE_0G;
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	4a5e      	ldr	r2, [pc, #376]	@ (8006218 <ADXL343_init+0x350>)
 800609e:	fb82 1203 	smull	r1, r2, r2, r3
 80060a2:	1092      	asrs	r2, r2, #2
 80060a4:	17db      	asrs	r3, r3, #31
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	81fb      	strh	r3, [r7, #14]
	int16_t avgZ = (sumZ / IMU_SAMPLE_0G);//-10;
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	4a5a      	ldr	r2, [pc, #360]	@ (8006218 <ADXL343_init+0x350>)
 80060ae:	fb82 1203 	smull	r1, r2, r2, r3
 80060b2:	1092      	asrs	r2, r2, #2
 80060b4:	17db      	asrs	r3, r3, #31
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	81bb      	strh	r3, [r7, #12]

	//!\\  Each LSB of output in full-resolution is 3.9 mg or one-quarter of an LSB of the offset register
	uint8_t offsetX = -round((float)avgX / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 80060ba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060c6:	ee17 0a90 	vmov	r0, s15
 80060ca:	f7fd fdfd 	bl	8003cc8 <__aeabi_f2d>
 80060ce:	a346      	add	r3, pc, #280	@ (adr r3, 80061e8 <ADXL343_init+0x320>)
 80060d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d4:	f7fd ff7a 	bl	8003fcc <__aeabi_ddiv>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	ec43 2b17 	vmov	d7, r2, r3
 80060e0:	eeb0 0a47 	vmov.f32	s0, s14
 80060e4:	eef0 0a67 	vmov.f32	s1, s15
 80060e8:	f010 fc1c 	bl	8016924 <round>
 80060ec:	ec53 2b10 	vmov	r2, r3, d0
 80060f0:	4692      	mov	sl, r2
 80060f2:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80060f6:	4650      	mov	r0, sl
 80060f8:	4659      	mov	r1, fp
 80060fa:	f7fe f84f 	bl	800419c <__aeabi_d2uiz>
 80060fe:	4603      	mov	r3, r0
 8006100:	72fb      	strb	r3, [r7, #11]
	uint8_t offsetY = -round((float)avgY / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 8006102:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006106:	ee07 3a90 	vmov	s15, r3
 800610a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800610e:	ee17 0a90 	vmov	r0, s15
 8006112:	f7fd fdd9 	bl	8003cc8 <__aeabi_f2d>
 8006116:	a334      	add	r3, pc, #208	@ (adr r3, 80061e8 <ADXL343_init+0x320>)
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	f7fd ff56 	bl	8003fcc <__aeabi_ddiv>
 8006120:	4602      	mov	r2, r0
 8006122:	460b      	mov	r3, r1
 8006124:	ec43 2b17 	vmov	d7, r2, r3
 8006128:	eeb0 0a47 	vmov.f32	s0, s14
 800612c:	eef0 0a67 	vmov.f32	s1, s15
 8006130:	f010 fbf8 	bl	8016924 <round>
 8006134:	ec53 2b10 	vmov	r2, r3, d0
 8006138:	4690      	mov	r8, r2
 800613a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800613e:	4640      	mov	r0, r8
 8006140:	4649      	mov	r1, r9
 8006142:	f7fe f82b 	bl	800419c <__aeabi_d2uiz>
 8006146:	4603      	mov	r3, r0
 8006148:	72bb      	strb	r3, [r7, #10]
	uint8_t offsetZ = -round((float)(avgZ - SENSITIVITY_FULL_RES) / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 800614a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800614e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006152:	ee07 3a90 	vmov	s15, r3
 8006156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800615a:	ee17 0a90 	vmov	r0, s15
 800615e:	f7fd fdb3 	bl	8003cc8 <__aeabi_f2d>
 8006162:	a321      	add	r3, pc, #132	@ (adr r3, 80061e8 <ADXL343_init+0x320>)
 8006164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006168:	f7fd ff30 	bl	8003fcc <__aeabi_ddiv>
 800616c:	4602      	mov	r2, r0
 800616e:	460b      	mov	r3, r1
 8006170:	ec43 2b17 	vmov	d7, r2, r3
 8006174:	eeb0 0a47 	vmov.f32	s0, s14
 8006178:	eef0 0a67 	vmov.f32	s1, s15
 800617c:	f010 fbd2 	bl	8016924 <round>
 8006180:	ec53 2b10 	vmov	r2, r3, d0
 8006184:	4614      	mov	r4, r2
 8006186:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800618a:	4620      	mov	r0, r4
 800618c:	4629      	mov	r1, r5
 800618e:	f7fe f805 	bl	800419c <__aeabi_d2uiz>
 8006192:	4603      	mov	r3, r0
 8006194:	727b      	strb	r3, [r7, #9]

	ADXL343_WriteRegister(0x1E, offsetX)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8006196:	7afb      	ldrb	r3, [r7, #11]
 8006198:	4619      	mov	r1, r3
 800619a:	201e      	movs	r0, #30
 800619c:	f000 f89e 	bl	80062dc <ADXL343_WriteRegister>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <ADXL343_init+0x2e6>
 80061a6:	4912      	ldr	r1, [pc, #72]	@ (80061f0 <ADXL343_init+0x328>)
 80061a8:	4812      	ldr	r0, [pc, #72]	@ (80061f4 <ADXL343_init+0x32c>)
 80061aa:	f00f fa4d 	bl	8015648 <debug>
	ADXL343_WriteRegister(0x1F, offsetY)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80061ae:	7abb      	ldrb	r3, [r7, #10]
 80061b0:	4619      	mov	r1, r3
 80061b2:	201f      	movs	r0, #31
 80061b4:	f000 f892 	bl	80062dc <ADXL343_WriteRegister>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <ADXL343_init+0x2fe>
 80061be:	490c      	ldr	r1, [pc, #48]	@ (80061f0 <ADXL343_init+0x328>)
 80061c0:	480c      	ldr	r0, [pc, #48]	@ (80061f4 <ADXL343_init+0x32c>)
 80061c2:	f00f fa41 	bl	8015648 <debug>
	ADXL343_WriteRegister(0x20, offsetZ)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80061c6:	7a7b      	ldrb	r3, [r7, #9]
 80061c8:	4619      	mov	r1, r3
 80061ca:	2020      	movs	r0, #32
 80061cc:	f000 f886 	bl	80062dc <ADXL343_WriteRegister>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <ADXL343_init+0x316>
 80061d6:	4906      	ldr	r1, [pc, #24]	@ (80061f0 <ADXL343_init+0x328>)
 80061d8:	4806      	ldr	r0, [pc, #24]	@ (80061f4 <ADXL343_init+0x32c>)
 80061da:	f00f fa35 	bl	8015648 <debug>
}
 80061de:	bf00      	nop
 80061e0:	3728      	adds	r7, #40	@ 0x28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e8:	90690691 	.word	0x90690691
 80061ec:	40306906 	.word	0x40306906
 80061f0:	08016b24 	.word	0x08016b24
 80061f4:	08016b38 	.word	0x08016b38
 80061f8:	08016b44 	.word	0x08016b44
 80061fc:	20000008 	.word	0x20000008
 8006200:	08016b60 	.word	0x08016b60
 8006204:	08016b80 	.word	0x08016b80
 8006208:	08016b98 	.word	0x08016b98
 800620c:	08016bc0 	.word	0x08016bc0
 8006210:	08016be4 	.word	0x08016be4
 8006214:	08016c08 	.word	0x08016c08
 8006218:	66666667 	.word	0x66666667

0800621c <ADXL343_getAcc>:

XYZ_t ADXL343_getAcc(void){
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
	XYZ_t accXYZ;
	int8_t a_x[2]={0,0};
 8006224:	2300      	movs	r3, #0
 8006226:	82bb      	strh	r3, [r7, #20]
	int8_t a_y[2]={0,0};
 8006228:	2300      	movs	r3, #0
 800622a:	823b      	strh	r3, [r7, #16]
	int8_t a_z[2]={0,0};
 800622c:	2300      	movs	r3, #0
 800622e:	81bb      	strh	r3, [r7, #12]

	ADXL343_ReadRegister(0x32, (uint8_t*)a_x, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 8006230:	f107 0314 	add.w	r3, r7, #20
 8006234:	2202      	movs	r2, #2
 8006236:	4619      	mov	r1, r3
 8006238:	2032      	movs	r0, #50	@ 0x32
 800623a:	f000 f86d 	bl	8006318 <ADXL343_ReadRegister>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d003      	beq.n	800624c <ADXL343_getAcc+0x30>
 8006244:	4923      	ldr	r1, [pc, #140]	@ (80062d4 <ADXL343_getAcc+0xb8>)
 8006246:	4824      	ldr	r0, [pc, #144]	@ (80062d8 <ADXL343_getAcc+0xbc>)
 8006248:	f00f f9fe 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x34, (uint8_t*)a_y, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 800624c:	f107 0310 	add.w	r3, r7, #16
 8006250:	2202      	movs	r2, #2
 8006252:	4619      	mov	r1, r3
 8006254:	2034      	movs	r0, #52	@ 0x34
 8006256:	f000 f85f 	bl	8006318 <ADXL343_ReadRegister>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <ADXL343_getAcc+0x4c>
 8006260:	491c      	ldr	r1, [pc, #112]	@ (80062d4 <ADXL343_getAcc+0xb8>)
 8006262:	481d      	ldr	r0, [pc, #116]	@ (80062d8 <ADXL343_getAcc+0xbc>)
 8006264:	f00f f9f0 	bl	8015648 <debug>
	ADXL343_ReadRegister(0x36, (uint8_t*)a_z, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 8006268:	f107 030c 	add.w	r3, r7, #12
 800626c:	2202      	movs	r2, #2
 800626e:	4619      	mov	r1, r3
 8006270:	2036      	movs	r0, #54	@ 0x36
 8006272:	f000 f851 	bl	8006318 <ADXL343_ReadRegister>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <ADXL343_getAcc+0x68>
 800627c:	4915      	ldr	r1, [pc, #84]	@ (80062d4 <ADXL343_getAcc+0xb8>)
 800627e:	4816      	ldr	r0, [pc, #88]	@ (80062d8 <ADXL343_getAcc+0xbc>)
 8006280:	f00f f9e2 	bl	8015648 <debug>
	accXYZ.X = (int16_t)(	a_x[1] << 8 | a_x[0]	);
 8006284:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8006288:	021b      	lsls	r3, r3, #8
 800628a:	b21b      	sxth	r3, r3
 800628c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8006290:	4313      	orrs	r3, r2
 8006292:	b21b      	sxth	r3, r3
 8006294:	833b      	strh	r3, [r7, #24]
	accXYZ.Y = (int16_t)(	a_y[1] << 8 | a_y[0]	);
 8006296:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800629a:	021b      	lsls	r3, r3, #8
 800629c:	b21b      	sxth	r3, r3
 800629e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	b21b      	sxth	r3, r3
 80062a6:	837b      	strh	r3, [r7, #26]
	accXYZ.Z = (int16_t)(	a_z[1] << 8 | a_z[0]	);
 80062a8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80062ac:	021b      	lsls	r3, r3, #8
 80062ae:	b21b      	sxth	r3, r3
 80062b0:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	b21b      	sxth	r3, r3
 80062b8:	83bb      	strh	r3, [r7, #28]
	return accXYZ;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	461a      	mov	r2, r3
 80062be:	f107 0318 	add.w	r3, r7, #24
 80062c2:	6818      	ldr	r0, [r3, #0]
 80062c4:	6010      	str	r0, [r2, #0]
 80062c6:	889b      	ldrh	r3, [r3, #4]
 80062c8:	8093      	strh	r3, [r2, #4]
	/*
	 * Pour obtenir vitesse et position : CallBack dans fichier .IT
	 */
}
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	3720      	adds	r7, #32
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	08016c2c 	.word	0x08016c2c
 80062d8:	08016b38 	.word	0x08016b38

080062dc <ADXL343_WriteRegister>:

HAL_StatusTypeDef ADXL343_WriteRegister(uint8_t reg, uint8_t data){
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	4603      	mov	r3, r0
 80062e4:	460a      	mov	r2, r1
 80062e6:	71fb      	strb	r3, [r7, #7]
 80062e8:	4613      	mov	r3, r2
 80062ea:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer[2]={reg,data};
 80062ec:	79fb      	ldrb	r3, [r7, #7]
 80062ee:	733b      	strb	r3, [r7, #12]
 80062f0:	79bb      	ldrb	r3, [r7, #6]
 80062f2:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), buffer, 2 ,HAL_MAX_DELAY);
 80062f4:	f107 020c 	add.w	r2, r7, #12
 80062f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	2302      	movs	r3, #2
 8006300:	21a6      	movs	r1, #166	@ 0xa6
 8006302:	4804      	ldr	r0, [pc, #16]	@ (8006314 <ADXL343_WriteRegister+0x38>)
 8006304:	f002 fd74 	bl	8008df0 <HAL_I2C_Master_Transmit>
 8006308:	4603      	mov	r3, r0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	200003f4 	.word	0x200003f4

08006318 <ADXL343_ReadRegister>:

HAL_StatusTypeDef ADXL343_ReadRegister(uint8_t reg, uint8_t* recptData, uint8_t lenData){
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af02      	add	r7, sp, #8
 800631e:	4603      	mov	r3, r0
 8006320:	6039      	str	r1, [r7, #0]
 8006322:	71fb      	strb	r3, [r7, #7]
 8006324:	4613      	mov	r3, r2
 8006326:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), &reg, 1 ,HAL_MAX_DELAY)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in ReadREGISTER"):(void)0;
 8006328:	1dfa      	adds	r2, r7, #7
 800632a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	2301      	movs	r3, #1
 8006332:	21a6      	movs	r1, #166	@ 0xa6
 8006334:	480c      	ldr	r0, [pc, #48]	@ (8006368 <ADXL343_ReadRegister+0x50>)
 8006336:	f002 fd5b 	bl	8008df0 <HAL_I2C_Master_Transmit>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <ADXL343_ReadRegister+0x30>
 8006340:	490a      	ldr	r1, [pc, #40]	@ (800636c <ADXL343_ReadRegister+0x54>)
 8006342:	480b      	ldr	r0, [pc, #44]	@ (8006370 <ADXL343_ReadRegister+0x58>)
 8006344:	f00f f980 	bl	8015648 <debug>
	return HAL_I2C_Master_Receive(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), recptData, lenData ,HAL_MAX_DELAY);
 8006348:	79bb      	ldrb	r3, [r7, #6]
 800634a:	b29b      	uxth	r3, r3
 800634c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006350:	9200      	str	r2, [sp, #0]
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	21a6      	movs	r1, #166	@ 0xa6
 8006356:	4804      	ldr	r0, [pc, #16]	@ (8006368 <ADXL343_ReadRegister+0x50>)
 8006358:	f002 fe62 	bl	8009020 <HAL_I2C_Master_Receive>
 800635c:	4603      	mov	r3, r0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200003f4 	.word	0x200003f4
 800636c:	08016c48 	.word	0x08016c48
 8006370:	08016b38 	.word	0x08016b38

08006374 <LP5812_WriteRegister>:
	 */
}


// Fonction pour crire dans un registre 16 bits du LP5812
HAL_StatusTypeDef LP5812_WriteRegister(uint16_t reg, uint8_t data) {
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af02      	add	r7, sp, #8
 800637a:	4603      	mov	r3, r0
 800637c:	460a      	mov	r2, r1
 800637e:	80fb      	strh	r3, [r7, #6]
 8006380:	4613      	mov	r3, r2
 8006382:	717b      	strb	r3, [r7, #5]
	uint8_t addr_byte1, addr_byte2;
	uint8_t buffer[3];

	// Configuration des Address Byte 1 et Address Byte 2
	addr_byte1 = (LP5812_I2C_BASE_ADDR << 3) | ((reg >> 8) & 0x03);  // 5 bits d'adresse et 2 bits suprieurs du registre
 8006384:	88fb      	ldrh	r3, [r7, #6]
 8006386:	0a1b      	lsrs	r3, r3, #8
 8006388:	b29b      	uxth	r3, r3
 800638a:	b25b      	sxtb	r3, r3
 800638c:	f003 0303 	and.w	r3, r3, #3
 8006390:	b25b      	sxtb	r3, r3
 8006392:	f063 0327 	orn	r3, r3, #39	@ 0x27
 8006396:	b25b      	sxtb	r3, r3
 8006398:	73fb      	strb	r3, [r7, #15]
	addr_byte2 = (uint8_t)(reg & 0xFF);                               // 8 bits infrieurs du registre
 800639a:	88fb      	ldrh	r3, [r7, #6]
 800639c:	73bb      	strb	r3, [r7, #14]

	// Prparer les donnes  envoyer : Address Byte 2 et Data
	buffer[0] = addr_byte2;
 800639e:	7bbb      	ldrb	r3, [r7, #14]
 80063a0:	723b      	strb	r3, [r7, #8]
	buffer[1] = data;
 80063a2:	797b      	ldrb	r3, [r7, #5]
 80063a4:	727b      	strb	r3, [r7, #9]

	// Envoyer Address Byte 1, puis buffer
	return HAL_I2C_Master_Transmit(&hi2c3, addr_byte1, buffer, 2, HAL_MAX_DELAY);
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
 80063a8:	b299      	uxth	r1, r3
 80063aa:	f107 0208 	add.w	r2, r7, #8
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	2302      	movs	r3, #2
 80063b6:	4804      	ldr	r0, [pc, #16]	@ (80063c8 <LP5812_WriteRegister+0x54>)
 80063b8:	f002 fd1a 	bl	8008df0 <HAL_I2C_Master_Transmit>
 80063bc:	4603      	mov	r3, r0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	20000448 	.word	0x20000448

080063cc <ZXB5210_init>:
 *  Created on: Nov 20, 2024
 *      Author: romingo
 */
#include "components/ZXB5210.h"

void ZXB5210_init(void){
 80063cc:	b580      	push	{r7, lr}
 80063ce:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3) == HAL_OK ? debug(START,"TIM2 - PWM CHANNEL 3"):(void)0;
 80063d0:	2108      	movs	r1, #8
 80063d2:	4816      	ldr	r0, [pc, #88]	@ (800642c <ZXB5210_init+0x60>)
 80063d4:	f004 fc08 	bl	800abe8 <HAL_TIM_PWM_Start>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d103      	bne.n	80063e6 <ZXB5210_init+0x1a>
 80063de:	4914      	ldr	r1, [pc, #80]	@ (8006430 <ZXB5210_init+0x64>)
 80063e0:	4814      	ldr	r0, [pc, #80]	@ (8006434 <ZXB5210_init+0x68>)
 80063e2:	f00f f931 	bl	8015648 <debug>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4) == HAL_OK ? debug(START,"TIM2 - PWM CHANNEL 4"):(void)0;
 80063e6:	210c      	movs	r1, #12
 80063e8:	4810      	ldr	r0, [pc, #64]	@ (800642c <ZXB5210_init+0x60>)
 80063ea:	f004 fbfd 	bl	800abe8 <HAL_TIM_PWM_Start>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d103      	bne.n	80063fc <ZXB5210_init+0x30>
 80063f4:	4910      	ldr	r1, [pc, #64]	@ (8006438 <ZXB5210_init+0x6c>)
 80063f6:	480f      	ldr	r0, [pc, #60]	@ (8006434 <ZXB5210_init+0x68>)
 80063f8:	f00f f926 	bl	8015648 <debug>

	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3) == HAL_OK ? debug(START,"TIM3 - PWM CHANNEL 3"):(void)0;
 80063fc:	2108      	movs	r1, #8
 80063fe:	480f      	ldr	r0, [pc, #60]	@ (800643c <ZXB5210_init+0x70>)
 8006400:	f004 fbf2 	bl	800abe8 <HAL_TIM_PWM_Start>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d103      	bne.n	8006412 <ZXB5210_init+0x46>
 800640a:	490d      	ldr	r1, [pc, #52]	@ (8006440 <ZXB5210_init+0x74>)
 800640c:	4809      	ldr	r0, [pc, #36]	@ (8006434 <ZXB5210_init+0x68>)
 800640e:	f00f f91b 	bl	8015648 <debug>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4) == HAL_OK ? debug(START,"TIM3 - PWM CHANNEL 4"):(void)0;
 8006412:	210c      	movs	r1, #12
 8006414:	4809      	ldr	r0, [pc, #36]	@ (800643c <ZXB5210_init+0x70>)
 8006416:	f004 fbe7 	bl	800abe8 <HAL_TIM_PWM_Start>
 800641a:	4603      	mov	r3, r0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d103      	bne.n	8006428 <ZXB5210_init+0x5c>
 8006420:	4908      	ldr	r1, [pc, #32]	@ (8006444 <ZXB5210_init+0x78>)
 8006422:	4804      	ldr	r0, [pc, #16]	@ (8006434 <ZXB5210_init+0x68>)
 8006424:	f00f f910 	bl	8015648 <debug>
}
 8006428:	bf00      	nop
 800642a:	bd80      	pop	{r7, pc}
 800642c:	20000570 	.word	0x20000570
 8006430:	08016c68 	.word	0x08016c68
 8006434:	08016c80 	.word	0x08016c80
 8006438:	08016c8c 	.word	0x08016c8c
 800643c:	2000063c 	.word	0x2000063c
 8006440:	08016ca4 	.word	0x08016ca4
 8006444:	08016cbc 	.word	0x08016cbc

08006448 <ZXB5210_deinit>:
// Tout les channels ne sont pas cabler pareil

void ZXB5210_deinit(void){
 8006448:	b580      	push	{r7, lr}
 800644a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_3) == HAL_OK ? debug(STOP,"TIM2 - PWM CHANNEL 3"):(void)0;
 800644c:	2108      	movs	r1, #8
 800644e:	4816      	ldr	r0, [pc, #88]	@ (80064a8 <ZXB5210_deinit+0x60>)
 8006450:	f004 fcca 	bl	800ade8 <HAL_TIM_PWM_Stop>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d103      	bne.n	8006462 <ZXB5210_deinit+0x1a>
 800645a:	4914      	ldr	r1, [pc, #80]	@ (80064ac <ZXB5210_deinit+0x64>)
 800645c:	4814      	ldr	r0, [pc, #80]	@ (80064b0 <ZXB5210_deinit+0x68>)
 800645e:	f00f f8f3 	bl	8015648 <debug>
	HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_4) == HAL_OK ? debug(STOP,"TIM2 - PWM CHANNEL 4"):(void)0;
 8006462:	210c      	movs	r1, #12
 8006464:	4810      	ldr	r0, [pc, #64]	@ (80064a8 <ZXB5210_deinit+0x60>)
 8006466:	f004 fcbf 	bl	800ade8 <HAL_TIM_PWM_Stop>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d103      	bne.n	8006478 <ZXB5210_deinit+0x30>
 8006470:	4910      	ldr	r1, [pc, #64]	@ (80064b4 <ZXB5210_deinit+0x6c>)
 8006472:	480f      	ldr	r0, [pc, #60]	@ (80064b0 <ZXB5210_deinit+0x68>)
 8006474:	f00f f8e8 	bl	8015648 <debug>

	HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_3) == HAL_OK ? debug(STOP,"TIM3 - PWM CHANNEL 3"):(void)0;
 8006478:	2108      	movs	r1, #8
 800647a:	480f      	ldr	r0, [pc, #60]	@ (80064b8 <ZXB5210_deinit+0x70>)
 800647c:	f004 fcb4 	bl	800ade8 <HAL_TIM_PWM_Stop>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d103      	bne.n	800648e <ZXB5210_deinit+0x46>
 8006486:	490d      	ldr	r1, [pc, #52]	@ (80064bc <ZXB5210_deinit+0x74>)
 8006488:	4809      	ldr	r0, [pc, #36]	@ (80064b0 <ZXB5210_deinit+0x68>)
 800648a:	f00f f8dd 	bl	8015648 <debug>
	HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_4) == HAL_OK ? debug(STOP,"TIM3 - PWM CHANNEL 4"):(void)0;
 800648e:	210c      	movs	r1, #12
 8006490:	4809      	ldr	r0, [pc, #36]	@ (80064b8 <ZXB5210_deinit+0x70>)
 8006492:	f004 fca9 	bl	800ade8 <HAL_TIM_PWM_Stop>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d103      	bne.n	80064a4 <ZXB5210_deinit+0x5c>
 800649c:	4908      	ldr	r1, [pc, #32]	@ (80064c0 <ZXB5210_deinit+0x78>)
 800649e:	4804      	ldr	r0, [pc, #16]	@ (80064b0 <ZXB5210_deinit+0x68>)
 80064a0:	f00f f8d2 	bl	8015648 <debug>
}
 80064a4:	bf00      	nop
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20000570 	.word	0x20000570
 80064ac:	08016c68 	.word	0x08016c68
 80064b0:	08016cd4 	.word	0x08016cd4
 80064b4:	08016c8c 	.word	0x08016c8c
 80064b8:	2000063c 	.word	0x2000063c
 80064bc:	08016ca4 	.word	0x08016ca4
 80064c0:	08016cbc 	.word	0x08016cbc

080064c4 <ZXB5210_speed_FWD>:
void ZXB5210_speed_FWD(TIM_HandleTypeDef *htim ,uint8_t alpha){
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	70fb      	strb	r3, [r7, #3]
	uint32_t pulse = (htim->Instance->ARR * alpha)/100;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	78fa      	ldrb	r2, [r7, #3]
 80064d8:	fb02 f303 	mul.w	r3, r2, r3
 80064dc:	4a07      	ldr	r2, [pc, #28]	@ (80064fc <ZXB5210_speed_FWD+0x38>)
 80064de:	fba2 2303 	umull	r2, r3, r2, r3
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_3,pulse);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	51eb851f 	.word	0x51eb851f

08006500 <ZXB5210_speed_REV>:
void ZXB5210_speed_REV(TIM_HandleTypeDef *htim ,uint8_t alpha){
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	460b      	mov	r3, r1
 800650a:	70fb      	strb	r3, [r7, #3]
	uint32_t pulse = (htim->Instance->ARR * alpha)/100;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006512:	78fa      	ldrb	r2, [r7, #3]
 8006514:	fb02 f303 	mul.w	r3, r2, r3
 8006518:	4a07      	ldr	r2, [pc, #28]	@ (8006538 <ZXB5210_speed_REV+0x38>)
 800651a:	fba2 2303 	umull	r2, r3, r2, r3
 800651e:	095b      	lsrs	r3, r3, #5
 8006520:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_4,pulse);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800652a:	bf00      	nop
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	51eb851f 	.word	0x51eb851f

0800653c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800653c:	480d      	ldr	r0, [pc, #52]	@ (8006574 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800653e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006540:	f7fe fe54 	bl	80051ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006544:	480c      	ldr	r0, [pc, #48]	@ (8006578 <LoopForever+0x6>)
  ldr r1, =_edata
 8006546:	490d      	ldr	r1, [pc, #52]	@ (800657c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006548:	4a0d      	ldr	r2, [pc, #52]	@ (8006580 <LoopForever+0xe>)
  movs r3, #0
 800654a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800654c:	e002      	b.n	8006554 <LoopCopyDataInit>

0800654e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800654e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006552:	3304      	adds	r3, #4

08006554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006558:	d3f9      	bcc.n	800654e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800655a:	4a0a      	ldr	r2, [pc, #40]	@ (8006584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800655c:	4c0a      	ldr	r4, [pc, #40]	@ (8006588 <LoopForever+0x16>)
  movs r3, #0
 800655e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006560:	e001      	b.n	8006566 <LoopFillZerobss>

08006562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006564:	3204      	adds	r2, #4

08006566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006568:	d3fb      	bcc.n	8006562 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800656a:	f00f fbbd 	bl	8015ce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800656e:	f7fe fbd1 	bl	8004d14 <main>

08006572 <LoopForever>:

LoopForever:
    b LoopForever
 8006572:	e7fe      	b.n	8006572 <LoopForever>
  ldr   r0, =_estack
 8006574:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800657c:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8006580:	08017594 	.word	0x08017594
  ldr r2, =_sbss
 8006584:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8006588:	20005c34 	.word	0x20005c34

0800658c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800658c:	e7fe      	b.n	800658c <ADC1_2_IRQHandler>

0800658e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b082      	sub	sp, #8
 8006592:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006594:	2300      	movs	r3, #0
 8006596:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006598:	2003      	movs	r0, #3
 800659a:	f001 fccc 	bl	8007f36 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800659e:	200f      	movs	r0, #15
 80065a0:	f7fe fc88 	bl	8004eb4 <HAL_InitTick>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	71fb      	strb	r3, [r7, #7]
 80065ae:	e001      	b.n	80065b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80065b0:	f7fe fc58 	bl	8004e64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80065b4:	79fb      	ldrb	r3, [r7, #7]

}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80065c0:	b480      	push	{r7}
 80065c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80065c4:	4b05      	ldr	r3, [pc, #20]	@ (80065dc <HAL_IncTick+0x1c>)
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	4b05      	ldr	r3, [pc, #20]	@ (80065e0 <HAL_IncTick+0x20>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4413      	add	r3, r2
 80065ce:	4a03      	ldr	r2, [pc, #12]	@ (80065dc <HAL_IncTick+0x1c>)
 80065d0:	6013      	str	r3, [r2, #0]
}
 80065d2:	bf00      	nop
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	200009e0 	.word	0x200009e0
 80065e0:	200000fc 	.word	0x200000fc

080065e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065e4:	b480      	push	{r7}
 80065e6:	af00      	add	r7, sp, #0
  return uwTick;
 80065e8:	4b03      	ldr	r3, [pc, #12]	@ (80065f8 <HAL_GetTick+0x14>)
 80065ea:	681b      	ldr	r3, [r3, #0]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	200009e0 	.word	0x200009e0

080065fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006604:	f7ff ffee 	bl	80065e4 <HAL_GetTick>
 8006608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006614:	d004      	beq.n	8006620 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006616:	4b09      	ldr	r3, [pc, #36]	@ (800663c <HAL_Delay+0x40>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	4413      	add	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006620:	bf00      	nop
 8006622:	f7ff ffdf 	bl	80065e4 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	429a      	cmp	r2, r3
 8006630:	d8f7      	bhi.n	8006622 <HAL_Delay+0x26>
  {
  }
}
 8006632:	bf00      	nop
 8006634:	bf00      	nop
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	200000fc 	.word	0x200000fc

08006640 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	431a      	orrs	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	609a      	str	r2, [r3, #8]
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr

08006666 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006666:	b480      	push	{r7}
 8006668:	b083      	sub	sp, #12
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	431a      	orrs	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	609a      	str	r2, [r3, #8]
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b087      	sub	sp, #28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
 80066b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	3360      	adds	r3, #96	@ 0x60
 80066ba:	461a      	mov	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	4b08      	ldr	r3, [pc, #32]	@ (80066ec <LL_ADC_SetOffset+0x44>)
 80066ca:	4013      	ands	r3, r2
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80066e0:	bf00      	nop
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	03fff000 	.word	0x03fff000

080066f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	3360      	adds	r3, #96	@ 0x60
 80066fe:	461a      	mov	r2, r3
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006710:	4618      	mov	r0, r3
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800671c:	b480      	push	{r7}
 800671e:	b087      	sub	sp, #28
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3360      	adds	r3, #96	@ 0x60
 800672c:	461a      	mov	r2, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	4413      	add	r3, r2
 8006734:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	431a      	orrs	r2, r3
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006752:	b480      	push	{r7}
 8006754:	b087      	sub	sp, #28
 8006756:	af00      	add	r7, sp, #0
 8006758:	60f8      	str	r0, [r7, #12]
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3360      	adds	r3, #96	@ 0x60
 8006762:	461a      	mov	r2, r3
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4413      	add	r3, r2
 800676a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	431a      	orrs	r2, r3
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800677c:	bf00      	nop
 800677e:	371c      	adds	r7, #28
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006788:	b480      	push	{r7}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	3360      	adds	r3, #96	@ 0x60
 8006798:	461a      	mov	r2, r3
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	431a      	orrs	r2, r3
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80067b2:	bf00      	nop
 80067b4:	371c      	adds	r7, #28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80067be:	b480      	push	{r7}
 80067c0:	b083      	sub	sp, #12
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
 80067c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	431a      	orrs	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	615a      	str	r2, [r3, #20]
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80067f8:	2301      	movs	r3, #1
 80067fa:	e000      	b.n	80067fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800680a:	b480      	push	{r7}
 800680c:	b087      	sub	sp, #28
 800680e:	af00      	add	r7, sp, #0
 8006810:	60f8      	str	r0, [r7, #12]
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	3330      	adds	r3, #48	@ 0x30
 800681a:	461a      	mov	r2, r3
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	0a1b      	lsrs	r3, r3, #8
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	f003 030c 	and.w	r3, r3, #12
 8006826:	4413      	add	r3, r2
 8006828:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	f003 031f 	and.w	r3, r3, #31
 8006834:	211f      	movs	r1, #31
 8006836:	fa01 f303 	lsl.w	r3, r1, r3
 800683a:	43db      	mvns	r3, r3
 800683c:	401a      	ands	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	0e9b      	lsrs	r3, r3, #26
 8006842:	f003 011f 	and.w	r1, r3, #31
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f003 031f 	and.w	r3, r3, #31
 800684c:	fa01 f303 	lsl.w	r3, r1, r3
 8006850:	431a      	orrs	r2, r3
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006856:	bf00      	nop
 8006858:	371c      	adds	r7, #28
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr

08006862 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006862:	b480      	push	{r7}
 8006864:	b087      	sub	sp, #28
 8006866:	af00      	add	r7, sp, #0
 8006868:	60f8      	str	r0, [r7, #12]
 800686a:	60b9      	str	r1, [r7, #8]
 800686c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	3314      	adds	r3, #20
 8006872:	461a      	mov	r2, r3
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	0e5b      	lsrs	r3, r3, #25
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	f003 0304 	and.w	r3, r3, #4
 800687e:	4413      	add	r3, r2
 8006880:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	0d1b      	lsrs	r3, r3, #20
 800688a:	f003 031f 	and.w	r3, r3, #31
 800688e:	2107      	movs	r1, #7
 8006890:	fa01 f303 	lsl.w	r3, r1, r3
 8006894:	43db      	mvns	r3, r3
 8006896:	401a      	ands	r2, r3
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	0d1b      	lsrs	r3, r3, #20
 800689c:	f003 031f 	and.w	r3, r3, #31
 80068a0:	6879      	ldr	r1, [r7, #4]
 80068a2:	fa01 f303 	lsl.w	r3, r1, r3
 80068a6:	431a      	orrs	r2, r3
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80068ac:	bf00      	nop
 80068ae:	371c      	adds	r7, #28
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068d0:	43db      	mvns	r3, r3
 80068d2:	401a      	ands	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f003 0318 	and.w	r3, r3, #24
 80068da:	4908      	ldr	r1, [pc, #32]	@ (80068fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80068dc:	40d9      	lsrs	r1, r3
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	400b      	ands	r3, r1
 80068e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068e6:	431a      	orrs	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80068ee:	bf00      	nop
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	0007ffff 	.word	0x0007ffff

08006900 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f003 031f 	and.w	r3, r3, #31
}
 8006910:	4618      	mov	r0, r3
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr

0800691c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800692c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6093      	str	r3, [r2, #8]
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006950:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006954:	d101      	bne.n	800695a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006956:	2301      	movs	r3, #1
 8006958:	e000      	b.n	800695c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006978:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800697c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069a4:	d101      	bne.n	80069aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80069a6:	2301      	movs	r3, #1
 80069a8:	e000      	b.n	80069ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069cc:	f043 0201 	orr.w	r2, r3, #1
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069f4:	f043 0202 	orr.w	r2, r3, #2
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80069fc:	bf00      	nop
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d101      	bne.n	8006a20 <LL_ADC_IsEnabled+0x18>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e000      	b.n	8006a22 <LL_ADC_IsEnabled+0x1a>
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f003 0302 	and.w	r3, r3, #2
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d101      	bne.n	8006a46 <LL_ADC_IsDisableOngoing+0x18>
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <LL_ADC_IsDisableOngoing+0x1a>
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a68:	f043 0204 	orr.w	r2, r3, #4
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a90:	f043 0210 	orr.w	r2, r3, #16
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f003 0304 	and.w	r3, r3, #4
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	d101      	bne.n	8006abc <LL_ADC_REG_IsConversionOngoing+0x18>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e000      	b.n	8006abe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006aca:	b480      	push	{r7}
 8006acc:	b083      	sub	sp, #12
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ada:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006ade:	f043 0220 	orr.w	r2, r3, #32
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d101      	bne.n	8006b0a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e000      	b.n	8006b0c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b18:	b590      	push	{r4, r7, lr}
 8006b1a:	b089      	sub	sp, #36	@ 0x24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e167      	b.n	8006e02 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d109      	bne.n	8006b54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f7fd fd3b 	bl	80045bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff fef1 	bl	8006940 <LL_ADC_IsDeepPowerDownEnabled>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d004      	beq.n	8006b6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff fed7 	bl	800691c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff ff0c 	bl	8006990 <LL_ADC_IsInternalRegulatorEnabled>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d115      	bne.n	8006baa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7ff fef0 	bl	8006968 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b88:	4ba0      	ldr	r3, [pc, #640]	@ (8006e0c <HAL_ADC_Init+0x2f4>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	099b      	lsrs	r3, r3, #6
 8006b8e:	4aa0      	ldr	r2, [pc, #640]	@ (8006e10 <HAL_ADC_Init+0x2f8>)
 8006b90:	fba2 2303 	umull	r2, r3, r2, r3
 8006b94:	099b      	lsrs	r3, r3, #6
 8006b96:	3301      	adds	r3, #1
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006b9c:	e002      	b.n	8006ba4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1f9      	bne.n	8006b9e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7ff feee 	bl	8006990 <LL_ADC_IsInternalRegulatorEnabled>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10d      	bne.n	8006bd6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bbe:	f043 0210 	orr.w	r2, r3, #16
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bca:	f043 0201 	orr.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7ff ff62 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 8006be0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f040 8100 	bne.w	8006df0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f040 80fc 	bne.w	8006df0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bfc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006c00:	f043 0202 	orr.w	r2, r3, #2
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff fefb 	bl	8006a08 <LL_ADC_IsEnabled>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d111      	bne.n	8006c3c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c18:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006c1c:	f7ff fef4 	bl	8006a08 <LL_ADC_IsEnabled>
 8006c20:	4604      	mov	r4, r0
 8006c22:	487c      	ldr	r0, [pc, #496]	@ (8006e14 <HAL_ADC_Init+0x2fc>)
 8006c24:	f7ff fef0 	bl	8006a08 <LL_ADC_IsEnabled>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	4323      	orrs	r3, r4
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d105      	bne.n	8006c3c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	4619      	mov	r1, r3
 8006c36:	4878      	ldr	r0, [pc, #480]	@ (8006e18 <HAL_ADC_Init+0x300>)
 8006c38:	f7ff fd02 	bl	8006640 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	7f5b      	ldrb	r3, [r3, #29]
 8006c40:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c46:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006c4c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006c52:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c5a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d106      	bne.n	8006c78 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	045b      	lsls	r3, r3, #17
 8006c72:	69ba      	ldr	r2, [r7, #24]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d009      	beq.n	8006c94 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c84:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c8c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c8e:	69ba      	ldr	r2, [r7, #24]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68da      	ldr	r2, [r3, #12]
 8006c9a:	4b60      	ldr	r3, [pc, #384]	@ (8006e1c <HAL_ADC_Init+0x304>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	6812      	ldr	r2, [r2, #0]
 8006ca2:	69b9      	ldr	r1, [r7, #24]
 8006ca4:	430b      	orrs	r3, r1
 8006ca6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7ff ff15 	bl	8006af2 <LL_ADC_INJ_IsConversionOngoing>
 8006cc8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d16d      	bne.n	8006dac <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d16a      	bne.n	8006dac <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006cda:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ce2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cf2:	f023 0302 	bic.w	r3, r3, #2
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	6812      	ldr	r2, [r2, #0]
 8006cfa:	69b9      	ldr	r1, [r7, #24]
 8006cfc:	430b      	orrs	r3, r1
 8006cfe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d017      	beq.n	8006d38 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	691a      	ldr	r2, [r3, #16]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006d16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006d20:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006d24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	6911      	ldr	r1, [r2, #16]
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	6812      	ldr	r2, [r2, #0]
 8006d30:	430b      	orrs	r3, r1
 8006d32:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006d36:	e013      	b.n	8006d60 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006d46:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	6812      	ldr	r2, [r2, #0]
 8006d54:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006d58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d5c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d118      	bne.n	8006d9c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006d74:	f023 0304 	bic.w	r3, r3, #4
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d80:	4311      	orrs	r1, r2
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006d86:	4311      	orrs	r1, r2
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0201 	orr.w	r2, r2, #1
 8006d98:	611a      	str	r2, [r3, #16]
 8006d9a:	e007      	b.n	8006dac <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	691a      	ldr	r2, [r3, #16]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0201 	bic.w	r2, r2, #1
 8006daa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d10c      	bne.n	8006dce <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dba:	f023 010f 	bic.w	r1, r3, #15
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	1e5a      	subs	r2, r3, #1
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dcc:	e007      	b.n	8006dde <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f022 020f 	bic.w	r2, r2, #15
 8006ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de2:	f023 0303 	bic.w	r3, r3, #3
 8006de6:	f043 0201 	orr.w	r2, r3, #1
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006dee:	e007      	b.n	8006e00 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006df4:	f043 0210 	orr.w	r2, r3, #16
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006e00:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3724      	adds	r7, #36	@ 0x24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd90      	pop	{r4, r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	20000004 	.word	0x20000004
 8006e10:	053e2d63 	.word	0x053e2d63
 8006e14:	50000100 	.word	0x50000100
 8006e18:	50000300 	.word	0x50000300
 8006e1c:	fff04007 	.word	0xfff04007

08006e20 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e2c:	4851      	ldr	r0, [pc, #324]	@ (8006f74 <HAL_ADC_Start_DMA+0x154>)
 8006e2e:	f7ff fd67 	bl	8006900 <LL_ADC_GetMultimode>
 8006e32:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7ff fe33 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f040 808f 	bne.w	8006f64 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_ADC_Start_DMA+0x34>
 8006e50:	2302      	movs	r3, #2
 8006e52:	e08a      	b.n	8006f6a <HAL_ADC_Start_DMA+0x14a>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	2b05      	cmp	r3, #5
 8006e66:	d002      	beq.n	8006e6e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	2b09      	cmp	r3, #9
 8006e6c:	d173      	bne.n	8006f56 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 fdac 	bl	80079cc <ADC_Enable>
 8006e74:	4603      	mov	r3, r0
 8006e76:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006e78:	7dfb      	ldrb	r3, [r7, #23]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d166      	bne.n	8006f4c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006e86:	f023 0301 	bic.w	r3, r3, #1
 8006e8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a38      	ldr	r2, [pc, #224]	@ (8006f78 <HAL_ADC_Start_DMA+0x158>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d002      	beq.n	8006ea2 <HAL_ADC_Start_DMA+0x82>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	e001      	b.n	8006ea6 <HAL_ADC_Start_DMA+0x86>
 8006ea2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	6812      	ldr	r2, [r2, #0]
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d002      	beq.n	8006eb4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d105      	bne.n	8006ec0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d006      	beq.n	8006eda <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ed0:	f023 0206 	bic.w	r2, r3, #6
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	661a      	str	r2, [r3, #96]	@ 0x60
 8006ed8:	e002      	b.n	8006ee0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee4:	4a25      	ldr	r2, [pc, #148]	@ (8006f7c <HAL_ADC_Start_DMA+0x15c>)
 8006ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eec:	4a24      	ldr	r2, [pc, #144]	@ (8006f80 <HAL_ADC_Start_DMA+0x160>)
 8006eee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ef4:	4a23      	ldr	r2, [pc, #140]	@ (8006f84 <HAL_ADC_Start_DMA+0x164>)
 8006ef6:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	221c      	movs	r2, #28
 8006efe:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0210 	orr.w	r2, r2, #16
 8006f16:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68da      	ldr	r2, [r3, #12]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0201 	orr.w	r2, r2, #1
 8006f26:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	3340      	adds	r3, #64	@ 0x40
 8006f32:	4619      	mov	r1, r3
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f001 fab2 	bl	80084a0 <HAL_DMA_Start_IT>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff fd85 	bl	8006a54 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006f4a:	e00d      	b.n	8006f68 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8006f54:	e008      	b.n	8006f68 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006f62:	e001      	b.n	8006f68 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006f64:	2302      	movs	r3, #2
 8006f66:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006f68:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3718      	adds	r7, #24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	50000300 	.word	0x50000300
 8006f78:	50000100 	.word	0x50000100
 8006f7c:	08007b97 	.word	0x08007b97
 8006f80:	08007c6f 	.word	0x08007c6f
 8006f84:	08007c8b 	.word	0x08007c8b

08006f88 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d101      	bne.n	8006f9e <HAL_ADC_Stop_DMA+0x16>
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	e051      	b.n	8007042 <HAL_ADC_Stop_DMA+0xba>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006fa6:	2103      	movs	r1, #3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fc53 	bl	8007854 <ADC_ConversionStop>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006fb2:	7bfb      	ldrb	r3, [r7, #15]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d13f      	bne.n	8007038 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0201 	bic.w	r2, r2, #1
 8006fc6:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d10f      	bne.n	8006ff6 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f001 fadb 	bl	8008596 <HAL_DMA_Abort>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006fe4:	7bfb      	ldrb	r3, [r7, #15]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d005      	beq.n	8006ff6 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0210 	bic.w	r2, r2, #16
 8007004:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8007006:	7bfb      	ldrb	r3, [r7, #15]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d105      	bne.n	8007018 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fd63 	bl	8007ad8 <ADC_Disable>
 8007012:	4603      	mov	r3, r0
 8007014:	73fb      	strb	r3, [r7, #15]
 8007016:	e002      	b.n	800701e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fd5d 	bl	8007ad8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800701e:	7bfb      	ldrb	r3, [r7, #15]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d109      	bne.n	8007038 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007028:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800702c:	f023 0301 	bic.w	r3, r3, #1
 8007030:	f043 0201 	orr.w	r2, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007040:	7bfb      	ldrb	r3, [r7, #15]
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800704a:	b480      	push	{r7}
 800704c:	b083      	sub	sp, #12
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007052:	bf00      	nop
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr

0800705e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
	...

08007074 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b0b6      	sub	sp, #216	@ 0xd8
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800708e:	2b01      	cmp	r3, #1
 8007090:	d101      	bne.n	8007096 <HAL_ADC_ConfigChannel+0x22>
 8007092:	2302      	movs	r3, #2
 8007094:	e3c8      	b.n	8007828 <HAL_ADC_ConfigChannel+0x7b4>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff fcfe 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f040 83ad 	bne.w	800780a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	6859      	ldr	r1, [r3, #4]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	461a      	mov	r2, r3
 80070be:	f7ff fba4 	bl	800680a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7ff fcec 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 80070cc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7ff fd0c 	bl	8006af2 <LL_ADC_INJ_IsConversionOngoing>
 80070da:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80070de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f040 81d9 	bne.w	800749a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80070e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f040 81d4 	bne.w	800749a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070fa:	d10f      	bne.n	800711c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6818      	ldr	r0, [r3, #0]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2200      	movs	r2, #0
 8007106:	4619      	mov	r1, r3
 8007108:	f7ff fbab 	bl	8006862 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007114:	4618      	mov	r0, r3
 8007116:	f7ff fb52 	bl	80067be <LL_ADC_SetSamplingTimeCommonConfig>
 800711a:	e00e      	b.n	800713a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	6819      	ldr	r1, [r3, #0]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	461a      	mov	r2, r3
 800712a:	f7ff fb9a 	bl	8006862 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2100      	movs	r1, #0
 8007134:	4618      	mov	r0, r3
 8007136:	f7ff fb42 	bl	80067be <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	695a      	ldr	r2, [r3, #20]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	08db      	lsrs	r3, r3, #3
 8007146:	f003 0303 	and.w	r3, r3, #3
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	fa02 f303 	lsl.w	r3, r2, r3
 8007150:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	2b04      	cmp	r3, #4
 800715a:	d022      	beq.n	80071a2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6818      	ldr	r0, [r3, #0]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	6919      	ldr	r1, [r3, #16]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800716c:	f7ff fa9c 	bl	80066a8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	6919      	ldr	r1, [r3, #16]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	461a      	mov	r2, r3
 800717e:	f7ff fae8 	bl	8006752 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6818      	ldr	r0, [r3, #0]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800718e:	2b01      	cmp	r3, #1
 8007190:	d102      	bne.n	8007198 <HAL_ADC_ConfigChannel+0x124>
 8007192:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007196:	e000      	b.n	800719a <HAL_ADC_ConfigChannel+0x126>
 8007198:	2300      	movs	r3, #0
 800719a:	461a      	mov	r2, r3
 800719c:	f7ff faf4 	bl	8006788 <LL_ADC_SetOffsetSaturation>
 80071a0:	e17b      	b.n	800749a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2100      	movs	r1, #0
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7ff faa1 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 80071ae:	4603      	mov	r3, r0
 80071b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d10a      	bne.n	80071ce <HAL_ADC_ConfigChannel+0x15a>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2100      	movs	r1, #0
 80071be:	4618      	mov	r0, r3
 80071c0:	f7ff fa96 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 80071c4:	4603      	mov	r3, r0
 80071c6:	0e9b      	lsrs	r3, r3, #26
 80071c8:	f003 021f 	and.w	r2, r3, #31
 80071cc:	e01e      	b.n	800720c <HAL_ADC_ConfigChannel+0x198>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2100      	movs	r1, #0
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7ff fa8b 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 80071da:	4603      	mov	r3, r0
 80071dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80071e4:	fa93 f3a3 	rbit	r3, r3
 80071e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80071ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80071f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80071f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80071fc:	2320      	movs	r3, #32
 80071fe:	e004      	b.n	800720a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007200:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007204:	fab3 f383 	clz	r3, r3
 8007208:	b2db      	uxtb	r3, r3
 800720a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007214:	2b00      	cmp	r3, #0
 8007216:	d105      	bne.n	8007224 <HAL_ADC_ConfigChannel+0x1b0>
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	0e9b      	lsrs	r3, r3, #26
 800721e:	f003 031f 	and.w	r3, r3, #31
 8007222:	e018      	b.n	8007256 <HAL_ADC_ConfigChannel+0x1e2>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800722c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007230:	fa93 f3a3 	rbit	r3, r3
 8007234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800723c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007240:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007248:	2320      	movs	r3, #32
 800724a:	e004      	b.n	8007256 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800724c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007250:	fab3 f383 	clz	r3, r3
 8007254:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007256:	429a      	cmp	r2, r3
 8007258:	d106      	bne.n	8007268 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2200      	movs	r2, #0
 8007260:	2100      	movs	r1, #0
 8007262:	4618      	mov	r0, r3
 8007264:	f7ff fa5a 	bl	800671c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2101      	movs	r1, #1
 800726e:	4618      	mov	r0, r3
 8007270:	f7ff fa3e 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 8007274:	4603      	mov	r3, r0
 8007276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10a      	bne.n	8007294 <HAL_ADC_ConfigChannel+0x220>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2101      	movs	r1, #1
 8007284:	4618      	mov	r0, r3
 8007286:	f7ff fa33 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 800728a:	4603      	mov	r3, r0
 800728c:	0e9b      	lsrs	r3, r3, #26
 800728e:	f003 021f 	and.w	r2, r3, #31
 8007292:	e01e      	b.n	80072d2 <HAL_ADC_ConfigChannel+0x25e>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2101      	movs	r1, #1
 800729a:	4618      	mov	r0, r3
 800729c:	f7ff fa28 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072aa:	fa93 f3a3 	rbit	r3, r3
 80072ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80072b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80072ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80072c2:	2320      	movs	r3, #32
 80072c4:	e004      	b.n	80072d0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80072c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072ca:	fab3 f383 	clz	r3, r3
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d105      	bne.n	80072ea <HAL_ADC_ConfigChannel+0x276>
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	0e9b      	lsrs	r3, r3, #26
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	e018      	b.n	800731c <HAL_ADC_ConfigChannel+0x2a8>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072f6:	fa93 f3a3 	rbit	r3, r3
 80072fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80072fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007306:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800730e:	2320      	movs	r3, #32
 8007310:	e004      	b.n	800731c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8007312:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007316:	fab3 f383 	clz	r3, r3
 800731a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800731c:	429a      	cmp	r2, r3
 800731e:	d106      	bne.n	800732e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2200      	movs	r2, #0
 8007326:	2101      	movs	r1, #1
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff f9f7 	bl	800671c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2102      	movs	r1, #2
 8007334:	4618      	mov	r0, r3
 8007336:	f7ff f9db 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 800733a:	4603      	mov	r3, r0
 800733c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007340:	2b00      	cmp	r3, #0
 8007342:	d10a      	bne.n	800735a <HAL_ADC_ConfigChannel+0x2e6>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2102      	movs	r1, #2
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff f9d0 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 8007350:	4603      	mov	r3, r0
 8007352:	0e9b      	lsrs	r3, r3, #26
 8007354:	f003 021f 	and.w	r2, r3, #31
 8007358:	e01e      	b.n	8007398 <HAL_ADC_ConfigChannel+0x324>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2102      	movs	r1, #2
 8007360:	4618      	mov	r0, r3
 8007362:	f7ff f9c5 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 8007366:	4603      	mov	r3, r0
 8007368:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800736c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007370:	fa93 f3a3 	rbit	r3, r3
 8007374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007378:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800737c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007380:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007388:	2320      	movs	r3, #32
 800738a:	e004      	b.n	8007396 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800738c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007390:	fab3 f383 	clz	r3, r3
 8007394:	b2db      	uxtb	r3, r3
 8007396:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d105      	bne.n	80073b0 <HAL_ADC_ConfigChannel+0x33c>
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	0e9b      	lsrs	r3, r3, #26
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	e016      	b.n	80073de <HAL_ADC_ConfigChannel+0x36a>
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073bc:	fa93 f3a3 	rbit	r3, r3
 80073c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80073c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80073c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80073c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80073d0:	2320      	movs	r3, #32
 80073d2:	e004      	b.n	80073de <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80073d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073d8:	fab3 f383 	clz	r3, r3
 80073dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80073de:	429a      	cmp	r2, r3
 80073e0:	d106      	bne.n	80073f0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2200      	movs	r2, #0
 80073e8:	2102      	movs	r1, #2
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7ff f996 	bl	800671c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2103      	movs	r1, #3
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff f97a 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 80073fc:	4603      	mov	r3, r0
 80073fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10a      	bne.n	800741c <HAL_ADC_ConfigChannel+0x3a8>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2103      	movs	r1, #3
 800740c:	4618      	mov	r0, r3
 800740e:	f7ff f96f 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 8007412:	4603      	mov	r3, r0
 8007414:	0e9b      	lsrs	r3, r3, #26
 8007416:	f003 021f 	and.w	r2, r3, #31
 800741a:	e017      	b.n	800744c <HAL_ADC_ConfigChannel+0x3d8>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2103      	movs	r1, #3
 8007422:	4618      	mov	r0, r3
 8007424:	f7ff f964 	bl	80066f0 <LL_ADC_GetOffsetChannel>
 8007428:	4603      	mov	r3, r0
 800742a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800742c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800742e:	fa93 f3a3 	rbit	r3, r3
 8007432:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007434:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007436:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007438:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800743e:	2320      	movs	r3, #32
 8007440:	e003      	b.n	800744a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8007442:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007444:	fab3 f383 	clz	r3, r3
 8007448:	b2db      	uxtb	r3, r3
 800744a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007454:	2b00      	cmp	r3, #0
 8007456:	d105      	bne.n	8007464 <HAL_ADC_ConfigChannel+0x3f0>
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	0e9b      	lsrs	r3, r3, #26
 800745e:	f003 031f 	and.w	r3, r3, #31
 8007462:	e011      	b.n	8007488 <HAL_ADC_ConfigChannel+0x414>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800746a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800746c:	fa93 f3a3 	rbit	r3, r3
 8007470:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007472:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007474:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007478:	2b00      	cmp	r3, #0
 800747a:	d101      	bne.n	8007480 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800747c:	2320      	movs	r3, #32
 800747e:	e003      	b.n	8007488 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	fab3 f383 	clz	r3, r3
 8007486:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007488:	429a      	cmp	r2, r3
 800748a:	d106      	bne.n	800749a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2200      	movs	r2, #0
 8007492:	2103      	movs	r1, #3
 8007494:	4618      	mov	r0, r3
 8007496:	f7ff f941 	bl	800671c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4618      	mov	r0, r3
 80074a0:	f7ff fab2 	bl	8006a08 <LL_ADC_IsEnabled>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f040 8140 	bne.w	800772c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6818      	ldr	r0, [r3, #0]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	6819      	ldr	r1, [r3, #0]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	461a      	mov	r2, r3
 80074ba:	f7ff f9fd 	bl	80068b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	4a8f      	ldr	r2, [pc, #572]	@ (8007700 <HAL_ADC_ConfigChannel+0x68c>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	f040 8131 	bne.w	800772c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <HAL_ADC_ConfigChannel+0x47e>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	0e9b      	lsrs	r3, r3, #26
 80074e0:	3301      	adds	r3, #1
 80074e2:	f003 031f 	and.w	r3, r3, #31
 80074e6:	2b09      	cmp	r3, #9
 80074e8:	bf94      	ite	ls
 80074ea:	2301      	movls	r3, #1
 80074ec:	2300      	movhi	r3, #0
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	e019      	b.n	8007526 <HAL_ADC_ConfigChannel+0x4b2>
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074fa:	fa93 f3a3 	rbit	r3, r3
 80074fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007500:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007502:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800750a:	2320      	movs	r3, #32
 800750c:	e003      	b.n	8007516 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800750e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007510:	fab3 f383 	clz	r3, r3
 8007514:	b2db      	uxtb	r3, r3
 8007516:	3301      	adds	r3, #1
 8007518:	f003 031f 	and.w	r3, r3, #31
 800751c:	2b09      	cmp	r3, #9
 800751e:	bf94      	ite	ls
 8007520:	2301      	movls	r3, #1
 8007522:	2300      	movhi	r3, #0
 8007524:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007526:	2b00      	cmp	r3, #0
 8007528:	d079      	beq.n	800761e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007532:	2b00      	cmp	r3, #0
 8007534:	d107      	bne.n	8007546 <HAL_ADC_ConfigChannel+0x4d2>
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	0e9b      	lsrs	r3, r3, #26
 800753c:	3301      	adds	r3, #1
 800753e:	069b      	lsls	r3, r3, #26
 8007540:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007544:	e015      	b.n	8007572 <HAL_ADC_ConfigChannel+0x4fe>
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800754c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800754e:	fa93 f3a3 	rbit	r3, r3
 8007552:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007556:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800755a:	2b00      	cmp	r3, #0
 800755c:	d101      	bne.n	8007562 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800755e:	2320      	movs	r3, #32
 8007560:	e003      	b.n	800756a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8007562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007564:	fab3 f383 	clz	r3, r3
 8007568:	b2db      	uxtb	r3, r3
 800756a:	3301      	adds	r3, #1
 800756c:	069b      	lsls	r3, r3, #26
 800756e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800757a:	2b00      	cmp	r3, #0
 800757c:	d109      	bne.n	8007592 <HAL_ADC_ConfigChannel+0x51e>
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	0e9b      	lsrs	r3, r3, #26
 8007584:	3301      	adds	r3, #1
 8007586:	f003 031f 	and.w	r3, r3, #31
 800758a:	2101      	movs	r1, #1
 800758c:	fa01 f303 	lsl.w	r3, r1, r3
 8007590:	e017      	b.n	80075c2 <HAL_ADC_ConfigChannel+0x54e>
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800759a:	fa93 f3a3 	rbit	r3, r3
 800759e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80075a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80075a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80075aa:	2320      	movs	r3, #32
 80075ac:	e003      	b.n	80075b6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80075ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075b0:	fab3 f383 	clz	r3, r3
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	3301      	adds	r3, #1
 80075b8:	f003 031f 	and.w	r3, r3, #31
 80075bc:	2101      	movs	r1, #1
 80075be:	fa01 f303 	lsl.w	r3, r1, r3
 80075c2:	ea42 0103 	orr.w	r1, r2, r3
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10a      	bne.n	80075e8 <HAL_ADC_ConfigChannel+0x574>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	0e9b      	lsrs	r3, r3, #26
 80075d8:	3301      	adds	r3, #1
 80075da:	f003 021f 	and.w	r2, r3, #31
 80075de:	4613      	mov	r3, r2
 80075e0:	005b      	lsls	r3, r3, #1
 80075e2:	4413      	add	r3, r2
 80075e4:	051b      	lsls	r3, r3, #20
 80075e6:	e018      	b.n	800761a <HAL_ADC_ConfigChannel+0x5a6>
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	fa93 f3a3 	rbit	r3, r3
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80075f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80075fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d101      	bne.n	8007604 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8007600:	2320      	movs	r3, #32
 8007602:	e003      	b.n	800760c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8007604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007606:	fab3 f383 	clz	r3, r3
 800760a:	b2db      	uxtb	r3, r3
 800760c:	3301      	adds	r3, #1
 800760e:	f003 021f 	and.w	r2, r3, #31
 8007612:	4613      	mov	r3, r2
 8007614:	005b      	lsls	r3, r3, #1
 8007616:	4413      	add	r3, r2
 8007618:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800761a:	430b      	orrs	r3, r1
 800761c:	e081      	b.n	8007722 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007626:	2b00      	cmp	r3, #0
 8007628:	d107      	bne.n	800763a <HAL_ADC_ConfigChannel+0x5c6>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	0e9b      	lsrs	r3, r3, #26
 8007630:	3301      	adds	r3, #1
 8007632:	069b      	lsls	r3, r3, #26
 8007634:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007638:	e015      	b.n	8007666 <HAL_ADC_ConfigChannel+0x5f2>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007642:	fa93 f3a3 	rbit	r3, r3
 8007646:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800764c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8007652:	2320      	movs	r3, #32
 8007654:	e003      	b.n	800765e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	fab3 f383 	clz	r3, r3
 800765c:	b2db      	uxtb	r3, r3
 800765e:	3301      	adds	r3, #1
 8007660:	069b      	lsls	r3, r3, #26
 8007662:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800766e:	2b00      	cmp	r3, #0
 8007670:	d109      	bne.n	8007686 <HAL_ADC_ConfigChannel+0x612>
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	0e9b      	lsrs	r3, r3, #26
 8007678:	3301      	adds	r3, #1
 800767a:	f003 031f 	and.w	r3, r3, #31
 800767e:	2101      	movs	r1, #1
 8007680:	fa01 f303 	lsl.w	r3, r1, r3
 8007684:	e017      	b.n	80076b6 <HAL_ADC_ConfigChannel+0x642>
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	fa93 f3a3 	rbit	r3, r3
 8007692:	61fb      	str	r3, [r7, #28]
  return result;
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800769e:	2320      	movs	r3, #32
 80076a0:	e003      	b.n	80076aa <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80076a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a4:	fab3 f383 	clz	r3, r3
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	3301      	adds	r3, #1
 80076ac:	f003 031f 	and.w	r3, r3, #31
 80076b0:	2101      	movs	r1, #1
 80076b2:	fa01 f303 	lsl.w	r3, r1, r3
 80076b6:	ea42 0103 	orr.w	r1, r2, r3
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10d      	bne.n	80076e2 <HAL_ADC_ConfigChannel+0x66e>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	0e9b      	lsrs	r3, r3, #26
 80076cc:	3301      	adds	r3, #1
 80076ce:	f003 021f 	and.w	r2, r3, #31
 80076d2:	4613      	mov	r3, r2
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	4413      	add	r3, r2
 80076d8:	3b1e      	subs	r3, #30
 80076da:	051b      	lsls	r3, r3, #20
 80076dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80076e0:	e01e      	b.n	8007720 <HAL_ADC_ConfigChannel+0x6ac>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	fa93 f3a3 	rbit	r3, r3
 80076ee:	613b      	str	r3, [r7, #16]
  return result;
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d104      	bne.n	8007704 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80076fa:	2320      	movs	r3, #32
 80076fc:	e006      	b.n	800770c <HAL_ADC_ConfigChannel+0x698>
 80076fe:	bf00      	nop
 8007700:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	fab3 f383 	clz	r3, r3
 800770a:	b2db      	uxtb	r3, r3
 800770c:	3301      	adds	r3, #1
 800770e:	f003 021f 	and.w	r2, r3, #31
 8007712:	4613      	mov	r3, r2
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	4413      	add	r3, r2
 8007718:	3b1e      	subs	r3, #30
 800771a:	051b      	lsls	r3, r3, #20
 800771c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007720:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007722:	683a      	ldr	r2, [r7, #0]
 8007724:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007726:	4619      	mov	r1, r3
 8007728:	f7ff f89b 	bl	8006862 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	4b3f      	ldr	r3, [pc, #252]	@ (8007830 <HAL_ADC_ConfigChannel+0x7bc>)
 8007732:	4013      	ands	r3, r2
 8007734:	2b00      	cmp	r3, #0
 8007736:	d071      	beq.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007738:	483e      	ldr	r0, [pc, #248]	@ (8007834 <HAL_ADC_ConfigChannel+0x7c0>)
 800773a:	f7fe ffa7 	bl	800668c <LL_ADC_GetCommonPathInternalCh>
 800773e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a3c      	ldr	r2, [pc, #240]	@ (8007838 <HAL_ADC_ConfigChannel+0x7c4>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d004      	beq.n	8007756 <HAL_ADC_ConfigChannel+0x6e2>
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a3a      	ldr	r2, [pc, #232]	@ (800783c <HAL_ADC_ConfigChannel+0x7c8>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d127      	bne.n	80077a6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007756:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800775a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d121      	bne.n	80077a6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800776a:	d157      	bne.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800776c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007770:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007774:	4619      	mov	r1, r3
 8007776:	482f      	ldr	r0, [pc, #188]	@ (8007834 <HAL_ADC_ConfigChannel+0x7c0>)
 8007778:	f7fe ff75 	bl	8006666 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800777c:	4b30      	ldr	r3, [pc, #192]	@ (8007840 <HAL_ADC_ConfigChannel+0x7cc>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	099b      	lsrs	r3, r3, #6
 8007782:	4a30      	ldr	r2, [pc, #192]	@ (8007844 <HAL_ADC_ConfigChannel+0x7d0>)
 8007784:	fba2 2303 	umull	r2, r3, r2, r3
 8007788:	099b      	lsrs	r3, r3, #6
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	4613      	mov	r3, r2
 800778e:	005b      	lsls	r3, r3, #1
 8007790:	4413      	add	r3, r2
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007796:	e002      	b.n	800779e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	3b01      	subs	r3, #1
 800779c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1f9      	bne.n	8007798 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80077a4:	e03a      	b.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a27      	ldr	r2, [pc, #156]	@ (8007848 <HAL_ADC_ConfigChannel+0x7d4>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d113      	bne.n	80077d8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80077b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d10d      	bne.n	80077d8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a22      	ldr	r2, [pc, #136]	@ (800784c <HAL_ADC_ConfigChannel+0x7d8>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d02a      	beq.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80077c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077ce:	4619      	mov	r1, r3
 80077d0:	4818      	ldr	r0, [pc, #96]	@ (8007834 <HAL_ADC_ConfigChannel+0x7c0>)
 80077d2:	f7fe ff48 	bl	8006666 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80077d6:	e021      	b.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007850 <HAL_ADC_ConfigChannel+0x7dc>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d11c      	bne.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80077e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d116      	bne.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a16      	ldr	r2, [pc, #88]	@ (800784c <HAL_ADC_ConfigChannel+0x7d8>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d011      	beq.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80077f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007800:	4619      	mov	r1, r3
 8007802:	480c      	ldr	r0, [pc, #48]	@ (8007834 <HAL_ADC_ConfigChannel+0x7c0>)
 8007804:	f7fe ff2f 	bl	8006666 <LL_ADC_SetCommonPathInternalCh>
 8007808:	e008      	b.n	800781c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800780e:	f043 0220 	orr.w	r2, r3, #32
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007824:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007828:	4618      	mov	r0, r3
 800782a:	37d8      	adds	r7, #216	@ 0xd8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	80080000 	.word	0x80080000
 8007834:	50000300 	.word	0x50000300
 8007838:	c3210000 	.word	0xc3210000
 800783c:	90c00010 	.word	0x90c00010
 8007840:	20000004 	.word	0x20000004
 8007844:	053e2d63 	.word	0x053e2d63
 8007848:	c7520000 	.word	0xc7520000
 800784c:	50000100 	.word	0x50000100
 8007850:	cb840000 	.word	0xcb840000

08007854 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b088      	sub	sp, #32
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800785e:	2300      	movs	r3, #0
 8007860:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff f91a 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 8007870:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff f93b 	bl	8006af2 <LL_ADC_INJ_IsConversionOngoing>
 800787c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d103      	bne.n	800788c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 8098 	beq.w	80079bc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d02a      	beq.n	80078f0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	7f5b      	ldrb	r3, [r3, #29]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d126      	bne.n	80078f0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	7f1b      	ldrb	r3, [r3, #28]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d122      	bne.n	80078f0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80078aa:	2301      	movs	r3, #1
 80078ac:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80078ae:	e014      	b.n	80078da <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	4a45      	ldr	r2, [pc, #276]	@ (80079c8 <ADC_ConversionStop+0x174>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d90d      	bls.n	80078d4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078bc:	f043 0210 	orr.w	r2, r3, #16
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c8:	f043 0201 	orr.w	r2, r3, #1
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e074      	b.n	80079be <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	3301      	adds	r3, #1
 80078d8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e4:	2b40      	cmp	r3, #64	@ 0x40
 80078e6:	d1e3      	bne.n	80078b0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2240      	movs	r2, #64	@ 0x40
 80078ee:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d014      	beq.n	8007920 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff f8d2 	bl	8006aa4 <LL_ADC_REG_IsConversionOngoing>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00c      	beq.n	8007920 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4618      	mov	r0, r3
 800790c:	f7ff f88f 	bl	8006a2e <LL_ADC_IsDisableOngoing>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d104      	bne.n	8007920 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4618      	mov	r0, r3
 800791c:	f7ff f8ae 	bl	8006a7c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d014      	beq.n	8007950 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4618      	mov	r0, r3
 800792c:	f7ff f8e1 	bl	8006af2 <LL_ADC_INJ_IsConversionOngoing>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00c      	beq.n	8007950 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4618      	mov	r0, r3
 800793c:	f7ff f877 	bl	8006a2e <LL_ADC_IsDisableOngoing>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d104      	bne.n	8007950 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4618      	mov	r0, r3
 800794c:	f7ff f8bd 	bl	8006aca <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	2b02      	cmp	r3, #2
 8007954:	d005      	beq.n	8007962 <ADC_ConversionStop+0x10e>
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	2b03      	cmp	r3, #3
 800795a:	d105      	bne.n	8007968 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800795c:	230c      	movs	r3, #12
 800795e:	617b      	str	r3, [r7, #20]
        break;
 8007960:	e005      	b.n	800796e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007962:	2308      	movs	r3, #8
 8007964:	617b      	str	r3, [r7, #20]
        break;
 8007966:	e002      	b.n	800796e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007968:	2304      	movs	r3, #4
 800796a:	617b      	str	r3, [r7, #20]
        break;
 800796c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800796e:	f7fe fe39 	bl	80065e4 <HAL_GetTick>
 8007972:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007974:	e01b      	b.n	80079ae <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007976:	f7fe fe35 	bl	80065e4 <HAL_GetTick>
 800797a:	4602      	mov	r2, r0
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	2b05      	cmp	r3, #5
 8007982:	d914      	bls.n	80079ae <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689a      	ldr	r2, [r3, #8]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	4013      	ands	r3, r2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00d      	beq.n	80079ae <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007996:	f043 0210 	orr.w	r2, r3, #16
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a2:	f043 0201 	orr.w	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e007      	b.n	80079be <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	4013      	ands	r3, r2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1dc      	bne.n	8007976 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3720      	adds	r7, #32
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	a33fffff 	.word	0xa33fffff

080079cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80079d4:	2300      	movs	r3, #0
 80079d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4618      	mov	r0, r3
 80079de:	f7ff f813 	bl	8006a08 <LL_ADC_IsEnabled>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d169      	bne.n	8007abc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	689a      	ldr	r2, [r3, #8]
 80079ee:	4b36      	ldr	r3, [pc, #216]	@ (8007ac8 <ADC_Enable+0xfc>)
 80079f0:	4013      	ands	r3, r2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00d      	beq.n	8007a12 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079fa:	f043 0210 	orr.w	r2, r3, #16
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a06:	f043 0201 	orr.w	r2, r3, #1
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e055      	b.n	8007abe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fe ffce 	bl	80069b8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007a1c:	482b      	ldr	r0, [pc, #172]	@ (8007acc <ADC_Enable+0x100>)
 8007a1e:	f7fe fe35 	bl	800668c <LL_ADC_GetCommonPathInternalCh>
 8007a22:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d013      	beq.n	8007a54 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007a2c:	4b28      	ldr	r3, [pc, #160]	@ (8007ad0 <ADC_Enable+0x104>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	099b      	lsrs	r3, r3, #6
 8007a32:	4a28      	ldr	r2, [pc, #160]	@ (8007ad4 <ADC_Enable+0x108>)
 8007a34:	fba2 2303 	umull	r2, r3, r2, r3
 8007a38:	099b      	lsrs	r3, r3, #6
 8007a3a:	1c5a      	adds	r2, r3, #1
 8007a3c:	4613      	mov	r3, r2
 8007a3e:	005b      	lsls	r3, r3, #1
 8007a40:	4413      	add	r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007a46:	e002      	b.n	8007a4e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1f9      	bne.n	8007a48 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007a54:	f7fe fdc6 	bl	80065e4 <HAL_GetTick>
 8007a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007a5a:	e028      	b.n	8007aae <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7fe ffd1 	bl	8006a08 <LL_ADC_IsEnabled>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d104      	bne.n	8007a76 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7fe ffa1 	bl	80069b8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007a76:	f7fe fdb5 	bl	80065e4 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d914      	bls.n	8007aae <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d00d      	beq.n	8007aae <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a96:	f043 0210 	orr.w	r2, r3, #16
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aa2:	f043 0201 	orr.w	r2, r3, #1
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e007      	b.n	8007abe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0301 	and.w	r3, r3, #1
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d1cf      	bne.n	8007a5c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	8000003f 	.word	0x8000003f
 8007acc:	50000300 	.word	0x50000300
 8007ad0:	20000004 	.word	0x20000004
 8007ad4:	053e2d63 	.word	0x053e2d63

08007ad8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7fe ffa2 	bl	8006a2e <LL_ADC_IsDisableOngoing>
 8007aea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7fe ff89 	bl	8006a08 <LL_ADC_IsEnabled>
 8007af6:	4603      	mov	r3, r0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d047      	beq.n	8007b8c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d144      	bne.n	8007b8c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 030d 	and.w	r3, r3, #13
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d10c      	bne.n	8007b2a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe ff63 	bl	80069e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2203      	movs	r2, #3
 8007b20:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007b22:	f7fe fd5f 	bl	80065e4 <HAL_GetTick>
 8007b26:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007b28:	e029      	b.n	8007b7e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b2e:	f043 0210 	orr.w	r2, r3, #16
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b3a:	f043 0201 	orr.w	r2, r3, #1
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e023      	b.n	8007b8e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007b46:	f7fe fd4d 	bl	80065e4 <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d914      	bls.n	8007b7e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00d      	beq.n	8007b7e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b66:	f043 0210 	orr.w	r2, r3, #16
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b72:	f043 0201 	orr.w	r2, r3, #1
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e007      	b.n	8007b8e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f003 0301 	and.w	r3, r3, #1
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1dc      	bne.n	8007b46 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b084      	sub	sp, #16
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ba8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d14b      	bne.n	8007c48 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 0308 	and.w	r3, r3, #8
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d021      	beq.n	8007c0e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7fe fe08 	bl	80067e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d032      	beq.n	8007c40 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d12b      	bne.n	8007c40 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d11f      	bne.n	8007c40 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c04:	f043 0201 	orr.w	r2, r3, #1
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007c0c:	e018      	b.n	8007c40 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	f003 0302 	and.w	r3, r3, #2
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d111      	bne.n	8007c40 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d105      	bne.n	8007c40 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c38:	f043 0201 	orr.w	r2, r3, #1
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f00d f829 	bl	8014c98 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007c46:	e00e      	b.n	8007c66 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d003      	beq.n	8007c5c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007c54:	68f8      	ldr	r0, [r7, #12]
 8007c56:	f7ff fa02 	bl	800705e <HAL_ADC_ErrorCallback>
}
 8007c5a:	e004      	b.n	8007c66 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	4798      	blx	r3
}
 8007c66:	bf00      	nop
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	f7ff f9e4 	bl	800704a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007c82:	bf00      	nop
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b084      	sub	sp, #16
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca8:	f043 0204 	orr.w	r2, r3, #4
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f7ff f9d4 	bl	800705e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007cb6:	bf00      	nop
 8007cb8:	3710      	adds	r7, #16
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <LL_ADC_StartCalibration>:
{
 8007cbe:	b480      	push	{r7}
 8007cc0:	b083      	sub	sp, #12
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007cd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007cd4:	683a      	ldr	r2, [r7, #0]
 8007cd6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	609a      	str	r2, [r3, #8]
}
 8007ce4:	bf00      	nop
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <LL_ADC_IsCalibrationOnGoing>:
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d04:	d101      	bne.n	8007d0a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d101      	bne.n	8007d34 <HAL_ADCEx_Calibration_Start+0x1c>
 8007d30:	2302      	movs	r3, #2
 8007d32:	e04d      	b.n	8007dd0 <HAL_ADCEx_Calibration_Start+0xb8>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f7ff fecb 	bl	8007ad8 <ADC_Disable>
 8007d42:	4603      	mov	r3, r0
 8007d44:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007d46:	7bfb      	ldrb	r3, [r7, #15]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d136      	bne.n	8007dba <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d50:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007d54:	f023 0302 	bic.w	r3, r3, #2
 8007d58:	f043 0202 	orr.w	r2, r3, #2
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6839      	ldr	r1, [r7, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7ff ffa9 	bl	8007cbe <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007d6c:	e014      	b.n	8007d98 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	3301      	adds	r3, #1
 8007d72:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	4a18      	ldr	r2, [pc, #96]	@ (8007dd8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d90d      	bls.n	8007d98 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d80:	f023 0312 	bic.w	r3, r3, #18
 8007d84:	f043 0210 	orr.w	r2, r3, #16
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e01b      	b.n	8007dd0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7ff ffa7 	bl	8007cf0 <LL_ADC_IsCalibrationOnGoing>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e2      	bne.n	8007d6e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dac:	f023 0303 	bic.w	r3, r3, #3
 8007db0:	f043 0201 	orr.w	r2, r3, #1
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007db8:	e005      	b.n	8007dc6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dbe:	f043 0210 	orr.w	r2, r3, #16
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	0004de01 	.word	0x0004de01

08007ddc <__NVIC_SetPriorityGrouping>:
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f003 0307 	and.w	r3, r3, #7
 8007dea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007dec:	4b0c      	ldr	r3, [pc, #48]	@ (8007e20 <__NVIC_SetPriorityGrouping+0x44>)
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007df8:	4013      	ands	r3, r2
 8007dfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e0e:	4a04      	ldr	r2, [pc, #16]	@ (8007e20 <__NVIC_SetPriorityGrouping+0x44>)
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	60d3      	str	r3, [r2, #12]
}
 8007e14:	bf00      	nop
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr
 8007e20:	e000ed00 	.word	0xe000ed00

08007e24 <__NVIC_GetPriorityGrouping>:
{
 8007e24:	b480      	push	{r7}
 8007e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e28:	4b04      	ldr	r3, [pc, #16]	@ (8007e3c <__NVIC_GetPriorityGrouping+0x18>)
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	0a1b      	lsrs	r3, r3, #8
 8007e2e:	f003 0307 	and.w	r3, r3, #7
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	e000ed00 	.word	0xe000ed00

08007e40 <__NVIC_EnableIRQ>:
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	4603      	mov	r3, r0
 8007e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	db0b      	blt.n	8007e6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e52:	79fb      	ldrb	r3, [r7, #7]
 8007e54:	f003 021f 	and.w	r2, r3, #31
 8007e58:	4907      	ldr	r1, [pc, #28]	@ (8007e78 <__NVIC_EnableIRQ+0x38>)
 8007e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e5e:	095b      	lsrs	r3, r3, #5
 8007e60:	2001      	movs	r0, #1
 8007e62:	fa00 f202 	lsl.w	r2, r0, r2
 8007e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007e6a:	bf00      	nop
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	e000e100 	.word	0xe000e100

08007e7c <__NVIC_SetPriority>:
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	4603      	mov	r3, r0
 8007e84:	6039      	str	r1, [r7, #0]
 8007e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	db0a      	blt.n	8007ea6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	490c      	ldr	r1, [pc, #48]	@ (8007ec8 <__NVIC_SetPriority+0x4c>)
 8007e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e9a:	0112      	lsls	r2, r2, #4
 8007e9c:	b2d2      	uxtb	r2, r2
 8007e9e:	440b      	add	r3, r1
 8007ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007ea4:	e00a      	b.n	8007ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	4908      	ldr	r1, [pc, #32]	@ (8007ecc <__NVIC_SetPriority+0x50>)
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	f003 030f 	and.w	r3, r3, #15
 8007eb2:	3b04      	subs	r3, #4
 8007eb4:	0112      	lsls	r2, r2, #4
 8007eb6:	b2d2      	uxtb	r2, r2
 8007eb8:	440b      	add	r3, r1
 8007eba:	761a      	strb	r2, [r3, #24]
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr
 8007ec8:	e000e100 	.word	0xe000e100
 8007ecc:	e000ed00 	.word	0xe000ed00

08007ed0 <NVIC_EncodePriority>:
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b089      	sub	sp, #36	@ 0x24
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f003 0307 	and.w	r3, r3, #7
 8007ee2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	f1c3 0307 	rsb	r3, r3, #7
 8007eea:	2b04      	cmp	r3, #4
 8007eec:	bf28      	it	cs
 8007eee:	2304      	movcs	r3, #4
 8007ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	3304      	adds	r3, #4
 8007ef6:	2b06      	cmp	r3, #6
 8007ef8:	d902      	bls.n	8007f00 <NVIC_EncodePriority+0x30>
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	3b03      	subs	r3, #3
 8007efe:	e000      	b.n	8007f02 <NVIC_EncodePriority+0x32>
 8007f00:	2300      	movs	r3, #0
 8007f02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0e:	43da      	mvns	r2, r3
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	401a      	ands	r2, r3
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f22:	43d9      	mvns	r1, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f28:	4313      	orrs	r3, r2
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3724      	adds	r7, #36	@ 0x24
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr

08007f36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b082      	sub	sp, #8
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7ff ff4c 	bl	8007ddc <__NVIC_SetPriorityGrouping>
}
 8007f44:	bf00      	nop
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b086      	sub	sp, #24
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	607a      	str	r2, [r7, #4]
 8007f58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007f5a:	f7ff ff63 	bl	8007e24 <__NVIC_GetPriorityGrouping>
 8007f5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	68b9      	ldr	r1, [r7, #8]
 8007f64:	6978      	ldr	r0, [r7, #20]
 8007f66:	f7ff ffb3 	bl	8007ed0 <NVIC_EncodePriority>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f70:	4611      	mov	r1, r2
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7ff ff82 	bl	8007e7c <__NVIC_SetPriority>
}
 8007f78:	bf00      	nop
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	4603      	mov	r3, r0
 8007f88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7ff ff56 	bl	8007e40 <__NVIC_EnableIRQ>
}
 8007f94:	bf00      	nop
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d101      	bne.n	8007fae <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	e014      	b.n	8007fd8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	791b      	ldrb	r3, [r3, #4]
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d105      	bne.n	8007fc4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7fc fbdc 	bl	800477c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2202      	movs	r2, #2
 8007fc8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b08a      	sub	sp, #40	@ 0x28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fec:	2300      	movs	r3, #0
 8007fee:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d002      	beq.n	8007ffc <HAL_DAC_ConfigChannel+0x1c>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d101      	bne.n	8008000 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e19e      	b.n	800833e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	795b      	ldrb	r3, [r3, #5]
 8008004:	2b01      	cmp	r3, #1
 8008006:	d101      	bne.n	800800c <HAL_DAC_ConfigChannel+0x2c>
 8008008:	2302      	movs	r3, #2
 800800a:	e198      	b.n	800833e <HAL_DAC_ConfigChannel+0x35e>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2201      	movs	r2, #1
 8008010:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2202      	movs	r2, #2
 8008016:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	2b04      	cmp	r3, #4
 800801e:	d17a      	bne.n	8008116 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8008020:	f7fe fae0 	bl	80065e4 <HAL_GetTick>
 8008024:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d13d      	bne.n	80080a8 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800802c:	e018      	b.n	8008060 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800802e:	f7fe fad9 	bl	80065e4 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b01      	cmp	r3, #1
 800803a:	d911      	bls.n	8008060 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00a      	beq.n	8008060 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	f043 0208 	orr.w	r2, r3, #8
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2203      	movs	r2, #3
 800805a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	e16e      	b.n	800833e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008066:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1df      	bne.n	800802e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008076:	641a      	str	r2, [r3, #64]	@ 0x40
 8008078:	e020      	b.n	80080bc <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800807a:	f7fe fab3 	bl	80065e4 <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	2b01      	cmp	r3, #1
 8008086:	d90f      	bls.n	80080a8 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800808e:	2b00      	cmp	r3, #0
 8008090:	da0a      	bge.n	80080a8 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	f043 0208 	orr.w	r2, r3, #8
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2203      	movs	r2, #3
 80080a2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e14a      	b.n	800833e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	dbe3      	blt.n	800807a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80080ba:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f003 0310 	and.w	r3, r3, #16
 80080c8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80080cc:	fa01 f303 	lsl.w	r3, r1, r3
 80080d0:	43db      	mvns	r3, r3
 80080d2:	ea02 0103 	and.w	r1, r2, r3
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f003 0310 	and.w	r3, r3, #16
 80080e0:	409a      	lsls	r2, r3
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	430a      	orrs	r2, r1
 80080e8:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f003 0310 	and.w	r3, r3, #16
 80080f6:	21ff      	movs	r1, #255	@ 0xff
 80080f8:	fa01 f303 	lsl.w	r3, r1, r3
 80080fc:	43db      	mvns	r3, r3
 80080fe:	ea02 0103 	and.w	r1, r2, r3
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f003 0310 	and.w	r3, r3, #16
 800810c:	409a      	lsls	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d11d      	bne.n	800815a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f003 0310 	and.w	r3, r3, #16
 800812c:	221f      	movs	r2, #31
 800812e:	fa02 f303 	lsl.w	r3, r2, r3
 8008132:	43db      	mvns	r3, r3
 8008134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008136:	4013      	ands	r3, r2
 8008138:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f003 0310 	and.w	r3, r3, #16
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	fa02 f303 	lsl.w	r3, r2, r3
 800814c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800814e:	4313      	orrs	r3, r2
 8008150:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008158:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008160:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f003 0310 	and.w	r3, r3, #16
 8008168:	2207      	movs	r2, #7
 800816a:	fa02 f303 	lsl.w	r3, r2, r3
 800816e:	43db      	mvns	r3, r3
 8008170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008172:	4013      	ands	r3, r2
 8008174:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d102      	bne.n	8008184 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800817e:	2300      	movs	r3, #0
 8008180:	623b      	str	r3, [r7, #32]
 8008182:	e00f      	b.n	80081a4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	2b02      	cmp	r3, #2
 800818a:	d102      	bne.n	8008192 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800818c:	2301      	movs	r3, #1
 800818e:	623b      	str	r3, [r7, #32]
 8008190:	e008      	b.n	80081a4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d102      	bne.n	80081a0 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800819a:	2301      	movs	r3, #1
 800819c:	623b      	str	r3, [r7, #32]
 800819e:	e001      	b.n	80081a4 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80081a0:	2300      	movs	r3, #0
 80081a2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	689a      	ldr	r2, [r3, #8]
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	695b      	ldr	r3, [r3, #20]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	6a3a      	ldr	r2, [r7, #32]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f003 0310 	and.w	r3, r3, #16
 80081ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081be:	fa02 f303 	lsl.w	r3, r2, r3
 80081c2:	43db      	mvns	r3, r3
 80081c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c6:	4013      	ands	r3, r2
 80081c8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	791b      	ldrb	r3, [r3, #4]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d102      	bne.n	80081d8 <HAL_DAC_ConfigChannel+0x1f8>
 80081d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80081d6:	e000      	b.n	80081da <HAL_DAC_ConfigChannel+0x1fa>
 80081d8:	2300      	movs	r3, #0
 80081da:	697a      	ldr	r2, [r7, #20]
 80081dc:	4313      	orrs	r3, r2
 80081de:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f003 0310 	and.w	r3, r3, #16
 80081e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80081ea:	fa02 f303 	lsl.w	r3, r2, r3
 80081ee:	43db      	mvns	r3, r3
 80081f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f2:	4013      	ands	r3, r2
 80081f4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	795b      	ldrb	r3, [r3, #5]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d102      	bne.n	8008204 <HAL_DAC_ConfigChannel+0x224>
 80081fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008202:	e000      	b.n	8008206 <HAL_DAC_ConfigChannel+0x226>
 8008204:	2300      	movs	r3, #0
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008212:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2b02      	cmp	r3, #2
 800821a:	d114      	bne.n	8008246 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800821c:	f002 f888 	bl	800a330 <HAL_RCC_GetHCLKFreq>
 8008220:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	4a48      	ldr	r2, [pc, #288]	@ (8008348 <HAL_DAC_ConfigChannel+0x368>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d904      	bls.n	8008234 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
 8008232:	e00f      	b.n	8008254 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	4a45      	ldr	r2, [pc, #276]	@ (800834c <HAL_DAC_ConfigChannel+0x36c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d90a      	bls.n	8008252 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800823c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
 8008244:	e006      	b.n	8008254 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800824c:	4313      	orrs	r3, r2
 800824e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008250:	e000      	b.n	8008254 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008252:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f003 0310 	and.w	r3, r3, #16
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	fa02 f303 	lsl.w	r3, r2, r3
 8008260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008262:	4313      	orrs	r3, r2
 8008264:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800826c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	6819      	ldr	r1, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800827e:	fa02 f303 	lsl.w	r3, r2, r3
 8008282:	43da      	mvns	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	400a      	ands	r2, r1
 800828a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f003 0310 	and.w	r3, r3, #16
 800829a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800829e:	fa02 f303 	lsl.w	r3, r2, r3
 80082a2:	43db      	mvns	r3, r3
 80082a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082a6:	4013      	ands	r3, r2
 80082a8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f003 0310 	and.w	r3, r3, #16
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	fa02 f303 	lsl.w	r3, r2, r3
 80082bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082be:	4313      	orrs	r3, r2
 80082c0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6819      	ldr	r1, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f003 0310 	and.w	r3, r3, #16
 80082d6:	22c0      	movs	r2, #192	@ 0xc0
 80082d8:	fa02 f303 	lsl.w	r3, r2, r3
 80082dc:	43da      	mvns	r2, r3
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	400a      	ands	r2, r1
 80082e4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	089b      	lsrs	r3, r3, #2
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	089b      	lsrs	r3, r3, #2
 80082f8:	021b      	lsls	r3, r3, #8
 80082fa:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	4313      	orrs	r3, r2
 8008302:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f003 0310 	and.w	r3, r3, #16
 8008310:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008314:	fa01 f303 	lsl.w	r3, r1, r3
 8008318:	43db      	mvns	r3, r3
 800831a:	ea02 0103 	and.w	r1, r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f003 0310 	and.w	r3, r3, #16
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	409a      	lsls	r2, r3
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2201      	movs	r2, #1
 8008334:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800833c:	7ffb      	ldrb	r3, [r7, #31]
}
 800833e:	4618      	mov	r0, r3
 8008340:	3728      	adds	r7, #40	@ 0x28
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	09896800 	.word	0x09896800
 800834c:	04c4b400 	.word	0x04c4b400

08008350 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e08d      	b.n	800847e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	4b47      	ldr	r3, [pc, #284]	@ (8008488 <HAL_DMA_Init+0x138>)
 800836a:	429a      	cmp	r2, r3
 800836c:	d80f      	bhi.n	800838e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	461a      	mov	r2, r3
 8008374:	4b45      	ldr	r3, [pc, #276]	@ (800848c <HAL_DMA_Init+0x13c>)
 8008376:	4413      	add	r3, r2
 8008378:	4a45      	ldr	r2, [pc, #276]	@ (8008490 <HAL_DMA_Init+0x140>)
 800837a:	fba2 2303 	umull	r2, r3, r2, r3
 800837e:	091b      	lsrs	r3, r3, #4
 8008380:	009a      	lsls	r2, r3, #2
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a42      	ldr	r2, [pc, #264]	@ (8008494 <HAL_DMA_Init+0x144>)
 800838a:	641a      	str	r2, [r3, #64]	@ 0x40
 800838c:	e00e      	b.n	80083ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	4b40      	ldr	r3, [pc, #256]	@ (8008498 <HAL_DMA_Init+0x148>)
 8008396:	4413      	add	r3, r2
 8008398:	4a3d      	ldr	r2, [pc, #244]	@ (8008490 <HAL_DMA_Init+0x140>)
 800839a:	fba2 2303 	umull	r2, r3, r2, r3
 800839e:	091b      	lsrs	r3, r3, #4
 80083a0:	009a      	lsls	r2, r3, #2
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a3c      	ldr	r2, [pc, #240]	@ (800849c <HAL_DMA_Init+0x14c>)
 80083aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2202      	movs	r2, #2
 80083b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80083c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80083d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	691b      	ldr	r3, [r3, #16]
 80083d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a1b      	ldr	r3, [r3, #32]
 80083ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fa76 	bl	80088f0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800840c:	d102      	bne.n	8008414 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800841c:	b2d2      	uxtb	r2, r2
 800841e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008428:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d010      	beq.n	8008454 <HAL_DMA_Init+0x104>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	2b04      	cmp	r3, #4
 8008438:	d80c      	bhi.n	8008454 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fa96 	bl	800896c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008444:	2200      	movs	r2, #0
 8008446:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008450:	605a      	str	r2, [r3, #4]
 8008452:	e008      	b.n	8008466 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	40020407 	.word	0x40020407
 800848c:	bffdfff8 	.word	0xbffdfff8
 8008490:	cccccccd 	.word	0xcccccccd
 8008494:	40020000 	.word	0x40020000
 8008498:	bffdfbf8 	.word	0xbffdfbf8
 800849c:	40020400 	.word	0x40020400

080084a0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b086      	sub	sp, #24
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	60f8      	str	r0, [r7, #12]
 80084a8:	60b9      	str	r1, [r7, #8]
 80084aa:	607a      	str	r2, [r7, #4]
 80084ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084ae:	2300      	movs	r3, #0
 80084b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d101      	bne.n	80084c0 <HAL_DMA_Start_IT+0x20>
 80084bc:	2302      	movs	r3, #2
 80084be:	e066      	b.n	800858e <HAL_DMA_Start_IT+0xee>
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d155      	bne.n	8008580 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2202      	movs	r2, #2
 80084d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2200      	movs	r2, #0
 80084e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0201 	bic.w	r2, r2, #1
 80084f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	68b9      	ldr	r1, [r7, #8]
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f000 f9bb 	bl	8008874 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008502:	2b00      	cmp	r3, #0
 8008504:	d008      	beq.n	8008518 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f042 020e 	orr.w	r2, r2, #14
 8008514:	601a      	str	r2, [r3, #0]
 8008516:	e00f      	b.n	8008538 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f022 0204 	bic.w	r2, r2, #4
 8008526:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f042 020a 	orr.w	r2, r2, #10
 8008536:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d007      	beq.n	8008556 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008550:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008554:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800855a:	2b00      	cmp	r3, #0
 800855c:	d007      	beq.n	800856e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008568:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800856c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f042 0201 	orr.w	r2, r2, #1
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	e005      	b.n	800858c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008588:	2302      	movs	r3, #2
 800858a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800858c:	7dfb      	ldrb	r3, [r7, #23]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008596:	b480      	push	{r7}
 8008598:	b085      	sub	sp, #20
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	2b02      	cmp	r3, #2
 80085ac:	d005      	beq.n	80085ba <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2204      	movs	r2, #4
 80085b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	73fb      	strb	r3, [r7, #15]
 80085b8:	e037      	b.n	800862a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f022 020e 	bic.w	r2, r2, #14
 80085c8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085d8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f022 0201 	bic.w	r2, r2, #1
 80085e8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ee:	f003 021f 	and.w	r2, r3, #31
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f6:	2101      	movs	r1, #1
 80085f8:	fa01 f202 	lsl.w	r2, r1, r2
 80085fc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008606:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00c      	beq.n	800862a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800861a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800861e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008628:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800863a:	7bfb      	ldrb	r3, [r7, #15]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3714      	adds	r7, #20
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b02      	cmp	r3, #2
 800865e:	d00d      	beq.n	800867c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2204      	movs	r2, #4
 8008664:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	73fb      	strb	r3, [r7, #15]
 800867a:	e047      	b.n	800870c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f022 020e 	bic.w	r2, r2, #14
 800868a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f022 0201 	bic.w	r2, r2, #1
 800869a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80086aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086b0:	f003 021f 	and.w	r2, r3, #31
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b8:	2101      	movs	r1, #1
 80086ba:	fa01 f202 	lsl.w	r2, r1, r2
 80086be:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80086c8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00c      	beq.n	80086ec <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80086e0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80086ea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008700:	2b00      	cmp	r3, #0
 8008702:	d003      	beq.n	800870c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	4798      	blx	r3
    }
  }
  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b084      	sub	sp, #16
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008732:	f003 031f 	and.w	r3, r3, #31
 8008736:	2204      	movs	r2, #4
 8008738:	409a      	lsls	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	4013      	ands	r3, r2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d026      	beq.n	8008790 <HAL_DMA_IRQHandler+0x7a>
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	f003 0304 	and.w	r3, r3, #4
 8008748:	2b00      	cmp	r3, #0
 800874a:	d021      	beq.n	8008790 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0320 	and.w	r3, r3, #32
 8008756:	2b00      	cmp	r3, #0
 8008758:	d107      	bne.n	800876a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f022 0204 	bic.w	r2, r2, #4
 8008768:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800876e:	f003 021f 	and.w	r2, r3, #31
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008776:	2104      	movs	r1, #4
 8008778:	fa01 f202 	lsl.w	r2, r1, r2
 800877c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008782:	2b00      	cmp	r3, #0
 8008784:	d071      	beq.n	800886a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800878e:	e06c      	b.n	800886a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008794:	f003 031f 	and.w	r3, r3, #31
 8008798:	2202      	movs	r2, #2
 800879a:	409a      	lsls	r2, r3
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4013      	ands	r3, r2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d02e      	beq.n	8008802 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	f003 0302 	and.w	r3, r3, #2
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d029      	beq.n	8008802 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 0320 	and.w	r3, r3, #32
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10b      	bne.n	80087d4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f022 020a 	bic.w	r2, r2, #10
 80087ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087d8:	f003 021f 	and.w	r2, r3, #31
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e0:	2102      	movs	r1, #2
 80087e2:	fa01 f202 	lsl.w	r2, r1, r2
 80087e6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d038      	beq.n	800886a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008800:	e033      	b.n	800886a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008806:	f003 031f 	and.w	r3, r3, #31
 800880a:	2208      	movs	r2, #8
 800880c:	409a      	lsls	r2, r3
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	4013      	ands	r3, r2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d02a      	beq.n	800886c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f003 0308 	and.w	r3, r3, #8
 800881c:	2b00      	cmp	r3, #0
 800881e:	d025      	beq.n	800886c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f022 020e 	bic.w	r2, r2, #14
 800882e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008834:	f003 021f 	and.w	r2, r3, #31
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800883c:	2101      	movs	r1, #1
 800883e:	fa01 f202 	lsl.w	r2, r1, r2
 8008842:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800885e:	2b00      	cmp	r3, #0
 8008860:	d004      	beq.n	800886c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800886a:	bf00      	nop
 800886c:	bf00      	nop
}
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
 8008880:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800888a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008890:	2b00      	cmp	r3, #0
 8008892:	d004      	beq.n	800889e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800889c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088a2:	f003 021f 	and.w	r2, r3, #31
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088aa:	2101      	movs	r1, #1
 80088ac:	fa01 f202 	lsl.w	r2, r1, r2
 80088b0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	683a      	ldr	r2, [r7, #0]
 80088b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	2b10      	cmp	r3, #16
 80088c0:	d108      	bne.n	80088d4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80088d2:	e007      	b.n	80088e4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	60da      	str	r2, [r3, #12]
}
 80088e4:	bf00      	nop
 80088e6:	3714      	adds	r7, #20
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	461a      	mov	r2, r3
 80088fe:	4b16      	ldr	r3, [pc, #88]	@ (8008958 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008900:	429a      	cmp	r2, r3
 8008902:	d802      	bhi.n	800890a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008904:	4b15      	ldr	r3, [pc, #84]	@ (800895c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008906:	617b      	str	r3, [r7, #20]
 8008908:	e001      	b.n	800890e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800890a:	4b15      	ldr	r3, [pc, #84]	@ (8008960 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800890c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	b2db      	uxtb	r3, r3
 8008918:	3b08      	subs	r3, #8
 800891a:	4a12      	ldr	r2, [pc, #72]	@ (8008964 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800891c:	fba2 2303 	umull	r2, r3, r2, r3
 8008920:	091b      	lsrs	r3, r3, #4
 8008922:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008928:	089b      	lsrs	r3, r3, #2
 800892a:	009a      	lsls	r2, r3, #2
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	4413      	add	r3, r2
 8008930:	461a      	mov	r2, r3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a0b      	ldr	r2, [pc, #44]	@ (8008968 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800893a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f003 031f 	and.w	r3, r3, #31
 8008942:	2201      	movs	r2, #1
 8008944:	409a      	lsls	r2, r3
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800894a:	bf00      	nop
 800894c:	371c      	adds	r7, #28
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr
 8008956:	bf00      	nop
 8008958:	40020407 	.word	0x40020407
 800895c:	40020800 	.word	0x40020800
 8008960:	40020820 	.word	0x40020820
 8008964:	cccccccd 	.word	0xcccccccd
 8008968:	40020880 	.word	0x40020880

0800896c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	b2db      	uxtb	r3, r3
 800897a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800897c:	68fa      	ldr	r2, [r7, #12]
 800897e:	4b0b      	ldr	r3, [pc, #44]	@ (80089ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008980:	4413      	add	r3, r2
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	461a      	mov	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a08      	ldr	r2, [pc, #32]	@ (80089b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800898e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	3b01      	subs	r3, #1
 8008994:	f003 031f 	and.w	r3, r3, #31
 8008998:	2201      	movs	r2, #1
 800899a:	409a      	lsls	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80089a0:	bf00      	nop
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr
 80089ac:	1000823f 	.word	0x1000823f
 80089b0:	40020940 	.word	0x40020940

080089b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b087      	sub	sp, #28
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80089be:	2300      	movs	r3, #0
 80089c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089c2:	e15a      	b.n	8008c7a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	2101      	movs	r1, #1
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	fa01 f303 	lsl.w	r3, r1, r3
 80089d0:	4013      	ands	r3, r2
 80089d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f000 814c 	beq.w	8008c74 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	f003 0303 	and.w	r3, r3, #3
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d005      	beq.n	80089f4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d130      	bne.n	8008a56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	689b      	ldr	r3, [r3, #8]
 80089f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	005b      	lsls	r3, r3, #1
 80089fe:	2203      	movs	r2, #3
 8008a00:	fa02 f303 	lsl.w	r3, r2, r3
 8008a04:	43db      	mvns	r3, r3
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	68da      	ldr	r2, [r3, #12]
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	005b      	lsls	r3, r3, #1
 8008a14:	fa02 f303 	lsl.w	r3, r2, r3
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a32:	43db      	mvns	r3, r3
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	4013      	ands	r3, r2
 8008a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	091b      	lsrs	r3, r3, #4
 8008a40:	f003 0201 	and.w	r2, r3, #1
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	fa02 f303 	lsl.w	r3, r2, r3
 8008a4a:	693a      	ldr	r2, [r7, #16]
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	f003 0303 	and.w	r3, r3, #3
 8008a5e:	2b03      	cmp	r3, #3
 8008a60:	d017      	beq.n	8008a92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	005b      	lsls	r3, r3, #1
 8008a6c:	2203      	movs	r2, #3
 8008a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a72:	43db      	mvns	r3, r3
 8008a74:	693a      	ldr	r2, [r7, #16]
 8008a76:	4013      	ands	r3, r2
 8008a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	689a      	ldr	r2, [r3, #8]
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	005b      	lsls	r3, r3, #1
 8008a82:	fa02 f303 	lsl.w	r3, r2, r3
 8008a86:	693a      	ldr	r2, [r7, #16]
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	693a      	ldr	r2, [r7, #16]
 8008a90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d123      	bne.n	8008ae6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	08da      	lsrs	r2, r3, #3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3208      	adds	r2, #8
 8008aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	f003 0307 	and.w	r3, r3, #7
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	220f      	movs	r2, #15
 8008ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aba:	43db      	mvns	r3, r3
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4013      	ands	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	691a      	ldr	r2, [r3, #16]
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	f003 0307 	and.w	r3, r3, #7
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	08da      	lsrs	r2, r3, #3
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	3208      	adds	r2, #8
 8008ae0:	6939      	ldr	r1, [r7, #16]
 8008ae2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	005b      	lsls	r3, r3, #1
 8008af0:	2203      	movs	r2, #3
 8008af2:	fa02 f303 	lsl.w	r3, r2, r3
 8008af6:	43db      	mvns	r3, r3
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	4013      	ands	r3, r2
 8008afc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	f003 0203 	and.w	r2, r3, #3
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	005b      	lsls	r3, r3, #1
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	693a      	ldr	r2, [r7, #16]
 8008b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 80a6 	beq.w	8008c74 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b28:	4b5b      	ldr	r3, [pc, #364]	@ (8008c98 <HAL_GPIO_Init+0x2e4>)
 8008b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b2c:	4a5a      	ldr	r2, [pc, #360]	@ (8008c98 <HAL_GPIO_Init+0x2e4>)
 8008b2e:	f043 0301 	orr.w	r3, r3, #1
 8008b32:	6613      	str	r3, [r2, #96]	@ 0x60
 8008b34:	4b58      	ldr	r3, [pc, #352]	@ (8008c98 <HAL_GPIO_Init+0x2e4>)
 8008b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	60bb      	str	r3, [r7, #8]
 8008b3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b40:	4a56      	ldr	r2, [pc, #344]	@ (8008c9c <HAL_GPIO_Init+0x2e8>)
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	089b      	lsrs	r3, r3, #2
 8008b46:	3302      	adds	r3, #2
 8008b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f003 0303 	and.w	r3, r3, #3
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	220f      	movs	r2, #15
 8008b58:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5c:	43db      	mvns	r3, r3
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	4013      	ands	r3, r2
 8008b62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008b6a:	d01f      	beq.n	8008bac <HAL_GPIO_Init+0x1f8>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a4c      	ldr	r2, [pc, #304]	@ (8008ca0 <HAL_GPIO_Init+0x2ec>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d019      	beq.n	8008ba8 <HAL_GPIO_Init+0x1f4>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a4b      	ldr	r2, [pc, #300]	@ (8008ca4 <HAL_GPIO_Init+0x2f0>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d013      	beq.n	8008ba4 <HAL_GPIO_Init+0x1f0>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	4a4a      	ldr	r2, [pc, #296]	@ (8008ca8 <HAL_GPIO_Init+0x2f4>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d00d      	beq.n	8008ba0 <HAL_GPIO_Init+0x1ec>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4a49      	ldr	r2, [pc, #292]	@ (8008cac <HAL_GPIO_Init+0x2f8>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d007      	beq.n	8008b9c <HAL_GPIO_Init+0x1e8>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a48      	ldr	r2, [pc, #288]	@ (8008cb0 <HAL_GPIO_Init+0x2fc>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d101      	bne.n	8008b98 <HAL_GPIO_Init+0x1e4>
 8008b94:	2305      	movs	r3, #5
 8008b96:	e00a      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008b98:	2306      	movs	r3, #6
 8008b9a:	e008      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008b9c:	2304      	movs	r3, #4
 8008b9e:	e006      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e004      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	e002      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e000      	b.n	8008bae <HAL_GPIO_Init+0x1fa>
 8008bac:	2300      	movs	r3, #0
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	f002 0203 	and.w	r2, r2, #3
 8008bb4:	0092      	lsls	r2, r2, #2
 8008bb6:	4093      	lsls	r3, r2
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008bbe:	4937      	ldr	r1, [pc, #220]	@ (8008c9c <HAL_GPIO_Init+0x2e8>)
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	089b      	lsrs	r3, r3, #2
 8008bc4:	3302      	adds	r3, #2
 8008bc6:	693a      	ldr	r2, [r7, #16]
 8008bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008bcc:	4b39      	ldr	r3, [pc, #228]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	43db      	mvns	r3, r3
 8008bd6:	693a      	ldr	r2, [r7, #16]
 8008bd8:	4013      	ands	r3, r2
 8008bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d003      	beq.n	8008bf0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008be8:	693a      	ldr	r2, [r7, #16]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008bf0:	4a30      	ldr	r2, [pc, #192]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	43db      	mvns	r3, r3
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	4013      	ands	r3, r2
 8008c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d003      	beq.n	8008c1a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008c1a:	4a26      	ldr	r2, [pc, #152]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008c20:	4b24      	ldr	r3, [pc, #144]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	43db      	mvns	r3, r3
 8008c2a:	693a      	ldr	r2, [r7, #16]
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d003      	beq.n	8008c44 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008c44:	4a1b      	ldr	r2, [pc, #108]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	43db      	mvns	r3, r3
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	4013      	ands	r3, r2
 8008c58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d003      	beq.n	8008c6e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008c6e:	4a11      	ldr	r2, [pc, #68]	@ (8008cb4 <HAL_GPIO_Init+0x300>)
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	3301      	adds	r3, #1
 8008c78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	fa22 f303 	lsr.w	r3, r2, r3
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f47f ae9d 	bne.w	80089c4 <HAL_GPIO_Init+0x10>
  }
}
 8008c8a:	bf00      	nop
 8008c8c:	bf00      	nop
 8008c8e:	371c      	adds	r7, #28
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr
 8008c98:	40021000 	.word	0x40021000
 8008c9c:	40010000 	.word	0x40010000
 8008ca0:	48000400 	.word	0x48000400
 8008ca4:	48000800 	.word	0x48000800
 8008ca8:	48000c00 	.word	0x48000c00
 8008cac:	48001000 	.word	0x48001000
 8008cb0:	48001400 	.word	0x48001400
 8008cb4:	40010400 	.word	0x40010400

08008cb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d101      	bne.n	8008cca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e08d      	b.n	8008de6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d106      	bne.n	8008ce4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7fb ff40 	bl	8004b64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2224      	movs	r2, #36	@ 0x24
 8008ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f022 0201 	bic.w	r2, r2, #1
 8008cfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685a      	ldr	r2, [r3, #4]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008d08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	689a      	ldr	r2, [r3, #8]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008d18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d107      	bne.n	8008d32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d2e:	609a      	str	r2, [r3, #8]
 8008d30:	e006      	b.n	8008d40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	689a      	ldr	r2, [r3, #8]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008d3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	d108      	bne.n	8008d5a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	685a      	ldr	r2, [r3, #4]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d56:	605a      	str	r2, [r3, #4]
 8008d58:	e007      	b.n	8008d6a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	685a      	ldr	r2, [r3, #4]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008d68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	6812      	ldr	r2, [r2, #0]
 8008d74:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008d78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d7c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68da      	ldr	r2, [r3, #12]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008d8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	691a      	ldr	r2, [r3, #16]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	430a      	orrs	r2, r1
 8008da6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69d9      	ldr	r1, [r3, #28]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6a1a      	ldr	r2, [r3, #32]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	430a      	orrs	r2, r1
 8008db6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f042 0201 	orr.w	r2, r2, #1
 8008dc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2220      	movs	r2, #32
 8008dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
	...

08008df0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b088      	sub	sp, #32
 8008df4:	af02      	add	r7, sp, #8
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	607a      	str	r2, [r7, #4]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	817b      	strh	r3, [r7, #10]
 8008e00:	4613      	mov	r3, r2
 8008e02:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b20      	cmp	r3, #32
 8008e0e:	f040 80fd 	bne.w	800900c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d101      	bne.n	8008e20 <HAL_I2C_Master_Transmit+0x30>
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	e0f6      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2201      	movs	r2, #1
 8008e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008e28:	f7fd fbdc 	bl	80065e4 <HAL_GetTick>
 8008e2c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	9300      	str	r3, [sp, #0]
 8008e32:	2319      	movs	r3, #25
 8008e34:	2201      	movs	r2, #1
 8008e36:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f000 fa0a 	bl	8009254 <I2C_WaitOnFlagUntilTimeout>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
 8008e48:	e0e1      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2221      	movs	r2, #33	@ 0x21
 8008e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2210      	movs	r2, #16
 8008e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	893a      	ldrh	r2, [r7, #8]
 8008e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	2bff      	cmp	r3, #255	@ 0xff
 8008e7a:	d906      	bls.n	8008e8a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	22ff      	movs	r2, #255	@ 0xff
 8008e80:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008e82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e86:	617b      	str	r3, [r7, #20]
 8008e88:	e007      	b.n	8008e9a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008e94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e98:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d024      	beq.n	8008eec <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ea6:	781a      	ldrb	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb2:	1c5a      	adds	r2, r3, #1
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	b29a      	uxth	r2, r3
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	3301      	adds	r3, #1
 8008eda:	b2da      	uxtb	r2, r3
 8008edc:	8979      	ldrh	r1, [r7, #10]
 8008ede:	4b4e      	ldr	r3, [pc, #312]	@ (8009018 <HAL_I2C_Master_Transmit+0x228>)
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f000 fc05 	bl	80096f4 <I2C_TransferConfig>
 8008eea:	e066      	b.n	8008fba <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	8979      	ldrh	r1, [r7, #10]
 8008ef4:	4b48      	ldr	r3, [pc, #288]	@ (8009018 <HAL_I2C_Master_Transmit+0x228>)
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f000 fbfa 	bl	80096f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008f00:	e05b      	b.n	8008fba <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	6a39      	ldr	r1, [r7, #32]
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 f9fd 	bl	8009306 <I2C_WaitOnTXISFlagUntilTimeout>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e07b      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f1a:	781a      	ldrb	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	3b01      	subs	r3, #1
 8008f34:	b29a      	uxth	r2, r3
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d034      	beq.n	8008fba <HAL_I2C_Master_Transmit+0x1ca>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d130      	bne.n	8008fba <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	9300      	str	r3, [sp, #0]
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	2180      	movs	r1, #128	@ 0x80
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f000 f976 	bl	8009254 <I2C_WaitOnFlagUntilTimeout>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e04d      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	2bff      	cmp	r3, #255	@ 0xff
 8008f7a:	d90e      	bls.n	8008f9a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	22ff      	movs	r2, #255	@ 0xff
 8008f80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f86:	b2da      	uxtb	r2, r3
 8008f88:	8979      	ldrh	r1, [r7, #10]
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	9300      	str	r3, [sp, #0]
 8008f8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 fbae 	bl	80096f4 <I2C_TransferConfig>
 8008f98:	e00f      	b.n	8008fba <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fa8:	b2da      	uxtb	r2, r3
 8008faa:	8979      	ldrh	r1, [r7, #10]
 8008fac:	2300      	movs	r3, #0
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	f000 fb9d 	bl	80096f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d19e      	bne.n	8008f02 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	6a39      	ldr	r1, [r7, #32]
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f000 f9e3 	bl	8009394 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d001      	beq.n	8008fd8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e01a      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2220      	movs	r2, #32
 8008fde:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6859      	ldr	r1, [r3, #4]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	4b0c      	ldr	r3, [pc, #48]	@ (800901c <HAL_I2C_Master_Transmit+0x22c>)
 8008fec:	400b      	ands	r3, r1
 8008fee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009008:	2300      	movs	r3, #0
 800900a:	e000      	b.n	800900e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800900c:	2302      	movs	r3, #2
  }
}
 800900e:	4618      	mov	r0, r3
 8009010:	3718      	adds	r7, #24
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	80002000 	.word	0x80002000
 800901c:	fe00e800 	.word	0xfe00e800

08009020 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b088      	sub	sp, #32
 8009024:	af02      	add	r7, sp, #8
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	607a      	str	r2, [r7, #4]
 800902a:	461a      	mov	r2, r3
 800902c:	460b      	mov	r3, r1
 800902e:	817b      	strh	r3, [r7, #10]
 8009030:	4613      	mov	r3, r2
 8009032:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800903a:	b2db      	uxtb	r3, r3
 800903c:	2b20      	cmp	r3, #32
 800903e:	f040 80db 	bne.w	80091f8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_I2C_Master_Receive+0x30>
 800904c:	2302      	movs	r3, #2
 800904e:	e0d4      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009058:	f7fd fac4 	bl	80065e4 <HAL_GetTick>
 800905c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	2319      	movs	r3, #25
 8009064:	2201      	movs	r2, #1
 8009066:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	f000 f8f2 	bl	8009254 <I2C_WaitOnFlagUntilTimeout>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d001      	beq.n	800907a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	e0bf      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2222      	movs	r2, #34	@ 0x22
 800907e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2210      	movs	r2, #16
 8009086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	893a      	ldrh	r2, [r7, #8]
 800909a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2200      	movs	r2, #0
 80090a0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2bff      	cmp	r3, #255	@ 0xff
 80090aa:	d90e      	bls.n	80090ca <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	22ff      	movs	r2, #255	@ 0xff
 80090b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	8979      	ldrh	r1, [r7, #10]
 80090ba:	4b52      	ldr	r3, [pc, #328]	@ (8009204 <HAL_I2C_Master_Receive+0x1e4>)
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f000 fb16 	bl	80096f4 <I2C_TransferConfig>
 80090c8:	e06d      	b.n	80091a6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090d8:	b2da      	uxtb	r2, r3
 80090da:	8979      	ldrh	r1, [r7, #10]
 80090dc:	4b49      	ldr	r3, [pc, #292]	@ (8009204 <HAL_I2C_Master_Receive+0x1e4>)
 80090de:	9300      	str	r3, [sp, #0]
 80090e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090e4:	68f8      	ldr	r0, [r7, #12]
 80090e6:	f000 fb05 	bl	80096f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80090ea:	e05c      	b.n	80091a6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	6a39      	ldr	r1, [r7, #32]
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 f993 	bl	800941c <I2C_WaitOnRXNEFlagUntilTimeout>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e07c      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910a:	b2d2      	uxtb	r2, r2
 800910c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009112:	1c5a      	adds	r2, r3, #1
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800911c:	3b01      	subs	r3, #1
 800911e:	b29a      	uxth	r2, r3
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009128:	b29b      	uxth	r3, r3
 800912a:	3b01      	subs	r3, #1
 800912c:	b29a      	uxth	r2, r3
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009136:	b29b      	uxth	r3, r3
 8009138:	2b00      	cmp	r3, #0
 800913a:	d034      	beq.n	80091a6 <HAL_I2C_Master_Receive+0x186>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009140:	2b00      	cmp	r3, #0
 8009142:	d130      	bne.n	80091a6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	2200      	movs	r2, #0
 800914c:	2180      	movs	r1, #128	@ 0x80
 800914e:	68f8      	ldr	r0, [r7, #12]
 8009150:	f000 f880 	bl	8009254 <I2C_WaitOnFlagUntilTimeout>
 8009154:	4603      	mov	r3, r0
 8009156:	2b00      	cmp	r3, #0
 8009158:	d001      	beq.n	800915e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e04d      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009162:	b29b      	uxth	r3, r3
 8009164:	2bff      	cmp	r3, #255	@ 0xff
 8009166:	d90e      	bls.n	8009186 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	22ff      	movs	r2, #255	@ 0xff
 800916c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009172:	b2da      	uxtb	r2, r3
 8009174:	8979      	ldrh	r1, [r7, #10]
 8009176:	2300      	movs	r3, #0
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 fab8 	bl	80096f4 <I2C_TransferConfig>
 8009184:	e00f      	b.n	80091a6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800918a:	b29a      	uxth	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009194:	b2da      	uxtb	r2, r3
 8009196:	8979      	ldrh	r1, [r7, #10]
 8009198:	2300      	movs	r3, #0
 800919a:	9300      	str	r3, [sp, #0]
 800919c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f000 faa7 	bl	80096f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d19d      	bne.n	80090ec <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091b0:	697a      	ldr	r2, [r7, #20]
 80091b2:	6a39      	ldr	r1, [r7, #32]
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f000 f8ed 	bl	8009394 <I2C_WaitOnSTOPFlagUntilTimeout>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d001      	beq.n	80091c4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e01a      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	2220      	movs	r2, #32
 80091ca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6859      	ldr	r1, [r3, #4]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681a      	ldr	r2, [r3, #0]
 80091d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009208 <HAL_I2C_Master_Receive+0x1e8>)
 80091d8:	400b      	ands	r3, r1
 80091da:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	e000      	b.n	80091fa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80091f8:	2302      	movs	r3, #2
  }
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3718      	adds	r7, #24
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	80002400 	.word	0x80002400
 8009208:	fe00e800 	.word	0xfe00e800

0800920c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	699b      	ldr	r3, [r3, #24]
 800921a:	f003 0302 	and.w	r3, r3, #2
 800921e:	2b02      	cmp	r3, #2
 8009220:	d103      	bne.n	800922a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2200      	movs	r2, #0
 8009228:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	699b      	ldr	r3, [r3, #24]
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b01      	cmp	r3, #1
 8009236:	d007      	beq.n	8009248 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	699a      	ldr	r2, [r3, #24]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f042 0201 	orr.w	r2, r2, #1
 8009246:	619a      	str	r2, [r3, #24]
  }
}
 8009248:	bf00      	nop
 800924a:	370c      	adds	r7, #12
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	603b      	str	r3, [r7, #0]
 8009260:	4613      	mov	r3, r2
 8009262:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009264:	e03b      	b.n	80092de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009266:	69ba      	ldr	r2, [r7, #24]
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f000 f962 	bl	8009534 <I2C_IsErrorOccurred>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e041      	b.n	80092fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009280:	d02d      	beq.n	80092de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009282:	f7fd f9af 	bl	80065e4 <HAL_GetTick>
 8009286:	4602      	mov	r2, r0
 8009288:	69bb      	ldr	r3, [r7, #24]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	429a      	cmp	r2, r3
 8009290:	d302      	bcc.n	8009298 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d122      	bne.n	80092de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	699a      	ldr	r2, [r3, #24]
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	4013      	ands	r3, r2
 80092a2:	68ba      	ldr	r2, [r7, #8]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	bf0c      	ite	eq
 80092a8:	2301      	moveq	r3, #1
 80092aa:	2300      	movne	r3, #0
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	461a      	mov	r2, r3
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d113      	bne.n	80092de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ba:	f043 0220 	orr.w	r2, r3, #32
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2220      	movs	r2, #32
 80092c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e00f      	b.n	80092fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	699a      	ldr	r2, [r3, #24]
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	4013      	ands	r3, r2
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	bf0c      	ite	eq
 80092ee:	2301      	moveq	r3, #1
 80092f0:	2300      	movne	r3, #0
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	79fb      	ldrb	r3, [r7, #7]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d0b4      	beq.n	8009266 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b084      	sub	sp, #16
 800930a:	af00      	add	r7, sp, #0
 800930c:	60f8      	str	r0, [r7, #12]
 800930e:	60b9      	str	r1, [r7, #8]
 8009310:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009312:	e033      	b.n	800937c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	68b9      	ldr	r1, [r7, #8]
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f000 f90b 	bl	8009534 <I2C_IsErrorOccurred>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d001      	beq.n	8009328 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	e031      	b.n	800938c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800932e:	d025      	beq.n	800937c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009330:	f7fd f958 	bl	80065e4 <HAL_GetTick>
 8009334:	4602      	mov	r2, r0
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	429a      	cmp	r2, r3
 800933e:	d302      	bcc.n	8009346 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d11a      	bne.n	800937c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	699b      	ldr	r3, [r3, #24]
 800934c:	f003 0302 	and.w	r3, r3, #2
 8009350:	2b02      	cmp	r3, #2
 8009352:	d013      	beq.n	800937c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009358:	f043 0220 	orr.w	r2, r3, #32
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2220      	movs	r2, #32
 8009364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e007      	b.n	800938c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	699b      	ldr	r3, [r3, #24]
 8009382:	f003 0302 	and.w	r3, r3, #2
 8009386:	2b02      	cmp	r3, #2
 8009388:	d1c4      	bne.n	8009314 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	60b9      	str	r1, [r7, #8]
 800939e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093a0:	e02f      	b.n	8009402 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	68b9      	ldr	r1, [r7, #8]
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f000 f8c4 	bl	8009534 <I2C_IsErrorOccurred>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e02d      	b.n	8009412 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093b6:	f7fd f915 	bl	80065e4 <HAL_GetTick>
 80093ba:	4602      	mov	r2, r0
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	1ad3      	subs	r3, r2, r3
 80093c0:	68ba      	ldr	r2, [r7, #8]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d302      	bcc.n	80093cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d11a      	bne.n	8009402 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	f003 0320 	and.w	r3, r3, #32
 80093d6:	2b20      	cmp	r3, #32
 80093d8:	d013      	beq.n	8009402 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093de:	f043 0220 	orr.w	r2, r3, #32
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2220      	movs	r2, #32
 80093ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80093fe:	2301      	movs	r3, #1
 8009400:	e007      	b.n	8009412 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	699b      	ldr	r3, [r3, #24]
 8009408:	f003 0320 	and.w	r3, r3, #32
 800940c:	2b20      	cmp	r3, #32
 800940e:	d1c8      	bne.n	80093a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009428:	2300      	movs	r3, #0
 800942a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800942c:	e071      	b.n	8009512 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	68b9      	ldr	r1, [r7, #8]
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f000 f87e 	bl	8009534 <I2C_IsErrorOccurred>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d001      	beq.n	8009442 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800943e:	2301      	movs	r3, #1
 8009440:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	f003 0320 	and.w	r3, r3, #32
 800944c:	2b20      	cmp	r3, #32
 800944e:	d13b      	bne.n	80094c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009450:	7dfb      	ldrb	r3, [r7, #23]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d138      	bne.n	80094c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	699b      	ldr	r3, [r3, #24]
 800945c:	f003 0304 	and.w	r3, r3, #4
 8009460:	2b04      	cmp	r3, #4
 8009462:	d105      	bne.n	8009470 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009468:	2b00      	cmp	r3, #0
 800946a:	d001      	beq.n	8009470 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	699b      	ldr	r3, [r3, #24]
 8009476:	f003 0310 	and.w	r3, r3, #16
 800947a:	2b10      	cmp	r3, #16
 800947c:	d121      	bne.n	80094c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2210      	movs	r2, #16
 8009484:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2204      	movs	r2, #4
 800948a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2220      	movs	r2, #32
 8009492:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6859      	ldr	r1, [r3, #4]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	4b24      	ldr	r3, [pc, #144]	@ (8009530 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80094a0:	400b      	ands	r3, r1
 80094a2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2220      	movs	r2, #32
 80094a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80094bc:	2301      	movs	r3, #1
 80094be:	75fb      	strb	r3, [r7, #23]
 80094c0:	e002      	b.n	80094c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80094c8:	f7fd f88c 	bl	80065e4 <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	68ba      	ldr	r2, [r7, #8]
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d302      	bcc.n	80094de <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d119      	bne.n	8009512 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80094de:	7dfb      	ldrb	r3, [r7, #23]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d116      	bne.n	8009512 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	f003 0304 	and.w	r3, r3, #4
 80094ee:	2b04      	cmp	r3, #4
 80094f0:	d00f      	beq.n	8009512 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094f6:	f043 0220 	orr.w	r2, r3, #32
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2220      	movs	r2, #32
 8009502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	699b      	ldr	r3, [r3, #24]
 8009518:	f003 0304 	and.w	r3, r3, #4
 800951c:	2b04      	cmp	r3, #4
 800951e:	d002      	beq.n	8009526 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009520:	7dfb      	ldrb	r3, [r7, #23]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d083      	beq.n	800942e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009526:	7dfb      	ldrb	r3, [r7, #23]
}
 8009528:	4618      	mov	r0, r3
 800952a:	3718      	adds	r7, #24
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	fe00e800 	.word	0xfe00e800

08009534 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b08a      	sub	sp, #40	@ 0x28
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	60b9      	str	r1, [r7, #8]
 800953e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009540:	2300      	movs	r3, #0
 8009542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800954e:	2300      	movs	r3, #0
 8009550:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	f003 0310 	and.w	r3, r3, #16
 800955c:	2b00      	cmp	r3, #0
 800955e:	d068      	beq.n	8009632 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2210      	movs	r2, #16
 8009566:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009568:	e049      	b.n	80095fe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009570:	d045      	beq.n	80095fe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009572:	f7fd f837 	bl	80065e4 <HAL_GetTick>
 8009576:	4602      	mov	r2, r0
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	1ad3      	subs	r3, r2, r3
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	429a      	cmp	r2, r3
 8009580:	d302      	bcc.n	8009588 <I2C_IsErrorOccurred+0x54>
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d13a      	bne.n	80095fe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009592:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800959a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	699b      	ldr	r3, [r3, #24]
 80095a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095aa:	d121      	bne.n	80095f0 <I2C_IsErrorOccurred+0xbc>
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095b2:	d01d      	beq.n	80095f0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80095b4:	7cfb      	ldrb	r3, [r7, #19]
 80095b6:	2b20      	cmp	r3, #32
 80095b8:	d01a      	beq.n	80095f0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	685a      	ldr	r2, [r3, #4]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80095c8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80095ca:	f7fd f80b 	bl	80065e4 <HAL_GetTick>
 80095ce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095d0:	e00e      	b.n	80095f0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80095d2:	f7fd f807 	bl	80065e4 <HAL_GetTick>
 80095d6:	4602      	mov	r2, r0
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	1ad3      	subs	r3, r2, r3
 80095dc:	2b19      	cmp	r3, #25
 80095de:	d907      	bls.n	80095f0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80095e0:	6a3b      	ldr	r3, [r7, #32]
 80095e2:	f043 0320 	orr.w	r3, r3, #32
 80095e6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80095e8:	2301      	movs	r3, #1
 80095ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80095ee:	e006      	b.n	80095fe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	699b      	ldr	r3, [r3, #24]
 80095f6:	f003 0320 	and.w	r3, r3, #32
 80095fa:	2b20      	cmp	r3, #32
 80095fc:	d1e9      	bne.n	80095d2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	f003 0320 	and.w	r3, r3, #32
 8009608:	2b20      	cmp	r3, #32
 800960a:	d003      	beq.n	8009614 <I2C_IsErrorOccurred+0xe0>
 800960c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009610:	2b00      	cmp	r3, #0
 8009612:	d0aa      	beq.n	800956a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009614:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009618:	2b00      	cmp	r3, #0
 800961a:	d103      	bne.n	8009624 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2220      	movs	r2, #32
 8009622:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009624:	6a3b      	ldr	r3, [r7, #32]
 8009626:	f043 0304 	orr.w	r3, r3, #4
 800962a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00b      	beq.n	800965c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009644:	6a3b      	ldr	r3, [r7, #32]
 8009646:	f043 0301 	orr.w	r3, r3, #1
 800964a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009654:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009662:	2b00      	cmp	r3, #0
 8009664:	d00b      	beq.n	800967e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	f043 0308 	orr.w	r3, r3, #8
 800966c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009676:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009684:	2b00      	cmp	r3, #0
 8009686:	d00b      	beq.n	80096a0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009688:	6a3b      	ldr	r3, [r7, #32]
 800968a:	f043 0302 	orr.w	r3, r3, #2
 800968e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009698:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80096a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d01c      	beq.n	80096e2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f7ff fdaf 	bl	800920c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	6859      	ldr	r1, [r3, #4]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	4b0d      	ldr	r3, [pc, #52]	@ (80096f0 <I2C_IsErrorOccurred+0x1bc>)
 80096ba:	400b      	ands	r3, r1
 80096bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096c2:	6a3b      	ldr	r3, [r7, #32]
 80096c4:	431a      	orrs	r2, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2220      	movs	r2, #32
 80096ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80096e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3728      	adds	r7, #40	@ 0x28
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	fe00e800 	.word	0xfe00e800

080096f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	607b      	str	r3, [r7, #4]
 80096fe:	460b      	mov	r3, r1
 8009700:	817b      	strh	r3, [r7, #10]
 8009702:	4613      	mov	r3, r2
 8009704:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009706:	897b      	ldrh	r3, [r7, #10]
 8009708:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800970c:	7a7b      	ldrb	r3, [r7, #9]
 800970e:	041b      	lsls	r3, r3, #16
 8009710:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009714:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800971a:	6a3b      	ldr	r3, [r7, #32]
 800971c:	4313      	orrs	r3, r2
 800971e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009722:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	685a      	ldr	r2, [r3, #4]
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	0d5b      	lsrs	r3, r3, #21
 800972e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009732:	4b08      	ldr	r3, [pc, #32]	@ (8009754 <I2C_TransferConfig+0x60>)
 8009734:	430b      	orrs	r3, r1
 8009736:	43db      	mvns	r3, r3
 8009738:	ea02 0103 	and.w	r1, r2, r3
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	697a      	ldr	r2, [r7, #20]
 8009742:	430a      	orrs	r2, r1
 8009744:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009746:	bf00      	nop
 8009748:	371c      	adds	r7, #28
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	03ff63ff 	.word	0x03ff63ff

08009758 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b20      	cmp	r3, #32
 800976c:	d138      	bne.n	80097e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009774:	2b01      	cmp	r3, #1
 8009776:	d101      	bne.n	800977c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009778:	2302      	movs	r3, #2
 800977a:	e032      	b.n	80097e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2224      	movs	r2, #36	@ 0x24
 8009788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f022 0201 	bic.w	r2, r2, #1
 800979a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6819      	ldr	r1, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	430a      	orrs	r2, r1
 80097ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f042 0201 	orr.w	r2, r2, #1
 80097ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2220      	movs	r2, #32
 80097d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	e000      	b.n	80097e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80097e0:	2302      	movs	r3, #2
  }
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	370c      	adds	r7, #12
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80097ee:	b480      	push	{r7}
 80097f0:	b085      	sub	sp, #20
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
 80097f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	2b20      	cmp	r3, #32
 8009802:	d139      	bne.n	8009878 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800980a:	2b01      	cmp	r3, #1
 800980c:	d101      	bne.n	8009812 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800980e:	2302      	movs	r3, #2
 8009810:	e033      	b.n	800987a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2201      	movs	r2, #1
 8009816:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2224      	movs	r2, #36	@ 0x24
 800981e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f022 0201 	bic.w	r2, r2, #1
 8009830:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009840:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	021b      	lsls	r3, r3, #8
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	4313      	orrs	r3, r2
 800984a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f042 0201 	orr.w	r2, r2, #1
 8009862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2220      	movs	r2, #32
 8009868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009874:	2300      	movs	r3, #0
 8009876:	e000      	b.n	800987a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009878:	2302      	movs	r3, #2
  }
}
 800987a:	4618      	mov	r0, r3
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
	...

08009888 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d141      	bne.n	800991a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009896:	4b4b      	ldr	r3, [pc, #300]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800989e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098a2:	d131      	bne.n	8009908 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80098a4:	4b47      	ldr	r3, [pc, #284]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098aa:	4a46      	ldr	r2, [pc, #280]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80098b4:	4b43      	ldr	r3, [pc, #268]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80098bc:	4a41      	ldr	r2, [pc, #260]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80098c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80098c4:	4b40      	ldr	r3, [pc, #256]	@ (80099c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2232      	movs	r2, #50	@ 0x32
 80098ca:	fb02 f303 	mul.w	r3, r2, r3
 80098ce:	4a3f      	ldr	r2, [pc, #252]	@ (80099cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80098d0:	fba2 2303 	umull	r2, r3, r2, r3
 80098d4:	0c9b      	lsrs	r3, r3, #18
 80098d6:	3301      	adds	r3, #1
 80098d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80098da:	e002      	b.n	80098e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	3b01      	subs	r3, #1
 80098e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80098e2:	4b38      	ldr	r3, [pc, #224]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098e4:	695b      	ldr	r3, [r3, #20]
 80098e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098ee:	d102      	bne.n	80098f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1f2      	bne.n	80098dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80098f6:	4b33      	ldr	r3, [pc, #204]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098f8:	695b      	ldr	r3, [r3, #20]
 80098fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009902:	d158      	bne.n	80099b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009904:	2303      	movs	r3, #3
 8009906:	e057      	b.n	80099b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009908:	4b2e      	ldr	r3, [pc, #184]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800990a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800990e:	4a2d      	ldr	r2, [pc, #180]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009914:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009918:	e04d      	b.n	80099b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009920:	d141      	bne.n	80099a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009922:	4b28      	ldr	r3, [pc, #160]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800992a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800992e:	d131      	bne.n	8009994 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009930:	4b24      	ldr	r3, [pc, #144]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009936:	4a23      	ldr	r2, [pc, #140]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800993c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009940:	4b20      	ldr	r3, [pc, #128]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009948:	4a1e      	ldr	r2, [pc, #120]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800994a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800994e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009950:	4b1d      	ldr	r3, [pc, #116]	@ (80099c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	2232      	movs	r2, #50	@ 0x32
 8009956:	fb02 f303 	mul.w	r3, r2, r3
 800995a:	4a1c      	ldr	r2, [pc, #112]	@ (80099cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800995c:	fba2 2303 	umull	r2, r3, r2, r3
 8009960:	0c9b      	lsrs	r3, r3, #18
 8009962:	3301      	adds	r3, #1
 8009964:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009966:	e002      	b.n	800996e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3b01      	subs	r3, #1
 800996c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800996e:	4b15      	ldr	r3, [pc, #84]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800997a:	d102      	bne.n	8009982 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1f2      	bne.n	8009968 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009982:	4b10      	ldr	r3, [pc, #64]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800998a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800998e:	d112      	bne.n	80099b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009990:	2303      	movs	r3, #3
 8009992:	e011      	b.n	80099b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009994:	4b0b      	ldr	r3, [pc, #44]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800999a:	4a0a      	ldr	r2, [pc, #40]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800999c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80099a4:	e007      	b.n	80099b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80099a6:	4b07      	ldr	r3, [pc, #28]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80099ae:	4a05      	ldr	r2, [pc, #20]	@ (80099c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80099b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80099b6:	2300      	movs	r3, #0
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3714      	adds	r7, #20
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr
 80099c4:	40007000 	.word	0x40007000
 80099c8:	20000004 	.word	0x20000004
 80099cc:	431bde83 	.word	0x431bde83

080099d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b088      	sub	sp, #32
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d101      	bne.n	80099e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e2fe      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d075      	beq.n	8009ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099ee:	4b97      	ldr	r3, [pc, #604]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	f003 030c 	and.w	r3, r3, #12
 80099f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099f8:	4b94      	ldr	r3, [pc, #592]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	f003 0303 	and.w	r3, r3, #3
 8009a00:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	2b0c      	cmp	r3, #12
 8009a06:	d102      	bne.n	8009a0e <HAL_RCC_OscConfig+0x3e>
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	2b03      	cmp	r3, #3
 8009a0c:	d002      	beq.n	8009a14 <HAL_RCC_OscConfig+0x44>
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	2b08      	cmp	r3, #8
 8009a12:	d10b      	bne.n	8009a2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a14:	4b8d      	ldr	r3, [pc, #564]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d05b      	beq.n	8009ad8 <HAL_RCC_OscConfig+0x108>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d157      	bne.n	8009ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e2d9      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a34:	d106      	bne.n	8009a44 <HAL_RCC_OscConfig+0x74>
 8009a36:	4b85      	ldr	r3, [pc, #532]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a84      	ldr	r2, [pc, #528]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	e01d      	b.n	8009a80 <HAL_RCC_OscConfig+0xb0>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a4c:	d10c      	bne.n	8009a68 <HAL_RCC_OscConfig+0x98>
 8009a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a7e      	ldr	r2, [pc, #504]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009a58:	6013      	str	r3, [r2, #0]
 8009a5a:	4b7c      	ldr	r3, [pc, #496]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a7b      	ldr	r2, [pc, #492]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a64:	6013      	str	r3, [r2, #0]
 8009a66:	e00b      	b.n	8009a80 <HAL_RCC_OscConfig+0xb0>
 8009a68:	4b78      	ldr	r3, [pc, #480]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a77      	ldr	r2, [pc, #476]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a72:	6013      	str	r3, [r2, #0]
 8009a74:	4b75      	ldr	r3, [pc, #468]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a74      	ldr	r2, [pc, #464]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009a7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d013      	beq.n	8009ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a88:	f7fc fdac 	bl	80065e4 <HAL_GetTick>
 8009a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a8e:	e008      	b.n	8009aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a90:	f7fc fda8 	bl	80065e4 <HAL_GetTick>
 8009a94:	4602      	mov	r2, r0
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	1ad3      	subs	r3, r2, r3
 8009a9a:	2b64      	cmp	r3, #100	@ 0x64
 8009a9c:	d901      	bls.n	8009aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e29e      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0f0      	beq.n	8009a90 <HAL_RCC_OscConfig+0xc0>
 8009aae:	e014      	b.n	8009ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ab0:	f7fc fd98 	bl	80065e4 <HAL_GetTick>
 8009ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ab6:	e008      	b.n	8009aca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ab8:	f7fc fd94 	bl	80065e4 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	2b64      	cmp	r3, #100	@ 0x64
 8009ac4:	d901      	bls.n	8009aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e28a      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009aca:	4b60      	ldr	r3, [pc, #384]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1f0      	bne.n	8009ab8 <HAL_RCC_OscConfig+0xe8>
 8009ad6:	e000      	b.n	8009ada <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0302 	and.w	r3, r3, #2
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d075      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ae6:	4b59      	ldr	r3, [pc, #356]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	f003 030c 	and.w	r3, r3, #12
 8009aee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009af0:	4b56      	ldr	r3, [pc, #344]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	f003 0303 	and.w	r3, r3, #3
 8009af8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	2b0c      	cmp	r3, #12
 8009afe:	d102      	bne.n	8009b06 <HAL_RCC_OscConfig+0x136>
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d002      	beq.n	8009b0c <HAL_RCC_OscConfig+0x13c>
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b04      	cmp	r3, #4
 8009b0a:	d11f      	bne.n	8009b4c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d005      	beq.n	8009b24 <HAL_RCC_OscConfig+0x154>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e25d      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b24:	4b49      	ldr	r3, [pc, #292]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	061b      	lsls	r3, r3, #24
 8009b32:	4946      	ldr	r1, [pc, #280]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b34:	4313      	orrs	r3, r2
 8009b36:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009b38:	4b45      	ldr	r3, [pc, #276]	@ (8009c50 <HAL_RCC_OscConfig+0x280>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7fb f9b9 	bl	8004eb4 <HAL_InitTick>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d043      	beq.n	8009bd0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e249      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d023      	beq.n	8009b9c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b54:	4b3d      	ldr	r3, [pc, #244]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a3c      	ldr	r2, [pc, #240]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b60:	f7fc fd40 	bl	80065e4 <HAL_GetTick>
 8009b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b66:	e008      	b.n	8009b7a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b68:	f7fc fd3c 	bl	80065e4 <HAL_GetTick>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	1ad3      	subs	r3, r2, r3
 8009b72:	2b02      	cmp	r3, #2
 8009b74:	d901      	bls.n	8009b7a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e232      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b7a:	4b34      	ldr	r3, [pc, #208]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d0f0      	beq.n	8009b68 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b86:	4b31      	ldr	r3, [pc, #196]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	061b      	lsls	r3, r3, #24
 8009b94:	492d      	ldr	r1, [pc, #180]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b96:	4313      	orrs	r3, r2
 8009b98:	604b      	str	r3, [r1, #4]
 8009b9a:	e01a      	b.n	8009bd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009ba2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ba8:	f7fc fd1c 	bl	80065e4 <HAL_GetTick>
 8009bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009bae:	e008      	b.n	8009bc2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bb0:	f7fc fd18 	bl	80065e4 <HAL_GetTick>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	1ad3      	subs	r3, r2, r3
 8009bba:	2b02      	cmp	r3, #2
 8009bbc:	d901      	bls.n	8009bc2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	e20e      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009bc2:	4b22      	ldr	r3, [pc, #136]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1f0      	bne.n	8009bb0 <HAL_RCC_OscConfig+0x1e0>
 8009bce:	e000      	b.n	8009bd2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bd0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 0308 	and.w	r3, r3, #8
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d041      	beq.n	8009c62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	695b      	ldr	r3, [r3, #20]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d01c      	beq.n	8009c20 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009be6:	4b19      	ldr	r3, [pc, #100]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bec:	4a17      	ldr	r2, [pc, #92]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009bee:	f043 0301 	orr.w	r3, r3, #1
 8009bf2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bf6:	f7fc fcf5 	bl	80065e4 <HAL_GetTick>
 8009bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009bfc:	e008      	b.n	8009c10 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bfe:	f7fc fcf1 	bl	80065e4 <HAL_GetTick>
 8009c02:	4602      	mov	r2, r0
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	1ad3      	subs	r3, r2, r3
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d901      	bls.n	8009c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	e1e7      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c10:	4b0e      	ldr	r3, [pc, #56]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c16:	f003 0302 	and.w	r3, r3, #2
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d0ef      	beq.n	8009bfe <HAL_RCC_OscConfig+0x22e>
 8009c1e:	e020      	b.n	8009c62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c20:	4b0a      	ldr	r3, [pc, #40]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c26:	4a09      	ldr	r2, [pc, #36]	@ (8009c4c <HAL_RCC_OscConfig+0x27c>)
 8009c28:	f023 0301 	bic.w	r3, r3, #1
 8009c2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c30:	f7fc fcd8 	bl	80065e4 <HAL_GetTick>
 8009c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c36:	e00d      	b.n	8009c54 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c38:	f7fc fcd4 	bl	80065e4 <HAL_GetTick>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	1ad3      	subs	r3, r2, r3
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d906      	bls.n	8009c54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009c46:	2303      	movs	r3, #3
 8009c48:	e1ca      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
 8009c4a:	bf00      	nop
 8009c4c:	40021000 	.word	0x40021000
 8009c50:	200000f8 	.word	0x200000f8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c54:	4b8c      	ldr	r3, [pc, #560]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c5a:	f003 0302 	and.w	r3, r3, #2
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d1ea      	bne.n	8009c38 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0304 	and.w	r3, r3, #4
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f000 80a6 	beq.w	8009dbc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c70:	2300      	movs	r3, #0
 8009c72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009c74:	4b84      	ldr	r3, [pc, #528]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d101      	bne.n	8009c84 <HAL_RCC_OscConfig+0x2b4>
 8009c80:	2301      	movs	r3, #1
 8009c82:	e000      	b.n	8009c86 <HAL_RCC_OscConfig+0x2b6>
 8009c84:	2300      	movs	r3, #0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00d      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c96:	4b7c      	ldr	r3, [pc, #496]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ca6:	4b79      	ldr	r3, [pc, #484]	@ (8009e8c <HAL_RCC_OscConfig+0x4bc>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d118      	bne.n	8009ce4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cb2:	4b76      	ldr	r3, [pc, #472]	@ (8009e8c <HAL_RCC_OscConfig+0x4bc>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a75      	ldr	r2, [pc, #468]	@ (8009e8c <HAL_RCC_OscConfig+0x4bc>)
 8009cb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009cbe:	f7fc fc91 	bl	80065e4 <HAL_GetTick>
 8009cc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cc4:	e008      	b.n	8009cd8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009cc6:	f7fc fc8d 	bl	80065e4 <HAL_GetTick>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	1ad3      	subs	r3, r2, r3
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d901      	bls.n	8009cd8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e183      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cd8:	4b6c      	ldr	r3, [pc, #432]	@ (8009e8c <HAL_RCC_OscConfig+0x4bc>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d0f0      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d108      	bne.n	8009cfe <HAL_RCC_OscConfig+0x32e>
 8009cec:	4b66      	ldr	r3, [pc, #408]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cf2:	4a65      	ldr	r2, [pc, #404]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009cf4:	f043 0301 	orr.w	r3, r3, #1
 8009cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009cfc:	e024      	b.n	8009d48 <HAL_RCC_OscConfig+0x378>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	2b05      	cmp	r3, #5
 8009d04:	d110      	bne.n	8009d28 <HAL_RCC_OscConfig+0x358>
 8009d06:	4b60      	ldr	r3, [pc, #384]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d0c:	4a5e      	ldr	r2, [pc, #376]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d0e:	f043 0304 	orr.w	r3, r3, #4
 8009d12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d16:	4b5c      	ldr	r3, [pc, #368]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d1e:	f043 0301 	orr.w	r3, r3, #1
 8009d22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d26:	e00f      	b.n	8009d48 <HAL_RCC_OscConfig+0x378>
 8009d28:	4b57      	ldr	r3, [pc, #348]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d2e:	4a56      	ldr	r2, [pc, #344]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d30:	f023 0301 	bic.w	r3, r3, #1
 8009d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d38:	4b53      	ldr	r3, [pc, #332]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d3e:	4a52      	ldr	r2, [pc, #328]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d40:	f023 0304 	bic.w	r3, r3, #4
 8009d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d016      	beq.n	8009d7e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d50:	f7fc fc48 	bl	80065e4 <HAL_GetTick>
 8009d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d56:	e00a      	b.n	8009d6e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d58:	f7fc fc44 	bl	80065e4 <HAL_GetTick>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	1ad3      	subs	r3, r2, r3
 8009d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d901      	bls.n	8009d6e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	e138      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d6e:	4b46      	ldr	r3, [pc, #280]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d74:	f003 0302 	and.w	r3, r3, #2
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d0ed      	beq.n	8009d58 <HAL_RCC_OscConfig+0x388>
 8009d7c:	e015      	b.n	8009daa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d7e:	f7fc fc31 	bl	80065e4 <HAL_GetTick>
 8009d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d84:	e00a      	b.n	8009d9c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d86:	f7fc fc2d 	bl	80065e4 <HAL_GetTick>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	1ad3      	subs	r3, r2, r3
 8009d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d901      	bls.n	8009d9c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009d98:	2303      	movs	r3, #3
 8009d9a:	e121      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da2:	f003 0302 	and.w	r3, r3, #2
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1ed      	bne.n	8009d86 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009daa:	7ffb      	ldrb	r3, [r7, #31]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d105      	bne.n	8009dbc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009db0:	4b35      	ldr	r3, [pc, #212]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009db4:	4a34      	ldr	r2, [pc, #208]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009dba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0320 	and.w	r3, r3, #32
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d03c      	beq.n	8009e42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	699b      	ldr	r3, [r3, #24]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d01c      	beq.n	8009e0a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009dd8:	f043 0301 	orr.w	r3, r3, #1
 8009ddc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009de0:	f7fc fc00 	bl	80065e4 <HAL_GetTick>
 8009de4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009de6:	e008      	b.n	8009dfa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009de8:	f7fc fbfc 	bl	80065e4 <HAL_GetTick>
 8009dec:	4602      	mov	r2, r0
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	1ad3      	subs	r3, r2, r3
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d901      	bls.n	8009dfa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e0f2      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009dfa:	4b23      	ldr	r3, [pc, #140]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e00:	f003 0302 	and.w	r3, r3, #2
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d0ef      	beq.n	8009de8 <HAL_RCC_OscConfig+0x418>
 8009e08:	e01b      	b.n	8009e42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e10:	4a1d      	ldr	r2, [pc, #116]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e12:	f023 0301 	bic.w	r3, r3, #1
 8009e16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e1a:	f7fc fbe3 	bl	80065e4 <HAL_GetTick>
 8009e1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009e20:	e008      	b.n	8009e34 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e22:	f7fc fbdf 	bl	80065e4 <HAL_GetTick>
 8009e26:	4602      	mov	r2, r0
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	1ad3      	subs	r3, r2, r3
 8009e2c:	2b02      	cmp	r3, #2
 8009e2e:	d901      	bls.n	8009e34 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e0d5      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009e34:	4b14      	ldr	r3, [pc, #80]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e3a:	f003 0302 	and.w	r3, r3, #2
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d1ef      	bne.n	8009e22 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	69db      	ldr	r3, [r3, #28]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f000 80c9 	beq.w	8009fde <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	f003 030c 	and.w	r3, r3, #12
 8009e54:	2b0c      	cmp	r3, #12
 8009e56:	f000 8083 	beq.w	8009f60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	69db      	ldr	r3, [r3, #28]
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d15e      	bne.n	8009f20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e62:	4b09      	ldr	r3, [pc, #36]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a08      	ldr	r2, [pc, #32]	@ (8009e88 <HAL_RCC_OscConfig+0x4b8>)
 8009e68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e6e:	f7fc fbb9 	bl	80065e4 <HAL_GetTick>
 8009e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e74:	e00c      	b.n	8009e90 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e76:	f7fc fbb5 	bl	80065e4 <HAL_GetTick>
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d905      	bls.n	8009e90 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e0ab      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
 8009e88:	40021000 	.word	0x40021000
 8009e8c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e90:	4b55      	ldr	r3, [pc, #340]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1ec      	bne.n	8009e76 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e9c:	4b52      	ldr	r3, [pc, #328]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009e9e:	68da      	ldr	r2, [r3, #12]
 8009ea0:	4b52      	ldr	r3, [pc, #328]	@ (8009fec <HAL_RCC_OscConfig+0x61c>)
 8009ea2:	4013      	ands	r3, r2
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	6a11      	ldr	r1, [r2, #32]
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009eac:	3a01      	subs	r2, #1
 8009eae:	0112      	lsls	r2, r2, #4
 8009eb0:	4311      	orrs	r1, r2
 8009eb2:	687a      	ldr	r2, [r7, #4]
 8009eb4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009eb6:	0212      	lsls	r2, r2, #8
 8009eb8:	4311      	orrs	r1, r2
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009ebe:	0852      	lsrs	r2, r2, #1
 8009ec0:	3a01      	subs	r2, #1
 8009ec2:	0552      	lsls	r2, r2, #21
 8009ec4:	4311      	orrs	r1, r2
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009eca:	0852      	lsrs	r2, r2, #1
 8009ecc:	3a01      	subs	r2, #1
 8009ece:	0652      	lsls	r2, r2, #25
 8009ed0:	4311      	orrs	r1, r2
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009ed6:	06d2      	lsls	r2, r2, #27
 8009ed8:	430a      	orrs	r2, r1
 8009eda:	4943      	ldr	r1, [pc, #268]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009edc:	4313      	orrs	r3, r2
 8009ede:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ee0:	4b41      	ldr	r3, [pc, #260]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a40      	ldr	r2, [pc, #256]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009ee6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009eea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009eec:	4b3e      	ldr	r3, [pc, #248]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009ef6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ef8:	f7fc fb74 	bl	80065e4 <HAL_GetTick>
 8009efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009efe:	e008      	b.n	8009f12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f00:	f7fc fb70 	bl	80065e4 <HAL_GetTick>
 8009f04:	4602      	mov	r2, r0
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d901      	bls.n	8009f12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	e066      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f12:	4b35      	ldr	r3, [pc, #212]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d0f0      	beq.n	8009f00 <HAL_RCC_OscConfig+0x530>
 8009f1e:	e05e      	b.n	8009fde <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f20:	4b31      	ldr	r3, [pc, #196]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a30      	ldr	r2, [pc, #192]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f2c:	f7fc fb5a 	bl	80065e4 <HAL_GetTick>
 8009f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f32:	e008      	b.n	8009f46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f34:	f7fc fb56 	bl	80065e4 <HAL_GetTick>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	2b02      	cmp	r3, #2
 8009f40:	d901      	bls.n	8009f46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009f42:	2303      	movs	r3, #3
 8009f44:	e04c      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f46:	4b28      	ldr	r3, [pc, #160]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1f0      	bne.n	8009f34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009f52:	4b25      	ldr	r3, [pc, #148]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f54:	68da      	ldr	r2, [r3, #12]
 8009f56:	4924      	ldr	r1, [pc, #144]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f58:	4b25      	ldr	r3, [pc, #148]	@ (8009ff0 <HAL_RCC_OscConfig+0x620>)
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	60cb      	str	r3, [r1, #12]
 8009f5e:	e03e      	b.n	8009fde <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	69db      	ldr	r3, [r3, #28]
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e039      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8009fe8 <HAL_RCC_OscConfig+0x618>)
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	f003 0203 	and.w	r2, r3, #3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6a1b      	ldr	r3, [r3, #32]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d12c      	bne.n	8009fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d123      	bne.n	8009fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d11b      	bne.n	8009fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d113      	bne.n	8009fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fbc:	085b      	lsrs	r3, r3, #1
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d109      	bne.n	8009fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fd0:	085b      	lsrs	r3, r3, #1
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d001      	beq.n	8009fde <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e000      	b.n	8009fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3720      	adds	r7, #32
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	019f800c 	.word	0x019f800c
 8009ff0:	feeefffc 	.word	0xfeeefffc

08009ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b086      	sub	sp, #24
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009ffe:	2300      	movs	r3, #0
 800a000:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d101      	bne.n	800a00c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a008:	2301      	movs	r3, #1
 800a00a:	e11e      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a00c:	4b91      	ldr	r3, [pc, #580]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f003 030f 	and.w	r3, r3, #15
 800a014:	683a      	ldr	r2, [r7, #0]
 800a016:	429a      	cmp	r2, r3
 800a018:	d910      	bls.n	800a03c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a01a:	4b8e      	ldr	r3, [pc, #568]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f023 020f 	bic.w	r2, r3, #15
 800a022:	498c      	ldr	r1, [pc, #560]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	4313      	orrs	r3, r2
 800a028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a02a:	4b8a      	ldr	r3, [pc, #552]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f003 030f 	and.w	r3, r3, #15
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	429a      	cmp	r2, r3
 800a036:	d001      	beq.n	800a03c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e106      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f003 0301 	and.w	r3, r3, #1
 800a044:	2b00      	cmp	r3, #0
 800a046:	d073      	beq.n	800a130 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	2b03      	cmp	r3, #3
 800a04e:	d129      	bne.n	800a0a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a050:	4b81      	ldr	r3, [pc, #516]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d101      	bne.n	800a060 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e0f4      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a060:	f000 f9d0 	bl	800a404 <RCC_GetSysClockFreqFromPLLSource>
 800a064:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	4a7c      	ldr	r2, [pc, #496]	@ (800a25c <HAL_RCC_ClockConfig+0x268>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d93f      	bls.n	800a0ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a06e:	4b7a      	ldr	r3, [pc, #488]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d009      	beq.n	800a08e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a082:	2b00      	cmp	r3, #0
 800a084:	d033      	beq.n	800a0ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d12f      	bne.n	800a0ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a08e:	4b72      	ldr	r3, [pc, #456]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a096:	4a70      	ldr	r2, [pc, #448]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a09c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a09e:	2380      	movs	r3, #128	@ 0x80
 800a0a0:	617b      	str	r3, [r7, #20]
 800a0a2:	e024      	b.n	800a0ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	d107      	bne.n	800a0bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a0ac:	4b6a      	ldr	r3, [pc, #424]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d109      	bne.n	800a0cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e0c6      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0bc:	4b66      	ldr	r3, [pc, #408]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e0be      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a0cc:	f000 f8ce 	bl	800a26c <HAL_RCC_GetSysClockFreq>
 800a0d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	4a61      	ldr	r2, [pc, #388]	@ (800a25c <HAL_RCC_ClockConfig+0x268>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d909      	bls.n	800a0ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a0da:	4b5f      	ldr	r3, [pc, #380]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a0e2:	4a5d      	ldr	r2, [pc, #372]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a0ea:	2380      	movs	r3, #128	@ 0x80
 800a0ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a0ee:	4b5a      	ldr	r3, [pc, #360]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0f0:	689b      	ldr	r3, [r3, #8]
 800a0f2:	f023 0203 	bic.w	r2, r3, #3
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	4957      	ldr	r1, [pc, #348]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a100:	f7fc fa70 	bl	80065e4 <HAL_GetTick>
 800a104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a106:	e00a      	b.n	800a11e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a108:	f7fc fa6c 	bl	80065e4 <HAL_GetTick>
 800a10c:	4602      	mov	r2, r0
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a116:	4293      	cmp	r3, r2
 800a118:	d901      	bls.n	800a11e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a11a:	2303      	movs	r3, #3
 800a11c:	e095      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a11e:	4b4e      	ldr	r3, [pc, #312]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	f003 020c 	and.w	r2, r3, #12
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d1eb      	bne.n	800a108 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 0302 	and.w	r3, r3, #2
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d023      	beq.n	800a184 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 0304 	and.w	r3, r3, #4
 800a144:	2b00      	cmp	r3, #0
 800a146:	d005      	beq.n	800a154 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a148:	4b43      	ldr	r3, [pc, #268]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	4a42      	ldr	r2, [pc, #264]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a14e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a152:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0308 	and.w	r3, r3, #8
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d007      	beq.n	800a170 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a160:	4b3d      	ldr	r3, [pc, #244]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a168:	4a3b      	ldr	r2, [pc, #236]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a16a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a16e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a170:	4b39      	ldr	r3, [pc, #228]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	4936      	ldr	r1, [pc, #216]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a17e:	4313      	orrs	r3, r2
 800a180:	608b      	str	r3, [r1, #8]
 800a182:	e008      	b.n	800a196 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	2b80      	cmp	r3, #128	@ 0x80
 800a188:	d105      	bne.n	800a196 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a18a:	4b33      	ldr	r3, [pc, #204]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	4a32      	ldr	r2, [pc, #200]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a190:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a194:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a196:	4b2f      	ldr	r3, [pc, #188]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f003 030f 	and.w	r3, r3, #15
 800a19e:	683a      	ldr	r2, [r7, #0]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d21d      	bcs.n	800a1e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1a4:	4b2b      	ldr	r3, [pc, #172]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f023 020f 	bic.w	r2, r3, #15
 800a1ac:	4929      	ldr	r1, [pc, #164]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a1b4:	f7fc fa16 	bl	80065e4 <HAL_GetTick>
 800a1b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1ba:	e00a      	b.n	800a1d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1bc:	f7fc fa12 	bl	80065e4 <HAL_GetTick>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d901      	bls.n	800a1d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e03b      	b.n	800a24a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1d2:	4b20      	ldr	r3, [pc, #128]	@ (800a254 <HAL_RCC_ClockConfig+0x260>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 030f 	and.w	r3, r3, #15
 800a1da:	683a      	ldr	r2, [r7, #0]
 800a1dc:	429a      	cmp	r2, r3
 800a1de:	d1ed      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f003 0304 	and.w	r3, r3, #4
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d008      	beq.n	800a1fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a1ec:	4b1a      	ldr	r3, [pc, #104]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	4917      	ldr	r1, [pc, #92]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0308 	and.w	r3, r3, #8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d009      	beq.n	800a21e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a20a:	4b13      	ldr	r3, [pc, #76]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	691b      	ldr	r3, [r3, #16]
 800a216:	00db      	lsls	r3, r3, #3
 800a218:	490f      	ldr	r1, [pc, #60]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a21a:	4313      	orrs	r3, r2
 800a21c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a21e:	f000 f825 	bl	800a26c <HAL_RCC_GetSysClockFreq>
 800a222:	4602      	mov	r2, r0
 800a224:	4b0c      	ldr	r3, [pc, #48]	@ (800a258 <HAL_RCC_ClockConfig+0x264>)
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	091b      	lsrs	r3, r3, #4
 800a22a:	f003 030f 	and.w	r3, r3, #15
 800a22e:	490c      	ldr	r1, [pc, #48]	@ (800a260 <HAL_RCC_ClockConfig+0x26c>)
 800a230:	5ccb      	ldrb	r3, [r1, r3]
 800a232:	f003 031f 	and.w	r3, r3, #31
 800a236:	fa22 f303 	lsr.w	r3, r2, r3
 800a23a:	4a0a      	ldr	r2, [pc, #40]	@ (800a264 <HAL_RCC_ClockConfig+0x270>)
 800a23c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a23e:	4b0a      	ldr	r3, [pc, #40]	@ (800a268 <HAL_RCC_ClockConfig+0x274>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4618      	mov	r0, r3
 800a244:	f7fa fe36 	bl	8004eb4 <HAL_InitTick>
 800a248:	4603      	mov	r3, r0
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3718      	adds	r7, #24
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	40022000 	.word	0x40022000
 800a258:	40021000 	.word	0x40021000
 800a25c:	04c4b400 	.word	0x04c4b400
 800a260:	08017298 	.word	0x08017298
 800a264:	20000004 	.word	0x20000004
 800a268:	200000f8 	.word	0x200000f8

0800a26c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b087      	sub	sp, #28
 800a270:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a272:	4b2c      	ldr	r3, [pc, #176]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a274:	689b      	ldr	r3, [r3, #8]
 800a276:	f003 030c 	and.w	r3, r3, #12
 800a27a:	2b04      	cmp	r3, #4
 800a27c:	d102      	bne.n	800a284 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a27e:	4b2a      	ldr	r3, [pc, #168]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	e047      	b.n	800a314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a284:	4b27      	ldr	r3, [pc, #156]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	f003 030c 	and.w	r3, r3, #12
 800a28c:	2b08      	cmp	r3, #8
 800a28e:	d102      	bne.n	800a296 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a290:	4b26      	ldr	r3, [pc, #152]	@ (800a32c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a292:	613b      	str	r3, [r7, #16]
 800a294:	e03e      	b.n	800a314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a296:	4b23      	ldr	r3, [pc, #140]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f003 030c 	and.w	r3, r3, #12
 800a29e:	2b0c      	cmp	r3, #12
 800a2a0:	d136      	bne.n	800a310 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a2a2:	4b20      	ldr	r3, [pc, #128]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	f003 0303 	and.w	r3, r3, #3
 800a2aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a2ac:	4b1d      	ldr	r3, [pc, #116]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	091b      	lsrs	r3, r3, #4
 800a2b2:	f003 030f 	and.w	r3, r3, #15
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d10c      	bne.n	800a2da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a2c0:	4a1a      	ldr	r2, [pc, #104]	@ (800a32c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2c8:	4a16      	ldr	r2, [pc, #88]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a2ca:	68d2      	ldr	r2, [r2, #12]
 800a2cc:	0a12      	lsrs	r2, r2, #8
 800a2ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a2d2:	fb02 f303 	mul.w	r3, r2, r3
 800a2d6:	617b      	str	r3, [r7, #20]
      break;
 800a2d8:	e00c      	b.n	800a2f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a2da:	4a13      	ldr	r2, [pc, #76]	@ (800a328 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2e2:	4a10      	ldr	r2, [pc, #64]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a2e4:	68d2      	ldr	r2, [r2, #12]
 800a2e6:	0a12      	lsrs	r2, r2, #8
 800a2e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a2ec:	fb02 f303 	mul.w	r3, r2, r3
 800a2f0:	617b      	str	r3, [r7, #20]
      break;
 800a2f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a2f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a324 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a2f6:	68db      	ldr	r3, [r3, #12]
 800a2f8:	0e5b      	lsrs	r3, r3, #25
 800a2fa:	f003 0303 	and.w	r3, r3, #3
 800a2fe:	3301      	adds	r3, #1
 800a300:	005b      	lsls	r3, r3, #1
 800a302:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	fbb2 f3f3 	udiv	r3, r2, r3
 800a30c:	613b      	str	r3, [r7, #16]
 800a30e:	e001      	b.n	800a314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a310:	2300      	movs	r3, #0
 800a312:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a314:	693b      	ldr	r3, [r7, #16]
}
 800a316:	4618      	mov	r0, r3
 800a318:	371c      	adds	r7, #28
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr
 800a322:	bf00      	nop
 800a324:	40021000 	.word	0x40021000
 800a328:	00f42400 	.word	0x00f42400
 800a32c:	007a1200 	.word	0x007a1200

0800a330 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a330:	b480      	push	{r7}
 800a332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a334:	4b03      	ldr	r3, [pc, #12]	@ (800a344 <HAL_RCC_GetHCLKFreq+0x14>)
 800a336:	681b      	ldr	r3, [r3, #0]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	20000004 	.word	0x20000004

0800a348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a34c:	f7ff fff0 	bl	800a330 <HAL_RCC_GetHCLKFreq>
 800a350:	4602      	mov	r2, r0
 800a352:	4b06      	ldr	r3, [pc, #24]	@ (800a36c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	0a1b      	lsrs	r3, r3, #8
 800a358:	f003 0307 	and.w	r3, r3, #7
 800a35c:	4904      	ldr	r1, [pc, #16]	@ (800a370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a35e:	5ccb      	ldrb	r3, [r1, r3]
 800a360:	f003 031f 	and.w	r3, r3, #31
 800a364:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a368:	4618      	mov	r0, r3
 800a36a:	bd80      	pop	{r7, pc}
 800a36c:	40021000 	.word	0x40021000
 800a370:	080172a8 	.word	0x080172a8

0800a374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a378:	f7ff ffda 	bl	800a330 <HAL_RCC_GetHCLKFreq>
 800a37c:	4602      	mov	r2, r0
 800a37e:	4b06      	ldr	r3, [pc, #24]	@ (800a398 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	0adb      	lsrs	r3, r3, #11
 800a384:	f003 0307 	and.w	r3, r3, #7
 800a388:	4904      	ldr	r1, [pc, #16]	@ (800a39c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a38a:	5ccb      	ldrb	r3, [r1, r3]
 800a38c:	f003 031f 	and.w	r3, r3, #31
 800a390:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a394:	4618      	mov	r0, r3
 800a396:	bd80      	pop	{r7, pc}
 800a398:	40021000 	.word	0x40021000
 800a39c:	080172a8 	.word	0x080172a8

0800a3a0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	220f      	movs	r2, #15
 800a3ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a3b0:	4b12      	ldr	r3, [pc, #72]	@ (800a3fc <HAL_RCC_GetClockConfig+0x5c>)
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	f003 0203 	and.w	r2, r3, #3
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a3bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a3fc <HAL_RCC_GetClockConfig+0x5c>)
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a3c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a3fc <HAL_RCC_GetClockConfig+0x5c>)
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a3d4:	4b09      	ldr	r3, [pc, #36]	@ (800a3fc <HAL_RCC_GetClockConfig+0x5c>)
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	08db      	lsrs	r3, r3, #3
 800a3da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a3e2:	4b07      	ldr	r3, [pc, #28]	@ (800a400 <HAL_RCC_GetClockConfig+0x60>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 020f 	and.w	r2, r3, #15
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	601a      	str	r2, [r3, #0]
}
 800a3ee:	bf00      	nop
 800a3f0:	370c      	adds	r7, #12
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	40021000 	.word	0x40021000
 800a400:	40022000 	.word	0x40022000

0800a404 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a404:	b480      	push	{r7}
 800a406:	b087      	sub	sp, #28
 800a408:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a40a:	4b1e      	ldr	r3, [pc, #120]	@ (800a484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	f003 0303 	and.w	r3, r3, #3
 800a412:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a414:	4b1b      	ldr	r3, [pc, #108]	@ (800a484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	091b      	lsrs	r3, r3, #4
 800a41a:	f003 030f 	and.w	r3, r3, #15
 800a41e:	3301      	adds	r3, #1
 800a420:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	2b03      	cmp	r3, #3
 800a426:	d10c      	bne.n	800a442 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a428:	4a17      	ldr	r2, [pc, #92]	@ (800a488 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a430:	4a14      	ldr	r2, [pc, #80]	@ (800a484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a432:	68d2      	ldr	r2, [r2, #12]
 800a434:	0a12      	lsrs	r2, r2, #8
 800a436:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a43a:	fb02 f303 	mul.w	r3, r2, r3
 800a43e:	617b      	str	r3, [r7, #20]
    break;
 800a440:	e00c      	b.n	800a45c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a442:	4a12      	ldr	r2, [pc, #72]	@ (800a48c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	fbb2 f3f3 	udiv	r3, r2, r3
 800a44a:	4a0e      	ldr	r2, [pc, #56]	@ (800a484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a44c:	68d2      	ldr	r2, [r2, #12]
 800a44e:	0a12      	lsrs	r2, r2, #8
 800a450:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a454:	fb02 f303 	mul.w	r3, r2, r3
 800a458:	617b      	str	r3, [r7, #20]
    break;
 800a45a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a45c:	4b09      	ldr	r3, [pc, #36]	@ (800a484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	0e5b      	lsrs	r3, r3, #25
 800a462:	f003 0303 	and.w	r3, r3, #3
 800a466:	3301      	adds	r3, #1
 800a468:	005b      	lsls	r3, r3, #1
 800a46a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a46c:	697a      	ldr	r2, [r7, #20]
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	fbb2 f3f3 	udiv	r3, r2, r3
 800a474:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a476:	687b      	ldr	r3, [r7, #4]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	371c      	adds	r7, #28
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	40021000 	.word	0x40021000
 800a488:	007a1200 	.word	0x007a1200
 800a48c:	00f42400 	.word	0x00f42400

0800a490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b086      	sub	sp, #24
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a498:	2300      	movs	r3, #0
 800a49a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a49c:	2300      	movs	r3, #0
 800a49e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	f000 8098 	beq.w	800a5de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a4b2:	4b43      	ldr	r3, [pc, #268]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d10d      	bne.n	800a4da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a4be:	4b40      	ldr	r3, [pc, #256]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c2:	4a3f      	ldr	r2, [pc, #252]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4ca:	4b3d      	ldr	r3, [pc, #244]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4d2:	60bb      	str	r3, [r7, #8]
 800a4d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a4da:	4b3a      	ldr	r3, [pc, #232]	@ (800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a39      	ldr	r2, [pc, #228]	@ (800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a4e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a4e6:	f7fc f87d 	bl	80065e4 <HAL_GetTick>
 800a4ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a4ec:	e009      	b.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4ee:	f7fc f879 	bl	80065e4 <HAL_GetTick>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d902      	bls.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	74fb      	strb	r3, [r7, #19]
        break;
 800a500:	e005      	b.n	800a50e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a502:	4b30      	ldr	r3, [pc, #192]	@ (800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d0ef      	beq.n	800a4ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a50e:	7cfb      	ldrb	r3, [r7, #19]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d159      	bne.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a514:	4b2a      	ldr	r3, [pc, #168]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a51a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a51e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d01e      	beq.n	800a564 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a52a:	697a      	ldr	r2, [r7, #20]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d019      	beq.n	800a564 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a530:	4b23      	ldr	r3, [pc, #140]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a53a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a53c:	4b20      	ldr	r3, [pc, #128]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a53e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a542:	4a1f      	ldr	r2, [pc, #124]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a548:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a54c:	4b1c      	ldr	r3, [pc, #112]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a54e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a552:	4a1b      	ldr	r2, [pc, #108]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a55c:	4a18      	ldr	r2, [pc, #96]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	f003 0301 	and.w	r3, r3, #1
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d016      	beq.n	800a59c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a56e:	f7fc f839 	bl	80065e4 <HAL_GetTick>
 800a572:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a574:	e00b      	b.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a576:	f7fc f835 	bl	80065e4 <HAL_GetTick>
 800a57a:	4602      	mov	r2, r0
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	1ad3      	subs	r3, r2, r3
 800a580:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a584:	4293      	cmp	r3, r2
 800a586:	d902      	bls.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a588:	2303      	movs	r3, #3
 800a58a:	74fb      	strb	r3, [r7, #19]
            break;
 800a58c:	e006      	b.n	800a59c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a58e:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a594:	f003 0302 	and.w	r3, r3, #2
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d0ec      	beq.n	800a576 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a59c:	7cfb      	ldrb	r3, [r7, #19]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d10b      	bne.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5a2:	4b07      	ldr	r3, [pc, #28]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5b0:	4903      	ldr	r1, [pc, #12]	@ (800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a5b8:	e008      	b.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a5ba:	7cfb      	ldrb	r3, [r7, #19]
 800a5bc:	74bb      	strb	r3, [r7, #18]
 800a5be:	e005      	b.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a5c0:	40021000 	.word	0x40021000
 800a5c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5c8:	7cfb      	ldrb	r3, [r7, #19]
 800a5ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a5cc:	7c7b      	ldrb	r3, [r7, #17]
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d105      	bne.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a5d2:	4ba6      	ldr	r3, [pc, #664]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a5d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5d6:	4aa5      	ldr	r2, [pc, #660]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a5d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0301 	and.w	r3, r3, #1
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00a      	beq.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a5ea:	4ba0      	ldr	r3, [pc, #640]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a5ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5f0:	f023 0203 	bic.w	r2, r3, #3
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	499c      	ldr	r1, [pc, #624]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f003 0302 	and.w	r3, r3, #2
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d00a      	beq.n	800a622 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a60c:	4b97      	ldr	r3, [pc, #604]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a612:	f023 020c 	bic.w	r2, r3, #12
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	4994      	ldr	r1, [pc, #592]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a61c:	4313      	orrs	r3, r2
 800a61e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f003 0304 	and.w	r3, r3, #4
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00a      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a62e:	4b8f      	ldr	r3, [pc, #572]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a634:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	498b      	ldr	r1, [pc, #556]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a63e:	4313      	orrs	r3, r2
 800a640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f003 0308 	and.w	r3, r3, #8
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00a      	beq.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a650:	4b86      	ldr	r3, [pc, #536]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a656:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	691b      	ldr	r3, [r3, #16]
 800a65e:	4983      	ldr	r1, [pc, #524]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a660:	4313      	orrs	r3, r2
 800a662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f003 0320 	and.w	r3, r3, #32
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00a      	beq.n	800a688 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a672:	4b7e      	ldr	r3, [pc, #504]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a678:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	695b      	ldr	r3, [r3, #20]
 800a680:	497a      	ldr	r1, [pc, #488]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a682:	4313      	orrs	r3, r2
 800a684:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00a      	beq.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a694:	4b75      	ldr	r3, [pc, #468]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a69a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	699b      	ldr	r3, [r3, #24]
 800a6a2:	4972      	ldr	r1, [pc, #456]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00a      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a6b6:	4b6d      	ldr	r3, [pc, #436]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	4969      	ldr	r1, [pc, #420]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00a      	beq.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a6d8:	4b64      	ldr	r3, [pc, #400]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6a1b      	ldr	r3, [r3, #32]
 800a6e6:	4961      	ldr	r1, [pc, #388]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00a      	beq.n	800a710 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a6fa:	4b5c      	ldr	r3, [pc, #368]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a700:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a708:	4958      	ldr	r1, [pc, #352]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a70a:	4313      	orrs	r3, r2
 800a70c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d015      	beq.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a71c:	4b53      	ldr	r3, [pc, #332]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a71e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a722:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72a:	4950      	ldr	r1, [pc, #320]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a72c:	4313      	orrs	r3, r2
 800a72e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a736:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a73a:	d105      	bne.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a73c:	4b4b      	ldr	r3, [pc, #300]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	4a4a      	ldr	r2, [pc, #296]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a742:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a746:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a750:	2b00      	cmp	r3, #0
 800a752:	d015      	beq.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a754:	4b45      	ldr	r3, [pc, #276]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a75a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a762:	4942      	ldr	r1, [pc, #264]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a764:	4313      	orrs	r3, r2
 800a766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a76e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a772:	d105      	bne.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a774:	4b3d      	ldr	r3, [pc, #244]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	4a3c      	ldr	r2, [pc, #240]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a77a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a77e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d015      	beq.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a78c:	4b37      	ldr	r3, [pc, #220]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a78e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a792:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a79a:	4934      	ldr	r1, [pc, #208]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a79c:	4313      	orrs	r3, r2
 800a79e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7aa:	d105      	bne.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a7ac:	4b2f      	ldr	r3, [pc, #188]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7ae:	68db      	ldr	r3, [r3, #12]
 800a7b0:	4a2e      	ldr	r2, [pc, #184]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d015      	beq.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a7c4:	4b29      	ldr	r3, [pc, #164]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7d2:	4926      	ldr	r1, [pc, #152]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7e2:	d105      	bne.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a7e4:	4b21      	ldr	r3, [pc, #132]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	4a20      	ldr	r2, [pc, #128]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d015      	beq.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a7fc:	4b1b      	ldr	r3, [pc, #108]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a802:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a80a:	4918      	ldr	r1, [pc, #96]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a80c:	4313      	orrs	r3, r2
 800a80e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a816:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a81a:	d105      	bne.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a81c:	4b13      	ldr	r3, [pc, #76]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	4a12      	ldr	r2, [pc, #72]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a822:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a826:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a830:	2b00      	cmp	r3, #0
 800a832:	d015      	beq.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a834:	4b0d      	ldr	r3, [pc, #52]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a83a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a842:	490a      	ldr	r1, [pc, #40]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a844:	4313      	orrs	r3, r2
 800a846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a84e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a852:	d105      	bne.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a854:	4b05      	ldr	r3, [pc, #20]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	4a04      	ldr	r2, [pc, #16]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a85a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a85e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a860:	7cbb      	ldrb	r3, [r7, #18]
}
 800a862:	4618      	mov	r0, r3
 800a864:	3718      	adds	r7, #24
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	40021000 	.word	0x40021000

0800a870 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d101      	bne.n	800a882 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a87e:	2301      	movs	r3, #1
 800a880:	e054      	b.n	800a92c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d111      	bne.n	800a8b2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f001 fcd2 	bl	800c240 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d102      	bne.n	800a8aa <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a23      	ldr	r2, [pc, #140]	@ (800a934 <HAL_TIM_Base_Init+0xc4>)
 800a8a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2202      	movs	r2, #2
 800a8b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	3304      	adds	r3, #4
 800a8c2:	4619      	mov	r1, r3
 800a8c4:	4610      	mov	r0, r2
 800a8c6:	f001 f867 	bl	800b998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2201      	movs	r2, #1
 800a8f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2201      	movs	r2, #1
 800a906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2201      	movs	r2, #1
 800a916:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2201      	movs	r2, #1
 800a91e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2201      	movs	r2, #1
 800a926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a92a:	2300      	movs	r3, #0
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3708      	adds	r7, #8
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}
 800a934:	08005539 	.word	0x08005539

0800a938 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a938:	b480      	push	{r7}
 800a93a:	b085      	sub	sp, #20
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a946:	b2db      	uxtb	r3, r3
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d001      	beq.n	800a950 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a94c:	2301      	movs	r3, #1
 800a94e:	e042      	b.n	800a9d6 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2202      	movs	r2, #2
 800a954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a21      	ldr	r2, [pc, #132]	@ (800a9e4 <HAL_TIM_Base_Start+0xac>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d018      	beq.n	800a994 <HAL_TIM_Base_Start+0x5c>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a96a:	d013      	beq.n	800a994 <HAL_TIM_Base_Start+0x5c>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4a1d      	ldr	r2, [pc, #116]	@ (800a9e8 <HAL_TIM_Base_Start+0xb0>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d00e      	beq.n	800a994 <HAL_TIM_Base_Start+0x5c>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a1c      	ldr	r2, [pc, #112]	@ (800a9ec <HAL_TIM_Base_Start+0xb4>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d009      	beq.n	800a994 <HAL_TIM_Base_Start+0x5c>
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a1a      	ldr	r2, [pc, #104]	@ (800a9f0 <HAL_TIM_Base_Start+0xb8>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d004      	beq.n	800a994 <HAL_TIM_Base_Start+0x5c>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a19      	ldr	r2, [pc, #100]	@ (800a9f4 <HAL_TIM_Base_Start+0xbc>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d115      	bne.n	800a9c0 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	689a      	ldr	r2, [r3, #8]
 800a99a:	4b17      	ldr	r3, [pc, #92]	@ (800a9f8 <HAL_TIM_Base_Start+0xc0>)
 800a99c:	4013      	ands	r3, r2
 800a99e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2b06      	cmp	r3, #6
 800a9a4:	d015      	beq.n	800a9d2 <HAL_TIM_Base_Start+0x9a>
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9ac:	d011      	beq.n	800a9d2 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	681a      	ldr	r2, [r3, #0]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f042 0201 	orr.w	r2, r2, #1
 800a9bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9be:	e008      	b.n	800a9d2 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f042 0201 	orr.w	r2, r2, #1
 800a9ce:	601a      	str	r2, [r3, #0]
 800a9d0:	e000      	b.n	800a9d4 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3714      	adds	r7, #20
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	40012c00 	.word	0x40012c00
 800a9e8:	40000400 	.word	0x40000400
 800a9ec:	40000800 	.word	0x40000800
 800a9f0:	40013400 	.word	0x40013400
 800a9f4:	40014000 	.word	0x40014000
 800a9f8:	00010007 	.word	0x00010007

0800a9fc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	6a1a      	ldr	r2, [r3, #32]
 800aa0a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800aa0e:	4013      	ands	r3, r2
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10f      	bne.n	800aa34 <HAL_TIM_Base_Stop+0x38>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	6a1a      	ldr	r2, [r3, #32]
 800aa1a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800aa1e:	4013      	ands	r3, r2
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d107      	bne.n	800aa34 <HAL_TIM_Base_Stop+0x38>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	681a      	ldr	r2, [r3, #0]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f022 0201 	bic.w	r2, r2, #1
 800aa32:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	370c      	adds	r7, #12
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr
	...

0800aa4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b085      	sub	sp, #20
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d001      	beq.n	800aa64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa60:	2301      	movs	r3, #1
 800aa62:	e04a      	b.n	800aafa <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2202      	movs	r2, #2
 800aa68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	68da      	ldr	r2, [r3, #12]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f042 0201 	orr.w	r2, r2, #1
 800aa7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a21      	ldr	r2, [pc, #132]	@ (800ab08 <HAL_TIM_Base_Start_IT+0xbc>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d018      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0x6c>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa8e:	d013      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0x6c>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a1d      	ldr	r2, [pc, #116]	@ (800ab0c <HAL_TIM_Base_Start_IT+0xc0>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d00e      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0x6c>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4a1c      	ldr	r2, [pc, #112]	@ (800ab10 <HAL_TIM_Base_Start_IT+0xc4>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d009      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0x6c>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a1a      	ldr	r2, [pc, #104]	@ (800ab14 <HAL_TIM_Base_Start_IT+0xc8>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d004      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0x6c>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4a19      	ldr	r2, [pc, #100]	@ (800ab18 <HAL_TIM_Base_Start_IT+0xcc>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d115      	bne.n	800aae4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	689a      	ldr	r2, [r3, #8]
 800aabe:	4b17      	ldr	r3, [pc, #92]	@ (800ab1c <HAL_TIM_Base_Start_IT+0xd0>)
 800aac0:	4013      	ands	r3, r2
 800aac2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2b06      	cmp	r3, #6
 800aac8:	d015      	beq.n	800aaf6 <HAL_TIM_Base_Start_IT+0xaa>
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aad0:	d011      	beq.n	800aaf6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	681a      	ldr	r2, [r3, #0]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f042 0201 	orr.w	r2, r2, #1
 800aae0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aae2:	e008      	b.n	800aaf6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f042 0201 	orr.w	r2, r2, #1
 800aaf2:	601a      	str	r2, [r3, #0]
 800aaf4:	e000      	b.n	800aaf8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaf6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	40012c00 	.word	0x40012c00
 800ab0c:	40000400 	.word	0x40000400
 800ab10:	40000800 	.word	0x40000800
 800ab14:	40013400 	.word	0x40013400
 800ab18:	40014000 	.word	0x40014000
 800ab1c:	00010007 	.word	0x00010007

0800ab20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d101      	bne.n	800ab32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	e054      	b.n	800abdc <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d111      	bne.n	800ab62 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2200      	movs	r2, #0
 800ab42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f001 fb7a 	bl	800c240 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d102      	bne.n	800ab5a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4a23      	ldr	r2, [pc, #140]	@ (800abe4 <HAL_TIM_PWM_Init+0xc4>)
 800ab58:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2202      	movs	r2, #2
 800ab66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	3304      	adds	r3, #4
 800ab72:	4619      	mov	r1, r3
 800ab74:	4610      	mov	r0, r2
 800ab76:	f000 ff0f 	bl	800b998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2201      	movs	r2, #1
 800ab86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2201      	movs	r2, #1
 800ab96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2201      	movs	r2, #1
 800aba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2201      	movs	r2, #1
 800abae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2201      	movs	r2, #1
 800abb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2201      	movs	r2, #1
 800abbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2201      	movs	r2, #1
 800abce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2201      	movs	r2, #1
 800abd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800abda:	2300      	movs	r3, #0
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3708      	adds	r7, #8
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	080055a9 	.word	0x080055a9

0800abe8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d109      	bne.n	800ac0c <HAL_TIM_PWM_Start+0x24>
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800abfe:	b2db      	uxtb	r3, r3
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	bf14      	ite	ne
 800ac04:	2301      	movne	r3, #1
 800ac06:	2300      	moveq	r3, #0
 800ac08:	b2db      	uxtb	r3, r3
 800ac0a:	e03c      	b.n	800ac86 <HAL_TIM_PWM_Start+0x9e>
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	2b04      	cmp	r3, #4
 800ac10:	d109      	bne.n	800ac26 <HAL_TIM_PWM_Start+0x3e>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ac18:	b2db      	uxtb	r3, r3
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	bf14      	ite	ne
 800ac1e:	2301      	movne	r3, #1
 800ac20:	2300      	moveq	r3, #0
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	e02f      	b.n	800ac86 <HAL_TIM_PWM_Start+0x9e>
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	2b08      	cmp	r3, #8
 800ac2a:	d109      	bne.n	800ac40 <HAL_TIM_PWM_Start+0x58>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	bf14      	ite	ne
 800ac38:	2301      	movne	r3, #1
 800ac3a:	2300      	moveq	r3, #0
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	e022      	b.n	800ac86 <HAL_TIM_PWM_Start+0x9e>
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b0c      	cmp	r3, #12
 800ac44:	d109      	bne.n	800ac5a <HAL_TIM_PWM_Start+0x72>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	bf14      	ite	ne
 800ac52:	2301      	movne	r3, #1
 800ac54:	2300      	moveq	r3, #0
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	e015      	b.n	800ac86 <HAL_TIM_PWM_Start+0x9e>
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	2b10      	cmp	r3, #16
 800ac5e:	d109      	bne.n	800ac74 <HAL_TIM_PWM_Start+0x8c>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	bf14      	ite	ne
 800ac6c:	2301      	movne	r3, #1
 800ac6e:	2300      	moveq	r3, #0
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	e008      	b.n	800ac86 <HAL_TIM_PWM_Start+0x9e>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	bf14      	ite	ne
 800ac80:	2301      	movne	r3, #1
 800ac82:	2300      	moveq	r3, #0
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d001      	beq.n	800ac8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	e097      	b.n	800adbe <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d104      	bne.n	800ac9e <HAL_TIM_PWM_Start+0xb6>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2202      	movs	r2, #2
 800ac98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac9c:	e023      	b.n	800ace6 <HAL_TIM_PWM_Start+0xfe>
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	2b04      	cmp	r3, #4
 800aca2:	d104      	bne.n	800acae <HAL_TIM_PWM_Start+0xc6>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2202      	movs	r2, #2
 800aca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800acac:	e01b      	b.n	800ace6 <HAL_TIM_PWM_Start+0xfe>
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	2b08      	cmp	r3, #8
 800acb2:	d104      	bne.n	800acbe <HAL_TIM_PWM_Start+0xd6>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2202      	movs	r2, #2
 800acb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800acbc:	e013      	b.n	800ace6 <HAL_TIM_PWM_Start+0xfe>
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	2b0c      	cmp	r3, #12
 800acc2:	d104      	bne.n	800acce <HAL_TIM_PWM_Start+0xe6>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2202      	movs	r2, #2
 800acc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800accc:	e00b      	b.n	800ace6 <HAL_TIM_PWM_Start+0xfe>
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	2b10      	cmp	r3, #16
 800acd2:	d104      	bne.n	800acde <HAL_TIM_PWM_Start+0xf6>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2202      	movs	r2, #2
 800acd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800acdc:	e003      	b.n	800ace6 <HAL_TIM_PWM_Start+0xfe>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2202      	movs	r2, #2
 800ace2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	2201      	movs	r2, #1
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	4618      	mov	r0, r3
 800acf0:	f001 fa80 	bl	800c1f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a33      	ldr	r2, [pc, #204]	@ (800adc8 <HAL_TIM_PWM_Start+0x1e0>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d013      	beq.n	800ad26 <HAL_TIM_PWM_Start+0x13e>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a32      	ldr	r2, [pc, #200]	@ (800adcc <HAL_TIM_PWM_Start+0x1e4>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d00e      	beq.n	800ad26 <HAL_TIM_PWM_Start+0x13e>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a30      	ldr	r2, [pc, #192]	@ (800add0 <HAL_TIM_PWM_Start+0x1e8>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d009      	beq.n	800ad26 <HAL_TIM_PWM_Start+0x13e>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a2f      	ldr	r2, [pc, #188]	@ (800add4 <HAL_TIM_PWM_Start+0x1ec>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d004      	beq.n	800ad26 <HAL_TIM_PWM_Start+0x13e>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a2d      	ldr	r2, [pc, #180]	@ (800add8 <HAL_TIM_PWM_Start+0x1f0>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d101      	bne.n	800ad2a <HAL_TIM_PWM_Start+0x142>
 800ad26:	2301      	movs	r3, #1
 800ad28:	e000      	b.n	800ad2c <HAL_TIM_PWM_Start+0x144>
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d007      	beq.n	800ad40 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad3e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a20      	ldr	r2, [pc, #128]	@ (800adc8 <HAL_TIM_PWM_Start+0x1e0>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d018      	beq.n	800ad7c <HAL_TIM_PWM_Start+0x194>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad52:	d013      	beq.n	800ad7c <HAL_TIM_PWM_Start+0x194>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a20      	ldr	r2, [pc, #128]	@ (800addc <HAL_TIM_PWM_Start+0x1f4>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d00e      	beq.n	800ad7c <HAL_TIM_PWM_Start+0x194>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a1f      	ldr	r2, [pc, #124]	@ (800ade0 <HAL_TIM_PWM_Start+0x1f8>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d009      	beq.n	800ad7c <HAL_TIM_PWM_Start+0x194>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a17      	ldr	r2, [pc, #92]	@ (800adcc <HAL_TIM_PWM_Start+0x1e4>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d004      	beq.n	800ad7c <HAL_TIM_PWM_Start+0x194>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	4a16      	ldr	r2, [pc, #88]	@ (800add0 <HAL_TIM_PWM_Start+0x1e8>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d115      	bne.n	800ada8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	689a      	ldr	r2, [r3, #8]
 800ad82:	4b18      	ldr	r3, [pc, #96]	@ (800ade4 <HAL_TIM_PWM_Start+0x1fc>)
 800ad84:	4013      	ands	r3, r2
 800ad86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2b06      	cmp	r3, #6
 800ad8c:	d015      	beq.n	800adba <HAL_TIM_PWM_Start+0x1d2>
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad94:	d011      	beq.n	800adba <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f042 0201 	orr.w	r2, r2, #1
 800ada4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ada6:	e008      	b.n	800adba <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	681a      	ldr	r2, [r3, #0]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f042 0201 	orr.w	r2, r2, #1
 800adb6:	601a      	str	r2, [r3, #0]
 800adb8:	e000      	b.n	800adbc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800adbc:	2300      	movs	r3, #0
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3710      	adds	r7, #16
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	40012c00 	.word	0x40012c00
 800adcc:	40013400 	.word	0x40013400
 800add0:	40014000 	.word	0x40014000
 800add4:	40014400 	.word	0x40014400
 800add8:	40014800 	.word	0x40014800
 800addc:	40000400 	.word	0x40000400
 800ade0:	40000800 	.word	0x40000800
 800ade4:	00010007 	.word	0x00010007

0800ade8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2200      	movs	r2, #0
 800adf8:	6839      	ldr	r1, [r7, #0]
 800adfa:	4618      	mov	r0, r3
 800adfc:	f001 f9fa 	bl	800c1f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a3e      	ldr	r2, [pc, #248]	@ (800af00 <HAL_TIM_PWM_Stop+0x118>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d013      	beq.n	800ae32 <HAL_TIM_PWM_Stop+0x4a>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a3d      	ldr	r2, [pc, #244]	@ (800af04 <HAL_TIM_PWM_Stop+0x11c>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d00e      	beq.n	800ae32 <HAL_TIM_PWM_Stop+0x4a>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a3b      	ldr	r2, [pc, #236]	@ (800af08 <HAL_TIM_PWM_Stop+0x120>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d009      	beq.n	800ae32 <HAL_TIM_PWM_Stop+0x4a>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a3a      	ldr	r2, [pc, #232]	@ (800af0c <HAL_TIM_PWM_Stop+0x124>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d004      	beq.n	800ae32 <HAL_TIM_PWM_Stop+0x4a>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a38      	ldr	r2, [pc, #224]	@ (800af10 <HAL_TIM_PWM_Stop+0x128>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d101      	bne.n	800ae36 <HAL_TIM_PWM_Stop+0x4e>
 800ae32:	2301      	movs	r3, #1
 800ae34:	e000      	b.n	800ae38 <HAL_TIM_PWM_Stop+0x50>
 800ae36:	2300      	movs	r3, #0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d017      	beq.n	800ae6c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	6a1a      	ldr	r2, [r3, #32]
 800ae42:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ae46:	4013      	ands	r3, r2
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d10f      	bne.n	800ae6c <HAL_TIM_PWM_Stop+0x84>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	6a1a      	ldr	r2, [r3, #32]
 800ae52:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ae56:	4013      	ands	r3, r2
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d107      	bne.n	800ae6c <HAL_TIM_PWM_Stop+0x84>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ae6a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	6a1a      	ldr	r2, [r3, #32]
 800ae72:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ae76:	4013      	ands	r3, r2
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10f      	bne.n	800ae9c <HAL_TIM_PWM_Stop+0xb4>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	6a1a      	ldr	r2, [r3, #32]
 800ae82:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ae86:	4013      	ands	r3, r2
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d107      	bne.n	800ae9c <HAL_TIM_PWM_Stop+0xb4>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f022 0201 	bic.w	r2, r2, #1
 800ae9a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d104      	bne.n	800aeac <HAL_TIM_PWM_Stop+0xc4>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2201      	movs	r2, #1
 800aea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aeaa:	e023      	b.n	800aef4 <HAL_TIM_PWM_Stop+0x10c>
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	2b04      	cmp	r3, #4
 800aeb0:	d104      	bne.n	800aebc <HAL_TIM_PWM_Stop+0xd4>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aeba:	e01b      	b.n	800aef4 <HAL_TIM_PWM_Stop+0x10c>
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	2b08      	cmp	r3, #8
 800aec0:	d104      	bne.n	800aecc <HAL_TIM_PWM_Stop+0xe4>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2201      	movs	r2, #1
 800aec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aeca:	e013      	b.n	800aef4 <HAL_TIM_PWM_Stop+0x10c>
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	2b0c      	cmp	r3, #12
 800aed0:	d104      	bne.n	800aedc <HAL_TIM_PWM_Stop+0xf4>
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aeda:	e00b      	b.n	800aef4 <HAL_TIM_PWM_Stop+0x10c>
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	2b10      	cmp	r3, #16
 800aee0:	d104      	bne.n	800aeec <HAL_TIM_PWM_Stop+0x104>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2201      	movs	r2, #1
 800aee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aeea:	e003      	b.n	800aef4 <HAL_TIM_PWM_Stop+0x10c>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2201      	movs	r2, #1
 800aef0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800aef4:	2300      	movs	r3, #0
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3708      	adds	r7, #8
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	40012c00 	.word	0x40012c00
 800af04:	40013400 	.word	0x40013400
 800af08:	40014000 	.word	0x40014000
 800af0c:	40014400 	.word	0x40014400
 800af10:	40014800 	.word	0x40014800

0800af14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	f003 0302 	and.w	r3, r3, #2
 800af32:	2b00      	cmp	r3, #0
 800af34:	d026      	beq.n	800af84 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	f003 0302 	and.w	r3, r3, #2
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d021      	beq.n	800af84 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f06f 0202 	mvn.w	r2, #2
 800af48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2201      	movs	r2, #1
 800af4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	699b      	ldr	r3, [r3, #24]
 800af56:	f003 0303 	and.w	r3, r3, #3
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d005      	beq.n	800af6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	4798      	blx	r3
 800af68:	e009      	b.n	800af7e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	f003 0304 	and.w	r3, r3, #4
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d026      	beq.n	800afdc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f003 0304 	and.w	r3, r3, #4
 800af94:	2b00      	cmp	r3, #0
 800af96:	d021      	beq.n	800afdc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f06f 0204 	mvn.w	r2, #4
 800afa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2202      	movs	r2, #2
 800afa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	699b      	ldr	r3, [r3, #24]
 800afae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d005      	beq.n	800afc2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	4798      	blx	r3
 800afc0:	e009      	b.n	800afd6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	f003 0308 	and.w	r3, r3, #8
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d026      	beq.n	800b034 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f003 0308 	and.w	r3, r3, #8
 800afec:	2b00      	cmp	r3, #0
 800afee:	d021      	beq.n	800b034 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f06f 0208 	mvn.w	r2, #8
 800aff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2204      	movs	r2, #4
 800affe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	69db      	ldr	r3, [r3, #28]
 800b006:	f003 0303 	and.w	r3, r3, #3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d005      	beq.n	800b01a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	4798      	blx	r3
 800b018:	e009      	b.n	800b02e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	f003 0310 	and.w	r3, r3, #16
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d026      	beq.n	800b08c <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f003 0310 	and.w	r3, r3, #16
 800b044:	2b00      	cmp	r3, #0
 800b046:	d021      	beq.n	800b08c <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f06f 0210 	mvn.w	r2, #16
 800b050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2208      	movs	r2, #8
 800b056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b062:	2b00      	cmp	r3, #0
 800b064:	d005      	beq.n	800b072 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	4798      	blx	r3
 800b070:	e009      	b.n	800b086 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	f003 0301 	and.w	r3, r3, #1
 800b092:	2b00      	cmp	r3, #0
 800b094:	d00e      	beq.n	800b0b4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f003 0301 	and.w	r3, r3, #1
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d009      	beq.n	800b0b4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f06f 0201 	mvn.w	r2, #1
 800b0a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d104      	bne.n	800b0c8 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00e      	beq.n	800b0e6 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d009      	beq.n	800b0e6 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b0da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d00e      	beq.n	800b10e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d009      	beq.n	800b10e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b114:	2b00      	cmp	r3, #0
 800b116:	d00e      	beq.n	800b136 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d009      	beq.n	800b136 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	f003 0320 	and.w	r3, r3, #32
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00e      	beq.n	800b15e <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f003 0320 	and.w	r3, r3, #32
 800b146:	2b00      	cmp	r3, #0
 800b148:	d009      	beq.n	800b15e <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f06f 0220 	mvn.w	r2, #32
 800b152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b164:	2b00      	cmp	r3, #0
 800b166:	d00e      	beq.n	800b186 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d009      	beq.n	800b186 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b17a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d00e      	beq.n	800b1ae <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b196:	2b00      	cmp	r3, #0
 800b198:	d009      	beq.n	800b1ae <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b1a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d00e      	beq.n	800b1d6 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d009      	beq.n	800b1d6 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b1ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00e      	beq.n	800b1fe <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d009      	beq.n	800b1fe <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b1f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b1fe:	bf00      	nop
 800b200:	3710      	adds	r7, #16
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
	...

0800b208 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	60b9      	str	r1, [r7, #8]
 800b212:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b214:	2300      	movs	r3, #0
 800b216:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d101      	bne.n	800b226 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b222:	2302      	movs	r3, #2
 800b224:	e0ff      	b.n	800b426 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2201      	movs	r2, #1
 800b22a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2b14      	cmp	r3, #20
 800b232:	f200 80f0 	bhi.w	800b416 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b236:	a201      	add	r2, pc, #4	@ (adr r2, 800b23c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23c:	0800b291 	.word	0x0800b291
 800b240:	0800b417 	.word	0x0800b417
 800b244:	0800b417 	.word	0x0800b417
 800b248:	0800b417 	.word	0x0800b417
 800b24c:	0800b2d1 	.word	0x0800b2d1
 800b250:	0800b417 	.word	0x0800b417
 800b254:	0800b417 	.word	0x0800b417
 800b258:	0800b417 	.word	0x0800b417
 800b25c:	0800b313 	.word	0x0800b313
 800b260:	0800b417 	.word	0x0800b417
 800b264:	0800b417 	.word	0x0800b417
 800b268:	0800b417 	.word	0x0800b417
 800b26c:	0800b353 	.word	0x0800b353
 800b270:	0800b417 	.word	0x0800b417
 800b274:	0800b417 	.word	0x0800b417
 800b278:	0800b417 	.word	0x0800b417
 800b27c:	0800b395 	.word	0x0800b395
 800b280:	0800b417 	.word	0x0800b417
 800b284:	0800b417 	.word	0x0800b417
 800b288:	0800b417 	.word	0x0800b417
 800b28c:	0800b3d5 	.word	0x0800b3d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	68b9      	ldr	r1, [r7, #8]
 800b296:	4618      	mov	r0, r3
 800b298:	f000 fc1a 	bl	800bad0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	699a      	ldr	r2, [r3, #24]
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f042 0208 	orr.w	r2, r2, #8
 800b2aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	699a      	ldr	r2, [r3, #24]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f022 0204 	bic.w	r2, r2, #4
 800b2ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	6999      	ldr	r1, [r3, #24]
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	691a      	ldr	r2, [r3, #16]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	430a      	orrs	r2, r1
 800b2cc:	619a      	str	r2, [r3, #24]
      break;
 800b2ce:	e0a5      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	68b9      	ldr	r1, [r7, #8]
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f000 fc8a 	bl	800bbf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	699a      	ldr	r2, [r3, #24]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b2ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	699a      	ldr	r2, [r3, #24]
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b2fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	6999      	ldr	r1, [r3, #24]
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	691b      	ldr	r3, [r3, #16]
 800b306:	021a      	lsls	r2, r3, #8
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	430a      	orrs	r2, r1
 800b30e:	619a      	str	r2, [r3, #24]
      break;
 800b310:	e084      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	68b9      	ldr	r1, [r7, #8]
 800b318:	4618      	mov	r0, r3
 800b31a:	f000 fcf3 	bl	800bd04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	69da      	ldr	r2, [r3, #28]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f042 0208 	orr.w	r2, r2, #8
 800b32c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	69da      	ldr	r2, [r3, #28]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f022 0204 	bic.w	r2, r2, #4
 800b33c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	69d9      	ldr	r1, [r3, #28]
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	691a      	ldr	r2, [r3, #16]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	430a      	orrs	r2, r1
 800b34e:	61da      	str	r2, [r3, #28]
      break;
 800b350:	e064      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68b9      	ldr	r1, [r7, #8]
 800b358:	4618      	mov	r0, r3
 800b35a:	f000 fd5b 	bl	800be14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	69da      	ldr	r2, [r3, #28]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b36c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	69da      	ldr	r2, [r3, #28]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b37c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	69d9      	ldr	r1, [r3, #28]
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	691b      	ldr	r3, [r3, #16]
 800b388:	021a      	lsls	r2, r3, #8
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	430a      	orrs	r2, r1
 800b390:	61da      	str	r2, [r3, #28]
      break;
 800b392:	e043      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	68b9      	ldr	r1, [r7, #8]
 800b39a:	4618      	mov	r0, r3
 800b39c:	f000 fdc4 	bl	800bf28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f042 0208 	orr.w	r2, r2, #8
 800b3ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f022 0204 	bic.w	r2, r2, #4
 800b3be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	691a      	ldr	r2, [r3, #16]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	430a      	orrs	r2, r1
 800b3d0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b3d2:	e023      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68b9      	ldr	r1, [r7, #8]
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f000 fe08 	bl	800bff0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3ee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3fe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	021a      	lsls	r2, r3, #8
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	430a      	orrs	r2, r1
 800b412:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b414:	e002      	b.n	800b41c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b416:	2301      	movs	r3, #1
 800b418:	75fb      	strb	r3, [r7, #23]
      break;
 800b41a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b424:	7dfb      	ldrb	r3, [r7, #23]
}
 800b426:	4618      	mov	r0, r3
 800b428:	3718      	adds	r7, #24
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop

0800b430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b43a:	2300      	movs	r3, #0
 800b43c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b444:	2b01      	cmp	r3, #1
 800b446:	d101      	bne.n	800b44c <HAL_TIM_ConfigClockSource+0x1c>
 800b448:	2302      	movs	r3, #2
 800b44a:	e0de      	b.n	800b60a <HAL_TIM_ConfigClockSource+0x1da>
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2202      	movs	r2, #2
 800b458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	689b      	ldr	r3, [r3, #8]
 800b462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b46a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b46e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b476:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	68ba      	ldr	r2, [r7, #8]
 800b47e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4a63      	ldr	r2, [pc, #396]	@ (800b614 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b486:	4293      	cmp	r3, r2
 800b488:	f000 80a9 	beq.w	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b48c:	4a61      	ldr	r2, [pc, #388]	@ (800b614 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b48e:	4293      	cmp	r3, r2
 800b490:	f200 80ae 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b494:	4a60      	ldr	r2, [pc, #384]	@ (800b618 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b496:	4293      	cmp	r3, r2
 800b498:	f000 80a1 	beq.w	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b49c:	4a5e      	ldr	r2, [pc, #376]	@ (800b618 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	f200 80a6 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4a4:	4a5d      	ldr	r2, [pc, #372]	@ (800b61c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	f000 8099 	beq.w	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b4ac:	4a5b      	ldr	r2, [pc, #364]	@ (800b61c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	f200 809e 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4b4:	4a5a      	ldr	r2, [pc, #360]	@ (800b620 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	f000 8091 	beq.w	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b4bc:	4a58      	ldr	r2, [pc, #352]	@ (800b620 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	f200 8096 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4c4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b4c8:	f000 8089 	beq.w	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b4cc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b4d0:	f200 808e 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4d8:	d03e      	beq.n	800b558 <HAL_TIM_ConfigClockSource+0x128>
 800b4da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4de:	f200 8087 	bhi.w	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4e6:	f000 8086 	beq.w	800b5f6 <HAL_TIM_ConfigClockSource+0x1c6>
 800b4ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4ee:	d87f      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4f0:	2b70      	cmp	r3, #112	@ 0x70
 800b4f2:	d01a      	beq.n	800b52a <HAL_TIM_ConfigClockSource+0xfa>
 800b4f4:	2b70      	cmp	r3, #112	@ 0x70
 800b4f6:	d87b      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4f8:	2b60      	cmp	r3, #96	@ 0x60
 800b4fa:	d050      	beq.n	800b59e <HAL_TIM_ConfigClockSource+0x16e>
 800b4fc:	2b60      	cmp	r3, #96	@ 0x60
 800b4fe:	d877      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b500:	2b50      	cmp	r3, #80	@ 0x50
 800b502:	d03c      	beq.n	800b57e <HAL_TIM_ConfigClockSource+0x14e>
 800b504:	2b50      	cmp	r3, #80	@ 0x50
 800b506:	d873      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b508:	2b40      	cmp	r3, #64	@ 0x40
 800b50a:	d058      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x18e>
 800b50c:	2b40      	cmp	r3, #64	@ 0x40
 800b50e:	d86f      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b510:	2b30      	cmp	r3, #48	@ 0x30
 800b512:	d064      	beq.n	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b514:	2b30      	cmp	r3, #48	@ 0x30
 800b516:	d86b      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b518:	2b20      	cmp	r3, #32
 800b51a:	d060      	beq.n	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b51c:	2b20      	cmp	r3, #32
 800b51e:	d867      	bhi.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
 800b520:	2b00      	cmp	r3, #0
 800b522:	d05c      	beq.n	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b524:	2b10      	cmp	r3, #16
 800b526:	d05a      	beq.n	800b5de <HAL_TIM_ConfigClockSource+0x1ae>
 800b528:	e062      	b.n	800b5f0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b53a:	f000 fe3b 	bl	800c1b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b54c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	68ba      	ldr	r2, [r7, #8]
 800b554:	609a      	str	r2, [r3, #8]
      break;
 800b556:	e04f      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b568:	f000 fe24 	bl	800c1b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	689a      	ldr	r2, [r3, #8]
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b57a:	609a      	str	r2, [r3, #8]
      break;
 800b57c:	e03c      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b58a:	461a      	mov	r2, r3
 800b58c:	f000 fd96 	bl	800c0bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2150      	movs	r1, #80	@ 0x50
 800b596:	4618      	mov	r0, r3
 800b598:	f000 fdef 	bl	800c17a <TIM_ITRx_SetConfig>
      break;
 800b59c:	e02c      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	f000 fdb5 	bl	800c11a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	2160      	movs	r1, #96	@ 0x60
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fddf 	bl	800c17a <TIM_ITRx_SetConfig>
      break;
 800b5bc:	e01c      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	f000 fd76 	bl	800c0bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2140      	movs	r1, #64	@ 0x40
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f000 fdcf 	bl	800c17a <TIM_ITRx_SetConfig>
      break;
 800b5dc:	e00c      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681a      	ldr	r2, [r3, #0]
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	4610      	mov	r0, r2
 800b5ea:	f000 fdc6 	bl	800c17a <TIM_ITRx_SetConfig>
      break;
 800b5ee:	e003      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	73fb      	strb	r3, [r7, #15]
      break;
 800b5f4:	e000      	b.n	800b5f8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b5f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2200      	movs	r2, #0
 800b604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b608:	7bfb      	ldrb	r3, [r7, #15]
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3710      	adds	r7, #16
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	00100070 	.word	0x00100070
 800b618:	00100040 	.word	0x00100040
 800b61c:	00100030 	.word	0x00100030
 800b620:	00100020 	.word	0x00100020

0800b624 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b624:	b480      	push	{r7}
 800b626:	b083      	sub	sp, #12
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800b62c:	bf00      	nop
 800b62e:	370c      	adds	r7, #12
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b640:	bf00      	nop
 800b642:	370c      	adds	r7, #12
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr

0800b64c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b654:	bf00      	nop
 800b656:	370c      	adds	r7, #12
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr

0800b660 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b660:	b480      	push	{r7}
 800b662:	b083      	sub	sp, #12
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800b668:	bf00      	nop
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b674:	b480      	push	{r7}
 800b676:	b083      	sub	sp, #12
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b67c:	bf00      	nop
 800b67e:	370c      	adds	r7, #12
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800b6b8:	bf00      	nop
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b6cc:	bf00      	nop
 800b6ce:	370c      	adds	r7, #12
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr

0800b6d8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b087      	sub	sp, #28
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	60f8      	str	r0, [r7, #12]
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	607a      	str	r2, [r7, #4]
 800b6e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e14a      	b.n	800b98a <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	f040 80dd 	bne.w	800b8bc <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800b702:	7afb      	ldrb	r3, [r7, #11]
 800b704:	2b1f      	cmp	r3, #31
 800b706:	f200 80d6 	bhi.w	800b8b6 <HAL_TIM_RegisterCallback+0x1de>
 800b70a:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <HAL_TIM_RegisterCallback+0x38>)
 800b70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b710:	0800b791 	.word	0x0800b791
 800b714:	0800b799 	.word	0x0800b799
 800b718:	0800b7a1 	.word	0x0800b7a1
 800b71c:	0800b7a9 	.word	0x0800b7a9
 800b720:	0800b7b1 	.word	0x0800b7b1
 800b724:	0800b7b9 	.word	0x0800b7b9
 800b728:	0800b7c1 	.word	0x0800b7c1
 800b72c:	0800b7c9 	.word	0x0800b7c9
 800b730:	0800b7d1 	.word	0x0800b7d1
 800b734:	0800b7d9 	.word	0x0800b7d9
 800b738:	0800b7e1 	.word	0x0800b7e1
 800b73c:	0800b7e9 	.word	0x0800b7e9
 800b740:	0800b7f1 	.word	0x0800b7f1
 800b744:	0800b7f9 	.word	0x0800b7f9
 800b748:	0800b803 	.word	0x0800b803
 800b74c:	0800b80d 	.word	0x0800b80d
 800b750:	0800b817 	.word	0x0800b817
 800b754:	0800b821 	.word	0x0800b821
 800b758:	0800b82b 	.word	0x0800b82b
 800b75c:	0800b835 	.word	0x0800b835
 800b760:	0800b83f 	.word	0x0800b83f
 800b764:	0800b849 	.word	0x0800b849
 800b768:	0800b853 	.word	0x0800b853
 800b76c:	0800b85d 	.word	0x0800b85d
 800b770:	0800b867 	.word	0x0800b867
 800b774:	0800b871 	.word	0x0800b871
 800b778:	0800b87b 	.word	0x0800b87b
 800b77c:	0800b885 	.word	0x0800b885
 800b780:	0800b88f 	.word	0x0800b88f
 800b784:	0800b899 	.word	0x0800b899
 800b788:	0800b8a3 	.word	0x0800b8a3
 800b78c:	0800b8ad 	.word	0x0800b8ad
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b796:	e0f7      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b79e:	e0f3      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b7a6:	e0ef      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b7ae:	e0eb      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	687a      	ldr	r2, [r7, #4]
 800b7b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b7b6:	e0e7      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b7be:	e0e3      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b7c6:	e0df      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	687a      	ldr	r2, [r7, #4]
 800b7cc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b7ce:	e0db      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b7d6:	e0d7      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b7de:	e0d3      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b7e6:	e0cf      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b7ee:	e0cb      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	687a      	ldr	r2, [r7, #4]
 800b7f4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b7f6:	e0c7      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	687a      	ldr	r2, [r7, #4]
 800b7fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b800:	e0c2      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800b80a:	e0bd      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	687a      	ldr	r2, [r7, #4]
 800b810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800b814:	e0b8      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800b81e:	e0b3      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800b828:	e0ae      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b832:	e0a9      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	687a      	ldr	r2, [r7, #4]
 800b838:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b83c:	e0a4      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	687a      	ldr	r2, [r7, #4]
 800b842:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b846:	e09f      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b850:	e09a      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b85a:	e095      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	687a      	ldr	r2, [r7, #4]
 800b860:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b864:	e090      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b86e:	e08b      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b878:	e086      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	687a      	ldr	r2, [r7, #4]
 800b87e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b882:	e081      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b88c:	e07c      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	687a      	ldr	r2, [r7, #4]
 800b892:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800b896:	e077      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	687a      	ldr	r2, [r7, #4]
 800b89c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800b8a0:	e072      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b8aa:	e06d      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b8b4:	e068      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	75fb      	strb	r3, [r7, #23]
        break;
 800b8ba:	e065      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d15d      	bne.n	800b984 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800b8c8:	7afb      	ldrb	r3, [r7, #11]
 800b8ca:	2b0d      	cmp	r3, #13
 800b8cc:	d857      	bhi.n	800b97e <HAL_TIM_RegisterCallback+0x2a6>
 800b8ce:	a201      	add	r2, pc, #4	@ (adr r2, 800b8d4 <HAL_TIM_RegisterCallback+0x1fc>)
 800b8d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8d4:	0800b90d 	.word	0x0800b90d
 800b8d8:	0800b915 	.word	0x0800b915
 800b8dc:	0800b91d 	.word	0x0800b91d
 800b8e0:	0800b925 	.word	0x0800b925
 800b8e4:	0800b92d 	.word	0x0800b92d
 800b8e8:	0800b935 	.word	0x0800b935
 800b8ec:	0800b93d 	.word	0x0800b93d
 800b8f0:	0800b945 	.word	0x0800b945
 800b8f4:	0800b94d 	.word	0x0800b94d
 800b8f8:	0800b955 	.word	0x0800b955
 800b8fc:	0800b95d 	.word	0x0800b95d
 800b900:	0800b965 	.word	0x0800b965
 800b904:	0800b96d 	.word	0x0800b96d
 800b908:	0800b975 	.word	0x0800b975
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b912:	e039      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b91a:	e035      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b922:	e031      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b92a:	e02d      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	687a      	ldr	r2, [r7, #4]
 800b930:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b932:	e029      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b93a:	e025      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b942:	e021      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	687a      	ldr	r2, [r7, #4]
 800b948:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b94a:	e01d      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b952:	e019      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b95a:	e015      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b962:	e011      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	687a      	ldr	r2, [r7, #4]
 800b968:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b96a:	e00d      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b972:	e009      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b97c:	e004      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b97e:	2301      	movs	r3, #1
 800b980:	75fb      	strb	r3, [r7, #23]
        break;
 800b982:	e001      	b.n	800b988 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800b984:	2301      	movs	r3, #1
 800b986:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b988:	7dfb      	ldrb	r3, [r7, #23]
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	371c      	adds	r7, #28
 800b98e:	46bd      	mov	sp, r7
 800b990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b994:	4770      	bx	lr
 800b996:	bf00      	nop

0800b998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b998:	b480      	push	{r7}
 800b99a:	b085      	sub	sp, #20
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
 800b9a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	4a42      	ldr	r2, [pc, #264]	@ (800bab4 <TIM_Base_SetConfig+0x11c>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d00f      	beq.n	800b9d0 <TIM_Base_SetConfig+0x38>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9b6:	d00b      	beq.n	800b9d0 <TIM_Base_SetConfig+0x38>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a3f      	ldr	r2, [pc, #252]	@ (800bab8 <TIM_Base_SetConfig+0x120>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d007      	beq.n	800b9d0 <TIM_Base_SetConfig+0x38>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4a3e      	ldr	r2, [pc, #248]	@ (800babc <TIM_Base_SetConfig+0x124>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d003      	beq.n	800b9d0 <TIM_Base_SetConfig+0x38>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	4a3d      	ldr	r2, [pc, #244]	@ (800bac0 <TIM_Base_SetConfig+0x128>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d108      	bne.n	800b9e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	68fa      	ldr	r2, [r7, #12]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	4a33      	ldr	r2, [pc, #204]	@ (800bab4 <TIM_Base_SetConfig+0x11c>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d01b      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9f0:	d017      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	4a30      	ldr	r2, [pc, #192]	@ (800bab8 <TIM_Base_SetConfig+0x120>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d013      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4a2f      	ldr	r2, [pc, #188]	@ (800babc <TIM_Base_SetConfig+0x124>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d00f      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a2e      	ldr	r2, [pc, #184]	@ (800bac0 <TIM_Base_SetConfig+0x128>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d00b      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	4a2d      	ldr	r2, [pc, #180]	@ (800bac4 <TIM_Base_SetConfig+0x12c>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d007      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a2c      	ldr	r2, [pc, #176]	@ (800bac8 <TIM_Base_SetConfig+0x130>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d003      	beq.n	800ba22 <TIM_Base_SetConfig+0x8a>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4a2b      	ldr	r2, [pc, #172]	@ (800bacc <TIM_Base_SetConfig+0x134>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d108      	bne.n	800ba34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	68db      	ldr	r3, [r3, #12]
 800ba2e:	68fa      	ldr	r2, [r7, #12]
 800ba30:	4313      	orrs	r3, r2
 800ba32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	695b      	ldr	r3, [r3, #20]
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	68fa      	ldr	r2, [r7, #12]
 800ba46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	689a      	ldr	r2, [r3, #8]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	681a      	ldr	r2, [r3, #0]
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a16      	ldr	r2, [pc, #88]	@ (800bab4 <TIM_Base_SetConfig+0x11c>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d00f      	beq.n	800ba80 <TIM_Base_SetConfig+0xe8>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	4a17      	ldr	r2, [pc, #92]	@ (800bac0 <TIM_Base_SetConfig+0x128>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d00b      	beq.n	800ba80 <TIM_Base_SetConfig+0xe8>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	4a16      	ldr	r2, [pc, #88]	@ (800bac4 <TIM_Base_SetConfig+0x12c>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d007      	beq.n	800ba80 <TIM_Base_SetConfig+0xe8>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	4a15      	ldr	r2, [pc, #84]	@ (800bac8 <TIM_Base_SetConfig+0x130>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d003      	beq.n	800ba80 <TIM_Base_SetConfig+0xe8>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	4a14      	ldr	r2, [pc, #80]	@ (800bacc <TIM_Base_SetConfig+0x134>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d103      	bne.n	800ba88 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	691a      	ldr	r2, [r3, #16]
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	691b      	ldr	r3, [r3, #16]
 800ba92:	f003 0301 	and.w	r3, r3, #1
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d105      	bne.n	800baa6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	691b      	ldr	r3, [r3, #16]
 800ba9e:	f023 0201 	bic.w	r2, r3, #1
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	611a      	str	r2, [r3, #16]
  }
}
 800baa6:	bf00      	nop
 800baa8:	3714      	adds	r7, #20
 800baaa:	46bd      	mov	sp, r7
 800baac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab0:	4770      	bx	lr
 800bab2:	bf00      	nop
 800bab4:	40012c00 	.word	0x40012c00
 800bab8:	40000400 	.word	0x40000400
 800babc:	40000800 	.word	0x40000800
 800bac0:	40013400 	.word	0x40013400
 800bac4:	40014000 	.word	0x40014000
 800bac8:	40014400 	.word	0x40014400
 800bacc:	40014800 	.word	0x40014800

0800bad0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bad0:	b480      	push	{r7}
 800bad2:	b087      	sub	sp, #28
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6a1b      	ldr	r3, [r3, #32]
 800bade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6a1b      	ldr	r3, [r3, #32]
 800bae4:	f023 0201 	bic.w	r2, r3, #1
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	699b      	ldr	r3, [r3, #24]
 800baf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bafe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f023 0303 	bic.w	r3, r3, #3
 800bb0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	68fa      	ldr	r2, [r7, #12]
 800bb12:	4313      	orrs	r3, r2
 800bb14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	f023 0302 	bic.w	r3, r3, #2
 800bb1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	689b      	ldr	r3, [r3, #8]
 800bb22:	697a      	ldr	r2, [r7, #20]
 800bb24:	4313      	orrs	r3, r2
 800bb26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	4a2c      	ldr	r2, [pc, #176]	@ (800bbdc <TIM_OC1_SetConfig+0x10c>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d00f      	beq.n	800bb50 <TIM_OC1_SetConfig+0x80>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4a2b      	ldr	r2, [pc, #172]	@ (800bbe0 <TIM_OC1_SetConfig+0x110>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d00b      	beq.n	800bb50 <TIM_OC1_SetConfig+0x80>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	4a2a      	ldr	r2, [pc, #168]	@ (800bbe4 <TIM_OC1_SetConfig+0x114>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d007      	beq.n	800bb50 <TIM_OC1_SetConfig+0x80>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	4a29      	ldr	r2, [pc, #164]	@ (800bbe8 <TIM_OC1_SetConfig+0x118>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d003      	beq.n	800bb50 <TIM_OC1_SetConfig+0x80>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	4a28      	ldr	r2, [pc, #160]	@ (800bbec <TIM_OC1_SetConfig+0x11c>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d10c      	bne.n	800bb6a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	f023 0308 	bic.w	r3, r3, #8
 800bb56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	697a      	ldr	r2, [r7, #20]
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f023 0304 	bic.w	r3, r3, #4
 800bb68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	4a1b      	ldr	r2, [pc, #108]	@ (800bbdc <TIM_OC1_SetConfig+0x10c>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d00f      	beq.n	800bb92 <TIM_OC1_SetConfig+0xc2>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	4a1a      	ldr	r2, [pc, #104]	@ (800bbe0 <TIM_OC1_SetConfig+0x110>)
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d00b      	beq.n	800bb92 <TIM_OC1_SetConfig+0xc2>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	4a19      	ldr	r2, [pc, #100]	@ (800bbe4 <TIM_OC1_SetConfig+0x114>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d007      	beq.n	800bb92 <TIM_OC1_SetConfig+0xc2>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	4a18      	ldr	r2, [pc, #96]	@ (800bbe8 <TIM_OC1_SetConfig+0x118>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d003      	beq.n	800bb92 <TIM_OC1_SetConfig+0xc2>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	4a17      	ldr	r2, [pc, #92]	@ (800bbec <TIM_OC1_SetConfig+0x11c>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d111      	bne.n	800bbb6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	693a      	ldr	r2, [r7, #16]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	699b      	ldr	r3, [r3, #24]
 800bbb0:	693a      	ldr	r2, [r7, #16]
 800bbb2:	4313      	orrs	r3, r2
 800bbb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	693a      	ldr	r2, [r7, #16]
 800bbba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	68fa      	ldr	r2, [r7, #12]
 800bbc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	685a      	ldr	r2, [r3, #4]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	697a      	ldr	r2, [r7, #20]
 800bbce:	621a      	str	r2, [r3, #32]
}
 800bbd0:	bf00      	nop
 800bbd2:	371c      	adds	r7, #28
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr
 800bbdc:	40012c00 	.word	0x40012c00
 800bbe0:	40013400 	.word	0x40013400
 800bbe4:	40014000 	.word	0x40014000
 800bbe8:	40014400 	.word	0x40014400
 800bbec:	40014800 	.word	0x40014800

0800bbf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b087      	sub	sp, #28
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6a1b      	ldr	r3, [r3, #32]
 800bbfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6a1b      	ldr	r3, [r3, #32]
 800bc04:	f023 0210 	bic.w	r2, r3, #16
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	699b      	ldr	r3, [r3, #24]
 800bc16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	021b      	lsls	r3, r3, #8
 800bc32:	68fa      	ldr	r2, [r7, #12]
 800bc34:	4313      	orrs	r3, r2
 800bc36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	f023 0320 	bic.w	r3, r3, #32
 800bc3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	011b      	lsls	r3, r3, #4
 800bc46:	697a      	ldr	r2, [r7, #20]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	4a28      	ldr	r2, [pc, #160]	@ (800bcf0 <TIM_OC2_SetConfig+0x100>)
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d003      	beq.n	800bc5c <TIM_OC2_SetConfig+0x6c>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	4a27      	ldr	r2, [pc, #156]	@ (800bcf4 <TIM_OC2_SetConfig+0x104>)
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	d10d      	bne.n	800bc78 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bc62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	011b      	lsls	r3, r3, #4
 800bc6a:	697a      	ldr	r2, [r7, #20]
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4a1d      	ldr	r2, [pc, #116]	@ (800bcf0 <TIM_OC2_SetConfig+0x100>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d00f      	beq.n	800bca0 <TIM_OC2_SetConfig+0xb0>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a1c      	ldr	r2, [pc, #112]	@ (800bcf4 <TIM_OC2_SetConfig+0x104>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d00b      	beq.n	800bca0 <TIM_OC2_SetConfig+0xb0>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	4a1b      	ldr	r2, [pc, #108]	@ (800bcf8 <TIM_OC2_SetConfig+0x108>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d007      	beq.n	800bca0 <TIM_OC2_SetConfig+0xb0>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	4a1a      	ldr	r2, [pc, #104]	@ (800bcfc <TIM_OC2_SetConfig+0x10c>)
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d003      	beq.n	800bca0 <TIM_OC2_SetConfig+0xb0>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4a19      	ldr	r2, [pc, #100]	@ (800bd00 <TIM_OC2_SetConfig+0x110>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d113      	bne.n	800bcc8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bca6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bcae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	695b      	ldr	r3, [r3, #20]
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	685a      	ldr	r2, [r3, #4]
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	697a      	ldr	r2, [r7, #20]
 800bce0:	621a      	str	r2, [r3, #32]
}
 800bce2:	bf00      	nop
 800bce4:	371c      	adds	r7, #28
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop
 800bcf0:	40012c00 	.word	0x40012c00
 800bcf4:	40013400 	.word	0x40013400
 800bcf8:	40014000 	.word	0x40014000
 800bcfc:	40014400 	.word	0x40014400
 800bd00:	40014800 	.word	0x40014800

0800bd04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b087      	sub	sp, #28
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6a1b      	ldr	r3, [r3, #32]
 800bd12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6a1b      	ldr	r3, [r3, #32]
 800bd18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	685b      	ldr	r3, [r3, #4]
 800bd24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	69db      	ldr	r3, [r3, #28]
 800bd2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	f023 0303 	bic.w	r3, r3, #3
 800bd3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	68fa      	ldr	r2, [r7, #12]
 800bd46:	4313      	orrs	r3, r2
 800bd48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bd50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	689b      	ldr	r3, [r3, #8]
 800bd56:	021b      	lsls	r3, r3, #8
 800bd58:	697a      	ldr	r2, [r7, #20]
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4a27      	ldr	r2, [pc, #156]	@ (800be00 <TIM_OC3_SetConfig+0xfc>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d003      	beq.n	800bd6e <TIM_OC3_SetConfig+0x6a>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a26      	ldr	r2, [pc, #152]	@ (800be04 <TIM_OC3_SetConfig+0x100>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d10d      	bne.n	800bd8a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	68db      	ldr	r3, [r3, #12]
 800bd7a:	021b      	lsls	r3, r3, #8
 800bd7c:	697a      	ldr	r2, [r7, #20]
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	4a1c      	ldr	r2, [pc, #112]	@ (800be00 <TIM_OC3_SetConfig+0xfc>)
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	d00f      	beq.n	800bdb2 <TIM_OC3_SetConfig+0xae>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	4a1b      	ldr	r2, [pc, #108]	@ (800be04 <TIM_OC3_SetConfig+0x100>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d00b      	beq.n	800bdb2 <TIM_OC3_SetConfig+0xae>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	4a1a      	ldr	r2, [pc, #104]	@ (800be08 <TIM_OC3_SetConfig+0x104>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d007      	beq.n	800bdb2 <TIM_OC3_SetConfig+0xae>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	4a19      	ldr	r2, [pc, #100]	@ (800be0c <TIM_OC3_SetConfig+0x108>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d003      	beq.n	800bdb2 <TIM_OC3_SetConfig+0xae>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	4a18      	ldr	r2, [pc, #96]	@ (800be10 <TIM_OC3_SetConfig+0x10c>)
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d113      	bne.n	800bdda <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bdb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bdc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	695b      	ldr	r3, [r3, #20]
 800bdc6:	011b      	lsls	r3, r3, #4
 800bdc8:	693a      	ldr	r2, [r7, #16]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	699b      	ldr	r3, [r3, #24]
 800bdd2:	011b      	lsls	r3, r3, #4
 800bdd4:	693a      	ldr	r2, [r7, #16]
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	693a      	ldr	r2, [r7, #16]
 800bdde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	68fa      	ldr	r2, [r7, #12]
 800bde4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	685a      	ldr	r2, [r3, #4]
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	697a      	ldr	r2, [r7, #20]
 800bdf2:	621a      	str	r2, [r3, #32]
}
 800bdf4:	bf00      	nop
 800bdf6:	371c      	adds	r7, #28
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr
 800be00:	40012c00 	.word	0x40012c00
 800be04:	40013400 	.word	0x40013400
 800be08:	40014000 	.word	0x40014000
 800be0c:	40014400 	.word	0x40014400
 800be10:	40014800 	.word	0x40014800

0800be14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be14:	b480      	push	{r7}
 800be16:	b087      	sub	sp, #28
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6a1b      	ldr	r3, [r3, #32]
 800be22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6a1b      	ldr	r3, [r3, #32]
 800be28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	69db      	ldr	r3, [r3, #28]
 800be3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	021b      	lsls	r3, r3, #8
 800be56:	68fa      	ldr	r2, [r7, #12]
 800be58:	4313      	orrs	r3, r2
 800be5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	031b      	lsls	r3, r3, #12
 800be6a:	697a      	ldr	r2, [r7, #20]
 800be6c:	4313      	orrs	r3, r2
 800be6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	4a28      	ldr	r2, [pc, #160]	@ (800bf14 <TIM_OC4_SetConfig+0x100>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d003      	beq.n	800be80 <TIM_OC4_SetConfig+0x6c>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	4a27      	ldr	r2, [pc, #156]	@ (800bf18 <TIM_OC4_SetConfig+0x104>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d10d      	bne.n	800be9c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800be86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	68db      	ldr	r3, [r3, #12]
 800be8c:	031b      	lsls	r3, r3, #12
 800be8e:	697a      	ldr	r2, [r7, #20]
 800be90:	4313      	orrs	r3, r2
 800be92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a1d      	ldr	r2, [pc, #116]	@ (800bf14 <TIM_OC4_SetConfig+0x100>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d00f      	beq.n	800bec4 <TIM_OC4_SetConfig+0xb0>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a1c      	ldr	r2, [pc, #112]	@ (800bf18 <TIM_OC4_SetConfig+0x104>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d00b      	beq.n	800bec4 <TIM_OC4_SetConfig+0xb0>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	4a1b      	ldr	r2, [pc, #108]	@ (800bf1c <TIM_OC4_SetConfig+0x108>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d007      	beq.n	800bec4 <TIM_OC4_SetConfig+0xb0>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	4a1a      	ldr	r2, [pc, #104]	@ (800bf20 <TIM_OC4_SetConfig+0x10c>)
 800beb8:	4293      	cmp	r3, r2
 800beba:	d003      	beq.n	800bec4 <TIM_OC4_SetConfig+0xb0>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	4a19      	ldr	r2, [pc, #100]	@ (800bf24 <TIM_OC4_SetConfig+0x110>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d113      	bne.n	800beec <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800beca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bed2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	695b      	ldr	r3, [r3, #20]
 800bed8:	019b      	lsls	r3, r3, #6
 800beda:	693a      	ldr	r2, [r7, #16]
 800bedc:	4313      	orrs	r3, r2
 800bede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	699b      	ldr	r3, [r3, #24]
 800bee4:	019b      	lsls	r3, r3, #6
 800bee6:	693a      	ldr	r2, [r7, #16]
 800bee8:	4313      	orrs	r3, r2
 800beea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	693a      	ldr	r2, [r7, #16]
 800bef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	697a      	ldr	r2, [r7, #20]
 800bf04:	621a      	str	r2, [r3, #32]
}
 800bf06:	bf00      	nop
 800bf08:	371c      	adds	r7, #28
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr
 800bf12:	bf00      	nop
 800bf14:	40012c00 	.word	0x40012c00
 800bf18:	40013400 	.word	0x40013400
 800bf1c:	40014000 	.word	0x40014000
 800bf20:	40014400 	.word	0x40014400
 800bf24:	40014800 	.word	0x40014800

0800bf28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6a1b      	ldr	r3, [r3, #32]
 800bf36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6a1b      	ldr	r3, [r3, #32]
 800bf3c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	4313      	orrs	r3, r2
 800bf64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bf6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	689b      	ldr	r3, [r3, #8]
 800bf72:	041b      	lsls	r3, r3, #16
 800bf74:	693a      	ldr	r2, [r7, #16]
 800bf76:	4313      	orrs	r3, r2
 800bf78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	4a17      	ldr	r2, [pc, #92]	@ (800bfdc <TIM_OC5_SetConfig+0xb4>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d00f      	beq.n	800bfa2 <TIM_OC5_SetConfig+0x7a>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	4a16      	ldr	r2, [pc, #88]	@ (800bfe0 <TIM_OC5_SetConfig+0xb8>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d00b      	beq.n	800bfa2 <TIM_OC5_SetConfig+0x7a>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	4a15      	ldr	r2, [pc, #84]	@ (800bfe4 <TIM_OC5_SetConfig+0xbc>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d007      	beq.n	800bfa2 <TIM_OC5_SetConfig+0x7a>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4a14      	ldr	r2, [pc, #80]	@ (800bfe8 <TIM_OC5_SetConfig+0xc0>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d003      	beq.n	800bfa2 <TIM_OC5_SetConfig+0x7a>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a13      	ldr	r2, [pc, #76]	@ (800bfec <TIM_OC5_SetConfig+0xc4>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d109      	bne.n	800bfb6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bfa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	695b      	ldr	r3, [r3, #20]
 800bfae:	021b      	lsls	r3, r3, #8
 800bfb0:	697a      	ldr	r2, [r7, #20]
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	697a      	ldr	r2, [r7, #20]
 800bfba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	68fa      	ldr	r2, [r7, #12]
 800bfc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	685a      	ldr	r2, [r3, #4]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	693a      	ldr	r2, [r7, #16]
 800bfce:	621a      	str	r2, [r3, #32]
}
 800bfd0:	bf00      	nop
 800bfd2:	371c      	adds	r7, #28
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfda:	4770      	bx	lr
 800bfdc:	40012c00 	.word	0x40012c00
 800bfe0:	40013400 	.word	0x40013400
 800bfe4:	40014000 	.word	0x40014000
 800bfe8:	40014400 	.word	0x40014400
 800bfec:	40014800 	.word	0x40014800

0800bff0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b087      	sub	sp, #28
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a1b      	ldr	r3, [r3, #32]
 800bffe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6a1b      	ldr	r3, [r3, #32]
 800c004:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	685b      	ldr	r3, [r3, #4]
 800c010:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c01e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	021b      	lsls	r3, r3, #8
 800c02a:	68fa      	ldr	r2, [r7, #12]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	689b      	ldr	r3, [r3, #8]
 800c03c:	051b      	lsls	r3, r3, #20
 800c03e:	693a      	ldr	r2, [r7, #16]
 800c040:	4313      	orrs	r3, r2
 800c042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	4a18      	ldr	r2, [pc, #96]	@ (800c0a8 <TIM_OC6_SetConfig+0xb8>)
 800c048:	4293      	cmp	r3, r2
 800c04a:	d00f      	beq.n	800c06c <TIM_OC6_SetConfig+0x7c>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	4a17      	ldr	r2, [pc, #92]	@ (800c0ac <TIM_OC6_SetConfig+0xbc>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d00b      	beq.n	800c06c <TIM_OC6_SetConfig+0x7c>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	4a16      	ldr	r2, [pc, #88]	@ (800c0b0 <TIM_OC6_SetConfig+0xc0>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d007      	beq.n	800c06c <TIM_OC6_SetConfig+0x7c>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	4a15      	ldr	r2, [pc, #84]	@ (800c0b4 <TIM_OC6_SetConfig+0xc4>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d003      	beq.n	800c06c <TIM_OC6_SetConfig+0x7c>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4a14      	ldr	r2, [pc, #80]	@ (800c0b8 <TIM_OC6_SetConfig+0xc8>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d109      	bne.n	800c080 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	695b      	ldr	r3, [r3, #20]
 800c078:	029b      	lsls	r3, r3, #10
 800c07a:	697a      	ldr	r2, [r7, #20]
 800c07c:	4313      	orrs	r3, r2
 800c07e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	697a      	ldr	r2, [r7, #20]
 800c084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	685a      	ldr	r2, [r3, #4]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	693a      	ldr	r2, [r7, #16]
 800c098:	621a      	str	r2, [r3, #32]
}
 800c09a:	bf00      	nop
 800c09c:	371c      	adds	r7, #28
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	40012c00 	.word	0x40012c00
 800c0ac:	40013400 	.word	0x40013400
 800c0b0:	40014000 	.word	0x40014000
 800c0b4:	40014400 	.word	0x40014400
 800c0b8:	40014800 	.word	0x40014800

0800c0bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b087      	sub	sp, #28
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	60f8      	str	r0, [r7, #12]
 800c0c4:	60b9      	str	r1, [r7, #8]
 800c0c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	6a1b      	ldr	r3, [r3, #32]
 800c0cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	6a1b      	ldr	r3, [r3, #32]
 800c0d2:	f023 0201 	bic.w	r2, r3, #1
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c0e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	011b      	lsls	r3, r3, #4
 800c0ec:	693a      	ldr	r2, [r7, #16]
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	f023 030a 	bic.w	r3, r3, #10
 800c0f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0fa:	697a      	ldr	r2, [r7, #20]
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	4313      	orrs	r3, r2
 800c100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	693a      	ldr	r2, [r7, #16]
 800c106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	621a      	str	r2, [r3, #32]
}
 800c10e:	bf00      	nop
 800c110:	371c      	adds	r7, #28
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr

0800c11a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c11a:	b480      	push	{r7}
 800c11c:	b087      	sub	sp, #28
 800c11e:	af00      	add	r7, sp, #0
 800c120:	60f8      	str	r0, [r7, #12]
 800c122:	60b9      	str	r1, [r7, #8]
 800c124:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	6a1b      	ldr	r3, [r3, #32]
 800c12a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	6a1b      	ldr	r3, [r3, #32]
 800c130:	f023 0210 	bic.w	r2, r3, #16
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	699b      	ldr	r3, [r3, #24]
 800c13c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c144:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	031b      	lsls	r3, r3, #12
 800c14a:	693a      	ldr	r2, [r7, #16]
 800c14c:	4313      	orrs	r3, r2
 800c14e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c150:	697b      	ldr	r3, [r7, #20]
 800c152:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c156:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	011b      	lsls	r3, r3, #4
 800c15c:	697a      	ldr	r2, [r7, #20]
 800c15e:	4313      	orrs	r3, r2
 800c160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	693a      	ldr	r2, [r7, #16]
 800c166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	697a      	ldr	r2, [r7, #20]
 800c16c:	621a      	str	r2, [r3, #32]
}
 800c16e:	bf00      	nop
 800c170:	371c      	adds	r7, #28
 800c172:	46bd      	mov	sp, r7
 800c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c178:	4770      	bx	lr

0800c17a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c17a:	b480      	push	{r7}
 800c17c:	b085      	sub	sp, #20
 800c17e:	af00      	add	r7, sp, #0
 800c180:	6078      	str	r0, [r7, #4]
 800c182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c190:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c194:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c196:	683a      	ldr	r2, [r7, #0]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	f043 0307 	orr.w	r3, r3, #7
 800c1a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	609a      	str	r2, [r3, #8]
}
 800c1a8:	bf00      	nop
 800c1aa:	3714      	adds	r7, #20
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b2:	4770      	bx	lr

0800c1b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b087      	sub	sp, #28
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	607a      	str	r2, [r7, #4]
 800c1c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	689b      	ldr	r3, [r3, #8]
 800c1c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c1ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	021a      	lsls	r2, r3, #8
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	431a      	orrs	r2, r3
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	4313      	orrs	r3, r2
 800c1dc:	697a      	ldr	r2, [r7, #20]
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	697a      	ldr	r2, [r7, #20]
 800c1e6:	609a      	str	r2, [r3, #8]
}
 800c1e8:	bf00      	nop
 800c1ea:	371c      	adds	r7, #28
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f2:	4770      	bx	lr

0800c1f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c1f4:	b480      	push	{r7}
 800c1f6:	b087      	sub	sp, #28
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	f003 031f 	and.w	r3, r3, #31
 800c206:	2201      	movs	r2, #1
 800c208:	fa02 f303 	lsl.w	r3, r2, r3
 800c20c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	6a1a      	ldr	r2, [r3, #32]
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	43db      	mvns	r3, r3
 800c216:	401a      	ands	r2, r3
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	6a1a      	ldr	r2, [r3, #32]
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	f003 031f 	and.w	r3, r3, #31
 800c226:	6879      	ldr	r1, [r7, #4]
 800c228:	fa01 f303 	lsl.w	r3, r1, r3
 800c22c:	431a      	orrs	r2, r3
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	621a      	str	r2, [r3, #32]
}
 800c232:	bf00      	nop
 800c234:	371c      	adds	r7, #28
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
	...

0800c240 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800c240:	b480      	push	{r7}
 800c242:	b083      	sub	sp, #12
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	4a26      	ldr	r2, [pc, #152]	@ (800c2e4 <TIM_ResetCallback+0xa4>)
 800c24c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	4a25      	ldr	r2, [pc, #148]	@ (800c2e8 <TIM_ResetCallback+0xa8>)
 800c254:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	4a24      	ldr	r2, [pc, #144]	@ (800c2ec <TIM_ResetCallback+0xac>)
 800c25c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	4a23      	ldr	r2, [pc, #140]	@ (800c2f0 <TIM_ResetCallback+0xb0>)
 800c264:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	4a22      	ldr	r2, [pc, #136]	@ (800c2f4 <TIM_ResetCallback+0xb4>)
 800c26c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	4a21      	ldr	r2, [pc, #132]	@ (800c2f8 <TIM_ResetCallback+0xb8>)
 800c274:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	4a20      	ldr	r2, [pc, #128]	@ (800c2fc <TIM_ResetCallback+0xbc>)
 800c27c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	4a1f      	ldr	r2, [pc, #124]	@ (800c300 <TIM_ResetCallback+0xc0>)
 800c284:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	4a1e      	ldr	r2, [pc, #120]	@ (800c304 <TIM_ResetCallback+0xc4>)
 800c28c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	4a1d      	ldr	r2, [pc, #116]	@ (800c308 <TIM_ResetCallback+0xc8>)
 800c294:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	4a1c      	ldr	r2, [pc, #112]	@ (800c30c <TIM_ResetCallback+0xcc>)
 800c29c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	4a1b      	ldr	r2, [pc, #108]	@ (800c310 <TIM_ResetCallback+0xd0>)
 800c2a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	4a1a      	ldr	r2, [pc, #104]	@ (800c314 <TIM_ResetCallback+0xd4>)
 800c2ac:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	4a19      	ldr	r2, [pc, #100]	@ (800c318 <TIM_ResetCallback+0xd8>)
 800c2b4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	4a18      	ldr	r2, [pc, #96]	@ (800c31c <TIM_ResetCallback+0xdc>)
 800c2bc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	4a17      	ldr	r2, [pc, #92]	@ (800c320 <TIM_ResetCallback+0xe0>)
 800c2c4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	4a16      	ldr	r2, [pc, #88]	@ (800c324 <TIM_ResetCallback+0xe4>)
 800c2cc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	4a15      	ldr	r2, [pc, #84]	@ (800c328 <TIM_ResetCallback+0xe8>)
 800c2d4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800c2d8:	bf00      	nop
 800c2da:	370c      	adds	r7, #12
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr
 800c2e4:	08004e0d 	.word	0x08004e0d
 800c2e8:	0800b625 	.word	0x0800b625
 800c2ec:	0800b69d 	.word	0x0800b69d
 800c2f0:	0800b6b1 	.word	0x0800b6b1
 800c2f4:	0800b64d 	.word	0x0800b64d
 800c2f8:	0800b661 	.word	0x0800b661
 800c2fc:	0800b639 	.word	0x0800b639
 800c300:	0800b675 	.word	0x0800b675
 800c304:	0800b689 	.word	0x0800b689
 800c308:	0800b6c5 	.word	0x0800b6c5
 800c30c:	0800c431 	.word	0x0800c431
 800c310:	0800c445 	.word	0x0800c445
 800c314:	0800c459 	.word	0x0800c459
 800c318:	0800c46d 	.word	0x0800c46d
 800c31c:	0800c481 	.word	0x0800c481
 800c320:	0800c495 	.word	0x0800c495
 800c324:	0800c4a9 	.word	0x0800c4a9
 800c328:	0800c4bd 	.word	0x0800c4bd

0800c32c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
 800c334:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	d101      	bne.n	800c344 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c340:	2302      	movs	r3, #2
 800c342:	e065      	b.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2202      	movs	r2, #2
 800c350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4a2c      	ldr	r2, [pc, #176]	@ (800c41c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d004      	beq.n	800c378 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	4a2b      	ldr	r2, [pc, #172]	@ (800c420 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c374:	4293      	cmp	r3, r2
 800c376:	d108      	bne.n	800c38a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c37e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	68fa      	ldr	r2, [r7, #12]
 800c386:	4313      	orrs	r3, r2
 800c388:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c394:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	68fa      	ldr	r2, [r7, #12]
 800c39c:	4313      	orrs	r3, r2
 800c39e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a1b      	ldr	r2, [pc, #108]	@ (800c41c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d018      	beq.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3ba:	d013      	beq.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	4a18      	ldr	r2, [pc, #96]	@ (800c424 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	d00e      	beq.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	4a17      	ldr	r2, [pc, #92]	@ (800c428 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d009      	beq.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4a12      	ldr	r2, [pc, #72]	@ (800c420 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	d004      	beq.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a13      	ldr	r2, [pc, #76]	@ (800c42c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d10c      	bne.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c3ea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	689b      	ldr	r3, [r3, #8]
 800c3f0:	68ba      	ldr	r2, [r7, #8]
 800c3f2:	4313      	orrs	r3, r2
 800c3f4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68ba      	ldr	r2, [r7, #8]
 800c3fc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2201      	movs	r2, #1
 800c402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c40e:	2300      	movs	r3, #0
}
 800c410:	4618      	mov	r0, r3
 800c412:	3714      	adds	r7, #20
 800c414:	46bd      	mov	sp, r7
 800c416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41a:	4770      	bx	lr
 800c41c:	40012c00 	.word	0x40012c00
 800c420:	40013400 	.word	0x40013400
 800c424:	40000400 	.word	0x40000400
 800c428:	40000800 	.word	0x40000800
 800c42c:	40014000 	.word	0x40014000

0800c430 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c430:	b480      	push	{r7}
 800c432:	b083      	sub	sp, #12
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c438:	bf00      	nop
 800c43a:	370c      	adds	r7, #12
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr

0800c444 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800c44c:	bf00      	nop
 800c44e:	370c      	adds	r7, #12
 800c450:	46bd      	mov	sp, r7
 800c452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c456:	4770      	bx	lr

0800c458 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c458:	b480      	push	{r7}
 800c45a:	b083      	sub	sp, #12
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c460:	bf00      	nop
 800c462:	370c      	adds	r7, #12
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr

0800c46c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c474:	bf00      	nop
 800c476:	370c      	adds	r7, #12
 800c478:	46bd      	mov	sp, r7
 800c47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47e:	4770      	bx	lr

0800c480 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c488:	bf00      	nop
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c494:	b480      	push	{r7}
 800c496:	b083      	sub	sp, #12
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c49c:	bf00      	nop
 800c49e:	370c      	adds	r7, #12
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e042      	b.n	800c568 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d106      	bne.n	800c4fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4f4:	6878      	ldr	r0, [r7, #4]
 800c4f6:	f7f9 fc27 	bl	8005d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2224      	movs	r2, #36	@ 0x24
 800c4fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f022 0201 	bic.w	r2, r2, #1
 800c510:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c516:	2b00      	cmp	r3, #0
 800c518:	d002      	beq.n	800c520 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f000 ff30 	bl	800d380 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f000 fc61 	bl	800cde8 <UART_SetConfig>
 800c526:	4603      	mov	r3, r0
 800c528:	2b01      	cmp	r3, #1
 800c52a:	d101      	bne.n	800c530 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c52c:	2301      	movs	r3, #1
 800c52e:	e01b      	b.n	800c568 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	685a      	ldr	r2, [r3, #4]
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c53e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	689a      	ldr	r2, [r3, #8]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c54e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f042 0201 	orr.w	r2, r2, #1
 800c55e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f000 ffaf 	bl	800d4c4 <UART_CheckIdleState>
 800c566:	4603      	mov	r3, r0
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3708      	adds	r7, #8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b08a      	sub	sp, #40	@ 0x28
 800c574:	af02      	add	r7, sp, #8
 800c576:	60f8      	str	r0, [r7, #12]
 800c578:	60b9      	str	r1, [r7, #8]
 800c57a:	603b      	str	r3, [r7, #0]
 800c57c:	4613      	mov	r3, r2
 800c57e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c586:	2b20      	cmp	r3, #32
 800c588:	d17b      	bne.n	800c682 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d002      	beq.n	800c596 <HAL_UART_Transmit+0x26>
 800c590:	88fb      	ldrh	r3, [r7, #6]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d101      	bne.n	800c59a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c596:	2301      	movs	r3, #1
 800c598:	e074      	b.n	800c684 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	2200      	movs	r2, #0
 800c59e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2221      	movs	r2, #33	@ 0x21
 800c5a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c5aa:	f7fa f81b 	bl	80065e4 <HAL_GetTick>
 800c5ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	88fa      	ldrh	r2, [r7, #6]
 800c5b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	88fa      	ldrh	r2, [r7, #6]
 800c5bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	689b      	ldr	r3, [r3, #8]
 800c5c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5c8:	d108      	bne.n	800c5dc <HAL_UART_Transmit+0x6c>
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d104      	bne.n	800c5dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	61bb      	str	r3, [r7, #24]
 800c5da:	e003      	b.n	800c5e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c5e4:	e030      	b.n	800c648 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	2180      	movs	r1, #128	@ 0x80
 800c5f0:	68f8      	ldr	r0, [r7, #12]
 800c5f2:	f001 f811 	bl	800d618 <UART_WaitOnFlagUntilTimeout>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d005      	beq.n	800c608 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2220      	movs	r2, #32
 800c600:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c604:	2303      	movs	r3, #3
 800c606:	e03d      	b.n	800c684 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d10b      	bne.n	800c626 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c60e:	69bb      	ldr	r3, [r7, #24]
 800c610:	881b      	ldrh	r3, [r3, #0]
 800c612:	461a      	mov	r2, r3
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c61c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	3302      	adds	r3, #2
 800c622:	61bb      	str	r3, [r7, #24]
 800c624:	e007      	b.n	800c636 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c626:	69fb      	ldr	r3, [r7, #28]
 800c628:	781a      	ldrb	r2, [r3, #0]
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c630:	69fb      	ldr	r3, [r7, #28]
 800c632:	3301      	adds	r3, #1
 800c634:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	3b01      	subs	r3, #1
 800c640:	b29a      	uxth	r2, r3
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c64e:	b29b      	uxth	r3, r3
 800c650:	2b00      	cmp	r3, #0
 800c652:	d1c8      	bne.n	800c5e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	2200      	movs	r2, #0
 800c65c:	2140      	movs	r1, #64	@ 0x40
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	f000 ffda 	bl	800d618 <UART_WaitOnFlagUntilTimeout>
 800c664:	4603      	mov	r3, r0
 800c666:	2b00      	cmp	r3, #0
 800c668:	d005      	beq.n	800c676 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2220      	movs	r2, #32
 800c66e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c672:	2303      	movs	r3, #3
 800c674:	e006      	b.n	800c684 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	2220      	movs	r2, #32
 800c67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c67e:	2300      	movs	r3, #0
 800c680:	e000      	b.n	800c684 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c682:	2302      	movs	r3, #2
  }
}
 800c684:	4618      	mov	r0, r3
 800c686:	3720      	adds	r7, #32
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b08a      	sub	sp, #40	@ 0x28
 800c690:	af00      	add	r7, sp, #0
 800c692:	60f8      	str	r0, [r7, #12]
 800c694:	60b9      	str	r1, [r7, #8]
 800c696:	4613      	mov	r3, r2
 800c698:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6a0:	2b20      	cmp	r3, #32
 800c6a2:	d137      	bne.n	800c714 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d002      	beq.n	800c6b0 <HAL_UART_Receive_IT+0x24>
 800c6aa:	88fb      	ldrh	r3, [r7, #6]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d101      	bne.n	800c6b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e030      	b.n	800c716 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a18      	ldr	r2, [pc, #96]	@ (800c720 <HAL_UART_Receive_IT+0x94>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d01f      	beq.n	800c704 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	685b      	ldr	r3, [r3, #4]
 800c6ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d018      	beq.n	800c704 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	e853 3f00 	ldrex	r3, [r3]
 800c6de:	613b      	str	r3, [r7, #16]
   return(result);
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c6e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	623b      	str	r3, [r7, #32]
 800c6f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6f4:	69f9      	ldr	r1, [r7, #28]
 800c6f6:	6a3a      	ldr	r2, [r7, #32]
 800c6f8:	e841 2300 	strex	r3, r2, [r1]
 800c6fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c6fe:	69bb      	ldr	r3, [r7, #24]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d1e6      	bne.n	800c6d2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c704:	88fb      	ldrh	r3, [r7, #6]
 800c706:	461a      	mov	r2, r3
 800c708:	68b9      	ldr	r1, [r7, #8]
 800c70a:	68f8      	ldr	r0, [r7, #12]
 800c70c:	f000 fff2 	bl	800d6f4 <UART_Start_Receive_IT>
 800c710:	4603      	mov	r3, r0
 800c712:	e000      	b.n	800c716 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c714:	2302      	movs	r3, #2
  }
}
 800c716:	4618      	mov	r0, r3
 800c718:	3728      	adds	r7, #40	@ 0x28
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}
 800c71e:	bf00      	nop
 800c720:	40008000 	.word	0x40008000

0800c724 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b0ba      	sub	sp, #232	@ 0xe8
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	69db      	ldr	r3, [r3, #28]
 800c732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c74a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c74e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c752:	4013      	ands	r3, r2
 800c754:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c758:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d11b      	bne.n	800c798 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c764:	f003 0320 	and.w	r3, r3, #32
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d015      	beq.n	800c798 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c76c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c770:	f003 0320 	and.w	r3, r3, #32
 800c774:	2b00      	cmp	r3, #0
 800c776:	d105      	bne.n	800c784 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c77c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c780:	2b00      	cmp	r3, #0
 800c782:	d009      	beq.n	800c798 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c788:	2b00      	cmp	r3, #0
 800c78a:	f000 8300 	beq.w	800cd8e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	4798      	blx	r3
      }
      return;
 800c796:	e2fa      	b.n	800cd8e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	f000 8123 	beq.w	800c9e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c7a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c7a6:	4b8d      	ldr	r3, [pc, #564]	@ (800c9dc <HAL_UART_IRQHandler+0x2b8>)
 800c7a8:	4013      	ands	r3, r2
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d106      	bne.n	800c7bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c7ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c7b2:	4b8b      	ldr	r3, [pc, #556]	@ (800c9e0 <HAL_UART_IRQHandler+0x2bc>)
 800c7b4:	4013      	ands	r3, r2
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f000 8116 	beq.w	800c9e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c7bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7c0:	f003 0301 	and.w	r3, r3, #1
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d011      	beq.n	800c7ec <HAL_UART_IRQHandler+0xc8>
 800c7c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00b      	beq.n	800c7ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2201      	movs	r2, #1
 800c7da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7e2:	f043 0201 	orr.w	r2, r3, #1
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7f0:	f003 0302 	and.w	r3, r3, #2
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d011      	beq.n	800c81c <HAL_UART_IRQHandler+0xf8>
 800c7f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7fc:	f003 0301 	and.w	r3, r3, #1
 800c800:	2b00      	cmp	r3, #0
 800c802:	d00b      	beq.n	800c81c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2202      	movs	r2, #2
 800c80a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c812:	f043 0204 	orr.w	r2, r3, #4
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c820:	f003 0304 	and.w	r3, r3, #4
 800c824:	2b00      	cmp	r3, #0
 800c826:	d011      	beq.n	800c84c <HAL_UART_IRQHandler+0x128>
 800c828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c82c:	f003 0301 	and.w	r3, r3, #1
 800c830:	2b00      	cmp	r3, #0
 800c832:	d00b      	beq.n	800c84c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	2204      	movs	r2, #4
 800c83a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c842:	f043 0202 	orr.w	r2, r3, #2
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c84c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c850:	f003 0308 	and.w	r3, r3, #8
 800c854:	2b00      	cmp	r3, #0
 800c856:	d017      	beq.n	800c888 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c85c:	f003 0320 	and.w	r3, r3, #32
 800c860:	2b00      	cmp	r3, #0
 800c862:	d105      	bne.n	800c870 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c864:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c868:	4b5c      	ldr	r3, [pc, #368]	@ (800c9dc <HAL_UART_IRQHandler+0x2b8>)
 800c86a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d00b      	beq.n	800c888 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	2208      	movs	r2, #8
 800c876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c87e:	f043 0208 	orr.w	r2, r3, #8
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c88c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c890:	2b00      	cmp	r3, #0
 800c892:	d012      	beq.n	800c8ba <HAL_UART_IRQHandler+0x196>
 800c894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c898:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00c      	beq.n	800c8ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c8a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8b0:	f043 0220 	orr.w	r2, r3, #32
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	f000 8266 	beq.w	800cd92 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c8c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8ca:	f003 0320 	and.w	r3, r3, #32
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d013      	beq.n	800c8fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c8d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c8d6:	f003 0320 	and.w	r3, r3, #32
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d105      	bne.n	800c8ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c8de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c8e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d007      	beq.n	800c8fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d003      	beq.n	800c8fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c900:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c90e:	2b40      	cmp	r3, #64	@ 0x40
 800c910:	d005      	beq.n	800c91e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c916:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d054      	beq.n	800c9c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f001 f80a 	bl	800d938 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	689b      	ldr	r3, [r3, #8]
 800c92a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c92e:	2b40      	cmp	r3, #64	@ 0x40
 800c930:	d146      	bne.n	800c9c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	3308      	adds	r3, #8
 800c938:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c93c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c940:	e853 3f00 	ldrex	r3, [r3]
 800c944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c948:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c94c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	3308      	adds	r3, #8
 800c95a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c95e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c962:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c966:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c96a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c96e:	e841 2300 	strex	r3, r2, [r1]
 800c972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d1d9      	bne.n	800c932 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c984:	2b00      	cmp	r3, #0
 800c986:	d017      	beq.n	800c9b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c98e:	4a15      	ldr	r2, [pc, #84]	@ (800c9e4 <HAL_UART_IRQHandler+0x2c0>)
 800c990:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c998:	4618      	mov	r0, r3
 800c99a:	f7fb fe55 	bl	8008648 <HAL_DMA_Abort_IT>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d019      	beq.n	800c9d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9ac:	687a      	ldr	r2, [r7, #4]
 800c9ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c9b2:	4610      	mov	r0, r2
 800c9b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9b6:	e00f      	b.n	800c9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 f9ff 	bl	800cdbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9be:	e00b      	b.n	800c9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f000 f9fb 	bl	800cdbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9c6:	e007      	b.n	800c9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f000 f9f7 	bl	800cdbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c9d6:	e1dc      	b.n	800cd92 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9d8:	bf00      	nop
    return;
 800c9da:	e1da      	b.n	800cd92 <HAL_UART_IRQHandler+0x66e>
 800c9dc:	10000001 	.word	0x10000001
 800c9e0:	04000120 	.word	0x04000120
 800c9e4:	0800da05 	.word	0x0800da05

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	f040 8170 	bne.w	800ccd2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c9f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9f6:	f003 0310 	and.w	r3, r3, #16
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f000 8169 	beq.w	800ccd2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ca00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca04:	f003 0310 	and.w	r3, r3, #16
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	f000 8162 	beq.w	800ccd2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	2210      	movs	r2, #16
 800ca14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	689b      	ldr	r3, [r3, #8]
 800ca1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca20:	2b40      	cmp	r3, #64	@ 0x40
 800ca22:	f040 80d8 	bne.w	800cbd6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	685b      	ldr	r3, [r3, #4]
 800ca30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ca34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f000 80af 	beq.w	800cb9c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	f080 80a7 	bcs.w	800cb9c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f003 0320 	and.w	r3, r3, #32
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	f040 8087 	bne.w	800cb7a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca78:	e853 3f00 	ldrex	r3, [r3]
 800ca7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ca80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	461a      	mov	r2, r3
 800ca92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ca96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ca9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800caa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800caa6:	e841 2300 	strex	r3, r2, [r1]
 800caaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800caae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d1da      	bne.n	800ca6c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	3308      	adds	r3, #8
 800cabc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cabe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cac0:	e853 3f00 	ldrex	r3, [r3]
 800cac4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cac8:	f023 0301 	bic.w	r3, r3, #1
 800cacc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	3308      	adds	r3, #8
 800cad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cada:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cade:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cae0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cae6:	e841 2300 	strex	r3, r2, [r1]
 800caea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800caec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d1e1      	bne.n	800cab6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	3308      	adds	r3, #8
 800caf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cafc:	e853 3f00 	ldrex	r3, [r3]
 800cb00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cb02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	3308      	adds	r3, #8
 800cb12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cb16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cb18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cb1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cb24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1e3      	bne.n	800caf2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2220      	movs	r2, #32
 800cb2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2200      	movs	r2, #0
 800cb36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb40:	e853 3f00 	ldrex	r3, [r3]
 800cb44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb48:	f023 0310 	bic.w	r3, r3, #16
 800cb4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	461a      	mov	r2, r3
 800cb56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cb62:	e841 2300 	strex	r3, r2, [r1]
 800cb66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cb68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d1e4      	bne.n	800cb38 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb74:	4618      	mov	r0, r3
 800cb76:	f7fb fd0e 	bl	8008596 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2202      	movs	r2, #2
 800cb7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	1ad3      	subs	r3, r2, r3
 800cb90:	b29b      	uxth	r3, r3
 800cb92:	4619      	mov	r1, r3
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f000 f91b 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cb9a:	e0fc      	b.n	800cd96 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cba6:	429a      	cmp	r2, r3
 800cba8:	f040 80f5 	bne.w	800cd96 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f003 0320 	and.w	r3, r3, #32
 800cbba:	2b20      	cmp	r3, #32
 800cbbc:	f040 80eb 	bne.w	800cd96 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2202      	movs	r2, #2
 800cbc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cbcc:	4619      	mov	r1, r3
 800cbce:	6878      	ldr	r0, [r7, #4]
 800cbd0:	f000 f8fe 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
      return;
 800cbd4:	e0df      	b.n	800cd96 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	1ad3      	subs	r3, r2, r3
 800cbe6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	f000 80d1 	beq.w	800cd9a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cbf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f000 80cc 	beq.w	800cd9a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc0a:	e853 3f00 	ldrex	r3, [r3]
 800cc0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	461a      	mov	r2, r3
 800cc20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cc24:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc2c:	e841 2300 	strex	r3, r2, [r1]
 800cc30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d1e4      	bne.n	800cc02 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	3308      	adds	r3, #8
 800cc3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc42:	e853 3f00 	ldrex	r3, [r3]
 800cc46:	623b      	str	r3, [r7, #32]
   return(result);
 800cc48:	6a3b      	ldr	r3, [r7, #32]
 800cc4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc4e:	f023 0301 	bic.w	r3, r3, #1
 800cc52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	3308      	adds	r3, #8
 800cc5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cc60:	633a      	str	r2, [r7, #48]	@ 0x30
 800cc62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc68:	e841 2300 	strex	r3, r2, [r1]
 800cc6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d1e1      	bne.n	800cc38 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2220      	movs	r2, #32
 800cc78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2200      	movs	r2, #0
 800cc86:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	e853 3f00 	ldrex	r3, [r3]
 800cc94:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f023 0310 	bic.w	r3, r3, #16
 800cc9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	461a      	mov	r2, r3
 800cca6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ccaa:	61fb      	str	r3, [r7, #28]
 800ccac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccae:	69b9      	ldr	r1, [r7, #24]
 800ccb0:	69fa      	ldr	r2, [r7, #28]
 800ccb2:	e841 2300 	strex	r3, r2, [r1]
 800ccb6:	617b      	str	r3, [r7, #20]
   return(result);
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d1e4      	bne.n	800cc88 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2202      	movs	r2, #2
 800ccc2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ccc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ccc8:	4619      	mov	r1, r3
 800ccca:	6878      	ldr	r0, [r7, #4]
 800cccc:	f000 f880 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ccd0:	e063      	b.n	800cd9a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ccd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d00e      	beq.n	800ccfc <HAL_UART_IRQHandler+0x5d8>
 800ccde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d008      	beq.n	800ccfc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ccf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ccf4:	6878      	ldr	r0, [r7, #4]
 800ccf6:	f001 fbe7 	bl	800e4c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccfa:	e051      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ccfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d014      	beq.n	800cd32 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cd08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d105      	bne.n	800cd20 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cd14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d008      	beq.n	800cd32 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d03a      	beq.n	800cd9e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd2c:	6878      	ldr	r0, [r7, #4]
 800cd2e:	4798      	blx	r3
    }
    return;
 800cd30:	e035      	b.n	800cd9e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cd32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d009      	beq.n	800cd52 <HAL_UART_IRQHandler+0x62e>
 800cd3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f000 fe70 	bl	800da30 <UART_EndTransmit_IT>
    return;
 800cd50:	e026      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cd52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d009      	beq.n	800cd72 <HAL_UART_IRQHandler+0x64e>
 800cd5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d003      	beq.n	800cd72 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f001 fbc0 	bl	800e4f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd70:	e016      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cd72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d010      	beq.n	800cda0 <HAL_UART_IRQHandler+0x67c>
 800cd7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	da0c      	bge.n	800cda0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f001 fba8 	bl	800e4dc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd8c:	e008      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cd8e:	bf00      	nop
 800cd90:	e006      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cd92:	bf00      	nop
 800cd94:	e004      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cd96:	bf00      	nop
 800cd98:	e002      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cd9a:	bf00      	nop
 800cd9c:	e000      	b.n	800cda0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cd9e:	bf00      	nop
  }
}
 800cda0:	37e8      	adds	r7, #232	@ 0xe8
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	bf00      	nop

0800cda8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cdb0:	bf00      	nop
 800cdb2:	370c      	adds	r7, #12
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr

0800cdbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b083      	sub	sp, #12
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cdc4:	bf00      	nop
 800cdc6:	370c      	adds	r7, #12
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdce:	4770      	bx	lr

0800cdd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b083      	sub	sp, #12
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	460b      	mov	r3, r1
 800cdda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cddc:	bf00      	nop
 800cdde:	370c      	adds	r7, #12
 800cde0:	46bd      	mov	sp, r7
 800cde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde6:	4770      	bx	lr

0800cde8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cde8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cdec:	b08c      	sub	sp, #48	@ 0x30
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	689a      	ldr	r2, [r3, #8]
 800cdfc:	697b      	ldr	r3, [r7, #20]
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	431a      	orrs	r2, r3
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	695b      	ldr	r3, [r3, #20]
 800ce06:	431a      	orrs	r2, r3
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	69db      	ldr	r3, [r3, #28]
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	681a      	ldr	r2, [r3, #0]
 800ce16:	4bab      	ldr	r3, [pc, #684]	@ (800d0c4 <UART_SetConfig+0x2dc>)
 800ce18:	4013      	ands	r3, r2
 800ce1a:	697a      	ldr	r2, [r7, #20]
 800ce1c:	6812      	ldr	r2, [r2, #0]
 800ce1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce20:	430b      	orrs	r3, r1
 800ce22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	68da      	ldr	r2, [r3, #12]
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	430a      	orrs	r2, r1
 800ce38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce3a:	697b      	ldr	r3, [r7, #20]
 800ce3c:	699b      	ldr	r3, [r3, #24]
 800ce3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	4aa0      	ldr	r2, [pc, #640]	@ (800d0c8 <UART_SetConfig+0x2e0>)
 800ce46:	4293      	cmp	r3, r2
 800ce48:	d004      	beq.n	800ce54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce50:	4313      	orrs	r3, r2
 800ce52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	689b      	ldr	r3, [r3, #8]
 800ce5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ce5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ce62:	697a      	ldr	r2, [r7, #20]
 800ce64:	6812      	ldr	r2, [r2, #0]
 800ce66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce68:	430b      	orrs	r3, r1
 800ce6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce72:	f023 010f 	bic.w	r1, r3, #15
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce7a:	697b      	ldr	r3, [r7, #20]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	430a      	orrs	r2, r1
 800ce80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	4a91      	ldr	r2, [pc, #580]	@ (800d0cc <UART_SetConfig+0x2e4>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d125      	bne.n	800ced8 <UART_SetConfig+0xf0>
 800ce8c:	4b90      	ldr	r3, [pc, #576]	@ (800d0d0 <UART_SetConfig+0x2e8>)
 800ce8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce92:	f003 0303 	and.w	r3, r3, #3
 800ce96:	2b03      	cmp	r3, #3
 800ce98:	d81a      	bhi.n	800ced0 <UART_SetConfig+0xe8>
 800ce9a:	a201      	add	r2, pc, #4	@ (adr r2, 800cea0 <UART_SetConfig+0xb8>)
 800ce9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cea0:	0800ceb1 	.word	0x0800ceb1
 800cea4:	0800cec1 	.word	0x0800cec1
 800cea8:	0800ceb9 	.word	0x0800ceb9
 800ceac:	0800cec9 	.word	0x0800cec9
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ceb6:	e0d6      	b.n	800d066 <UART_SetConfig+0x27e>
 800ceb8:	2302      	movs	r3, #2
 800ceba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cebe:	e0d2      	b.n	800d066 <UART_SetConfig+0x27e>
 800cec0:	2304      	movs	r3, #4
 800cec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cec6:	e0ce      	b.n	800d066 <UART_SetConfig+0x27e>
 800cec8:	2308      	movs	r3, #8
 800ceca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cece:	e0ca      	b.n	800d066 <UART_SetConfig+0x27e>
 800ced0:	2310      	movs	r3, #16
 800ced2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ced6:	e0c6      	b.n	800d066 <UART_SetConfig+0x27e>
 800ced8:	697b      	ldr	r3, [r7, #20]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a7d      	ldr	r2, [pc, #500]	@ (800d0d4 <UART_SetConfig+0x2ec>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d138      	bne.n	800cf54 <UART_SetConfig+0x16c>
 800cee2:	4b7b      	ldr	r3, [pc, #492]	@ (800d0d0 <UART_SetConfig+0x2e8>)
 800cee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cee8:	f003 030c 	and.w	r3, r3, #12
 800ceec:	2b0c      	cmp	r3, #12
 800ceee:	d82d      	bhi.n	800cf4c <UART_SetConfig+0x164>
 800cef0:	a201      	add	r2, pc, #4	@ (adr r2, 800cef8 <UART_SetConfig+0x110>)
 800cef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cef6:	bf00      	nop
 800cef8:	0800cf2d 	.word	0x0800cf2d
 800cefc:	0800cf4d 	.word	0x0800cf4d
 800cf00:	0800cf4d 	.word	0x0800cf4d
 800cf04:	0800cf4d 	.word	0x0800cf4d
 800cf08:	0800cf3d 	.word	0x0800cf3d
 800cf0c:	0800cf4d 	.word	0x0800cf4d
 800cf10:	0800cf4d 	.word	0x0800cf4d
 800cf14:	0800cf4d 	.word	0x0800cf4d
 800cf18:	0800cf35 	.word	0x0800cf35
 800cf1c:	0800cf4d 	.word	0x0800cf4d
 800cf20:	0800cf4d 	.word	0x0800cf4d
 800cf24:	0800cf4d 	.word	0x0800cf4d
 800cf28:	0800cf45 	.word	0x0800cf45
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf32:	e098      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf34:	2302      	movs	r3, #2
 800cf36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf3a:	e094      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf3c:	2304      	movs	r3, #4
 800cf3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf42:	e090      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf44:	2308      	movs	r3, #8
 800cf46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf4a:	e08c      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf4c:	2310      	movs	r3, #16
 800cf4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf52:	e088      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a5f      	ldr	r2, [pc, #380]	@ (800d0d8 <UART_SetConfig+0x2f0>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d125      	bne.n	800cfaa <UART_SetConfig+0x1c2>
 800cf5e:	4b5c      	ldr	r3, [pc, #368]	@ (800d0d0 <UART_SetConfig+0x2e8>)
 800cf60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cf68:	2b30      	cmp	r3, #48	@ 0x30
 800cf6a:	d016      	beq.n	800cf9a <UART_SetConfig+0x1b2>
 800cf6c:	2b30      	cmp	r3, #48	@ 0x30
 800cf6e:	d818      	bhi.n	800cfa2 <UART_SetConfig+0x1ba>
 800cf70:	2b20      	cmp	r3, #32
 800cf72:	d00a      	beq.n	800cf8a <UART_SetConfig+0x1a2>
 800cf74:	2b20      	cmp	r3, #32
 800cf76:	d814      	bhi.n	800cfa2 <UART_SetConfig+0x1ba>
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d002      	beq.n	800cf82 <UART_SetConfig+0x19a>
 800cf7c:	2b10      	cmp	r3, #16
 800cf7e:	d008      	beq.n	800cf92 <UART_SetConfig+0x1aa>
 800cf80:	e00f      	b.n	800cfa2 <UART_SetConfig+0x1ba>
 800cf82:	2300      	movs	r3, #0
 800cf84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf88:	e06d      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf8a:	2302      	movs	r3, #2
 800cf8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf90:	e069      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf92:	2304      	movs	r3, #4
 800cf94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf98:	e065      	b.n	800d066 <UART_SetConfig+0x27e>
 800cf9a:	2308      	movs	r3, #8
 800cf9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfa0:	e061      	b.n	800d066 <UART_SetConfig+0x27e>
 800cfa2:	2310      	movs	r3, #16
 800cfa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfa8:	e05d      	b.n	800d066 <UART_SetConfig+0x27e>
 800cfaa:	697b      	ldr	r3, [r7, #20]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	4a4b      	ldr	r2, [pc, #300]	@ (800d0dc <UART_SetConfig+0x2f4>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d125      	bne.n	800d000 <UART_SetConfig+0x218>
 800cfb4:	4b46      	ldr	r3, [pc, #280]	@ (800d0d0 <UART_SetConfig+0x2e8>)
 800cfb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cfbe:	2bc0      	cmp	r3, #192	@ 0xc0
 800cfc0:	d016      	beq.n	800cff0 <UART_SetConfig+0x208>
 800cfc2:	2bc0      	cmp	r3, #192	@ 0xc0
 800cfc4:	d818      	bhi.n	800cff8 <UART_SetConfig+0x210>
 800cfc6:	2b80      	cmp	r3, #128	@ 0x80
 800cfc8:	d00a      	beq.n	800cfe0 <UART_SetConfig+0x1f8>
 800cfca:	2b80      	cmp	r3, #128	@ 0x80
 800cfcc:	d814      	bhi.n	800cff8 <UART_SetConfig+0x210>
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d002      	beq.n	800cfd8 <UART_SetConfig+0x1f0>
 800cfd2:	2b40      	cmp	r3, #64	@ 0x40
 800cfd4:	d008      	beq.n	800cfe8 <UART_SetConfig+0x200>
 800cfd6:	e00f      	b.n	800cff8 <UART_SetConfig+0x210>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfde:	e042      	b.n	800d066 <UART_SetConfig+0x27e>
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfe6:	e03e      	b.n	800d066 <UART_SetConfig+0x27e>
 800cfe8:	2304      	movs	r3, #4
 800cfea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfee:	e03a      	b.n	800d066 <UART_SetConfig+0x27e>
 800cff0:	2308      	movs	r3, #8
 800cff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cff6:	e036      	b.n	800d066 <UART_SetConfig+0x27e>
 800cff8:	2310      	movs	r3, #16
 800cffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cffe:	e032      	b.n	800d066 <UART_SetConfig+0x27e>
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a30      	ldr	r2, [pc, #192]	@ (800d0c8 <UART_SetConfig+0x2e0>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d12a      	bne.n	800d060 <UART_SetConfig+0x278>
 800d00a:	4b31      	ldr	r3, [pc, #196]	@ (800d0d0 <UART_SetConfig+0x2e8>)
 800d00c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d010:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d014:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d018:	d01a      	beq.n	800d050 <UART_SetConfig+0x268>
 800d01a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d01e:	d81b      	bhi.n	800d058 <UART_SetConfig+0x270>
 800d020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d024:	d00c      	beq.n	800d040 <UART_SetConfig+0x258>
 800d026:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d02a:	d815      	bhi.n	800d058 <UART_SetConfig+0x270>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d003      	beq.n	800d038 <UART_SetConfig+0x250>
 800d030:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d034:	d008      	beq.n	800d048 <UART_SetConfig+0x260>
 800d036:	e00f      	b.n	800d058 <UART_SetConfig+0x270>
 800d038:	2300      	movs	r3, #0
 800d03a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d03e:	e012      	b.n	800d066 <UART_SetConfig+0x27e>
 800d040:	2302      	movs	r3, #2
 800d042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d046:	e00e      	b.n	800d066 <UART_SetConfig+0x27e>
 800d048:	2304      	movs	r3, #4
 800d04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d04e:	e00a      	b.n	800d066 <UART_SetConfig+0x27e>
 800d050:	2308      	movs	r3, #8
 800d052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d056:	e006      	b.n	800d066 <UART_SetConfig+0x27e>
 800d058:	2310      	movs	r3, #16
 800d05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d05e:	e002      	b.n	800d066 <UART_SetConfig+0x27e>
 800d060:	2310      	movs	r3, #16
 800d062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	4a17      	ldr	r2, [pc, #92]	@ (800d0c8 <UART_SetConfig+0x2e0>)
 800d06c:	4293      	cmp	r3, r2
 800d06e:	f040 80a8 	bne.w	800d1c2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d072:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d076:	2b08      	cmp	r3, #8
 800d078:	d834      	bhi.n	800d0e4 <UART_SetConfig+0x2fc>
 800d07a:	a201      	add	r2, pc, #4	@ (adr r2, 800d080 <UART_SetConfig+0x298>)
 800d07c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d080:	0800d0a5 	.word	0x0800d0a5
 800d084:	0800d0e5 	.word	0x0800d0e5
 800d088:	0800d0ad 	.word	0x0800d0ad
 800d08c:	0800d0e5 	.word	0x0800d0e5
 800d090:	0800d0b3 	.word	0x0800d0b3
 800d094:	0800d0e5 	.word	0x0800d0e5
 800d098:	0800d0e5 	.word	0x0800d0e5
 800d09c:	0800d0e5 	.word	0x0800d0e5
 800d0a0:	0800d0bb 	.word	0x0800d0bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0a4:	f7fd f950 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d0a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0aa:	e021      	b.n	800d0f0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800d0e0 <UART_SetConfig+0x2f8>)
 800d0ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0b0:	e01e      	b.n	800d0f0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0b2:	f7fd f8db 	bl	800a26c <HAL_RCC_GetSysClockFreq>
 800d0b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0b8:	e01a      	b.n	800d0f0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0c0:	e016      	b.n	800d0f0 <UART_SetConfig+0x308>
 800d0c2:	bf00      	nop
 800d0c4:	cfff69f3 	.word	0xcfff69f3
 800d0c8:	40008000 	.word	0x40008000
 800d0cc:	40013800 	.word	0x40013800
 800d0d0:	40021000 	.word	0x40021000
 800d0d4:	40004400 	.word	0x40004400
 800d0d8:	40004800 	.word	0x40004800
 800d0dc:	40004c00 	.word	0x40004c00
 800d0e0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d0ee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 812a 	beq.w	800d34c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0fc:	4a9e      	ldr	r2, [pc, #632]	@ (800d378 <UART_SetConfig+0x590>)
 800d0fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d102:	461a      	mov	r2, r3
 800d104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d106:	fbb3 f3f2 	udiv	r3, r3, r2
 800d10a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	685a      	ldr	r2, [r3, #4]
 800d110:	4613      	mov	r3, r2
 800d112:	005b      	lsls	r3, r3, #1
 800d114:	4413      	add	r3, r2
 800d116:	69ba      	ldr	r2, [r7, #24]
 800d118:	429a      	cmp	r2, r3
 800d11a:	d305      	bcc.n	800d128 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d11c:	697b      	ldr	r3, [r7, #20]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d122:	69ba      	ldr	r2, [r7, #24]
 800d124:	429a      	cmp	r2, r3
 800d126:	d903      	bls.n	800d130 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d128:	2301      	movs	r3, #1
 800d12a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d12e:	e10d      	b.n	800d34c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d132:	2200      	movs	r2, #0
 800d134:	60bb      	str	r3, [r7, #8]
 800d136:	60fa      	str	r2, [r7, #12]
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d13c:	4a8e      	ldr	r2, [pc, #568]	@ (800d378 <UART_SetConfig+0x590>)
 800d13e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d142:	b29b      	uxth	r3, r3
 800d144:	2200      	movs	r2, #0
 800d146:	603b      	str	r3, [r7, #0]
 800d148:	607a      	str	r2, [r7, #4]
 800d14a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d14e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d152:	f7f7 f843 	bl	80041dc <__aeabi_uldivmod>
 800d156:	4602      	mov	r2, r0
 800d158:	460b      	mov	r3, r1
 800d15a:	4610      	mov	r0, r2
 800d15c:	4619      	mov	r1, r3
 800d15e:	f04f 0200 	mov.w	r2, #0
 800d162:	f04f 0300 	mov.w	r3, #0
 800d166:	020b      	lsls	r3, r1, #8
 800d168:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d16c:	0202      	lsls	r2, r0, #8
 800d16e:	6979      	ldr	r1, [r7, #20]
 800d170:	6849      	ldr	r1, [r1, #4]
 800d172:	0849      	lsrs	r1, r1, #1
 800d174:	2000      	movs	r0, #0
 800d176:	460c      	mov	r4, r1
 800d178:	4605      	mov	r5, r0
 800d17a:	eb12 0804 	adds.w	r8, r2, r4
 800d17e:	eb43 0905 	adc.w	r9, r3, r5
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	2200      	movs	r2, #0
 800d188:	469a      	mov	sl, r3
 800d18a:	4693      	mov	fp, r2
 800d18c:	4652      	mov	r2, sl
 800d18e:	465b      	mov	r3, fp
 800d190:	4640      	mov	r0, r8
 800d192:	4649      	mov	r1, r9
 800d194:	f7f7 f822 	bl	80041dc <__aeabi_uldivmod>
 800d198:	4602      	mov	r2, r0
 800d19a:	460b      	mov	r3, r1
 800d19c:	4613      	mov	r3, r2
 800d19e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d1a0:	6a3b      	ldr	r3, [r7, #32]
 800d1a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d1a6:	d308      	bcc.n	800d1ba <UART_SetConfig+0x3d2>
 800d1a8:	6a3b      	ldr	r3, [r7, #32]
 800d1aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d1ae:	d204      	bcs.n	800d1ba <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	6a3a      	ldr	r2, [r7, #32]
 800d1b6:	60da      	str	r2, [r3, #12]
 800d1b8:	e0c8      	b.n	800d34c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d1c0:	e0c4      	b.n	800d34c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	69db      	ldr	r3, [r3, #28]
 800d1c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d1ca:	d167      	bne.n	800d29c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d1cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d1d0:	2b08      	cmp	r3, #8
 800d1d2:	d828      	bhi.n	800d226 <UART_SetConfig+0x43e>
 800d1d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d1dc <UART_SetConfig+0x3f4>)
 800d1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1da:	bf00      	nop
 800d1dc:	0800d201 	.word	0x0800d201
 800d1e0:	0800d209 	.word	0x0800d209
 800d1e4:	0800d211 	.word	0x0800d211
 800d1e8:	0800d227 	.word	0x0800d227
 800d1ec:	0800d217 	.word	0x0800d217
 800d1f0:	0800d227 	.word	0x0800d227
 800d1f4:	0800d227 	.word	0x0800d227
 800d1f8:	0800d227 	.word	0x0800d227
 800d1fc:	0800d21f 	.word	0x0800d21f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d200:	f7fd f8a2 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d206:	e014      	b.n	800d232 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d208:	f7fd f8b4 	bl	800a374 <HAL_RCC_GetPCLK2Freq>
 800d20c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d20e:	e010      	b.n	800d232 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d210:	4b5a      	ldr	r3, [pc, #360]	@ (800d37c <UART_SetConfig+0x594>)
 800d212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d214:	e00d      	b.n	800d232 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d216:	f7fd f829 	bl	800a26c <HAL_RCC_GetSysClockFreq>
 800d21a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d21c:	e009      	b.n	800d232 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d21e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d222:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d224:	e005      	b.n	800d232 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d226:	2300      	movs	r3, #0
 800d228:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d22a:	2301      	movs	r3, #1
 800d22c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d230:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d234:	2b00      	cmp	r3, #0
 800d236:	f000 8089 	beq.w	800d34c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d23e:	4a4e      	ldr	r2, [pc, #312]	@ (800d378 <UART_SetConfig+0x590>)
 800d240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d244:	461a      	mov	r2, r3
 800d246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d248:	fbb3 f3f2 	udiv	r3, r3, r2
 800d24c:	005a      	lsls	r2, r3, #1
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	685b      	ldr	r3, [r3, #4]
 800d252:	085b      	lsrs	r3, r3, #1
 800d254:	441a      	add	r2, r3
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d25e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d260:	6a3b      	ldr	r3, [r7, #32]
 800d262:	2b0f      	cmp	r3, #15
 800d264:	d916      	bls.n	800d294 <UART_SetConfig+0x4ac>
 800d266:	6a3b      	ldr	r3, [r7, #32]
 800d268:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d26c:	d212      	bcs.n	800d294 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d26e:	6a3b      	ldr	r3, [r7, #32]
 800d270:	b29b      	uxth	r3, r3
 800d272:	f023 030f 	bic.w	r3, r3, #15
 800d276:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d278:	6a3b      	ldr	r3, [r7, #32]
 800d27a:	085b      	lsrs	r3, r3, #1
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	f003 0307 	and.w	r3, r3, #7
 800d282:	b29a      	uxth	r2, r3
 800d284:	8bfb      	ldrh	r3, [r7, #30]
 800d286:	4313      	orrs	r3, r2
 800d288:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	8bfa      	ldrh	r2, [r7, #30]
 800d290:	60da      	str	r2, [r3, #12]
 800d292:	e05b      	b.n	800d34c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d294:	2301      	movs	r3, #1
 800d296:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d29a:	e057      	b.n	800d34c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d29c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d2a0:	2b08      	cmp	r3, #8
 800d2a2:	d828      	bhi.n	800d2f6 <UART_SetConfig+0x50e>
 800d2a4:	a201      	add	r2, pc, #4	@ (adr r2, 800d2ac <UART_SetConfig+0x4c4>)
 800d2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2aa:	bf00      	nop
 800d2ac:	0800d2d1 	.word	0x0800d2d1
 800d2b0:	0800d2d9 	.word	0x0800d2d9
 800d2b4:	0800d2e1 	.word	0x0800d2e1
 800d2b8:	0800d2f7 	.word	0x0800d2f7
 800d2bc:	0800d2e7 	.word	0x0800d2e7
 800d2c0:	0800d2f7 	.word	0x0800d2f7
 800d2c4:	0800d2f7 	.word	0x0800d2f7
 800d2c8:	0800d2f7 	.word	0x0800d2f7
 800d2cc:	0800d2ef 	.word	0x0800d2ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2d0:	f7fd f83a 	bl	800a348 <HAL_RCC_GetPCLK1Freq>
 800d2d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2d6:	e014      	b.n	800d302 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2d8:	f7fd f84c 	bl	800a374 <HAL_RCC_GetPCLK2Freq>
 800d2dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2de:	e010      	b.n	800d302 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2e0:	4b26      	ldr	r3, [pc, #152]	@ (800d37c <UART_SetConfig+0x594>)
 800d2e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2e4:	e00d      	b.n	800d302 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2e6:	f7fc ffc1 	bl	800a26c <HAL_RCC_GetSysClockFreq>
 800d2ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2ec:	e009      	b.n	800d302 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2f4:	e005      	b.n	800d302 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d300:	bf00      	nop
    }

    if (pclk != 0U)
 800d302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d304:	2b00      	cmp	r3, #0
 800d306:	d021      	beq.n	800d34c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d30c:	4a1a      	ldr	r2, [pc, #104]	@ (800d378 <UART_SetConfig+0x590>)
 800d30e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d312:	461a      	mov	r2, r3
 800d314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d316:	fbb3 f2f2 	udiv	r2, r3, r2
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	085b      	lsrs	r3, r3, #1
 800d320:	441a      	add	r2, r3
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	fbb2 f3f3 	udiv	r3, r2, r3
 800d32a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d32c:	6a3b      	ldr	r3, [r7, #32]
 800d32e:	2b0f      	cmp	r3, #15
 800d330:	d909      	bls.n	800d346 <UART_SetConfig+0x55e>
 800d332:	6a3b      	ldr	r3, [r7, #32]
 800d334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d338:	d205      	bcs.n	800d346 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d33a:	6a3b      	ldr	r3, [r7, #32]
 800d33c:	b29a      	uxth	r2, r3
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	60da      	str	r2, [r3, #12]
 800d344:	e002      	b.n	800d34c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d346:	2301      	movs	r3, #1
 800d348:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d34c:	697b      	ldr	r3, [r7, #20]
 800d34e:	2201      	movs	r2, #1
 800d350:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d354:	697b      	ldr	r3, [r7, #20]
 800d356:	2201      	movs	r2, #1
 800d358:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	2200      	movs	r2, #0
 800d360:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d362:	697b      	ldr	r3, [r7, #20]
 800d364:	2200      	movs	r2, #0
 800d366:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d368:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3730      	adds	r7, #48	@ 0x30
 800d370:	46bd      	mov	sp, r7
 800d372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d376:	bf00      	nop
 800d378:	080172b8 	.word	0x080172b8
 800d37c:	00f42400 	.word	0x00f42400

0800d380 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d380:	b480      	push	{r7}
 800d382:	b083      	sub	sp, #12
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d38c:	f003 0308 	and.w	r3, r3, #8
 800d390:	2b00      	cmp	r3, #0
 800d392:	d00a      	beq.n	800d3aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	685b      	ldr	r3, [r3, #4]
 800d39a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	430a      	orrs	r2, r1
 800d3a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3ae:	f003 0301 	and.w	r3, r3, #1
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d00a      	beq.n	800d3cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	685b      	ldr	r3, [r3, #4]
 800d3bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	430a      	orrs	r2, r1
 800d3ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d0:	f003 0302 	and.w	r3, r3, #2
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d00a      	beq.n	800d3ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	430a      	orrs	r2, r1
 800d3ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f2:	f003 0304 	and.w	r3, r3, #4
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d00a      	beq.n	800d410 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	685b      	ldr	r3, [r3, #4]
 800d400:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	430a      	orrs	r2, r1
 800d40e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d414:	f003 0310 	and.w	r3, r3, #16
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d00a      	beq.n	800d432 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	689b      	ldr	r3, [r3, #8]
 800d422:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	430a      	orrs	r2, r1
 800d430:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d436:	f003 0320 	and.w	r3, r3, #32
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d00a      	beq.n	800d454 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	689b      	ldr	r3, [r3, #8]
 800d444:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	430a      	orrs	r2, r1
 800d452:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d01a      	beq.n	800d496 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	430a      	orrs	r2, r1
 800d474:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d47a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d47e:	d10a      	bne.n	800d496 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	430a      	orrs	r2, r1
 800d494:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d49a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d00a      	beq.n	800d4b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	430a      	orrs	r2, r1
 800d4b6:	605a      	str	r2, [r3, #4]
  }
}
 800d4b8:	bf00      	nop
 800d4ba:	370c      	adds	r7, #12
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c2:	4770      	bx	lr

0800d4c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b098      	sub	sp, #96	@ 0x60
 800d4c8:	af02      	add	r7, sp, #8
 800d4ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d4d4:	f7f9 f886 	bl	80065e4 <HAL_GetTick>
 800d4d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f003 0308 	and.w	r3, r3, #8
 800d4e4:	2b08      	cmp	r3, #8
 800d4e6:	d12f      	bne.n	800d548 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d4ec:	9300      	str	r3, [sp, #0]
 800d4ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d4f6:	6878      	ldr	r0, [r7, #4]
 800d4f8:	f000 f88e 	bl	800d618 <UART_WaitOnFlagUntilTimeout>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d022      	beq.n	800d548 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d50a:	e853 3f00 	ldrex	r3, [r3]
 800d50e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d516:	653b      	str	r3, [r7, #80]	@ 0x50
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	461a      	mov	r2, r3
 800d51e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d520:	647b      	str	r3, [r7, #68]	@ 0x44
 800d522:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d524:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d526:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d528:	e841 2300 	strex	r3, r2, [r1]
 800d52c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d52e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d530:	2b00      	cmp	r3, #0
 800d532:	d1e6      	bne.n	800d502 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2220      	movs	r2, #32
 800d538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d544:	2303      	movs	r3, #3
 800d546:	e063      	b.n	800d610 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f003 0304 	and.w	r3, r3, #4
 800d552:	2b04      	cmp	r3, #4
 800d554:	d149      	bne.n	800d5ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d556:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d55a:	9300      	str	r3, [sp, #0]
 800d55c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d55e:	2200      	movs	r2, #0
 800d560:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f000 f857 	bl	800d618 <UART_WaitOnFlagUntilTimeout>
 800d56a:	4603      	mov	r3, r0
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d03c      	beq.n	800d5ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d578:	e853 3f00 	ldrex	r3, [r3]
 800d57c:	623b      	str	r3, [r7, #32]
   return(result);
 800d57e:	6a3b      	ldr	r3, [r7, #32]
 800d580:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d584:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	461a      	mov	r2, r3
 800d58c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d58e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d590:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d592:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d596:	e841 2300 	strex	r3, r2, [r1]
 800d59a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d1e6      	bne.n	800d570 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	3308      	adds	r3, #8
 800d5a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	e853 3f00 	ldrex	r3, [r3]
 800d5b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	f023 0301 	bic.w	r3, r3, #1
 800d5b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	3308      	adds	r3, #8
 800d5c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5c2:	61fa      	str	r2, [r7, #28]
 800d5c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5c6:	69b9      	ldr	r1, [r7, #24]
 800d5c8:	69fa      	ldr	r2, [r7, #28]
 800d5ca:	e841 2300 	strex	r3, r2, [r1]
 800d5ce:	617b      	str	r3, [r7, #20]
   return(result);
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d1e5      	bne.n	800d5a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2220      	movs	r2, #32
 800d5da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5e6:	2303      	movs	r3, #3
 800d5e8:	e012      	b.n	800d610 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2220      	movs	r2, #32
 800d5ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2220      	movs	r2, #32
 800d5f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2200      	movs	r2, #0
 800d604:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2200      	movs	r2, #0
 800d60a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d60e:	2300      	movs	r3, #0
}
 800d610:	4618      	mov	r0, r3
 800d612:	3758      	adds	r7, #88	@ 0x58
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b084      	sub	sp, #16
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	60f8      	str	r0, [r7, #12]
 800d620:	60b9      	str	r1, [r7, #8]
 800d622:	603b      	str	r3, [r7, #0]
 800d624:	4613      	mov	r3, r2
 800d626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d628:	e04f      	b.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d630:	d04b      	beq.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d632:	f7f8 ffd7 	bl	80065e4 <HAL_GetTick>
 800d636:	4602      	mov	r2, r0
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	1ad3      	subs	r3, r2, r3
 800d63c:	69ba      	ldr	r2, [r7, #24]
 800d63e:	429a      	cmp	r2, r3
 800d640:	d302      	bcc.n	800d648 <UART_WaitOnFlagUntilTimeout+0x30>
 800d642:	69bb      	ldr	r3, [r7, #24]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d101      	bne.n	800d64c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d648:	2303      	movs	r3, #3
 800d64a:	e04e      	b.n	800d6ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f003 0304 	and.w	r3, r3, #4
 800d656:	2b00      	cmp	r3, #0
 800d658:	d037      	beq.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800d65a:	68bb      	ldr	r3, [r7, #8]
 800d65c:	2b80      	cmp	r3, #128	@ 0x80
 800d65e:	d034      	beq.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	2b40      	cmp	r3, #64	@ 0x40
 800d664:	d031      	beq.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	69db      	ldr	r3, [r3, #28]
 800d66c:	f003 0308 	and.w	r3, r3, #8
 800d670:	2b08      	cmp	r3, #8
 800d672:	d110      	bne.n	800d696 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2208      	movs	r2, #8
 800d67a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f000 f95b 	bl	800d938 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	2208      	movs	r2, #8
 800d686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2200      	movs	r2, #0
 800d68e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d692:	2301      	movs	r3, #1
 800d694:	e029      	b.n	800d6ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	69db      	ldr	r3, [r3, #28]
 800d69c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d6a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d6a4:	d111      	bne.n	800d6ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6b0:	68f8      	ldr	r0, [r7, #12]
 800d6b2:	f000 f941 	bl	800d938 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2220      	movs	r2, #32
 800d6ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d6c6:	2303      	movs	r3, #3
 800d6c8:	e00f      	b.n	800d6ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	69da      	ldr	r2, [r3, #28]
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	4013      	ands	r3, r2
 800d6d4:	68ba      	ldr	r2, [r7, #8]
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	bf0c      	ite	eq
 800d6da:	2301      	moveq	r3, #1
 800d6dc:	2300      	movne	r3, #0
 800d6de:	b2db      	uxtb	r3, r3
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	79fb      	ldrb	r3, [r7, #7]
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d0a0      	beq.n	800d62a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d6e8:	2300      	movs	r3, #0
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3710      	adds	r7, #16
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
	...

0800d6f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b0a3      	sub	sp, #140	@ 0x8c
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	60f8      	str	r0, [r7, #12]
 800d6fc:	60b9      	str	r1, [r7, #8]
 800d6fe:	4613      	mov	r3, r2
 800d700:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	68ba      	ldr	r2, [r7, #8]
 800d706:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	88fa      	ldrh	r2, [r7, #6]
 800d70c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	88fa      	ldrh	r2, [r7, #6]
 800d714:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	2200      	movs	r2, #0
 800d71c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	689b      	ldr	r3, [r3, #8]
 800d722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d726:	d10e      	bne.n	800d746 <UART_Start_Receive_IT+0x52>
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	691b      	ldr	r3, [r3, #16]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d105      	bne.n	800d73c <UART_Start_Receive_IT+0x48>
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d736:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d73a:	e02d      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	22ff      	movs	r2, #255	@ 0xff
 800d740:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d744:	e028      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	689b      	ldr	r3, [r3, #8]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d10d      	bne.n	800d76a <UART_Start_Receive_IT+0x76>
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	691b      	ldr	r3, [r3, #16]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d104      	bne.n	800d760 <UART_Start_Receive_IT+0x6c>
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	22ff      	movs	r2, #255	@ 0xff
 800d75a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d75e:	e01b      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	227f      	movs	r2, #127	@ 0x7f
 800d764:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d768:	e016      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	689b      	ldr	r3, [r3, #8]
 800d76e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d772:	d10d      	bne.n	800d790 <UART_Start_Receive_IT+0x9c>
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	691b      	ldr	r3, [r3, #16]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d104      	bne.n	800d786 <UART_Start_Receive_IT+0x92>
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	227f      	movs	r2, #127	@ 0x7f
 800d780:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d784:	e008      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	223f      	movs	r2, #63	@ 0x3f
 800d78a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d78e:	e003      	b.n	800d798 <UART_Start_Receive_IT+0xa4>
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	2200      	movs	r2, #0
 800d794:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2200      	movs	r2, #0
 800d79c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	2222      	movs	r2, #34	@ 0x22
 800d7a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	3308      	adds	r3, #8
 800d7ae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d7b2:	e853 3f00 	ldrex	r3, [r3]
 800d7b6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d7b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7ba:	f043 0301 	orr.w	r3, r3, #1
 800d7be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	3308      	adds	r3, #8
 800d7c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d7cc:	673a      	str	r2, [r7, #112]	@ 0x70
 800d7ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7d0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d7d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d7d4:	e841 2300 	strex	r3, r2, [r1]
 800d7d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d7da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d1e3      	bne.n	800d7a8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7e8:	d14f      	bne.n	800d88a <UART_Start_Receive_IT+0x196>
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d7f0:	88fa      	ldrh	r2, [r7, #6]
 800d7f2:	429a      	cmp	r2, r3
 800d7f4:	d349      	bcc.n	800d88a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	689b      	ldr	r3, [r3, #8]
 800d7fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7fe:	d107      	bne.n	800d810 <UART_Start_Receive_IT+0x11c>
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	691b      	ldr	r3, [r3, #16]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d103      	bne.n	800d810 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	4a47      	ldr	r2, [pc, #284]	@ (800d928 <UART_Start_Receive_IT+0x234>)
 800d80c:	675a      	str	r2, [r3, #116]	@ 0x74
 800d80e:	e002      	b.n	800d816 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	4a46      	ldr	r2, [pc, #280]	@ (800d92c <UART_Start_Receive_IT+0x238>)
 800d814:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	691b      	ldr	r3, [r3, #16]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d01a      	beq.n	800d854 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d824:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d826:	e853 3f00 	ldrex	r3, [r3]
 800d82a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d82c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d82e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d832:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	461a      	mov	r2, r3
 800d83c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d840:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d842:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d844:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d846:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d848:	e841 2300 	strex	r3, r2, [r1]
 800d84c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d84e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d850:	2b00      	cmp	r3, #0
 800d852:	d1e4      	bne.n	800d81e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	3308      	adds	r3, #8
 800d85a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d85c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85e:	e853 3f00 	ldrex	r3, [r3]
 800d862:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d86a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	3308      	adds	r3, #8
 800d872:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d874:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d876:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d878:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d87a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d87c:	e841 2300 	strex	r3, r2, [r1]
 800d880:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d884:	2b00      	cmp	r3, #0
 800d886:	d1e5      	bne.n	800d854 <UART_Start_Receive_IT+0x160>
 800d888:	e046      	b.n	800d918 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	689b      	ldr	r3, [r3, #8]
 800d88e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d892:	d107      	bne.n	800d8a4 <UART_Start_Receive_IT+0x1b0>
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	691b      	ldr	r3, [r3, #16]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d103      	bne.n	800d8a4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	4a24      	ldr	r2, [pc, #144]	@ (800d930 <UART_Start_Receive_IT+0x23c>)
 800d8a0:	675a      	str	r2, [r3, #116]	@ 0x74
 800d8a2:	e002      	b.n	800d8aa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	4a23      	ldr	r2, [pc, #140]	@ (800d934 <UART_Start_Receive_IT+0x240>)
 800d8a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	691b      	ldr	r3, [r3, #16]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d019      	beq.n	800d8e6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ba:	e853 3f00 	ldrex	r3, [r3]
 800d8be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d8c6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	461a      	mov	r2, r3
 800d8ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d8d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8d8:	e841 2300 	strex	r3, r2, [r1]
 800d8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d1e6      	bne.n	800d8b2 <UART_Start_Receive_IT+0x1be>
 800d8e4:	e018      	b.n	800d918 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	e853 3f00 	ldrex	r3, [r3]
 800d8f2:	613b      	str	r3, [r7, #16]
   return(result);
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	f043 0320 	orr.w	r3, r3, #32
 800d8fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	461a      	mov	r2, r3
 800d902:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d904:	623b      	str	r3, [r7, #32]
 800d906:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d908:	69f9      	ldr	r1, [r7, #28]
 800d90a:	6a3a      	ldr	r2, [r7, #32]
 800d90c:	e841 2300 	strex	r3, r2, [r1]
 800d910:	61bb      	str	r3, [r7, #24]
   return(result);
 800d912:	69bb      	ldr	r3, [r7, #24]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d1e6      	bne.n	800d8e6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d918:	2300      	movs	r3, #0
}
 800d91a:	4618      	mov	r0, r3
 800d91c:	378c      	adds	r7, #140	@ 0x8c
 800d91e:	46bd      	mov	sp, r7
 800d920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d924:	4770      	bx	lr
 800d926:	bf00      	nop
 800d928:	0800e15d 	.word	0x0800e15d
 800d92c:	0800ddf9 	.word	0x0800ddf9
 800d930:	0800dc41 	.word	0x0800dc41
 800d934:	0800da89 	.word	0x0800da89

0800d938 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d938:	b480      	push	{r7}
 800d93a:	b095      	sub	sp, #84	@ 0x54
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d948:	e853 3f00 	ldrex	r3, [r3]
 800d94c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d950:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d954:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	461a      	mov	r2, r3
 800d95c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d95e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d960:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d962:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d964:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d966:	e841 2300 	strex	r3, r2, [r1]
 800d96a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d1e6      	bne.n	800d940 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	3308      	adds	r3, #8
 800d978:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d97a:	6a3b      	ldr	r3, [r7, #32]
 800d97c:	e853 3f00 	ldrex	r3, [r3]
 800d980:	61fb      	str	r3, [r7, #28]
   return(result);
 800d982:	69fb      	ldr	r3, [r7, #28]
 800d984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d988:	f023 0301 	bic.w	r3, r3, #1
 800d98c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	3308      	adds	r3, #8
 800d994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d998:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d99a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d99c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d99e:	e841 2300 	strex	r3, r2, [r1]
 800d9a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d1e3      	bne.n	800d972 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d9ae:	2b01      	cmp	r3, #1
 800d9b0:	d118      	bne.n	800d9e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	e853 3f00 	ldrex	r3, [r3]
 800d9be:	60bb      	str	r3, [r7, #8]
   return(result);
 800d9c0:	68bb      	ldr	r3, [r7, #8]
 800d9c2:	f023 0310 	bic.w	r3, r3, #16
 800d9c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9d0:	61bb      	str	r3, [r7, #24]
 800d9d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9d4:	6979      	ldr	r1, [r7, #20]
 800d9d6:	69ba      	ldr	r2, [r7, #24]
 800d9d8:	e841 2300 	strex	r3, r2, [r1]
 800d9dc:	613b      	str	r3, [r7, #16]
   return(result);
 800d9de:	693b      	ldr	r3, [r7, #16]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d1e6      	bne.n	800d9b2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2220      	movs	r2, #32
 800d9e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d9f8:	bf00      	nop
 800d9fa:	3754      	adds	r7, #84	@ 0x54
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b084      	sub	sp, #16
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	2200      	movs	r2, #0
 800da16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2200      	movs	r2, #0
 800da1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800da22:	68f8      	ldr	r0, [r7, #12]
 800da24:	f7ff f9ca 	bl	800cdbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da28:	bf00      	nop
 800da2a:	3710      	adds	r7, #16
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b088      	sub	sp, #32
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	e853 3f00 	ldrex	r3, [r3]
 800da44:	60bb      	str	r3, [r7, #8]
   return(result);
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da4c:	61fb      	str	r3, [r7, #28]
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	461a      	mov	r2, r3
 800da54:	69fb      	ldr	r3, [r7, #28]
 800da56:	61bb      	str	r3, [r7, #24]
 800da58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da5a:	6979      	ldr	r1, [r7, #20]
 800da5c:	69ba      	ldr	r2, [r7, #24]
 800da5e:	e841 2300 	strex	r3, r2, [r1]
 800da62:	613b      	str	r3, [r7, #16]
   return(result);
 800da64:	693b      	ldr	r3, [r7, #16]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d1e6      	bne.n	800da38 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2220      	movs	r2, #32
 800da6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2200      	movs	r2, #0
 800da76:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800da78:	6878      	ldr	r0, [r7, #4]
 800da7a:	f7ff f995 	bl	800cda8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da7e:	bf00      	nop
 800da80:	3720      	adds	r7, #32
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
	...

0800da88 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b09c      	sub	sp, #112	@ 0x70
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800da96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800daa0:	2b22      	cmp	r3, #34	@ 0x22
 800daa2:	f040 80be 	bne.w	800dc22 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800daac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dab0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800dab4:	b2d9      	uxtb	r1, r3
 800dab6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800daba:	b2da      	uxtb	r2, r3
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dac0:	400a      	ands	r2, r1
 800dac2:	b2d2      	uxtb	r2, r2
 800dac4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daca:	1c5a      	adds	r2, r3, #1
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dad6:	b29b      	uxth	r3, r3
 800dad8:	3b01      	subs	r3, #1
 800dada:	b29a      	uxth	r2, r3
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dae8:	b29b      	uxth	r3, r3
 800daea:	2b00      	cmp	r3, #0
 800daec:	f040 80a1 	bne.w	800dc32 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800daf8:	e853 3f00 	ldrex	r3, [r3]
 800dafc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dafe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db04:	66bb      	str	r3, [r7, #104]	@ 0x68
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	461a      	mov	r2, r3
 800db0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800db14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db16:	e841 2300 	strex	r3, r2, [r1]
 800db1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800db1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d1e6      	bne.n	800daf0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	3308      	adds	r3, #8
 800db28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db2c:	e853 3f00 	ldrex	r3, [r3]
 800db30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db34:	f023 0301 	bic.w	r3, r3, #1
 800db38:	667b      	str	r3, [r7, #100]	@ 0x64
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	3308      	adds	r3, #8
 800db40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800db42:	647a      	str	r2, [r7, #68]	@ 0x44
 800db44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db4a:	e841 2300 	strex	r3, r2, [r1]
 800db4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800db50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db52:	2b00      	cmp	r3, #0
 800db54:	d1e5      	bne.n	800db22 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2220      	movs	r2, #32
 800db5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	2200      	movs	r2, #0
 800db62:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2200      	movs	r2, #0
 800db68:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	4a33      	ldr	r2, [pc, #204]	@ (800dc3c <UART_RxISR_8BIT+0x1b4>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d01f      	beq.n	800dbb4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	685b      	ldr	r3, [r3, #4]
 800db7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d018      	beq.n	800dbb4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db8a:	e853 3f00 	ldrex	r3, [r3]
 800db8e:	623b      	str	r3, [r7, #32]
   return(result);
 800db90:	6a3b      	ldr	r3, [r7, #32]
 800db92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800db96:	663b      	str	r3, [r7, #96]	@ 0x60
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	461a      	mov	r2, r3
 800db9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dba0:	633b      	str	r3, [r7, #48]	@ 0x30
 800dba2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dba4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dba8:	e841 2300 	strex	r3, r2, [r1]
 800dbac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d1e6      	bne.n	800db82 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbb8:	2b01      	cmp	r3, #1
 800dbba:	d12e      	bne.n	800dc1a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbc8:	693b      	ldr	r3, [r7, #16]
 800dbca:	e853 3f00 	ldrex	r3, [r3]
 800dbce:	60fb      	str	r3, [r7, #12]
   return(result);
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	f023 0310 	bic.w	r3, r3, #16
 800dbd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	461a      	mov	r2, r3
 800dbde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbe0:	61fb      	str	r3, [r7, #28]
 800dbe2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbe4:	69b9      	ldr	r1, [r7, #24]
 800dbe6:	69fa      	ldr	r2, [r7, #28]
 800dbe8:	e841 2300 	strex	r3, r2, [r1]
 800dbec:	617b      	str	r3, [r7, #20]
   return(result);
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d1e6      	bne.n	800dbc2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	69db      	ldr	r3, [r3, #28]
 800dbfa:	f003 0310 	and.w	r3, r3, #16
 800dbfe:	2b10      	cmp	r3, #16
 800dc00:	d103      	bne.n	800dc0a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	2210      	movs	r2, #16
 800dc08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dc10:	4619      	mov	r1, r3
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f7ff f8dc 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dc18:	e00b      	b.n	800dc32 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f007 f814 	bl	8014c48 <HAL_UART_RxCpltCallback>
}
 800dc20:	e007      	b.n	800dc32 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	699a      	ldr	r2, [r3, #24]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f042 0208 	orr.w	r2, r2, #8
 800dc30:	619a      	str	r2, [r3, #24]
}
 800dc32:	bf00      	nop
 800dc34:	3770      	adds	r7, #112	@ 0x70
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	40008000 	.word	0x40008000

0800dc40 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b09c      	sub	sp, #112	@ 0x70
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dc4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc58:	2b22      	cmp	r3, #34	@ 0x22
 800dc5a:	f040 80be 	bne.w	800ddda <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800dc6e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800dc72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dc76:	4013      	ands	r3, r2
 800dc78:	b29a      	uxth	r2, r3
 800dc7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc7c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc82:	1c9a      	adds	r2, r3, #2
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	3b01      	subs	r3, #1
 800dc92:	b29a      	uxth	r2, r3
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dca0:	b29b      	uxth	r3, r3
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	f040 80a1 	bne.w	800ddea <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcb0:	e853 3f00 	ldrex	r3, [r3]
 800dcb4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dcb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dcbc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	461a      	mov	r2, r3
 800dcc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcc6:	657b      	str	r3, [r7, #84]	@ 0x54
 800dcc8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dccc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dcce:	e841 2300 	strex	r3, r2, [r1]
 800dcd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dcd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d1e6      	bne.n	800dca8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	3308      	adds	r3, #8
 800dce0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dce4:	e853 3f00 	ldrex	r3, [r3]
 800dce8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcec:	f023 0301 	bic.w	r3, r3, #1
 800dcf0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	3308      	adds	r3, #8
 800dcf8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dcfa:	643a      	str	r2, [r7, #64]	@ 0x40
 800dcfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcfe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dd00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd02:	e841 2300 	strex	r3, r2, [r1]
 800dd06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dd08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1e5      	bne.n	800dcda <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2220      	movs	r2, #32
 800dd12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	2200      	movs	r2, #0
 800dd1a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4a33      	ldr	r2, [pc, #204]	@ (800ddf4 <UART_RxISR_16BIT+0x1b4>)
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d01f      	beq.n	800dd6c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	685b      	ldr	r3, [r3, #4]
 800dd32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d018      	beq.n	800dd6c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd40:	6a3b      	ldr	r3, [r7, #32]
 800dd42:	e853 3f00 	ldrex	r3, [r3]
 800dd46:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd48:	69fb      	ldr	r3, [r7, #28]
 800dd4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dd4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	461a      	mov	r2, r3
 800dd56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd5a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd60:	e841 2300 	strex	r3, r2, [r1]
 800dd64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d1e6      	bne.n	800dd3a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd70:	2b01      	cmp	r3, #1
 800dd72:	d12e      	bne.n	800ddd2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2200      	movs	r2, #0
 800dd78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	e853 3f00 	ldrex	r3, [r3]
 800dd86:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd88:	68bb      	ldr	r3, [r7, #8]
 800dd8a:	f023 0310 	bic.w	r3, r3, #16
 800dd8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	461a      	mov	r2, r3
 800dd96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd98:	61bb      	str	r3, [r7, #24]
 800dd9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd9c:	6979      	ldr	r1, [r7, #20]
 800dd9e:	69ba      	ldr	r2, [r7, #24]
 800dda0:	e841 2300 	strex	r3, r2, [r1]
 800dda4:	613b      	str	r3, [r7, #16]
   return(result);
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d1e6      	bne.n	800dd7a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	69db      	ldr	r3, [r3, #28]
 800ddb2:	f003 0310 	and.w	r3, r3, #16
 800ddb6:	2b10      	cmp	r3, #16
 800ddb8:	d103      	bne.n	800ddc2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	2210      	movs	r2, #16
 800ddc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ddc8:	4619      	mov	r1, r3
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f7ff f800 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ddd0:	e00b      	b.n	800ddea <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f006 ff38 	bl	8014c48 <HAL_UART_RxCpltCallback>
}
 800ddd8:	e007      	b.n	800ddea <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	699a      	ldr	r2, [r3, #24]
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f042 0208 	orr.w	r2, r2, #8
 800dde8:	619a      	str	r2, [r3, #24]
}
 800ddea:	bf00      	nop
 800ddec:	3770      	adds	r7, #112	@ 0x70
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	bd80      	pop	{r7, pc}
 800ddf2:	bf00      	nop
 800ddf4:	40008000 	.word	0x40008000

0800ddf8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b0ac      	sub	sp, #176	@ 0xb0
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800de06:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	69db      	ldr	r3, [r3, #28]
 800de10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	689b      	ldr	r3, [r3, #8]
 800de24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de2e:	2b22      	cmp	r3, #34	@ 0x22
 800de30:	f040 8183 	bne.w	800e13a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800de3a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800de3e:	e126      	b.n	800e08e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de46:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800de4a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800de4e:	b2d9      	uxtb	r1, r3
 800de50:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800de54:	b2da      	uxtb	r2, r3
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de5a:	400a      	ands	r2, r1
 800de5c:	b2d2      	uxtb	r2, r2
 800de5e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de64:	1c5a      	adds	r2, r3, #1
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de70:	b29b      	uxth	r3, r3
 800de72:	3b01      	subs	r3, #1
 800de74:	b29a      	uxth	r2, r3
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	69db      	ldr	r3, [r3, #28]
 800de82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800de86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de8a:	f003 0307 	and.w	r3, r3, #7
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d053      	beq.n	800df3a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800de92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de96:	f003 0301 	and.w	r3, r3, #1
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d011      	beq.n	800dec2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800de9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d00b      	beq.n	800dec2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2201      	movs	r2, #1
 800deb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800deb8:	f043 0201 	orr.w	r2, r3, #1
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dec6:	f003 0302 	and.w	r3, r3, #2
 800deca:	2b00      	cmp	r3, #0
 800decc:	d011      	beq.n	800def2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800dece:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ded2:	f003 0301 	and.w	r3, r3, #1
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d00b      	beq.n	800def2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2202      	movs	r2, #2
 800dee0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dee8:	f043 0204 	orr.w	r2, r3, #4
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800def2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800def6:	f003 0304 	and.w	r3, r3, #4
 800defa:	2b00      	cmp	r3, #0
 800defc:	d011      	beq.n	800df22 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800defe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df02:	f003 0301 	and.w	r3, r3, #1
 800df06:	2b00      	cmp	r3, #0
 800df08:	d00b      	beq.n	800df22 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	2204      	movs	r2, #4
 800df10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df18:	f043 0202 	orr.w	r2, r3, #2
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d006      	beq.n	800df3a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f7fe ff45 	bl	800cdbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2200      	movs	r2, #0
 800df36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df40:	b29b      	uxth	r3, r3
 800df42:	2b00      	cmp	r3, #0
 800df44:	f040 80a3 	bne.w	800e08e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800df50:	e853 3f00 	ldrex	r3, [r3]
 800df54:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800df56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	461a      	mov	r2, r3
 800df66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800df6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df6c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800df70:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800df72:	e841 2300 	strex	r3, r2, [r1]
 800df76:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800df78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d1e4      	bne.n	800df48 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3308      	adds	r3, #8
 800df84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df88:	e853 3f00 	ldrex	r3, [r3]
 800df8c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800df8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800df90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800df94:	f023 0301 	bic.w	r3, r3, #1
 800df98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	3308      	adds	r3, #8
 800dfa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dfa6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dfa8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfaa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dfac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dfae:	e841 2300 	strex	r3, r2, [r1]
 800dfb2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dfb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d1e1      	bne.n	800df7e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2220      	movs	r2, #32
 800dfbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	4a60      	ldr	r2, [pc, #384]	@ (800e154 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800dfd4:	4293      	cmp	r3, r2
 800dfd6:	d021      	beq.n	800e01c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	685b      	ldr	r3, [r3, #4]
 800dfde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d01a      	beq.n	800e01c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfee:	e853 3f00 	ldrex	r3, [r3]
 800dff2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dff4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dff6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dffa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	461a      	mov	r2, r3
 800e004:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e008:	657b      	str	r3, [r7, #84]	@ 0x54
 800e00a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e00e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e010:	e841 2300 	strex	r3, r2, [r1]
 800e014:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d1e4      	bne.n	800dfe6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e020:	2b01      	cmp	r3, #1
 800e022:	d130      	bne.n	800e086 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2200      	movs	r2, #0
 800e028:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e032:	e853 3f00 	ldrex	r3, [r3]
 800e036:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e03a:	f023 0310 	bic.w	r3, r3, #16
 800e03e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	461a      	mov	r2, r3
 800e048:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e04c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e04e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e050:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e052:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e054:	e841 2300 	strex	r3, r2, [r1]
 800e058:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d1e4      	bne.n	800e02a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	69db      	ldr	r3, [r3, #28]
 800e066:	f003 0310 	and.w	r3, r3, #16
 800e06a:	2b10      	cmp	r3, #16
 800e06c:	d103      	bne.n	800e076 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	2210      	movs	r2, #16
 800e074:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e07c:	4619      	mov	r1, r3
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f7fe fea6 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e084:	e00e      	b.n	800e0a4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f006 fdde 	bl	8014c48 <HAL_UART_RxCpltCallback>
        break;
 800e08c:	e00a      	b.n	800e0a4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e08e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e092:	2b00      	cmp	r3, #0
 800e094:	d006      	beq.n	800e0a4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800e096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e09a:	f003 0320 	and.w	r3, r3, #32
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	f47f aece 	bne.w	800de40 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0aa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e0ae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d049      	beq.n	800e14a <UART_RxISR_8BIT_FIFOEN+0x352>
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e0bc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e0c0:	429a      	cmp	r2, r3
 800e0c2:	d242      	bcs.n	800e14a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	3308      	adds	r3, #8
 800e0ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0cc:	6a3b      	ldr	r3, [r7, #32]
 800e0ce:	e853 3f00 	ldrex	r3, [r3]
 800e0d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e0d4:	69fb      	ldr	r3, [r7, #28]
 800e0d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e0da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	3308      	adds	r3, #8
 800e0e4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e0e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e0ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e0ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0f0:	e841 2300 	strex	r3, r2, [r1]
 800e0f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d1e3      	bne.n	800e0c4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	4a16      	ldr	r2, [pc, #88]	@ (800e158 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800e100:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	e853 3f00 	ldrex	r3, [r3]
 800e10e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	f043 0320 	orr.w	r3, r3, #32
 800e116:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	461a      	mov	r2, r3
 800e120:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e124:	61bb      	str	r3, [r7, #24]
 800e126:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e128:	6979      	ldr	r1, [r7, #20]
 800e12a:	69ba      	ldr	r2, [r7, #24]
 800e12c:	e841 2300 	strex	r3, r2, [r1]
 800e130:	613b      	str	r3, [r7, #16]
   return(result);
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d1e4      	bne.n	800e102 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e138:	e007      	b.n	800e14a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	699a      	ldr	r2, [r3, #24]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f042 0208 	orr.w	r2, r2, #8
 800e148:	619a      	str	r2, [r3, #24]
}
 800e14a:	bf00      	nop
 800e14c:	37b0      	adds	r7, #176	@ 0xb0
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}
 800e152:	bf00      	nop
 800e154:	40008000 	.word	0x40008000
 800e158:	0800da89 	.word	0x0800da89

0800e15c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b0ae      	sub	sp, #184	@ 0xb8
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e16a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	69db      	ldr	r3, [r3, #28]
 800e174:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	689b      	ldr	r3, [r3, #8]
 800e188:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e192:	2b22      	cmp	r3, #34	@ 0x22
 800e194:	f040 8187 	bne.w	800e4a6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e19e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e1a2:	e12a      	b.n	800e3fa <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1aa:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e1b6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e1ba:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e1be:	4013      	ands	r3, r2
 800e1c0:	b29a      	uxth	r2, r3
 800e1c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e1c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1cc:	1c9a      	adds	r2, r3, #2
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	3b01      	subs	r3, #1
 800e1dc:	b29a      	uxth	r2, r3
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	69db      	ldr	r3, [r3, #28]
 800e1ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e1ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e1f2:	f003 0307 	and.w	r3, r3, #7
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d053      	beq.n	800e2a2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e1fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e1fe:	f003 0301 	and.w	r3, r3, #1
 800e202:	2b00      	cmp	r3, #0
 800e204:	d011      	beq.n	800e22a <UART_RxISR_16BIT_FIFOEN+0xce>
 800e206:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e20a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d00b      	beq.n	800e22a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	2201      	movs	r2, #1
 800e218:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e220:	f043 0201 	orr.w	r2, r3, #1
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e22a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e22e:	f003 0302 	and.w	r3, r3, #2
 800e232:	2b00      	cmp	r3, #0
 800e234:	d011      	beq.n	800e25a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e236:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e23a:	f003 0301 	and.w	r3, r3, #1
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d00b      	beq.n	800e25a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	2202      	movs	r2, #2
 800e248:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e250:	f043 0204 	orr.w	r2, r3, #4
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e25a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e25e:	f003 0304 	and.w	r3, r3, #4
 800e262:	2b00      	cmp	r3, #0
 800e264:	d011      	beq.n	800e28a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e266:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e26a:	f003 0301 	and.w	r3, r3, #1
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d00b      	beq.n	800e28a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	2204      	movs	r2, #4
 800e278:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e280:	f043 0202 	orr.w	r2, r3, #2
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e290:	2b00      	cmp	r3, #0
 800e292:	d006      	beq.n	800e2a2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f7fe fd91 	bl	800cdbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2200      	movs	r2, #0
 800e29e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	f040 80a5 	bne.w	800e3fa <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e2b8:	e853 3f00 	ldrex	r3, [r3]
 800e2bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e2be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e2c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e2c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e2d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e2da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e2de:	e841 2300 	strex	r3, r2, [r1]
 800e2e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e2e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d1e2      	bne.n	800e2b0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	3308      	adds	r3, #8
 800e2f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e2f4:	e853 3f00 	ldrex	r3, [r3]
 800e2f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e2fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e2fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e300:	f023 0301 	bic.w	r3, r3, #1
 800e304:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	3308      	adds	r3, #8
 800e30e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e312:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e314:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e316:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e318:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e31a:	e841 2300 	strex	r3, r2, [r1]
 800e31e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e322:	2b00      	cmp	r3, #0
 800e324:	d1e1      	bne.n	800e2ea <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2220      	movs	r2, #32
 800e32a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2200      	movs	r2, #0
 800e332:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2200      	movs	r2, #0
 800e338:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	4a60      	ldr	r2, [pc, #384]	@ (800e4c0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800e340:	4293      	cmp	r3, r2
 800e342:	d021      	beq.n	800e388 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	685b      	ldr	r3, [r3, #4]
 800e34a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d01a      	beq.n	800e388 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e358:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e35a:	e853 3f00 	ldrex	r3, [r3]
 800e35e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e366:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	461a      	mov	r2, r3
 800e370:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e374:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e376:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e378:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e37a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e37c:	e841 2300 	strex	r3, r2, [r1]
 800e380:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e382:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e384:	2b00      	cmp	r3, #0
 800e386:	d1e4      	bne.n	800e352 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d130      	bne.n	800e3f2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2200      	movs	r2, #0
 800e394:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39e:	e853 3f00 	ldrex	r3, [r3]
 800e3a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e3a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3a6:	f023 0310 	bic.w	r3, r3, #16
 800e3aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	461a      	mov	r2, r3
 800e3b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e3b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e3ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e3be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e3c0:	e841 2300 	strex	r3, r2, [r1]
 800e3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d1e4      	bne.n	800e396 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	69db      	ldr	r3, [r3, #28]
 800e3d2:	f003 0310 	and.w	r3, r3, #16
 800e3d6:	2b10      	cmp	r3, #16
 800e3d8:	d103      	bne.n	800e3e2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	2210      	movs	r2, #16
 800e3e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f7fe fcf0 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e3f0:	e00e      	b.n	800e410 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f006 fc28 	bl	8014c48 <HAL_UART_RxCpltCallback>
        break;
 800e3f8:	e00a      	b.n	800e410 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e3fa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d006      	beq.n	800e410 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800e402:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e406:	f003 0320 	and.w	r3, r3, #32
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	f47f aeca 	bne.w	800e1a4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e416:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e41a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d049      	beq.n	800e4b6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e428:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e42c:	429a      	cmp	r2, r3
 800e42e:	d242      	bcs.n	800e4b6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	3308      	adds	r3, #8
 800e436:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e43a:	e853 3f00 	ldrex	r3, [r3]
 800e43e:	623b      	str	r3, [r7, #32]
   return(result);
 800e440:	6a3b      	ldr	r3, [r7, #32]
 800e442:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e446:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	3308      	adds	r3, #8
 800e450:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e454:	633a      	str	r2, [r7, #48]	@ 0x30
 800e456:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e458:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e45a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e45c:	e841 2300 	strex	r3, r2, [r1]
 800e460:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e464:	2b00      	cmp	r3, #0
 800e466:	d1e3      	bne.n	800e430 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a16      	ldr	r2, [pc, #88]	@ (800e4c4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800e46c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e474:	693b      	ldr	r3, [r7, #16]
 800e476:	e853 3f00 	ldrex	r3, [r3]
 800e47a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	f043 0320 	orr.w	r3, r3, #32
 800e482:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	461a      	mov	r2, r3
 800e48c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e490:	61fb      	str	r3, [r7, #28]
 800e492:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e494:	69b9      	ldr	r1, [r7, #24]
 800e496:	69fa      	ldr	r2, [r7, #28]
 800e498:	e841 2300 	strex	r3, r2, [r1]
 800e49c:	617b      	str	r3, [r7, #20]
   return(result);
 800e49e:	697b      	ldr	r3, [r7, #20]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d1e4      	bne.n	800e46e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e4a4:	e007      	b.n	800e4b6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	699a      	ldr	r2, [r3, #24]
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	f042 0208 	orr.w	r2, r2, #8
 800e4b4:	619a      	str	r2, [r3, #24]
}
 800e4b6:	bf00      	nop
 800e4b8:	37b8      	adds	r7, #184	@ 0xb8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	40008000 	.word	0x40008000
 800e4c4:	0800dc41 	.word	0x0800dc41

0800e4c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e4c8:	b480      	push	{r7}
 800e4ca:	b083      	sub	sp, #12
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e4d0:	bf00      	nop
 800e4d2:	370c      	adds	r7, #12
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4da:	4770      	bx	lr

0800e4dc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e4dc:	b480      	push	{r7}
 800e4de:	b083      	sub	sp, #12
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e4e4:	bf00      	nop
 800e4e6:	370c      	adds	r7, #12
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr

0800e4f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e4f0:	b480      	push	{r7}
 800e4f2:	b083      	sub	sp, #12
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e4f8:	bf00      	nop
 800e4fa:	370c      	adds	r7, #12
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr

0800e504 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e504:	b480      	push	{r7}
 800e506:	b085      	sub	sp, #20
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e512:	2b01      	cmp	r3, #1
 800e514:	d101      	bne.n	800e51a <HAL_UARTEx_DisableFifoMode+0x16>
 800e516:	2302      	movs	r3, #2
 800e518:	e027      	b.n	800e56a <HAL_UARTEx_DisableFifoMode+0x66>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2201      	movs	r2, #1
 800e51e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2224      	movs	r2, #36	@ 0x24
 800e526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	681a      	ldr	r2, [r3, #0]
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f022 0201 	bic.w	r2, r2, #1
 800e540:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e548:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2200      	movs	r2, #0
 800e54e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2220      	movs	r2, #32
 800e55c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2200      	movs	r2, #0
 800e564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e568:	2300      	movs	r3, #0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3714      	adds	r7, #20
 800e56e:	46bd      	mov	sp, r7
 800e570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e574:	4770      	bx	lr

0800e576 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e576:	b580      	push	{r7, lr}
 800e578:	b084      	sub	sp, #16
 800e57a:	af00      	add	r7, sp, #0
 800e57c:	6078      	str	r0, [r7, #4]
 800e57e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e586:	2b01      	cmp	r3, #1
 800e588:	d101      	bne.n	800e58e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e58a:	2302      	movs	r3, #2
 800e58c:	e02d      	b.n	800e5ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2201      	movs	r2, #1
 800e592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2224      	movs	r2, #36	@ 0x24
 800e59a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	681a      	ldr	r2, [r3, #0]
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	f022 0201 	bic.w	r2, r2, #1
 800e5b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	689b      	ldr	r3, [r3, #8]
 800e5bc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	683a      	ldr	r2, [r7, #0]
 800e5c6:	430a      	orrs	r2, r1
 800e5c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f000 f850 	bl	800e670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	68fa      	ldr	r2, [r7, #12]
 800e5d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	2220      	movs	r2, #32
 800e5dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e5e8:	2300      	movs	r3, #0
}
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	3710      	adds	r7, #16
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	bd80      	pop	{r7, pc}

0800e5f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e5f2:	b580      	push	{r7, lr}
 800e5f4:	b084      	sub	sp, #16
 800e5f6:	af00      	add	r7, sp, #0
 800e5f8:	6078      	str	r0, [r7, #4]
 800e5fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e602:	2b01      	cmp	r3, #1
 800e604:	d101      	bne.n	800e60a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e606:	2302      	movs	r3, #2
 800e608:	e02d      	b.n	800e666 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	2201      	movs	r2, #1
 800e60e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	2224      	movs	r2, #36	@ 0x24
 800e616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	681a      	ldr	r2, [r3, #0]
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f022 0201 	bic.w	r2, r2, #1
 800e630:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	689b      	ldr	r3, [r3, #8]
 800e638:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	683a      	ldr	r2, [r7, #0]
 800e642:	430a      	orrs	r2, r1
 800e644:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e646:	6878      	ldr	r0, [r7, #4]
 800e648:	f000 f812 	bl	800e670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	68fa      	ldr	r2, [r7, #12]
 800e652:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2220      	movs	r2, #32
 800e658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2200      	movs	r2, #0
 800e660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e664:	2300      	movs	r3, #0
}
 800e666:	4618      	mov	r0, r3
 800e668:	3710      	adds	r7, #16
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
	...

0800e670 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e670:	b480      	push	{r7}
 800e672:	b085      	sub	sp, #20
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d108      	bne.n	800e692 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2201      	movs	r2, #1
 800e684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2201      	movs	r2, #1
 800e68c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e690:	e031      	b.n	800e6f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e692:	2308      	movs	r3, #8
 800e694:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e696:	2308      	movs	r3, #8
 800e698:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	689b      	ldr	r3, [r3, #8]
 800e6a0:	0e5b      	lsrs	r3, r3, #25
 800e6a2:	b2db      	uxtb	r3, r3
 800e6a4:	f003 0307 	and.w	r3, r3, #7
 800e6a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	689b      	ldr	r3, [r3, #8]
 800e6b0:	0f5b      	lsrs	r3, r3, #29
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	f003 0307 	and.w	r3, r3, #7
 800e6b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e6ba:	7bbb      	ldrb	r3, [r7, #14]
 800e6bc:	7b3a      	ldrb	r2, [r7, #12]
 800e6be:	4911      	ldr	r1, [pc, #68]	@ (800e704 <UARTEx_SetNbDataToProcess+0x94>)
 800e6c0:	5c8a      	ldrb	r2, [r1, r2]
 800e6c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e6c6:	7b3a      	ldrb	r2, [r7, #12]
 800e6c8:	490f      	ldr	r1, [pc, #60]	@ (800e708 <UARTEx_SetNbDataToProcess+0x98>)
 800e6ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e6cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800e6d0:	b29a      	uxth	r2, r3
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e6d8:	7bfb      	ldrb	r3, [r7, #15]
 800e6da:	7b7a      	ldrb	r2, [r7, #13]
 800e6dc:	4909      	ldr	r1, [pc, #36]	@ (800e704 <UARTEx_SetNbDataToProcess+0x94>)
 800e6de:	5c8a      	ldrb	r2, [r1, r2]
 800e6e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e6e4:	7b7a      	ldrb	r2, [r7, #13]
 800e6e6:	4908      	ldr	r1, [pc, #32]	@ (800e708 <UARTEx_SetNbDataToProcess+0x98>)
 800e6e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e6ea:	fb93 f3f2 	sdiv	r3, r3, r2
 800e6ee:	b29a      	uxth	r2, r3
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e6f6:	bf00      	nop
 800e6f8:	3714      	adds	r7, #20
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e700:	4770      	bx	lr
 800e702:	bf00      	nop
 800e704:	080172d0 	.word	0x080172d0
 800e708:	080172d8 	.word	0x080172d8

0800e70c <LL_DMA_ConfigTransfer>:
{
 800e70c:	b480      	push	{r7}
 800e70e:	b087      	sub	sp, #28
 800e710:	af00      	add	r7, sp, #0
 800e712:	60f8      	str	r0, [r7, #12]
 800e714:	60b9      	str	r1, [r7, #8]
 800e716:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800e71c:	4a0e      	ldr	r2, [pc, #56]	@ (800e758 <LL_DMA_ConfigTransfer+0x4c>)
 800e71e:	68bb      	ldr	r3, [r7, #8]
 800e720:	4413      	add	r3, r2
 800e722:	781b      	ldrb	r3, [r3, #0]
 800e724:	461a      	mov	r2, r3
 800e726:	697b      	ldr	r3, [r7, #20]
 800e728:	4413      	add	r3, r2
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800e730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e734:	4908      	ldr	r1, [pc, #32]	@ (800e758 <LL_DMA_ConfigTransfer+0x4c>)
 800e736:	68ba      	ldr	r2, [r7, #8]
 800e738:	440a      	add	r2, r1
 800e73a:	7812      	ldrb	r2, [r2, #0]
 800e73c:	4611      	mov	r1, r2
 800e73e:	697a      	ldr	r2, [r7, #20]
 800e740:	440a      	add	r2, r1
 800e742:	4611      	mov	r1, r2
 800e744:	687a      	ldr	r2, [r7, #4]
 800e746:	4313      	orrs	r3, r2
 800e748:	600b      	str	r3, [r1, #0]
}
 800e74a:	bf00      	nop
 800e74c:	371c      	adds	r7, #28
 800e74e:	46bd      	mov	sp, r7
 800e750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e754:	4770      	bx	lr
 800e756:	bf00      	nop
 800e758:	080172e0 	.word	0x080172e0

0800e75c <LL_DMA_SetDataLength>:
{
 800e75c:	b480      	push	{r7}
 800e75e:	b087      	sub	sp, #28
 800e760:	af00      	add	r7, sp, #0
 800e762:	60f8      	str	r0, [r7, #12]
 800e764:	60b9      	str	r1, [r7, #8]
 800e766:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800e76c:	4a0d      	ldr	r2, [pc, #52]	@ (800e7a4 <LL_DMA_SetDataLength+0x48>)
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	4413      	add	r3, r2
 800e772:	781b      	ldrb	r3, [r3, #0]
 800e774:	461a      	mov	r2, r3
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	4413      	add	r3, r2
 800e77a:	685b      	ldr	r3, [r3, #4]
 800e77c:	0c1b      	lsrs	r3, r3, #16
 800e77e:	041b      	lsls	r3, r3, #16
 800e780:	4908      	ldr	r1, [pc, #32]	@ (800e7a4 <LL_DMA_SetDataLength+0x48>)
 800e782:	68ba      	ldr	r2, [r7, #8]
 800e784:	440a      	add	r2, r1
 800e786:	7812      	ldrb	r2, [r2, #0]
 800e788:	4611      	mov	r1, r2
 800e78a:	697a      	ldr	r2, [r7, #20]
 800e78c:	440a      	add	r2, r1
 800e78e:	4611      	mov	r1, r2
 800e790:	687a      	ldr	r2, [r7, #4]
 800e792:	4313      	orrs	r3, r2
 800e794:	604b      	str	r3, [r1, #4]
}
 800e796:	bf00      	nop
 800e798:	371c      	adds	r7, #28
 800e79a:	46bd      	mov	sp, r7
 800e79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a0:	4770      	bx	lr
 800e7a2:	bf00      	nop
 800e7a4:	080172e0 	.word	0x080172e0

0800e7a8 <LL_DMA_SetMemoryAddress>:
{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b087      	sub	sp, #28
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	60f8      	str	r0, [r7, #12]
 800e7b0:	60b9      	str	r1, [r7, #8]
 800e7b2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 800e7b8:	4a07      	ldr	r2, [pc, #28]	@ (800e7d8 <LL_DMA_SetMemoryAddress+0x30>)
 800e7ba:	68bb      	ldr	r3, [r7, #8]
 800e7bc:	4413      	add	r3, r2
 800e7be:	781b      	ldrb	r3, [r3, #0]
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	697b      	ldr	r3, [r7, #20]
 800e7c4:	4413      	add	r3, r2
 800e7c6:	461a      	mov	r2, r3
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	60d3      	str	r3, [r2, #12]
}
 800e7cc:	bf00      	nop
 800e7ce:	371c      	adds	r7, #28
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d6:	4770      	bx	lr
 800e7d8:	080172e0 	.word	0x080172e0

0800e7dc <LL_DMA_SetPeriphAddress>:
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b087      	sub	sp, #28
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	60f8      	str	r0, [r7, #12]
 800e7e4:	60b9      	str	r1, [r7, #8]
 800e7e6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800e7ec:	4a07      	ldr	r2, [pc, #28]	@ (800e80c <LL_DMA_SetPeriphAddress+0x30>)
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	4413      	add	r3, r2
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	461a      	mov	r2, r3
 800e7f6:	697b      	ldr	r3, [r7, #20]
 800e7f8:	4413      	add	r3, r2
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6093      	str	r3, [r2, #8]
}
 800e800:	bf00      	nop
 800e802:	371c      	adds	r7, #28
 800e804:	46bd      	mov	sp, r7
 800e806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80a:	4770      	bx	lr
 800e80c:	080172e0 	.word	0x080172e0

0800e810 <LL_DMA_SetPeriphRequest>:
{
 800e810:	b480      	push	{r7}
 800e812:	b087      	sub	sp, #28
 800e814:	af00      	add	r7, sp, #0
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	60b9      	str	r1, [r7, #8]
 800e81a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	0a9b      	lsrs	r3, r3, #10
 800e820:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800e824:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 800e828:	00db      	lsls	r3, r3, #3
 800e82a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800e82c:	68ba      	ldr	r2, [r7, #8]
 800e82e:	697b      	ldr	r3, [r7, #20]
 800e830:	4413      	add	r3, r2
 800e832:	009b      	lsls	r3, r3, #2
 800e834:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e838:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800e842:	68ba      	ldr	r2, [r7, #8]
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	4413      	add	r3, r2
 800e848:	009b      	lsls	r3, r3, #2
 800e84a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e84e:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800e852:	687a      	ldr	r2, [r7, #4]
 800e854:	430a      	orrs	r2, r1
 800e856:	601a      	str	r2, [r3, #0]
}
 800e858:	bf00      	nop
 800e85a:	371c      	adds	r7, #28
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr

0800e864 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b084      	sub	sp, #16
 800e868:	af00      	add	r7, sp, #0
 800e86a:	60f8      	str	r0, [r7, #12]
 800e86c:	60b9      	str	r1, [r7, #8]
 800e86e:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e878:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800e87e:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e884:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e88a:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e890:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e896:	4313      	orrs	r3, r2
 800e898:	461a      	mov	r2, r3
 800e89a:	68b9      	ldr	r1, [r7, #8]
 800e89c:	68f8      	ldr	r0, [r7, #12]
 800e89e:	f7ff ff35 	bl	800e70c <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	685b      	ldr	r3, [r3, #4]
 800e8a6:	461a      	mov	r2, r3
 800e8a8:	68b9      	ldr	r1, [r7, #8]
 800e8aa:	68f8      	ldr	r0, [r7, #12]
 800e8ac:	f7ff ff7c 	bl	800e7a8 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	461a      	mov	r2, r3
 800e8b6:	68b9      	ldr	r1, [r7, #8]
 800e8b8:	68f8      	ldr	r0, [r7, #12]
 800e8ba:	f7ff ff8f 	bl	800e7dc <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6a1b      	ldr	r3, [r3, #32]
 800e8c2:	461a      	mov	r2, r3
 800e8c4:	68b9      	ldr	r1, [r7, #8]
 800e8c6:	68f8      	ldr	r0, [r7, #12]
 800e8c8:	f7ff ff48 	bl	800e75c <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8d0:	461a      	mov	r2, r3
 800e8d2:	68b9      	ldr	r1, [r7, #8]
 800e8d4:	68f8      	ldr	r0, [r7, #12]
 800e8d6:	f7ff ff9b 	bl	800e810 <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 800e8da:	2300      	movs	r3, #0
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	3710      	adds	r7, #16
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}

0800e8e4 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b083      	sub	sp, #12
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = (uint32_t)0x00000000U;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = (uint32_t)0x00000000U;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2200      	movs	r2, #0
 800e908:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2200      	movs	r2, #0
 800e90e:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2200      	movs	r2, #0
 800e914:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2200      	movs	r2, #0
 800e91a:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = (uint32_t)0x00000000U;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2200      	movs	r2, #0
 800e920:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	2200      	movs	r2, #0
 800e926:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2200      	movs	r2, #0
 800e92c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e92e:	bf00      	nop
 800e930:	370c      	adds	r7, #12
 800e932:	46bd      	mov	sp, r7
 800e934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e938:	4770      	bx	lr

0800e93a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800e93a:	b480      	push	{r7}
 800e93c:	b08b      	sub	sp, #44	@ 0x2c
 800e93e:	af00      	add	r7, sp, #0
 800e940:	60f8      	str	r0, [r7, #12]
 800e942:	60b9      	str	r1, [r7, #8]
 800e944:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681a      	ldr	r2, [r3, #0]
 800e94a:	68bb      	ldr	r3, [r7, #8]
 800e94c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e94e:	697b      	ldr	r3, [r7, #20]
 800e950:	fa93 f3a3 	rbit	r3, r3
 800e954:	613b      	str	r3, [r7, #16]
  return result;
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800e95a:	69bb      	ldr	r3, [r7, #24]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d101      	bne.n	800e964 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800e960:	2320      	movs	r3, #32
 800e962:	e003      	b.n	800e96c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800e964:	69bb      	ldr	r3, [r7, #24]
 800e966:	fab3 f383 	clz	r3, r3
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	005b      	lsls	r3, r3, #1
 800e96e:	2103      	movs	r1, #3
 800e970:	fa01 f303 	lsl.w	r3, r1, r3
 800e974:	43db      	mvns	r3, r3
 800e976:	401a      	ands	r2, r3
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e97c:	6a3b      	ldr	r3, [r7, #32]
 800e97e:	fa93 f3a3 	rbit	r3, r3
 800e982:	61fb      	str	r3, [r7, #28]
  return result;
 800e984:	69fb      	ldr	r3, [r7, #28]
 800e986:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800e988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d101      	bne.n	800e992 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800e98e:	2320      	movs	r3, #32
 800e990:	e003      	b.n	800e99a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800e992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e994:	fab3 f383 	clz	r3, r3
 800e998:	b2db      	uxtb	r3, r3
 800e99a:	005b      	lsls	r3, r3, #1
 800e99c:	6879      	ldr	r1, [r7, #4]
 800e99e:	fa01 f303 	lsl.w	r3, r1, r3
 800e9a2:	431a      	orrs	r2, r3
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	601a      	str	r2, [r3, #0]
}
 800e9a8:	bf00      	nop
 800e9aa:	372c      	adds	r7, #44	@ 0x2c
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b2:	4770      	bx	lr

0800e9b4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b085      	sub	sp, #20
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	60f8      	str	r0, [r7, #12]
 800e9bc:	60b9      	str	r1, [r7, #8]
 800e9be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	685a      	ldr	r2, [r3, #4]
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	43db      	mvns	r3, r3
 800e9c8:	401a      	ands	r2, r3
 800e9ca:	68bb      	ldr	r3, [r7, #8]
 800e9cc:	6879      	ldr	r1, [r7, #4]
 800e9ce:	fb01 f303 	mul.w	r3, r1, r3
 800e9d2:	431a      	orrs	r2, r3
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	605a      	str	r2, [r3, #4]
}
 800e9d8:	bf00      	nop
 800e9da:	3714      	adds	r7, #20
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr

0800e9e4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	b08b      	sub	sp, #44	@ 0x2c
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	60f8      	str	r0, [r7, #12]
 800e9ec:	60b9      	str	r1, [r7, #8]
 800e9ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	689a      	ldr	r2, [r3, #8]
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	fa93 f3a3 	rbit	r3, r3
 800e9fe:	613b      	str	r3, [r7, #16]
  return result;
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ea04:	69bb      	ldr	r3, [r7, #24]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d101      	bne.n	800ea0e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800ea0a:	2320      	movs	r3, #32
 800ea0c:	e003      	b.n	800ea16 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800ea0e:	69bb      	ldr	r3, [r7, #24]
 800ea10:	fab3 f383 	clz	r3, r3
 800ea14:	b2db      	uxtb	r3, r3
 800ea16:	005b      	lsls	r3, r3, #1
 800ea18:	2103      	movs	r1, #3
 800ea1a:	fa01 f303 	lsl.w	r3, r1, r3
 800ea1e:	43db      	mvns	r3, r3
 800ea20:	401a      	ands	r2, r3
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ea26:	6a3b      	ldr	r3, [r7, #32]
 800ea28:	fa93 f3a3 	rbit	r3, r3
 800ea2c:	61fb      	str	r3, [r7, #28]
  return result;
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ea32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d101      	bne.n	800ea3c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800ea38:	2320      	movs	r3, #32
 800ea3a:	e003      	b.n	800ea44 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800ea3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea3e:	fab3 f383 	clz	r3, r3
 800ea42:	b2db      	uxtb	r3, r3
 800ea44:	005b      	lsls	r3, r3, #1
 800ea46:	6879      	ldr	r1, [r7, #4]
 800ea48:	fa01 f303 	lsl.w	r3, r1, r3
 800ea4c:	431a      	orrs	r2, r3
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800ea52:	bf00      	nop
 800ea54:	372c      	adds	r7, #44	@ 0x2c
 800ea56:	46bd      	mov	sp, r7
 800ea58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5c:	4770      	bx	lr

0800ea5e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800ea5e:	b480      	push	{r7}
 800ea60:	b08b      	sub	sp, #44	@ 0x2c
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	60f8      	str	r0, [r7, #12]
 800ea66:	60b9      	str	r1, [r7, #8]
 800ea68:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	68da      	ldr	r2, [r3, #12]
 800ea6e:	68bb      	ldr	r3, [r7, #8]
 800ea70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	fa93 f3a3 	rbit	r3, r3
 800ea78:	613b      	str	r3, [r7, #16]
  return result;
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ea7e:	69bb      	ldr	r3, [r7, #24]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d101      	bne.n	800ea88 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800ea84:	2320      	movs	r3, #32
 800ea86:	e003      	b.n	800ea90 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800ea88:	69bb      	ldr	r3, [r7, #24]
 800ea8a:	fab3 f383 	clz	r3, r3
 800ea8e:	b2db      	uxtb	r3, r3
 800ea90:	005b      	lsls	r3, r3, #1
 800ea92:	2103      	movs	r1, #3
 800ea94:	fa01 f303 	lsl.w	r3, r1, r3
 800ea98:	43db      	mvns	r3, r3
 800ea9a:	401a      	ands	r2, r3
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eaa0:	6a3b      	ldr	r3, [r7, #32]
 800eaa2:	fa93 f3a3 	rbit	r3, r3
 800eaa6:	61fb      	str	r3, [r7, #28]
  return result;
 800eaa8:	69fb      	ldr	r3, [r7, #28]
 800eaaa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800eaac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d101      	bne.n	800eab6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800eab2:	2320      	movs	r3, #32
 800eab4:	e003      	b.n	800eabe <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800eab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab8:	fab3 f383 	clz	r3, r3
 800eabc:	b2db      	uxtb	r3, r3
 800eabe:	005b      	lsls	r3, r3, #1
 800eac0:	6879      	ldr	r1, [r7, #4]
 800eac2:	fa01 f303 	lsl.w	r3, r1, r3
 800eac6:	431a      	orrs	r2, r3
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	60da      	str	r2, [r3, #12]
}
 800eacc:	bf00      	nop
 800eace:	372c      	adds	r7, #44	@ 0x2c
 800ead0:	46bd      	mov	sp, r7
 800ead2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead6:	4770      	bx	lr

0800ead8 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800ead8:	b480      	push	{r7}
 800eada:	b08b      	sub	sp, #44	@ 0x2c
 800eadc:	af00      	add	r7, sp, #0
 800eade:	60f8      	str	r0, [r7, #12]
 800eae0:	60b9      	str	r1, [r7, #8]
 800eae2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	6a1a      	ldr	r2, [r3, #32]
 800eae8:	68bb      	ldr	r3, [r7, #8]
 800eaea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	fa93 f3a3 	rbit	r3, r3
 800eaf2:	613b      	str	r3, [r7, #16]
  return result;
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800eaf8:	69bb      	ldr	r3, [r7, #24]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d101      	bne.n	800eb02 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800eafe:	2320      	movs	r3, #32
 800eb00:	e003      	b.n	800eb0a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800eb02:	69bb      	ldr	r3, [r7, #24]
 800eb04:	fab3 f383 	clz	r3, r3
 800eb08:	b2db      	uxtb	r3, r3
 800eb0a:	009b      	lsls	r3, r3, #2
 800eb0c:	210f      	movs	r1, #15
 800eb0e:	fa01 f303 	lsl.w	r3, r1, r3
 800eb12:	43db      	mvns	r3, r3
 800eb14:	401a      	ands	r2, r3
 800eb16:	68bb      	ldr	r3, [r7, #8]
 800eb18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb1a:	6a3b      	ldr	r3, [r7, #32]
 800eb1c:	fa93 f3a3 	rbit	r3, r3
 800eb20:	61fb      	str	r3, [r7, #28]
  return result;
 800eb22:	69fb      	ldr	r3, [r7, #28]
 800eb24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800eb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d101      	bne.n	800eb30 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800eb2c:	2320      	movs	r3, #32
 800eb2e:	e003      	b.n	800eb38 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800eb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb32:	fab3 f383 	clz	r3, r3
 800eb36:	b2db      	uxtb	r3, r3
 800eb38:	009b      	lsls	r3, r3, #2
 800eb3a:	6879      	ldr	r1, [r7, #4]
 800eb3c:	fa01 f303 	lsl.w	r3, r1, r3
 800eb40:	431a      	orrs	r2, r3
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800eb46:	bf00      	nop
 800eb48:	372c      	adds	r7, #44	@ 0x2c
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb50:	4770      	bx	lr

0800eb52 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800eb52:	b480      	push	{r7}
 800eb54:	b08b      	sub	sp, #44	@ 0x2c
 800eb56:	af00      	add	r7, sp, #0
 800eb58:	60f8      	str	r0, [r7, #12]
 800eb5a:	60b9      	str	r1, [r7, #8]
 800eb5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eb62:	68bb      	ldr	r3, [r7, #8]
 800eb64:	0a1b      	lsrs	r3, r3, #8
 800eb66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	fa93 f3a3 	rbit	r3, r3
 800eb6e:	613b      	str	r3, [r7, #16]
  return result;
 800eb70:	693b      	ldr	r3, [r7, #16]
 800eb72:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800eb74:	69bb      	ldr	r3, [r7, #24]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d101      	bne.n	800eb7e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800eb7a:	2320      	movs	r3, #32
 800eb7c:	e003      	b.n	800eb86 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800eb7e:	69bb      	ldr	r3, [r7, #24]
 800eb80:	fab3 f383 	clz	r3, r3
 800eb84:	b2db      	uxtb	r3, r3
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	210f      	movs	r1, #15
 800eb8a:	fa01 f303 	lsl.w	r3, r1, r3
 800eb8e:	43db      	mvns	r3, r3
 800eb90:	401a      	ands	r2, r3
 800eb92:	68bb      	ldr	r3, [r7, #8]
 800eb94:	0a1b      	lsrs	r3, r3, #8
 800eb96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb98:	6a3b      	ldr	r3, [r7, #32]
 800eb9a:	fa93 f3a3 	rbit	r3, r3
 800eb9e:	61fb      	str	r3, [r7, #28]
  return result;
 800eba0:	69fb      	ldr	r3, [r7, #28]
 800eba2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800eba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d101      	bne.n	800ebae <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800ebaa:	2320      	movs	r3, #32
 800ebac:	e003      	b.n	800ebb6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800ebae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb0:	fab3 f383 	clz	r3, r3
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	009b      	lsls	r3, r3, #2
 800ebb8:	6879      	ldr	r1, [r7, #4]
 800ebba:	fa01 f303 	lsl.w	r3, r1, r3
 800ebbe:	431a      	orrs	r2, r3
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800ebc4:	bf00      	nop
 800ebc6:	372c      	adds	r7, #44	@ 0x2c
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr

0800ebd0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b088      	sub	sp, #32
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	fa93 f3a3 	rbit	r3, r3
 800ebe6:	60fb      	str	r3, [r7, #12]
  return result;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d101      	bne.n	800ebf6 <LL_GPIO_Init+0x26>
    return 32U;
 800ebf2:	2320      	movs	r3, #32
 800ebf4:	e003      	b.n	800ebfe <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800ebf6:	697b      	ldr	r3, [r7, #20]
 800ebf8:	fab3 f383 	clz	r3, r3
 800ebfc:	b2db      	uxtb	r3, r3
 800ebfe:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ec00:	e048      	b.n	800ec94 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	681a      	ldr	r2, [r3, #0]
 800ec06:	2101      	movs	r1, #1
 800ec08:	69fb      	ldr	r3, [r7, #28]
 800ec0a:	fa01 f303 	lsl.w	r3, r1, r3
 800ec0e:	4013      	ands	r3, r2
 800ec10:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800ec12:	69bb      	ldr	r3, [r7, #24]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d03a      	beq.n	800ec8e <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	685b      	ldr	r3, [r3, #4]
 800ec1c:	2b01      	cmp	r3, #1
 800ec1e:	d003      	beq.n	800ec28 <LL_GPIO_Init+0x58>
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	685b      	ldr	r3, [r3, #4]
 800ec24:	2b02      	cmp	r3, #2
 800ec26:	d10e      	bne.n	800ec46 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	689b      	ldr	r3, [r3, #8]
 800ec2c:	461a      	mov	r2, r3
 800ec2e:	69b9      	ldr	r1, [r7, #24]
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f7ff fed7 	bl	800e9e4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	6819      	ldr	r1, [r3, #0]
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	68db      	ldr	r3, [r3, #12]
 800ec3e:	461a      	mov	r2, r3
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f7ff feb7 	bl	800e9b4 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	691b      	ldr	r3, [r3, #16]
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	69b9      	ldr	r1, [r7, #24]
 800ec4e:	6878      	ldr	r0, [r7, #4]
 800ec50:	f7ff ff05 	bl	800ea5e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	2b02      	cmp	r3, #2
 800ec5a:	d111      	bne.n	800ec80 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ec5c:	69bb      	ldr	r3, [r7, #24]
 800ec5e:	2bff      	cmp	r3, #255	@ 0xff
 800ec60:	d807      	bhi.n	800ec72 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	695b      	ldr	r3, [r3, #20]
 800ec66:	461a      	mov	r2, r3
 800ec68:	69b9      	ldr	r1, [r7, #24]
 800ec6a:	6878      	ldr	r0, [r7, #4]
 800ec6c:	f7ff ff34 	bl	800ead8 <LL_GPIO_SetAFPin_0_7>
 800ec70:	e006      	b.n	800ec80 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	695b      	ldr	r3, [r3, #20]
 800ec76:	461a      	mov	r2, r3
 800ec78:	69b9      	ldr	r1, [r7, #24]
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f7ff ff69 	bl	800eb52 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	685b      	ldr	r3, [r3, #4]
 800ec84:	461a      	mov	r2, r3
 800ec86:	69b9      	ldr	r1, [r7, #24]
 800ec88:	6878      	ldr	r0, [r7, #4]
 800ec8a:	f7ff fe56 	bl	800e93a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800ec8e:	69fb      	ldr	r3, [r7, #28]
 800ec90:	3301      	adds	r3, #1
 800ec92:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	681a      	ldr	r2, [r3, #0]
 800ec98:	69fb      	ldr	r3, [r7, #28]
 800ec9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d1af      	bne.n	800ec02 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800eca2:	2300      	movs	r3, #0
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3720      	adds	r7, #32
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800ecac:	b480      	push	{r7}
 800ecae:	b083      	sub	sp, #12
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	601a      	str	r2, [r3, #0]
}
 800ecc0:	bf00      	nop
 800ecc2:	370c      	adds	r7, #12
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecca:	4770      	bx	lr

0800eccc <LL_APB1_GRP2_EnableClock>:
{
 800eccc:	b480      	push	{r7}
 800ecce:	b085      	sub	sp, #20
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800ecd4:	4b08      	ldr	r3, [pc, #32]	@ (800ecf8 <LL_APB1_GRP2_EnableClock+0x2c>)
 800ecd6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ecd8:	4907      	ldr	r1, [pc, #28]	@ (800ecf8 <LL_APB1_GRP2_EnableClock+0x2c>)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800ece0:	4b05      	ldr	r3, [pc, #20]	@ (800ecf8 <LL_APB1_GRP2_EnableClock+0x2c>)
 800ece2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	4013      	ands	r3, r2
 800ece8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ecea:	68fb      	ldr	r3, [r7, #12]
}
 800ecec:	bf00      	nop
 800ecee:	3714      	adds	r7, #20
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf6:	4770      	bx	lr
 800ecf8:	40021000 	.word	0x40021000

0800ecfc <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, const LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b082      	sub	sp, #8
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	4a11      	ldr	r2, [pc, #68]	@ (800ed50 <LL_UCPD_Init+0x54>)
 800ed0a:	4293      	cmp	r3, r2
 800ed0c:	d103      	bne.n	800ed16 <LL_UCPD_Init+0x1a>
  {
    LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800ed0e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ed12:	f7ff ffdb 	bl	800eccc <LL_APB1_GRP2_EnableClock>
  }


  LL_UCPD_Disable(UCPDx);
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f7ff ffc8 	bl	800ecac <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681a      	ldr	r2, [r3, #0]
 800ed20:	4b0c      	ldr	r3, [pc, #48]	@ (800ed54 <LL_UCPD_Init+0x58>)
 800ed22:	4013      	ands	r3, r2
 800ed24:	683a      	ldr	r2, [r7, #0]
 800ed26:	6811      	ldr	r1, [r2, #0]
 800ed28:	683a      	ldr	r2, [r7, #0]
 800ed2a:	6852      	ldr	r2, [r2, #4]
 800ed2c:	02d2      	lsls	r2, r2, #11
 800ed2e:	4311      	orrs	r1, r2
 800ed30:	683a      	ldr	r2, [r7, #0]
 800ed32:	6892      	ldr	r2, [r2, #8]
 800ed34:	0192      	lsls	r2, r2, #6
 800ed36:	4311      	orrs	r1, r2
 800ed38:	683a      	ldr	r2, [r7, #0]
 800ed3a:	68d2      	ldr	r2, [r2, #12]
 800ed3c:	430a      	orrs	r2, r1
 800ed3e:	431a      	orrs	r2, r3
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800ed44:	2300      	movs	r3, #0
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3708      	adds	r7, #8
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	4000a000 	.word	0x4000a000
 800ed54:	fff10000 	.word	0xfff10000

0800ed58 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b083      	sub	sp, #12
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800ed66:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2207      	movs	r2, #7
 800ed6c:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	2210      	movs	r2, #16
 800ed72:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	220d      	movs	r2, #13
 800ed78:	60da      	str	r2, [r3, #12]
}
 800ed7a:	bf00      	nop
 800ed7c:	370c      	adds	r7, #12
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed84:	4770      	bx	lr
	...

0800ed88 <__NVIC_EnableIRQ>:
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b083      	sub	sp, #12
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	4603      	mov	r3, r0
 800ed90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ed92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	db0b      	blt.n	800edb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ed9a:	79fb      	ldrb	r3, [r7, #7]
 800ed9c:	f003 021f 	and.w	r2, r3, #31
 800eda0:	4907      	ldr	r1, [pc, #28]	@ (800edc0 <__NVIC_EnableIRQ+0x38>)
 800eda2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eda6:	095b      	lsrs	r3, r3, #5
 800eda8:	2001      	movs	r0, #1
 800edaa:	fa00 f202 	lsl.w	r2, r0, r2
 800edae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800edb2:	bf00      	nop
 800edb4:	370c      	adds	r7, #12
 800edb6:	46bd      	mov	sp, r7
 800edb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbc:	4770      	bx	lr
 800edbe:	bf00      	nop
 800edc0:	e000e100 	.word	0xe000e100

0800edc4 <__NVIC_SetPriority>:
{
 800edc4:	b480      	push	{r7}
 800edc6:	b083      	sub	sp, #12
 800edc8:	af00      	add	r7, sp, #0
 800edca:	4603      	mov	r3, r0
 800edcc:	6039      	str	r1, [r7, #0]
 800edce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800edd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	db0a      	blt.n	800edee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800edd8:	683b      	ldr	r3, [r7, #0]
 800edda:	b2da      	uxtb	r2, r3
 800eddc:	490c      	ldr	r1, [pc, #48]	@ (800ee10 <__NVIC_SetPriority+0x4c>)
 800edde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ede2:	0112      	lsls	r2, r2, #4
 800ede4:	b2d2      	uxtb	r2, r2
 800ede6:	440b      	add	r3, r1
 800ede8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800edec:	e00a      	b.n	800ee04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800edee:	683b      	ldr	r3, [r7, #0]
 800edf0:	b2da      	uxtb	r2, r3
 800edf2:	4908      	ldr	r1, [pc, #32]	@ (800ee14 <__NVIC_SetPriority+0x50>)
 800edf4:	79fb      	ldrb	r3, [r7, #7]
 800edf6:	f003 030f 	and.w	r3, r3, #15
 800edfa:	3b04      	subs	r3, #4
 800edfc:	0112      	lsls	r2, r2, #4
 800edfe:	b2d2      	uxtb	r2, r2
 800ee00:	440b      	add	r3, r1
 800ee02:	761a      	strb	r2, [r3, #24]
}
 800ee04:	bf00      	nop
 800ee06:	370c      	adds	r7, #12
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0e:	4770      	bx	lr
 800ee10:	e000e100 	.word	0xe000e100
 800ee14:	e000ed00 	.word	0xe000ed00

0800ee18 <LL_AHB2_GRP1_EnableClock>:
{
 800ee18:	b480      	push	{r7}
 800ee1a:	b085      	sub	sp, #20
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800ee20:	4b08      	ldr	r3, [pc, #32]	@ (800ee44 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ee22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ee24:	4907      	ldr	r1, [pc, #28]	@ (800ee44 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800ee2c:	4b05      	ldr	r3, [pc, #20]	@ (800ee44 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ee2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	4013      	ands	r3, r2
 800ee34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ee36:	68fb      	ldr	r3, [r7, #12]
}
 800ee38:	bf00      	nop
 800ee3a:	3714      	adds	r7, #20
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr
 800ee44:	40021000 	.word	0x40021000

0800ee48 <LL_GPIO_SetPinMode>:
{
 800ee48:	b480      	push	{r7}
 800ee4a:	b08b      	sub	sp, #44	@ 0x2c
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	681a      	ldr	r2, [r3, #0]
 800ee58:	68bb      	ldr	r3, [r7, #8]
 800ee5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee5c:	697b      	ldr	r3, [r7, #20]
 800ee5e:	fa93 f3a3 	rbit	r3, r3
 800ee62:	613b      	str	r3, [r7, #16]
  return result;
 800ee64:	693b      	ldr	r3, [r7, #16]
 800ee66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ee68:	69bb      	ldr	r3, [r7, #24]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d101      	bne.n	800ee72 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800ee6e:	2320      	movs	r3, #32
 800ee70:	e003      	b.n	800ee7a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800ee72:	69bb      	ldr	r3, [r7, #24]
 800ee74:	fab3 f383 	clz	r3, r3
 800ee78:	b2db      	uxtb	r3, r3
 800ee7a:	005b      	lsls	r3, r3, #1
 800ee7c:	2103      	movs	r1, #3
 800ee7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee82:	43db      	mvns	r3, r3
 800ee84:	401a      	ands	r2, r3
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee8a:	6a3b      	ldr	r3, [r7, #32]
 800ee8c:	fa93 f3a3 	rbit	r3, r3
 800ee90:	61fb      	str	r3, [r7, #28]
  return result;
 800ee92:	69fb      	ldr	r3, [r7, #28]
 800ee94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ee96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d101      	bne.n	800eea0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800ee9c:	2320      	movs	r3, #32
 800ee9e:	e003      	b.n	800eea8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800eea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea2:	fab3 f383 	clz	r3, r3
 800eea6:	b2db      	uxtb	r3, r3
 800eea8:	005b      	lsls	r3, r3, #1
 800eeaa:	6879      	ldr	r1, [r7, #4]
 800eeac:	fa01 f303 	lsl.w	r3, r1, r3
 800eeb0:	431a      	orrs	r2, r3
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	601a      	str	r2, [r3, #0]
}
 800eeb6:	bf00      	nop
 800eeb8:	372c      	adds	r7, #44	@ 0x2c
 800eeba:	46bd      	mov	sp, r7
 800eebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec0:	4770      	bx	lr

0800eec2 <LL_GPIO_SetPinPull>:
{
 800eec2:	b480      	push	{r7}
 800eec4:	b08b      	sub	sp, #44	@ 0x2c
 800eec6:	af00      	add	r7, sp, #0
 800eec8:	60f8      	str	r0, [r7, #12]
 800eeca:	60b9      	str	r1, [r7, #8]
 800eecc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	68da      	ldr	r2, [r3, #12]
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	fa93 f3a3 	rbit	r3, r3
 800eedc:	613b      	str	r3, [r7, #16]
  return result;
 800eede:	693b      	ldr	r3, [r7, #16]
 800eee0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800eee2:	69bb      	ldr	r3, [r7, #24]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d101      	bne.n	800eeec <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800eee8:	2320      	movs	r3, #32
 800eeea:	e003      	b.n	800eef4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800eeec:	69bb      	ldr	r3, [r7, #24]
 800eeee:	fab3 f383 	clz	r3, r3
 800eef2:	b2db      	uxtb	r3, r3
 800eef4:	005b      	lsls	r3, r3, #1
 800eef6:	2103      	movs	r1, #3
 800eef8:	fa01 f303 	lsl.w	r3, r1, r3
 800eefc:	43db      	mvns	r3, r3
 800eefe:	401a      	ands	r2, r3
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef04:	6a3b      	ldr	r3, [r7, #32]
 800ef06:	fa93 f3a3 	rbit	r3, r3
 800ef0a:	61fb      	str	r3, [r7, #28]
  return result;
 800ef0c:	69fb      	ldr	r3, [r7, #28]
 800ef0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ef10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d101      	bne.n	800ef1a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800ef16:	2320      	movs	r3, #32
 800ef18:	e003      	b.n	800ef22 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800ef1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef1c:	fab3 f383 	clz	r3, r3
 800ef20:	b2db      	uxtb	r3, r3
 800ef22:	005b      	lsls	r3, r3, #1
 800ef24:	6879      	ldr	r1, [r7, #4]
 800ef26:	fa01 f303 	lsl.w	r3, r1, r3
 800ef2a:	431a      	orrs	r2, r3
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	60da      	str	r2, [r3, #12]
}
 800ef30:	bf00      	nop
 800ef32:	372c      	adds	r7, #44	@ 0x2c
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr

0800ef3c <LL_UCPD_Enable>:
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b083      	sub	sp, #12
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	601a      	str	r2, [r3, #0]
}
 800ef50:	bf00      	nop
 800ef52:	370c      	adds	r7, #12
 800ef54:	46bd      	mov	sp, r7
 800ef56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5a:	4770      	bx	lr

0800ef5c <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b083      	sub	sp, #12
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
 800ef64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ef6e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef72:	683a      	ldr	r2, [r7, #0]
 800ef74:	431a      	orrs	r2, r3
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	601a      	str	r2, [r3, #0]
}
 800ef7a:	bf00      	nop
 800ef7c:	370c      	adds	r7, #12
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr

0800ef86 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 800ef86:	b480      	push	{r7}
 800ef88:	b083      	sub	sp, #12
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
 800ef8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	68db      	ldr	r3, [r3, #12]
 800ef94:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	431a      	orrs	r2, r3
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	60da      	str	r2, [r3, #12]
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr

0800efac <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800efac:	b480      	push	{r7}
 800efae:	b083      	sub	sp, #12
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	691b      	ldr	r3, [r3, #16]
 800efb8:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	611a      	str	r2, [r3, #16]
}
 800efc0:	bf00      	nop
 800efc2:	370c      	adds	r7, #12
 800efc4:	46bd      	mov	sp, r7
 800efc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efca:	4770      	bx	lr

0800efcc <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800efcc:	b480      	push	{r7}
 800efce:	b083      	sub	sp, #12
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	691b      	ldr	r3, [r3, #16]
 800efd8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	611a      	str	r2, [r3, #16]
}
 800efe0:	bf00      	nop
 800efe2:	370c      	adds	r7, #12
 800efe4:	46bd      	mov	sp, r7
 800efe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efea:	4770      	bx	lr

0800efec <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800efec:	b480      	push	{r7}
 800efee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800eff0:	4b05      	ldr	r3, [pc, #20]	@ (800f008 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800eff2:	689b      	ldr	r3, [r3, #8]
 800eff4:	4a04      	ldr	r2, [pc, #16]	@ (800f008 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800eff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800effa:	6093      	str	r3, [r2, #8]
}
 800effc:	bf00      	nop
 800effe:	46bd      	mov	sp, r7
 800f000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f004:	4770      	bx	lr
 800f006:	bf00      	nop
 800f008:	40007000 	.word	0x40007000

0800f00c <CAD_Init>:
  * @param  pParams       Pointer on PD parameters based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 800f00c:	b590      	push	{r4, r7, lr}
 800f00e:	b08b      	sub	sp, #44	@ 0x2c
 800f010:	af00      	add	r7, sp, #0
 800f012:	60b9      	str	r1, [r7, #8]
 800f014:	607a      	str	r2, [r7, #4]
 800f016:	603b      	str	r3, [r7, #0]
 800f018:	4603      	mov	r3, r0
 800f01a:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f01c:	7bfa      	ldrb	r2, [r7, #15]
 800f01e:	4613      	mov	r3, r2
 800f020:	005b      	lsls	r3, r3, #1
 800f022:	4413      	add	r3, r2
 800f024:	009b      	lsls	r3, r3, #2
 800f026:	4a75      	ldr	r2, [pc, #468]	@ (800f1fc <CAD_Init+0x1f0>)
 800f028:	4413      	add	r3, r2
 800f02a:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 800f02c:	7bfa      	ldrb	r2, [r7, #15]
 800f02e:	4974      	ldr	r1, [pc, #464]	@ (800f200 <CAD_Init+0x1f4>)
 800f030:	4613      	mov	r3, r2
 800f032:	011b      	lsls	r3, r3, #4
 800f034:	1a9b      	subs	r3, r3, r2
 800f036:	009b      	lsls	r3, r3, #2
 800f038:	440b      	add	r3, r1
 800f03a:	3310      	adds	r3, #16
 800f03c:	687a      	ldr	r2, [r7, #4]
 800f03e:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 800f040:	7bfa      	ldrb	r2, [r7, #15]
 800f042:	496f      	ldr	r1, [pc, #444]	@ (800f200 <CAD_Init+0x1f4>)
 800f044:	4613      	mov	r3, r2
 800f046:	011b      	lsls	r3, r3, #4
 800f048:	1a9b      	subs	r3, r3, r2
 800f04a:	009b      	lsls	r3, r3, #2
 800f04c:	440b      	add	r3, r1
 800f04e:	330c      	adds	r3, #12
 800f050:	68ba      	ldr	r2, [r7, #8]
 800f052:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 800f054:	7bfa      	ldrb	r2, [r7, #15]
 800f056:	496a      	ldr	r1, [pc, #424]	@ (800f200 <CAD_Init+0x1f4>)
 800f058:	4613      	mov	r3, r2
 800f05a:	011b      	lsls	r3, r3, #4
 800f05c:	1a9b      	subs	r3, r3, r2
 800f05e:	009b      	lsls	r3, r3, #2
 800f060:	440b      	add	r3, r1
 800f062:	330c      	adds	r3, #12
 800f064:	6819      	ldr	r1, [r3, #0]
 800f066:	7bfa      	ldrb	r2, [r7, #15]
 800f068:	4865      	ldr	r0, [pc, #404]	@ (800f200 <CAD_Init+0x1f4>)
 800f06a:	4613      	mov	r3, r2
 800f06c:	011b      	lsls	r3, r3, #4
 800f06e:	1a9b      	subs	r3, r3, r2
 800f070:	009b      	lsls	r3, r3, #2
 800f072:	4403      	add	r3, r0
 800f074:	3310      	adds	r3, #16
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	794b      	ldrb	r3, [r1, #5]
 800f07a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f07e:	b2d9      	uxtb	r1, r3
 800f080:	7893      	ldrb	r3, [r2, #2]
 800f082:	f361 0301 	bfi	r3, r1, #0, #2
 800f086:	7093      	strb	r3, [r2, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 800f088:	7bfa      	ldrb	r2, [r7, #15]
 800f08a:	495d      	ldr	r1, [pc, #372]	@ (800f200 <CAD_Init+0x1f4>)
 800f08c:	4613      	mov	r3, r2
 800f08e:	011b      	lsls	r3, r3, #4
 800f090:	1a9b      	subs	r3, r3, r2
 800f092:	009b      	lsls	r3, r3, #2
 800f094:	440b      	add	r3, r1
 800f096:	3310      	adds	r3, #16
 800f098:	681a      	ldr	r2, [r3, #0]
 800f09a:	7893      	ldrb	r3, [r2, #2]
 800f09c:	f36f 0383 	bfc	r3, #2, #2
 800f0a0:	7093      	strb	r3, [r2, #2]

  /* Reset handle */
  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 800f0a2:	220c      	movs	r2, #12
 800f0a4:	2100      	movs	r1, #0
 800f0a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f0a8:	f006 fdaa 	bl	8015c00 <memset>

  /* Register CAD wake up callback */
  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 800f0ac:	7bfa      	ldrb	r2, [r7, #15]
 800f0ae:	4954      	ldr	r1, [pc, #336]	@ (800f200 <CAD_Init+0x1f4>)
 800f0b0:	4613      	mov	r3, r2
 800f0b2:	011b      	lsls	r3, r3, #4
 800f0b4:	1a9b      	subs	r3, r3, r2
 800f0b6:	009b      	lsls	r3, r3, #2
 800f0b8:	440b      	add	r3, r1
 800f0ba:	332c      	adds	r3, #44	@ 0x2c
 800f0bc:	683a      	ldr	r2, [r7, #0]
 800f0be:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 800f0c0:	7bfc      	ldrb	r4, [r7, #15]
 800f0c2:	7bfb      	ldrb	r3, [r7, #15]
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	f000 fcd1 	bl	800fa6c <USBPD_HW_GetUSPDInstance>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	494c      	ldr	r1, [pc, #304]	@ (800f200 <CAD_Init+0x1f4>)
 800f0ce:	4623      	mov	r3, r4
 800f0d0:	011b      	lsls	r3, r3, #4
 800f0d2:	1b1b      	subs	r3, r3, r4
 800f0d4:	009b      	lsls	r3, r3, #2
 800f0d6:	440b      	add	r3, r1
 800f0d8:	601a      	str	r2, [r3, #0]

  /* Initialize UCPD */
  LL_UCPD_StructInit(&settings);
 800f0da:	f107 0314 	add.w	r3, r7, #20
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f7ff fe3a 	bl	800ed58 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 800f0e4:	7bfa      	ldrb	r2, [r7, #15]
 800f0e6:	4946      	ldr	r1, [pc, #280]	@ (800f200 <CAD_Init+0x1f4>)
 800f0e8:	4613      	mov	r3, r2
 800f0ea:	011b      	lsls	r3, r3, #4
 800f0ec:	1a9b      	subs	r3, r3, r2
 800f0ee:	009b      	lsls	r3, r3, #2
 800f0f0:	440b      	add	r3, r1
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	f107 0214 	add.w	r2, r7, #20
 800f0f8:	4611      	mov	r1, r2
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f7ff fdfe 	bl	800ecfc <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 800f100:	7bfa      	ldrb	r2, [r7, #15]
 800f102:	493f      	ldr	r1, [pc, #252]	@ (800f200 <CAD_Init+0x1f4>)
 800f104:	4613      	mov	r3, r2
 800f106:	011b      	lsls	r3, r3, #4
 800f108:	1a9b      	subs	r3, r3, r2
 800f10a:	009b      	lsls	r3, r3, #2
 800f10c:	440b      	add	r3, r1
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800f114:	4618      	mov	r0, r3
 800f116:	f7ff ff21 	bl	800ef5c <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 800f11a:	7bfa      	ldrb	r2, [r7, #15]
 800f11c:	4938      	ldr	r1, [pc, #224]	@ (800f200 <CAD_Init+0x1f4>)
 800f11e:	4613      	mov	r3, r2
 800f120:	011b      	lsls	r3, r3, #4
 800f122:	1a9b      	subs	r3, r3, r2
 800f124:	009b      	lsls	r3, r3, #2
 800f126:	440b      	add	r3, r1
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800f12e:	4618      	mov	r0, r3
 800f130:	f7ff ff29 	bl	800ef86 <LL_UCPD_SetccEnable>
#ifdef _LOW_POWER
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */

  /* Disable dead battery */
  LL_PWR_DisableUCPDDeadBattery(); /* PWR->CR3 |= (1 << 14); */
 800f134:	f7ff ff5a 	bl	800efec <LL_PWR_DisableUCPDDeadBattery>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB); /* GPIOB enable RCC->AHB2ENR |= 2; */
 800f138:	2002      	movs	r0, #2
 800f13a:	f7ff fe6d 	bl	800ee18 <LL_AHB2_GRP1_EnableClock>

  /* Set by default UCPD1_CC1 & UCPD1_CC2 in analog mode */
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_ANALOG); /* PB6 mode = GP analog => CC1 */
 800f13e:	2203      	movs	r2, #3
 800f140:	2140      	movs	r1, #64	@ 0x40
 800f142:	4830      	ldr	r0, [pc, #192]	@ (800f204 <CAD_Init+0x1f8>)
 800f144:	f7ff fe80 	bl	800ee48 <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_ANALOG); /* PB4 mode = GP analog => CC2 */
 800f148:	2203      	movs	r2, #3
 800f14a:	2110      	movs	r1, #16
 800f14c:	482d      	ldr	r0, [pc, #180]	@ (800f204 <CAD_Init+0x1f8>)
 800f14e:	f7ff fe7b 	bl	800ee48 <LL_GPIO_SetPinMode>

  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_NO);
 800f152:	2200      	movs	r2, #0
 800f154:	2140      	movs	r1, #64	@ 0x40
 800f156:	482b      	ldr	r0, [pc, #172]	@ (800f204 <CAD_Init+0x1f8>)
 800f158:	f7ff feb3 	bl	800eec2 <LL_GPIO_SetPinPull>
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 800f15c:	2200      	movs	r2, #0
 800f15e:	2110      	movs	r1, #16
 800f160:	4828      	ldr	r0, [pc, #160]	@ (800f204 <CAD_Init+0x1f8>)
 800f162:	f7ff feae 	bl	800eec2 <LL_GPIO_SetPinPull>

  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 800f166:	7bfb      	ldrb	r3, [r7, #15]
 800f168:	4618      	mov	r0, r3
 800f16a:	f005 fc63 	bl	8014a34 <BSP_USBPD_PWR_Init>
  /* Register VBUS detect callback */
  BSP_USBPD_PWR_RegisterVBUSDetectCallback(PortNum, CAD_HW_IF_VBUSDetectCallback);
#endif /* TCPP0203_SUPPORT */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800f16e:	7bfa      	ldrb	r2, [r7, #15]
 800f170:	4923      	ldr	r1, [pc, #140]	@ (800f200 <CAD_Init+0x1f4>)
 800f172:	4613      	mov	r3, r2
 800f174:	011b      	lsls	r3, r3, #4
 800f176:	1a9b      	subs	r3, r3, r2
 800f178:	009b      	lsls	r3, r3, #2
 800f17a:	440b      	add	r3, r1
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	4618      	mov	r0, r3
 800f180:	f7ff fedc 	bl	800ef3c <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800f184:	7bfa      	ldrb	r2, [r7, #15]
 800f186:	491e      	ldr	r1, [pc, #120]	@ (800f200 <CAD_Init+0x1f4>)
 800f188:	4613      	mov	r3, r2
 800f18a:	011b      	lsls	r3, r3, #4
 800f18c:	1a9b      	subs	r3, r3, r2
 800f18e:	009b      	lsls	r3, r3, #2
 800f190:	440b      	add	r3, r1
 800f192:	3310      	adds	r3, #16
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	781b      	ldrb	r3, [r3, #0]
 800f198:	f003 0304 	and.w	r3, r3, #4
 800f19c:	b2db      	uxtb	r3, r3
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d003      	beq.n	800f1aa <CAD_Init+0x19e>
  {
    USBPDM1_AssertRp(PortNum);
 800f1a2:	7bfb      	ldrb	r3, [r7, #15]
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f001 fca7 	bl	8010af8 <USBPDM1_AssertRp>
  else
#endif /* _DRP */
  {
#if defined(_SRC)
    /* If default role is source */
    if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].settings->PE_DefaultRole)
 800f1aa:	7bfa      	ldrb	r2, [r7, #15]
 800f1ac:	4914      	ldr	r1, [pc, #80]	@ (800f200 <CAD_Init+0x1f4>)
 800f1ae:	4613      	mov	r3, r2
 800f1b0:	011b      	lsls	r3, r3, #4
 800f1b2:	1a9b      	subs	r3, r3, r2
 800f1b4:	009b      	lsls	r3, r3, #2
 800f1b6:	440b      	add	r3, r1
 800f1b8:	330c      	adds	r3, #12
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	791b      	ldrb	r3, [r3, #4]
 800f1be:	f003 0304 	and.w	r3, r3, #4
 800f1c2:	b2db      	uxtb	r3, r3
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d014      	beq.n	800f1f2 <CAD_Init+0x1e6>
    {
      /* Set current state machine to SRC state machine */
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SRC;
 800f1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ca:	4a0f      	ldr	r2, [pc, #60]	@ (800f208 <CAD_Init+0x1fc>)
 800f1cc:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 800f1ce:	7bfa      	ldrb	r2, [r7, #15]
 800f1d0:	490b      	ldr	r1, [pc, #44]	@ (800f200 <CAD_Init+0x1f4>)
 800f1d2:	4613      	mov	r3, r2
 800f1d4:	011b      	lsls	r3, r3, #4
 800f1d6:	1a9b      	subs	r3, r3, r2
 800f1d8:	009b      	lsls	r3, r3, #2
 800f1da:	440b      	add	r3, r1
 800f1dc:	330c      	adds	r3, #12
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	795b      	ldrb	r3, [r3, #5]
 800f1e2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f1e6:	b2d9      	uxtb	r1, r3
 800f1e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1ea:	7853      	ldrb	r3, [r2, #1]
 800f1ec:	f361 1386 	bfi	r3, r1, #6, #1
 800f1f0:	7053      	strb	r3, [r2, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 800f1f2:	bf00      	nop
 800f1f4:	372c      	adds	r7, #44	@ 0x2c
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd90      	pop	{r4, r7, pc}
 800f1fa:	bf00      	nop
 800f1fc:	200009e4 	.word	0x200009e4
 800f200:	200009fc 	.word	0x200009fc
 800f204:	48000400 	.word	0x48000400
 800f208:	0800f2e5 	.word	0x0800f2e5

0800f20c <CAD_Enter_ErrorRecovery>:
  * @brief  Function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b082      	sub	sp, #8
 800f210:	af00      	add	r7, sp, #0
 800f212:	4603      	mov	r3, r0
 800f214:	71fb      	strb	r3, [r7, #7]
  /* Remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 800f216:	79fb      	ldrb	r3, [r7, #7]
 800f218:	4618      	mov	r0, r3
 800f21a:	f001 fda1 	bl	8010d60 <USBPDM1_EnterErrorRecovery>
  /* Set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 800f21e:	79fa      	ldrb	r2, [r7, #7]
 800f220:	490b      	ldr	r1, [pc, #44]	@ (800f250 <CAD_Enter_ErrorRecovery+0x44>)
 800f222:	4613      	mov	r3, r2
 800f224:	005b      	lsls	r3, r3, #1
 800f226:	4413      	add	r3, r2
 800f228:	009b      	lsls	r3, r3, #2
 800f22a:	18ca      	adds	r2, r1, r3
 800f22c:	7813      	ldrb	r3, [r2, #0]
 800f22e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f232:	7013      	strb	r3, [r2, #0]
  /* Wake up CAD task */
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f234:	79fa      	ldrb	r2, [r7, #7]
 800f236:	4907      	ldr	r1, [pc, #28]	@ (800f254 <CAD_Enter_ErrorRecovery+0x48>)
 800f238:	4613      	mov	r3, r2
 800f23a:	011b      	lsls	r3, r3, #4
 800f23c:	1a9b      	subs	r3, r3, r2
 800f23e:	009b      	lsls	r3, r3, #2
 800f240:	440b      	add	r3, r1
 800f242:	332c      	adds	r3, #44	@ 0x2c
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	4798      	blx	r3
}
 800f248:	bf00      	nop
 800f24a:	3708      	adds	r7, #8
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}
 800f250:	200009e4 	.word	0x200009e4
 800f254:	200009fc 	.word	0x200009fc

0800f258 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b082      	sub	sp, #8
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	4603      	mov	r3, r0
 800f260:	6039      	str	r1, [r7, #0]
 800f262:	71fb      	strb	r3, [r7, #7]
  /* Update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 800f264:	79fa      	ldrb	r2, [r7, #7]
 800f266:	4915      	ldr	r1, [pc, #84]	@ (800f2bc <CAD_SRC_Set_ResistorRp+0x64>)
 800f268:	4613      	mov	r3, r2
 800f26a:	011b      	lsls	r3, r3, #4
 800f26c:	1a9b      	subs	r3, r3, r2
 800f26e:	009b      	lsls	r3, r3, #2
 800f270:	440b      	add	r3, r1
 800f272:	3310      	adds	r3, #16
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	f003 0303 	and.w	r3, r3, #3
 800f27c:	b2d9      	uxtb	r1, r3
 800f27e:	7893      	ldrb	r3, [r2, #2]
 800f280:	f361 0301 	bfi	r3, r1, #0, #2
 800f284:	7093      	strb	r3, [r2, #2]

  /* Inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 800f286:	79fa      	ldrb	r2, [r7, #7]
 800f288:	490d      	ldr	r1, [pc, #52]	@ (800f2c0 <CAD_SRC_Set_ResistorRp+0x68>)
 800f28a:	4613      	mov	r3, r2
 800f28c:	005b      	lsls	r3, r3, #1
 800f28e:	4413      	add	r3, r2
 800f290:	009b      	lsls	r3, r3, #2
 800f292:	18ca      	adds	r2, r1, r3
 800f294:	7853      	ldrb	r3, [r2, #1]
 800f296:	f043 0301 	orr.w	r3, r3, #1
 800f29a:	7053      	strb	r3, [r2, #1]
  /* Wake up CAD task */
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f29c:	79fa      	ldrb	r2, [r7, #7]
 800f29e:	4907      	ldr	r1, [pc, #28]	@ (800f2bc <CAD_SRC_Set_ResistorRp+0x64>)
 800f2a0:	4613      	mov	r3, r2
 800f2a2:	011b      	lsls	r3, r3, #4
 800f2a4:	1a9b      	subs	r3, r3, r2
 800f2a6:	009b      	lsls	r3, r3, #2
 800f2a8:	440b      	add	r3, r1
 800f2aa:	332c      	adds	r3, #44	@ 0x2c
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	4798      	blx	r3
  return 0;
 800f2b0:	2300      	movs	r3, #0
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3708      	adds	r7, #8
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	200009fc 	.word	0x200009fc
 800f2c0:	200009e4 	.word	0x200009e4

0800f2c4 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b082      	sub	sp, #8
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	6039      	str	r1, [r7, #0]
 800f2ce:	71fb      	strb	r3, [r7, #7]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 800f2d0:	79fb      	ldrb	r3, [r7, #7]
 800f2d2:	6839      	ldr	r1, [r7, #0]
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	f7ff ffbf 	bl	800f258 <CAD_SRC_Set_ResistorRp>
 800f2da:	4603      	mov	r3, r0
}
 800f2dc:	4618      	mov	r0, r3
 800f2de:	3708      	adds	r7, #8
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	bd80      	pop	{r7, pc}

0800f2e4 <CAD_StateMachine_SRC>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
uint32_t CAD_StateMachine_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b086      	sub	sp, #24
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	60b9      	str	r1, [r7, #8]
 800f2ee:	607a      	str	r2, [r7, #4]
 800f2f0:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f2f2:	7bfa      	ldrb	r2, [r7, #15]
 800f2f4:	4613      	mov	r3, r2
 800f2f6:	005b      	lsls	r3, r3, #1
 800f2f8:	4413      	add	r3, r2
 800f2fa:	009b      	lsls	r3, r3, #2
 800f2fc:	4a2d      	ldr	r2, [pc, #180]	@ (800f3b4 <CAD_StateMachine_SRC+0xd0>)
 800f2fe:	4413      	add	r3, r2
 800f300:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f302:	2302      	movs	r3, #2
 800f304:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 800f306:	693b      	ldr	r3, [r7, #16]
 800f308:	785b      	ldrb	r3, [r3, #1]
 800f30a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f30e:	b2db      	uxtb	r3, r3
 800f310:	3b01      	subs	r3, #1
 800f312:	2b0a      	cmp	r3, #10
 800f314:	d847      	bhi.n	800f3a6 <CAD_StateMachine_SRC+0xc2>
 800f316:	a201      	add	r2, pc, #4	@ (adr r2, 800f31c <CAD_StateMachine_SRC+0x38>)
 800f318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f31c:	0800f36b 	.word	0x0800f36b
 800f320:	0800f377 	.word	0x0800f377
 800f324:	0800f397 	.word	0x0800f397
 800f328:	0800f387 	.word	0x0800f387
 800f32c:	0800f397 	.word	0x0800f397
 800f330:	0800f3a7 	.word	0x0800f3a7
 800f334:	0800f3a7 	.word	0x0800f3a7
 800f338:	0800f3a7 	.word	0x0800f3a7
 800f33c:	0800f36b 	.word	0x0800f36b
 800f340:	0800f3a7 	.word	0x0800f3a7
 800f344:	0800f349 	.word	0x0800f349
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800f348:	7bfb      	ldrb	r3, [r7, #15]
 800f34a:	4618      	mov	r0, r3
 800f34c:	f005 fb98 	bl	8014a80 <BSP_USBPD_PWR_VBUSDeInit>
      /* Reset the resistor */
      USBPDM1_AssertRp(PortNum);
 800f350:	7bfb      	ldrb	r3, [r7, #15]
 800f352:	4618      	mov	r0, r3
 800f354:	f001 fbd0 	bl	8010af8 <USBPDM1_AssertRp>
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f358:	693a      	ldr	r2, [r7, #16]
 800f35a:	7853      	ldrb	r3, [r2, #1]
 800f35c:	2101      	movs	r1, #1
 800f35e:	f361 0345 	bfi	r3, r1, #1, #5
 800f362:	7053      	strb	r3, [r2, #1]
      _timing = 0;
 800f364:	2300      	movs	r3, #0
 800f366:	617b      	str	r3, [r7, #20]
      break;
 800f368:	e01e      	b.n	800f3a8 <CAD_StateMachine_SRC+0xc4>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SNK :
    case USBPD_CAD_STATE_DETACHED:
    {
      _timing = ManageStateDetached_SRC(PortNum);
 800f36a:	7bfb      	ldrb	r3, [r7, #15]
 800f36c:	4618      	mov	r0, r3
 800f36e:	f000 f959 	bl	800f624 <ManageStateDetached_SRC>
 800f372:	6178      	str	r0, [r7, #20]
      break;
 800f374:	e018      	b.n	800f3a8 <CAD_StateMachine_SRC+0xc4>
    }

    case USBPD_CAD_STATE_ATTACHED_WAIT:
    {
      _timing = ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 800f376:	7bfb      	ldrb	r3, [r7, #15]
 800f378:	687a      	ldr	r2, [r7, #4]
 800f37a:	68b9      	ldr	r1, [r7, #8]
 800f37c:	4618      	mov	r0, r3
 800f37e:	f000 f9a7 	bl	800f6d0 <ManageStateAttachedWait_SRC>
 800f382:	6178      	str	r0, [r7, #20]
      break;
 800f384:	e010      	b.n	800f3a8 <CAD_StateMachine_SRC+0xc4>
    }
#endif /* _ACCESSORY_SRC */

    case USBPD_CAD_STATE_EMC :
    {
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 800f386:	7bfb      	ldrb	r3, [r7, #15]
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	68b9      	ldr	r1, [r7, #8]
 800f38c:	4618      	mov	r0, r3
 800f38e:	f000 fa7b 	bl	800f888 <ManageStateEMC>
 800f392:	6178      	str	r0, [r7, #20]
      break;
 800f394:	e008      	b.n	800f3a8 <CAD_StateMachine_SRC+0xc4>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
    {
      _timing = ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 800f396:	7bfb      	ldrb	r3, [r7, #15]
 800f398:	687a      	ldr	r2, [r7, #4]
 800f39a:	68b9      	ldr	r1, [r7, #8]
 800f39c:	4618      	mov	r0, r3
 800f39e:	f000 fabd 	bl	800f91c <ManageStateAttached_SRC>
 800f3a2:	6178      	str	r0, [r7, #20]
      break;
 800f3a4:	e000      	b.n	800f3a8 <CAD_StateMachine_SRC+0xc4>
    }

    default :
    {
      break;
 800f3a6:	bf00      	nop
    }
  }

  return _timing;
 800f3a8:	697b      	ldr	r3, [r7, #20]
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3718      	adds	r7, #24
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}
 800f3b2:	bf00      	nop
 800f3b4:	200009e4 	.word	0x200009e4

0800f3b8 <CAD_StateMachine>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b086      	sub	sp, #24
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	4603      	mov	r3, r0
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	607a      	str	r2, [r7, #4]
 800f3c4:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f3c6:	7bfa      	ldrb	r2, [r7, #15]
 800f3c8:	4613      	mov	r3, r2
 800f3ca:	005b      	lsls	r3, r3, #1
 800f3cc:	4413      	add	r3, r2
 800f3ce:	009b      	lsls	r3, r3, #2
 800f3d0:	4a59      	ldr	r2, [pc, #356]	@ (800f538 <CAD_StateMachine+0x180>)
 800f3d2:	4413      	add	r3, r2
 800f3d4:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f3d6:	2302      	movs	r3, #2
 800f3d8:	617b      	str	r3, [r7, #20]

  /* Set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	701a      	strb	r2, [r3, #0]

  /* If a swap is on going, return default timing */
  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 800f3e0:	7bfa      	ldrb	r2, [r7, #15]
 800f3e2:	4956      	ldr	r1, [pc, #344]	@ (800f53c <CAD_StateMachine+0x184>)
 800f3e4:	4613      	mov	r3, r2
 800f3e6:	011b      	lsls	r3, r3, #4
 800f3e8:	1a9b      	subs	r3, r3, r2
 800f3ea:	009b      	lsls	r3, r3, #2
 800f3ec:	440b      	add	r3, r1
 800f3ee:	3310      	adds	r3, #16
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	f003 0310 	and.w	r3, r3, #16
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d001      	beq.n	800f402 <CAD_StateMachine+0x4a>
  {
    return _timing;
 800f3fe:	697b      	ldr	r3, [r7, #20]
 800f400:	e096      	b.n	800f530 <CAD_StateMachine+0x178>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 800f402:	693b      	ldr	r3, [r7, #16]
 800f404:	781b      	ldrb	r3, [r3, #0]
 800f406:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f40a:	b2db      	uxtb	r3, r3
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d00a      	beq.n	800f426 <CAD_StateMachine+0x6e>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 800f410:	693a      	ldr	r2, [r7, #16]
 800f412:	7813      	ldrb	r3, [r2, #0]
 800f414:	f36f 13c7 	bfc	r3, #7, #1
 800f418:	7013      	strb	r3, [r2, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 800f41a:	693a      	ldr	r2, [r7, #16]
 800f41c:	7853      	ldrb	r3, [r2, #1]
 800f41e:	210c      	movs	r1, #12
 800f420:	f361 0345 	bfi	r3, r1, #1, #5
 800f424:	7053      	strb	r3, [r2, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 800f426:	693b      	ldr	r3, [r7, #16]
 800f428:	785b      	ldrb	r3, [r3, #1]
 800f42a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f42e:	b2db      	uxtb	r3, r3
 800f430:	2b0d      	cmp	r3, #13
 800f432:	d051      	beq.n	800f4d8 <CAD_StateMachine+0x120>
 800f434:	2b0d      	cmp	r3, #13
 800f436:	dc71      	bgt.n	800f51c <CAD_StateMachine+0x164>
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d002      	beq.n	800f442 <CAD_StateMachine+0x8a>
 800f43c:	2b0c      	cmp	r3, #12
 800f43e:	d024      	beq.n	800f48a <CAD_StateMachine+0xd2>
 800f440:	e06c      	b.n	800f51c <CAD_StateMachine+0x164>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      /* Enable TypeCEvents Interrupts */
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 800f442:	7bfa      	ldrb	r2, [r7, #15]
 800f444:	493d      	ldr	r1, [pc, #244]	@ (800f53c <CAD_StateMachine+0x184>)
 800f446:	4613      	mov	r3, r2
 800f448:	011b      	lsls	r3, r3, #4
 800f44a:	1a9b      	subs	r3, r3, r2
 800f44c:	009b      	lsls	r3, r3, #2
 800f44e:	440b      	add	r3, r1
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4618      	mov	r0, r3
 800f454:	f7ff fdaa 	bl	800efac <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 800f458:	7bfa      	ldrb	r2, [r7, #15]
 800f45a:	4938      	ldr	r1, [pc, #224]	@ (800f53c <CAD_StateMachine+0x184>)
 800f45c:	4613      	mov	r3, r2
 800f45e:	011b      	lsls	r3, r3, #4
 800f460:	1a9b      	subs	r3, r3, r2
 800f462:	009b      	lsls	r3, r3, #2
 800f464:	440b      	add	r3, r1
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	4618      	mov	r0, r3
 800f46a:	f7ff fdaf 	bl	800efcc <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      /* Enable IRQ */
      UCPD_INSTANCE0_ENABLEIRQ;
 800f46e:	2104      	movs	r1, #4
 800f470:	203f      	movs	r0, #63	@ 0x3f
 800f472:	f7ff fca7 	bl	800edc4 <__NVIC_SetPriority>
 800f476:	203f      	movs	r0, #63	@ 0x3f
 800f478:	f7ff fc86 	bl	800ed88 <__NVIC_EnableIRQ>
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f47c:	693a      	ldr	r2, [r7, #16]
 800f47e:	7853      	ldrb	r3, [r2, #1]
 800f480:	2101      	movs	r1, #1
 800f482:	f361 0345 	bfi	r3, r1, #1, #5
 800f486:	7053      	strb	r3, [r2, #1]
      break;
 800f488:	e051      	b.n	800f52e <CAD_StateMachine+0x176>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 800f48a:	7bfb      	ldrb	r3, [r7, #15]
 800f48c:	4618      	mov	r0, r3
 800f48e:	f001 fc67 	bl	8010d60 <USBPDM1_EnterErrorRecovery>

      /* Forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 800f492:	7bfa      	ldrb	r2, [r7, #15]
 800f494:	4929      	ldr	r1, [pc, #164]	@ (800f53c <CAD_StateMachine+0x184>)
 800f496:	4613      	mov	r3, r2
 800f498:	011b      	lsls	r3, r3, #4
 800f49a:	1a9b      	subs	r3, r3, r2
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	440b      	add	r3, r1
 800f4a0:	3334      	adds	r3, #52	@ 0x34
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 800f4ac:	693a      	ldr	r2, [r7, #16]
 800f4ae:	7813      	ldrb	r3, [r2, #0]
 800f4b0:	f36f 0301 	bfc	r3, #0, #2
 800f4b4:	7013      	strb	r3, [r2, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	701a      	strb	r2, [r3, #0]

      /* Start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f4bc:	f7f7 f892 	bl	80065e4 <HAL_GetTick>
 800f4c0:	4602      	mov	r2, r0
 800f4c2:	693b      	ldr	r3, [r7, #16]
 800f4c4:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 800f4c6:	231a      	movs	r3, #26
 800f4c8:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 800f4ca:	693a      	ldr	r2, [r7, #16]
 800f4cc:	7853      	ldrb	r3, [r2, #1]
 800f4ce:	210d      	movs	r1, #13
 800f4d0:	f361 0345 	bfi	r3, r1, #1, #5
 800f4d4:	7053      	strb	r3, [r2, #1]
      break;
 800f4d6:	e02a      	b.n	800f52e <CAD_StateMachine+0x176>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 800f4d8:	f7f7 f884 	bl	80065e4 <HAL_GetTick>
 800f4dc:	4602      	mov	r2, r0
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	1ad3      	subs	r3, r2, r3
 800f4e4:	2b1a      	cmp	r3, #26
 800f4e6:	d921      	bls.n	800f52c <CAD_StateMachine+0x174>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800f4e8:	7bfa      	ldrb	r2, [r7, #15]
 800f4ea:	4914      	ldr	r1, [pc, #80]	@ (800f53c <CAD_StateMachine+0x184>)
 800f4ec:	4613      	mov	r3, r2
 800f4ee:	011b      	lsls	r3, r3, #4
 800f4f0:	1a9b      	subs	r3, r3, r2
 800f4f2:	009b      	lsls	r3, r3, #2
 800f4f4:	440b      	add	r3, r1
 800f4f6:	3310      	adds	r3, #16
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	f003 0304 	and.w	r3, r3, #4
 800f500:	b2db      	uxtb	r3, r3
 800f502:	2b00      	cmp	r3, #0
 800f504:	d003      	beq.n	800f50e <CAD_StateMachine+0x156>
        {
          USBPDM1_AssertRp(PortNum);
 800f506:	7bfb      	ldrb	r3, [r7, #15]
 800f508:	4618      	mov	r0, r3
 800f50a:	f001 faf5 	bl	8010af8 <USBPDM1_AssertRp>
#endif /* _SNK || _DRP */
        /* Switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f50e:	693a      	ldr	r2, [r7, #16]
 800f510:	7853      	ldrb	r3, [r2, #1]
 800f512:	2101      	movs	r1, #1
 800f514:	f361 0345 	bfi	r3, r1, #1, #5
 800f518:	7053      	strb	r3, [r2, #1]
      }
      break;
 800f51a:	e007      	b.n	800f52c <CAD_StateMachine+0x174>
    }

    default:
    {
      /* Call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 800f51c:	693b      	ldr	r3, [r7, #16]
 800f51e:	689b      	ldr	r3, [r3, #8]
 800f520:	7bf8      	ldrb	r0, [r7, #15]
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	68b9      	ldr	r1, [r7, #8]
 800f526:	4798      	blx	r3
 800f528:	6178      	str	r0, [r7, #20]
      break;
 800f52a:	e000      	b.n	800f52e <CAD_StateMachine+0x176>
      break;
 800f52c:	bf00      	nop
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 800f52e:	697b      	ldr	r3, [r7, #20]
}
 800f530:	4618      	mov	r0, r3
 800f532:	3718      	adds	r7, #24
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}
 800f538:	200009e4 	.word	0x200009e4
 800f53c:	200009fc 	.word	0x200009fc

0800f540 <CAD_Check_HW_SRC>:
  * @brief  Check CCx HW condition
  * @param  PortNum Port
  * @retval none
  */
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 800f540:	b4b0      	push	{r4, r5, r7}
 800f542:	b093      	sub	sp, #76	@ 0x4c
 800f544:	af00      	add	r7, sp, #0
 800f546:	4603      	mov	r3, r0
 800f548:	71fb      	strb	r3, [r7, #7]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f54a:	79fa      	ldrb	r2, [r7, #7]
 800f54c:	4613      	mov	r3, r2
 800f54e:	005b      	lsls	r3, r3, #1
 800f550:	4413      	add	r3, r2
 800f552:	009b      	lsls	r3, r3, #2
 800f554:	4a2f      	ldr	r2, [pc, #188]	@ (800f614 <CAD_Check_HW_SRC+0xd4>)
 800f556:	4413      	add	r3, r2
 800f558:	647b      	str	r3, [r7, #68]	@ 0x44
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800f55a:	79fa      	ldrb	r2, [r7, #7]
 800f55c:	492e      	ldr	r1, [pc, #184]	@ (800f618 <CAD_Check_HW_SRC+0xd8>)
 800f55e:	4613      	mov	r3, r2
 800f560:	011b      	lsls	r3, r3, #4
 800f562:	1a9b      	subs	r3, r3, r2
 800f564:	009b      	lsls	r3, r3, #2
 800f566:	440b      	add	r3, r1
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	695b      	ldr	r3, [r3, #20]
 800f56c:	0c1b      	lsrs	r3, r3, #16
 800f56e:	f003 0303 	and.w	r3, r3, #3
 800f572:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 800f574:	79fa      	ldrb	r2, [r7, #7]
 800f576:	4928      	ldr	r1, [pc, #160]	@ (800f618 <CAD_Check_HW_SRC+0xd8>)
 800f578:	4613      	mov	r3, r2
 800f57a:	011b      	lsls	r3, r3, #4
 800f57c:	1a9b      	subs	r3, r3, r2
 800f57e:	009b      	lsls	r3, r3, #2
 800f580:	440b      	add	r3, r1
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	695b      	ldr	r3, [r3, #20]
 800f586:	0c9b      	lsrs	r3, r3, #18
 800f588:	f003 0303 	and.w	r3, r3, #3
 800f58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 800f58e:	4b23      	ldr	r3, [pc, #140]	@ (800f61c <CAD_Check_HW_SRC+0xdc>)
 800f590:	f107 0418 	add.w	r4, r7, #24
 800f594:	461d      	mov	r5, r3
 800f596:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f598:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f59a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f59c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f59e:	682b      	ldr	r3, [r5, #0]
 800f5a0:	6023      	str	r3, [r4, #0]
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 800f5a2:	4a1f      	ldr	r2, [pc, #124]	@ (800f620 <CAD_Check_HW_SRC+0xe0>)
 800f5a4:	f107 030c 	add.w	r3, r7, #12
 800f5a8:	ca07      	ldmia	r2, {r0, r1, r2}
 800f5aa:	c303      	stmia	r3!, {r0, r1}
 800f5ac:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 800f5ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5b0:	4613      	mov	r3, r2
 800f5b2:	005b      	lsls	r3, r3, #1
 800f5b4:	441a      	add	r2, r3
 800f5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5b8:	4413      	add	r3, r2
 800f5ba:	2b08      	cmp	r3, #8
 800f5bc:	d824      	bhi.n	800f608 <CAD_Check_HW_SRC+0xc8>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 800f5be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5c0:	4613      	mov	r3, r2
 800f5c2:	005b      	lsls	r3, r3, #1
 800f5c4:	441a      	add	r2, r3
 800f5c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5c8:	4413      	add	r3, r2
 800f5ca:	009b      	lsls	r3, r3, #2
 800f5cc:	3348      	adds	r3, #72	@ 0x48
 800f5ce:	443b      	add	r3, r7
 800f5d0:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800f5d4:	f003 0303 	and.w	r3, r3, #3
 800f5d8:	b2d9      	uxtb	r1, r3
 800f5da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f5dc:	7813      	ldrb	r3, [r2, #0]
 800f5de:	f361 0301 	bfi	r3, r1, #0, #2
 800f5e2:	7013      	strb	r3, [r2, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 800f5e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5e6:	4613      	mov	r3, r2
 800f5e8:	005b      	lsls	r3, r3, #1
 800f5ea:	441a      	add	r2, r3
 800f5ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5ee:	4413      	add	r3, r2
 800f5f0:	3348      	adds	r3, #72	@ 0x48
 800f5f2:	443b      	add	r3, r7
 800f5f4:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800f5f8:	f003 0307 	and.w	r3, r3, #7
 800f5fc:	b2d9      	uxtb	r1, r3
 800f5fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f600:	7813      	ldrb	r3, [r2, #0]
 800f602:	f361 0384 	bfi	r3, r1, #2, #3
 800f606:	7013      	strb	r3, [r2, #0]
  }
}
 800f608:	bf00      	nop
 800f60a:	374c      	adds	r7, #76	@ 0x4c
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bcb0      	pop	{r4, r5, r7}
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop
 800f614:	200009e4 	.word	0x200009e4
 800f618:	200009fc 	.word	0x200009fc
 800f61c:	08016ce0 	.word	0x08016ce0
 800f620:	08016d04 	.word	0x08016d04

0800f624 <ManageStateDetached_SRC>:
  * @brief  Manage the detached state for source role
  * @param  PortNum Port
  * @retval Timeout value
  */
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b084      	sub	sp, #16
 800f628:	af00      	add	r7, sp, #0
 800f62a:	4603      	mov	r3, r0
 800f62c:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f62e:	79fa      	ldrb	r2, [r7, #7]
 800f630:	4613      	mov	r3, r2
 800f632:	005b      	lsls	r3, r3, #1
 800f634:	4413      	add	r3, r2
 800f636:	009b      	lsls	r3, r3, #2
 800f638:	4a24      	ldr	r2, [pc, #144]	@ (800f6cc <ManageStateDetached_SRC+0xa8>)
 800f63a:	4413      	add	r3, r2
 800f63c:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f63e:	2302      	movs	r3, #2
 800f640:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 800f642:	68bb      	ldr	r3, [r7, #8]
 800f644:	785b      	ldrb	r3, [r3, #1]
 800f646:	f003 0301 	and.w	r3, r3, #1
 800f64a:	b2db      	uxtb	r3, r3
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d00b      	beq.n	800f668 <ManageStateDetached_SRC+0x44>
  {
    /* Update the resistor value */
    USBPDM1_AssertRp(PortNum);
 800f650:	79fb      	ldrb	r3, [r7, #7]
 800f652:	4618      	mov	r0, r3
 800f654:	f001 fa50 	bl	8010af8 <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 800f658:	68ba      	ldr	r2, [r7, #8]
 800f65a:	7853      	ldrb	r3, [r2, #1]
 800f65c:	f36f 0300 	bfc	r3, #0, #1
 800f660:	7053      	strb	r3, [r2, #1]

    /* Let time to internal state machine update */
    HAL_Delay(1);
 800f662:	2001      	movs	r0, #1
 800f664:	f7f6 ffca 	bl	80065fc <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 800f668:	79fb      	ldrb	r3, [r7, #7]
 800f66a:	4618      	mov	r0, r3
 800f66c:	f7ff ff68 	bl	800f540 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	781b      	ldrb	r3, [r3, #0]
 800f674:	f003 031c 	and.w	r3, r3, #28
 800f678:	b2db      	uxtb	r3, r3
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d103      	bne.n	800f686 <ManageStateDetached_SRC+0x62>
  {
#if defined(_LOW_POWER)
    /* Value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 800f67e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f682:	60fb      	str	r3, [r7, #12]
 800f684:	e01c      	b.n	800f6c0 <ManageStateDetached_SRC+0x9c>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	781b      	ldrb	r3, [r3, #0]
 800f68a:	f003 031c 	and.w	r3, r3, #28
 800f68e:	b2db      	uxtb	r3, r3
 800f690:	2b08      	cmp	r3, #8
 800f692:	d106      	bne.n	800f6a2 <ManageStateDetached_SRC+0x7e>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 800f694:	68ba      	ldr	r2, [r7, #8]
 800f696:	7853      	ldrb	r3, [r2, #1]
 800f698:	2104      	movs	r1, #4
 800f69a:	f361 0345 	bfi	r3, r1, #1, #5
 800f69e:	7053      	strb	r3, [r2, #1]
 800f6a0:	e00e      	b.n	800f6c0 <ManageStateDetached_SRC+0x9c>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f6a2:	f7f6 ff9f 	bl	80065e4 <HAL_GetTick>
 800f6a6:	4602      	mov	r2, r0
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800f6ac:	68ba      	ldr	r2, [r7, #8]
 800f6ae:	7853      	ldrb	r3, [r2, #1]
 800f6b0:	2102      	movs	r1, #2
 800f6b2:	f361 0345 	bfi	r3, r1, #1, #5
 800f6b6:	7053      	strb	r3, [r2, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 800f6b8:	79fb      	ldrb	r3, [r7, #7]
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f005 f9cd 	bl	8014a5a <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
}
 800f6c2:	4618      	mov	r0, r3
 800f6c4:	3710      	adds	r7, #16
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	bd80      	pop	{r7, pc}
 800f6ca:	bf00      	nop
 800f6cc:	200009e4 	.word	0x200009e4

0800f6d0 <ManageStateAttachedWait_SRC>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b088      	sub	sp, #32
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	607a      	str	r2, [r7, #4]
 800f6dc:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f6de:	7bfa      	ldrb	r2, [r7, #15]
 800f6e0:	4613      	mov	r3, r2
 800f6e2:	005b      	lsls	r3, r3, #1
 800f6e4:	4413      	add	r3, r2
 800f6e6:	009b      	lsls	r3, r3, #2
 800f6e8:	4a66      	ldr	r2, [pc, #408]	@ (800f884 <ManageStateAttachedWait_SRC+0x1b4>)
 800f6ea:	4413      	add	r3, r2
 800f6ec:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f6ee:	2302      	movs	r3, #2
 800f6f0:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800f6f2:	f7f6 ff77 	bl	80065e4 <HAL_GetTick>
 800f6f6:	4602      	mov	r2, r0
 800f6f8:	69bb      	ldr	r3, [r7, #24]
 800f6fa:	685b      	ldr	r3, [r3, #4]
 800f6fc:	1ad3      	subs	r3, r2, r3
 800f6fe:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 800f700:	7bfb      	ldrb	r3, [r7, #15]
 800f702:	4618      	mov	r0, r3
 800f704:	f7ff ff1c 	bl	800f540 <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 800f708:	69bb      	ldr	r3, [r7, #24]
 800f70a:	781b      	ldrb	r3, [r3, #0]
 800f70c:	f003 031c 	and.w	r3, r3, #28
 800f710:	b2db      	uxtb	r3, r3
 800f712:	2b00      	cmp	r3, #0
 800f714:	f000 8086 	beq.w	800f824 <ManageStateAttachedWait_SRC+0x154>
 800f718:	69bb      	ldr	r3, [r7, #24]
 800f71a:	781b      	ldrb	r3, [r3, #0]
 800f71c:	f003 031c 	and.w	r3, r3, #28
 800f720:	b2db      	uxtb	r3, r3
 800f722:	2b08      	cmp	r3, #8
 800f724:	d07e      	beq.n	800f824 <ManageStateAttachedWait_SRC+0x154>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 800f726:	7bfb      	ldrb	r3, [r7, #15]
 800f728:	2100      	movs	r1, #0
 800f72a:	4618      	mov	r0, r3
 800f72c:	f005 f946 	bl	80149bc <USBPD_PWR_IF_GetVBUSStatus>
 800f730:	4603      	mov	r3, r0
 800f732:	2b00      	cmp	r3, #0
 800f734:	d106      	bne.n	800f744 <ManageStateAttachedWait_SRC+0x74>
    {
      /* Reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f736:	f7f6 ff55 	bl	80065e4 <HAL_GetTick>
 800f73a:	4602      	mov	r2, r0
 800f73c:	69bb      	ldr	r3, [r7, #24]
 800f73e:	605a      	str	r2, [r3, #4]
      return CAD_TCCDEBOUNCE_THRESHOLD;
 800f740:	2378      	movs	r3, #120	@ 0x78
 800f742:	e09b      	b.n	800f87c <ManageStateAttachedWait_SRC+0x1ac>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUNCE_THRESHOLD)
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	2b78      	cmp	r3, #120	@ 0x78
 800f748:	d966      	bls.n	800f818 <ManageStateAttachedWait_SRC+0x148>
    {
      switch (_handle->CurrentHWcondition)
 800f74a:	69bb      	ldr	r3, [r7, #24]
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800f752:	b2db      	uxtb	r3, r3
 800f754:	2b03      	cmp	r3, #3
 800f756:	d023      	beq.n	800f7a0 <ManageStateAttachedWait_SRC+0xd0>
 800f758:	2b03      	cmp	r3, #3
 800f75a:	dc4c      	bgt.n	800f7f6 <ManageStateAttachedWait_SRC+0x126>
 800f75c:	2b01      	cmp	r3, #1
 800f75e:	d002      	beq.n	800f766 <ManageStateAttachedWait_SRC+0x96>
 800f760:	2b02      	cmp	r3, #2
 800f762:	d032      	beq.n	800f7ca <ManageStateAttachedWait_SRC+0xfa>
 800f764:	e047      	b.n	800f7f6 <ManageStateAttachedWait_SRC+0x126>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800f766:	69bb      	ldr	r3, [r7, #24]
 800f768:	781b      	ldrb	r3, [r3, #0]
 800f76a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	461a      	mov	r2, r3
 800f772:	7bfb      	ldrb	r3, [r7, #15]
 800f774:	4611      	mov	r1, r2
 800f776:	4618      	mov	r0, r3
 800f778:	f001 fb66 	bl	8010e48 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800f77c:	69ba      	ldr	r2, [r7, #24]
 800f77e:	7853      	ldrb	r3, [r2, #1]
 800f780:	2103      	movs	r1, #3
 800f782:	f361 0345 	bfi	r3, r1, #1, #5
 800f786:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800f788:	68bb      	ldr	r3, [r7, #8]
 800f78a:	2202      	movs	r2, #2
 800f78c:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800f78e:	69bb      	ldr	r3, [r7, #24]
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f796:	b2db      	uxtb	r3, r3
 800f798:	461a      	mov	r2, r3
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	601a      	str	r2, [r3, #0]
          break;
 800f79e:	e031      	b.n	800f804 <ManageStateAttachedWait_SRC+0x134>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800f7a0:	69bb      	ldr	r3, [r7, #24]
 800f7a2:	781b      	ldrb	r3, [r3, #0]
 800f7a4:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f7a8:	b2db      	uxtb	r3, r3
 800f7aa:	461a      	mov	r2, r3
 800f7ac:	7bfb      	ldrb	r3, [r7, #15]
 800f7ae:	4611      	mov	r1, r2
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f001 fb49 	bl	8010e48 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 800f7b6:	69ba      	ldr	r2, [r7, #24]
 800f7b8:	7853      	ldrb	r3, [r2, #1]
 800f7ba:	2105      	movs	r1, #5
 800f7bc:	f361 0345 	bfi	r3, r1, #1, #5
 800f7c0:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 800f7c2:	68bb      	ldr	r3, [r7, #8]
 800f7c4:	2204      	movs	r2, #4
 800f7c6:	701a      	strb	r2, [r3, #0]
          break;
 800f7c8:	e01c      	b.n	800f804 <ManageStateAttachedWait_SRC+0x134>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800f7ca:	7bfb      	ldrb	r3, [r7, #15]
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f005 f957 	bl	8014a80 <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 800f7d2:	69ba      	ldr	r2, [r7, #24]
 800f7d4:	7853      	ldrb	r3, [r2, #1]
 800f7d6:	2104      	movs	r1, #4
 800f7d8:	f361 0345 	bfi	r3, r1, #1, #5
 800f7dc:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	2203      	movs	r2, #3
 800f7e2:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800f7e4:	69bb      	ldr	r3, [r7, #24]
 800f7e6:	781b      	ldrb	r3, [r3, #0]
 800f7e8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f7ec:	b2db      	uxtb	r3, r3
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	601a      	str	r2, [r3, #0]
          break;
 800f7f4:	e006      	b.n	800f804 <ManageStateAttachedWait_SRC+0x134>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800f7f6:	69ba      	ldr	r2, [r7, #24]
 800f7f8:	7853      	ldrb	r3, [r2, #1]
 800f7fa:	210b      	movs	r1, #11
 800f7fc:	f361 0345 	bfi	r3, r1, #1, #5
 800f800:	7053      	strb	r3, [r2, #1]
#endif /* _ACCESSORY_SRC */
          break;
 800f802:	bf00      	nop
      } /* End of switch */
      *pCCXX = _handle->cc;
 800f804:	69bb      	ldr	r3, [r7, #24]
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f80c:	b2db      	uxtb	r3, r3
 800f80e:	461a      	mov	r2, r3
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	601a      	str	r2, [r3, #0]
      _timing = CAD_DEFAULT_TIME;
 800f814:	2302      	movs	r3, #2
 800f816:	61fb      	str	r3, [r7, #28]
    }
    /* Reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800f818:	69ba      	ldr	r2, [r7, #24]
 800f81a:	7813      	ldrb	r3, [r2, #0]
 800f81c:	f36f 1345 	bfc	r3, #5, #1
 800f820:	7013      	strb	r3, [r2, #0]
 800f822:	e02a      	b.n	800f87a <ManageStateAttachedWait_SRC+0x1aa>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800f824:	69bb      	ldr	r3, [r7, #24]
 800f826:	781b      	ldrb	r3, [r3, #0]
 800f828:	f003 0320 	and.w	r3, r3, #32
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d10c      	bne.n	800f84c <ManageStateAttachedWait_SRC+0x17c>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800f832:	f7f6 fed7 	bl	80065e4 <HAL_GetTick>
 800f836:	4602      	mov	r2, r0
 800f838:	69bb      	ldr	r3, [r7, #24]
 800f83a:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800f83c:	69ba      	ldr	r2, [r7, #24]
 800f83e:	7813      	ldrb	r3, [r2, #0]
 800f840:	f043 0320 	orr.w	r3, r3, #32
 800f844:	7013      	strb	r3, [r2, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800f846:	2302      	movs	r3, #2
 800f848:	61fb      	str	r3, [r7, #28]
 800f84a:	e016      	b.n	800f87a <ManageStateAttachedWait_SRC+0x1aa>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800f84c:	f7f6 feca 	bl	80065e4 <HAL_GetTick>
 800f850:	4602      	mov	r2, r0
 800f852:	69bb      	ldr	r3, [r7, #24]
 800f854:	685b      	ldr	r3, [r3, #4]
 800f856:	1ad3      	subs	r3, r2, r3
 800f858:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	2b02      	cmp	r3, #2
 800f85e:	d90c      	bls.n	800f87a <ManageStateAttachedWait_SRC+0x1aa>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800f860:	69ba      	ldr	r2, [r7, #24]
 800f862:	7813      	ldrb	r3, [r2, #0]
 800f864:	f36f 1345 	bfc	r3, #5, #1
 800f868:	7013      	strb	r3, [r2, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800f86a:	69ba      	ldr	r2, [r7, #24]
 800f86c:	7853      	ldrb	r3, [r2, #1]
 800f86e:	210b      	movs	r1, #11
 800f870:	f361 0345 	bfi	r3, r1, #1, #5
 800f874:	7053      	strb	r3, [r2, #1]
        _timing = 0;
 800f876:	2300      	movs	r3, #0
 800f878:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 800f87a:	69fb      	ldr	r3, [r7, #28]
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3720      	adds	r7, #32
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}
 800f884:	200009e4 	.word	0x200009e4

0800f888 <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b086      	sub	sp, #24
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	4603      	mov	r3, r0
 800f890:	60b9      	str	r1, [r7, #8]
 800f892:	607a      	str	r2, [r7, #4]
 800f894:	73fb      	strb	r3, [r7, #15]
  uint32_t _timing = CAD_INFINITE_TIME;
 800f896:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f89a:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f89c:	7bfa      	ldrb	r2, [r7, #15]
 800f89e:	4613      	mov	r3, r2
 800f8a0:	005b      	lsls	r3, r3, #1
 800f8a2:	4413      	add	r3, r2
 800f8a4:	009b      	lsls	r3, r3, #2
 800f8a6:	4a1c      	ldr	r2, [pc, #112]	@ (800f918 <ManageStateEMC+0x90>)
 800f8a8:	4413      	add	r3, r2
 800f8aa:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 800f8ac:	7bfb      	ldrb	r3, [r7, #15]
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f7ff fe46 	bl	800f540 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	781b      	ldrb	r3, [r3, #0]
 800f8b8:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800f8bc:	b2db      	uxtb	r3, r3
 800f8be:	2b03      	cmp	r3, #3
 800f8c0:	d00f      	beq.n	800f8e2 <ManageStateEMC+0x5a>
 800f8c2:	2b03      	cmp	r3, #3
 800f8c4:	dc20      	bgt.n	800f908 <ManageStateEMC+0x80>
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d002      	beq.n	800f8d0 <ManageStateEMC+0x48>
 800f8ca:	2b01      	cmp	r3, #1
 800f8cc:	d009      	beq.n	800f8e2 <ManageStateEMC+0x5a>
 800f8ce:	e01b      	b.n	800f908 <ManageStateEMC+0x80>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800f8d0:	693a      	ldr	r2, [r7, #16]
 800f8d2:	7853      	ldrb	r3, [r2, #1]
 800f8d4:	2109      	movs	r1, #9
 800f8d6:	f361 0345 	bfi	r3, r1, #1, #5
 800f8da:	7053      	strb	r3, [r2, #1]
      _timing = 1;
 800f8dc:	2301      	movs	r3, #1
 800f8de:	617b      	str	r3, [r7, #20]
      break;
 800f8e0:	e015      	b.n	800f90e <ManageStateEMC+0x86>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800f8e2:	693a      	ldr	r2, [r7, #16]
 800f8e4:	7853      	ldrb	r3, [r2, #1]
 800f8e6:	2102      	movs	r1, #2
 800f8e8:	f361 0345 	bfi	r3, r1, #1, #5
 800f8ec:	7053      	strb	r3, [r2, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* This is only to check cable presence */
 800f8ee:	f7f6 fe79 	bl	80065e4 <HAL_GetTick>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	1f5a      	subs	r2, r3, #5
 800f8f6:	693b      	ldr	r3, [r7, #16]
 800f8f8:	605a      	str	r2, [r3, #4]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800f8fa:	7bfb      	ldrb	r3, [r7, #15]
 800f8fc:	4618      	mov	r0, r3
 800f8fe:	f005 f8ac 	bl	8014a5a <BSP_USBPD_PWR_VBUSInit>
      _timing = CAD_DEFAULT_TIME;
 800f902:	2302      	movs	r3, #2
 800f904:	617b      	str	r3, [r7, #20]
      break;
 800f906:	e002      	b.n	800f90e <ManageStateEMC+0x86>
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
        }
        _timing = 0;
      }
#else
      _timing = CAD_DEFAULT_TIME;
 800f908:	2302      	movs	r3, #2
 800f90a:	617b      	str	r3, [r7, #20]
#endif /* _DRP */
      break;
 800f90c:	bf00      	nop
  }
  return _timing;
 800f90e:	697b      	ldr	r3, [r7, #20]
}
 800f910:	4618      	mov	r0, r3
 800f912:	3718      	adds	r7, #24
 800f914:	46bd      	mov	sp, r7
 800f916:	bd80      	pop	{r7, pc}
 800f918:	200009e4 	.word	0x200009e4

0800f91c <ManageStateAttached_SRC>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b08a      	sub	sp, #40	@ 0x28
 800f920:	af00      	add	r7, sp, #0
 800f922:	4603      	mov	r3, r0
 800f924:	60b9      	str	r1, [r7, #8]
 800f926:	607a      	str	r2, [r7, #4]
 800f928:	73fb      	strb	r3, [r7, #15]
  for (int32_t index = 0; index < CAD_DELAY_READ_CC_STATUS; index++)
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f92a:	7bfa      	ldrb	r2, [r7, #15]
 800f92c:	4613      	mov	r3, r2
 800f92e:	005b      	lsls	r3, r3, #1
 800f930:	4413      	add	r3, r2
 800f932:	009b      	lsls	r3, r3, #2
 800f934:	4a3f      	ldr	r2, [pc, #252]	@ (800fa34 <ManageStateAttached_SRC+0x118>)
 800f936:	4413      	add	r3, r2
 800f938:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f93a:	2302      	movs	r3, #2
 800f93c:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800f93e:	7bfa      	ldrb	r2, [r7, #15]
 800f940:	493d      	ldr	r1, [pc, #244]	@ (800fa38 <ManageStateAttached_SRC+0x11c>)
 800f942:	4613      	mov	r3, r2
 800f944:	011b      	lsls	r3, r3, #4
 800f946:	1a9b      	subs	r3, r3, r2
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	440b      	add	r3, r1
 800f94c:	3334      	adds	r3, #52	@ 0x34
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	2b01      	cmp	r3, #1
 800f952:	d10b      	bne.n	800f96c <ManageStateAttached_SRC+0x50>
 800f954:	7bfa      	ldrb	r2, [r7, #15]
 800f956:	4938      	ldr	r1, [pc, #224]	@ (800fa38 <ManageStateAttached_SRC+0x11c>)
 800f958:	4613      	mov	r3, r2
 800f95a:	011b      	lsls	r3, r3, #4
 800f95c:	1a9b      	subs	r3, r3, r2
 800f95e:	009b      	lsls	r3, r3, #2
 800f960:	440b      	add	r3, r1
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	695b      	ldr	r3, [r3, #20]
 800f966:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f96a:	e00a      	b.n	800f982 <ManageStateAttached_SRC+0x66>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800f96c:	7bfa      	ldrb	r2, [r7, #15]
 800f96e:	4932      	ldr	r1, [pc, #200]	@ (800fa38 <ManageStateAttached_SRC+0x11c>)
 800f970:	4613      	mov	r3, r2
 800f972:	011b      	lsls	r3, r3, #4
 800f974:	1a9b      	subs	r3, r3, r2
 800f976:	009b      	lsls	r3, r3, #2
 800f978:	440b      	add	r3, r1
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	695b      	ldr	r3, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800f97e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800f982:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 800f984:	7bfa      	ldrb	r2, [r7, #15]
 800f986:	492c      	ldr	r1, [pc, #176]	@ (800fa38 <ManageStateAttached_SRC+0x11c>)
 800f988:	4613      	mov	r3, r2
 800f98a:	011b      	lsls	r3, r3, #4
 800f98c:	1a9b      	subs	r3, r3, r2
 800f98e:	009b      	lsls	r3, r3, #2
 800f990:	440b      	add	r3, r1
 800f992:	3334      	adds	r3, #52	@ 0x34
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	2b01      	cmp	r3, #1
 800f998:	d102      	bne.n	800f9a0 <ManageStateAttached_SRC+0x84>
 800f99a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f99e:	e001      	b.n	800f9a4 <ManageStateAttached_SRC+0x88>
 800f9a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800f9a4:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 800f9a6:	69ba      	ldr	r2, [r7, #24]
 800f9a8:	69fb      	ldr	r3, [r7, #28]
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d035      	beq.n	800fa1a <ManageStateAttached_SRC+0xfe>
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800f9ae:	6a3b      	ldr	r3, [r7, #32]
 800f9b0:	781b      	ldrb	r3, [r3, #0]
 800f9b2:	f003 0320 	and.w	r3, r3, #32
 800f9b6:	b2db      	uxtb	r3, r3
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d10c      	bne.n	800f9d6 <ManageStateAttached_SRC+0xba>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800f9bc:	6a3a      	ldr	r2, [r7, #32]
 800f9be:	7813      	ldrb	r3, [r2, #0]
 800f9c0:	f043 0320 	orr.w	r3, r3, #32
 800f9c4:	7013      	strb	r3, [r2, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800f9c6:	f7f6 fe0d 	bl	80065e4 <HAL_GetTick>
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	6a3b      	ldr	r3, [r7, #32]
 800f9ce:	605a      	str	r2, [r3, #4]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800f9d0:	2302      	movs	r3, #2
 800f9d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800f9d4:	e029      	b.n	800fa2a <ManageStateAttached_SRC+0x10e>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800f9d6:	f7f6 fe05 	bl	80065e4 <HAL_GetTick>
 800f9da:	4602      	mov	r2, r0
 800f9dc:	6a3b      	ldr	r3, [r7, #32]
 800f9de:	685b      	ldr	r3, [r3, #4]
 800f9e0:	1ad3      	subs	r3, r2, r3
 800f9e2:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	d91f      	bls.n	800fa2a <ManageStateAttached_SRC+0x10e>
      {
        HW_SignalDetachment(PortNum);
 800f9ea:	7bfb      	ldrb	r3, [r7, #15]
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	f001 fb77 	bl	80110e0 <HW_SignalDetachment>
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
        {
          USBPDM1_AssertRd(PortNum);
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800f9f2:	6a3a      	ldr	r2, [r7, #32]
 800f9f4:	7813      	ldrb	r3, [r2, #0]
 800f9f6:	f36f 1345 	bfc	r3, #5, #1
 800f9fa:	7013      	strb	r3, [r2, #0]
        /* Move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800f9fc:	6a3a      	ldr	r2, [r7, #32]
 800f9fe:	7853      	ldrb	r3, [r2, #1]
 800fa00:	210b      	movs	r1, #11
 800fa02:	f361 0345 	bfi	r3, r1, #1, #5
 800fa06:	7053      	strb	r3, [r2, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	2200      	movs	r2, #0
 800fa12:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 800fa14:	2300      	movs	r3, #0
 800fa16:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa18:	e007      	b.n	800fa2a <ManageStateAttached_SRC+0x10e>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 800fa1a:	6a3a      	ldr	r2, [r7, #32]
 800fa1c:	7813      	ldrb	r3, [r2, #0]
 800fa1e:	f36f 1345 	bfc	r3, #5, #1
 800fa22:	7013      	strb	r3, [r2, #0]
#if  defined(_LOW_POWER)
    _timing = CAD_VBUS_POLLING_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 800fa24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fa28:	627b      	str	r3, [r7, #36]	@ 0x24
#endif /* _LOW_POWER */
  }

  return _timing;
 800fa2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	3728      	adds	r7, #40	@ 0x28
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bd80      	pop	{r7, pc}
 800fa34:	200009e4 	.word	0x200009e4
 800fa38:	200009fc 	.word	0x200009fc

0800fa3c <LL_AHB1_GRP1_EnableClock>:
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b085      	sub	sp, #20
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800fa44:	4b08      	ldr	r3, [pc, #32]	@ (800fa68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800fa46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fa48:	4907      	ldr	r1, [pc, #28]	@ (800fa68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	4313      	orrs	r3, r2
 800fa4e:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800fa50:	4b05      	ldr	r3, [pc, #20]	@ (800fa68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800fa52:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	4013      	ands	r3, r2
 800fa58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
}
 800fa5c:	bf00      	nop
 800fa5e:	3714      	adds	r7, #20
 800fa60:	46bd      	mov	sp, r7
 800fa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa66:	4770      	bx	lr
 800fa68:	40021000 	.word	0x40021000

0800fa6c <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 800fa6c:	b480      	push	{r7}
 800fa6e:	b083      	sub	sp, #12
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	4603      	mov	r3, r0
 800fa74:	71fb      	strb	r3, [r7, #7]
  return UCPD_INSTANCE0;
 800fa76:	4b03      	ldr	r3, [pc, #12]	@ (800fa84 <USBPD_HW_GetUSPDInstance+0x18>)
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	370c      	adds	r7, #12
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa82:	4770      	bx	lr
 800fa84:	4000a000 	.word	0x4000a000

0800fa88 <USBPD_HW_Init_DMARxInstance>:

#if !defined(USBPDCORE_LIB_NO_PD)
DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b08e      	sub	sp, #56	@ 0x38
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	4603      	mov	r3, r0
 800fa90:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800fa92:	f107 030c 	add.w	r3, r7, #12
 800fa96:	4618      	mov	r0, r3
 800fa98:	f7fe ff24 	bl	800e8e4 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800faa0:	2300      	movs	r3, #0
 800faa2:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800faa4:	2300      	movs	r3, #0
 800faa6:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800faa8:	2380      	movs	r3, #128	@ 0x80
 800faaa:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800faac:	2300      	movs	r3, #0
 800faae:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800fab0:	2300      	movs	r3, #0
 800fab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 800fab4:	2300      	movs	r3, #0
 800fab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800fab8:	2300      	movs	r3, #0
 800faba:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800fabc:	2300      	movs	r3, #0
 800fabe:	60fb      	str	r3, [r7, #12]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 800fac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fac4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 800fac6:	2001      	movs	r0, #1
 800fac8:	f7ff ffb8 	bl	800fa3c <LL_AHB1_GRP1_EnableClock>

  /* Initialise the DMA */
  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 800facc:	2372      	movs	r3, #114	@ 0x72
 800face:	633b      	str	r3, [r7, #48]	@ 0x30

  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 800fad0:	f107 030c 	add.w	r3, r7, #12
 800fad4:	461a      	mov	r2, r3
 800fad6:	2100      	movs	r1, #0
 800fad8:	4803      	ldr	r0, [pc, #12]	@ (800fae8 <USBPD_HW_Init_DMARxInstance+0x60>)
 800fada:	f7fe fec3 	bl	800e864 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 800fade:	4b03      	ldr	r3, [pc, #12]	@ (800faec <USBPD_HW_Init_DMARxInstance+0x64>)
}
 800fae0:	4618      	mov	r0, r3
 800fae2:	3738      	adds	r7, #56	@ 0x38
 800fae4:	46bd      	mov	sp, r7
 800fae6:	bd80      	pop	{r7, pc}
 800fae8:	40020000 	.word	0x40020000
 800faec:	40020008 	.word	0x40020008

0800faf0 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 800faf0:	b480      	push	{r7}
 800faf2:	b083      	sub	sp, #12
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	4603      	mov	r3, r0
 800faf8:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 800fafa:	bf00      	nop
 800fafc:	370c      	adds	r7, #12
 800fafe:	46bd      	mov	sp, r7
 800fb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb04:	4770      	bx	lr
	...

0800fb08 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b08e      	sub	sp, #56	@ 0x38
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	4603      	mov	r3, r0
 800fb10:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800fb12:	f107 030c 	add.w	r3, r7, #12
 800fb16:	4618      	mov	r0, r3
 800fb18:	f7fe fee4 	bl	800e8e4 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 800fb1c:	2310      	movs	r3, #16
 800fb1e:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800fb20:	2300      	movs	r3, #0
 800fb22:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800fb24:	2300      	movs	r3, #0
 800fb26:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800fb28:	2380      	movs	r3, #128	@ 0x80
 800fb2a:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800fb30:	2300      	movs	r3, #0
 800fb32:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 800fb34:	2300      	movs	r3, #0
 800fb36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800fb38:	2300      	movs	r3, #0
 800fb3a:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	60fb      	str	r3, [r7, #12]

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 800fb40:	2001      	movs	r0, #1
 800fb42:	f7ff ff7b 	bl	800fa3c <LL_AHB1_GRP1_EnableClock>

  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 800fb46:	2373      	movs	r3, #115	@ 0x73
 800fb48:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 800fb4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fb4e:	637b      	str	r3, [r7, #52]	@ 0x34
  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 800fb50:	f107 030c 	add.w	r3, r7, #12
 800fb54:	461a      	mov	r2, r3
 800fb56:	2101      	movs	r1, #1
 800fb58:	4803      	ldr	r0, [pc, #12]	@ (800fb68 <USBPD_HW_Init_DMATxInstance+0x60>)
 800fb5a:	f7fe fe83 	bl	800e864 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 800fb5e:	4b03      	ldr	r3, [pc, #12]	@ (800fb6c <USBPD_HW_Init_DMATxInstance+0x64>)
}
 800fb60:	4618      	mov	r0, r3
 800fb62:	3738      	adds	r7, #56	@ 0x38
 800fb64:	46bd      	mov	sp, r7
 800fb66:	bd80      	pop	{r7, pc}
 800fb68:	40020000 	.word	0x40020000
 800fb6c:	4002001c 	.word	0x4002001c

0800fb70 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 800fb70:	b480      	push	{r7}
 800fb72:	b083      	sub	sp, #12
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	4603      	mov	r3, r0
 800fb78:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 800fb7a:	bf00      	nop
 800fb7c:	370c      	adds	r7, #12
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb84:	4770      	bx	lr

0800fb86 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 800fb86:	b480      	push	{r7}
 800fb88:	b083      	sub	sp, #12
 800fb8a:	af00      	add	r7, sp, #0
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	460a      	mov	r2, r1
 800fb90:	71fb      	strb	r3, [r7, #7]
 800fb92:	4613      	mov	r3, r2
 800fb94:	71bb      	strb	r3, [r7, #6]
  else
  {
    /* FRS_TX common */
    UCPDFRS_INSTANCE0_FRSCC2;
  }
}
 800fb96:	bf00      	nop
 800fb98:	370c      	adds	r7, #12
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba0:	4770      	bx	lr

0800fba2 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800fba2:	b480      	push	{r7}
 800fba4:	b083      	sub	sp, #12
 800fba6:	af00      	add	r7, sp, #0
 800fba8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	699b      	ldr	r3, [r3, #24]
 800fbae:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	619a      	str	r2, [r3, #24]
}
 800fbb6:	bf00      	nop
 800fbb8:	370c      	adds	r7, #12
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc0:	4770      	bx	lr

0800fbc2 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800fbc2:	b480      	push	{r7}
 800fbc4:	b083      	sub	sp, #12
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	699b      	ldr	r3, [r3, #24]
 800fbce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	619a      	str	r2, [r3, #24]
}
 800fbd6:	bf00      	nop
 800fbd8:	370c      	adds	r7, #12
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe0:	4770      	bx	lr

0800fbe2 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 800fbe2:	b480      	push	{r7}
 800fbe4:	b083      	sub	sp, #12
 800fbe6:	af00      	add	r7, sp, #0
 800fbe8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	699b      	ldr	r3, [r3, #24]
 800fbee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	619a      	str	r2, [r3, #24]
}
 800fbf6:	bf00      	nop
 800fbf8:	370c      	adds	r7, #12
 800fbfa:	46bd      	mov	sp, r7
 800fbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc00:	4770      	bx	lr

0800fc02 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 800fc02:	b480      	push	{r7}
 800fc04:	b083      	sub	sp, #12
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	699b      	ldr	r3, [r3, #24]
 800fc0e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	619a      	str	r2, [r3, #24]
}
 800fc16:	bf00      	nop
 800fc18:	370c      	adds	r7, #12
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc20:	4770      	bx	lr

0800fc22 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 800fc22:	b480      	push	{r7}
 800fc24:	b083      	sub	sp, #12
 800fc26:	af00      	add	r7, sp, #0
 800fc28:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	699b      	ldr	r3, [r3, #24]
 800fc2e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	619a      	str	r2, [r3, #24]
}
 800fc36:	bf00      	nop
 800fc38:	370c      	adds	r7, #12
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc40:	4770      	bx	lr

0800fc42 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 800fc42:	b480      	push	{r7}
 800fc44:	b083      	sub	sp, #12
 800fc46:	af00      	add	r7, sp, #0
 800fc48:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	699b      	ldr	r3, [r3, #24]
 800fc4e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	619a      	str	r2, [r3, #24]
}
 800fc56:	bf00      	nop
 800fc58:	370c      	adds	r7, #12
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc60:	4770      	bx	lr

0800fc62 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 800fc62:	b480      	push	{r7}
 800fc64:	b083      	sub	sp, #12
 800fc66:	af00      	add	r7, sp, #0
 800fc68:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	699b      	ldr	r3, [r3, #24]
 800fc6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	619a      	str	r2, [r3, #24]
}
 800fc76:	bf00      	nop
 800fc78:	370c      	adds	r7, #12
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc80:	4770      	bx	lr

0800fc82 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 800fc82:	b480      	push	{r7}
 800fc84:	b083      	sub	sp, #12
 800fc86:	af00      	add	r7, sp, #0
 800fc88:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	699b      	ldr	r3, [r3, #24]
 800fc8e:	f043 0220 	orr.w	r2, r3, #32
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	619a      	str	r2, [r3, #24]
}
 800fc96:	bf00      	nop
 800fc98:	370c      	adds	r7, #12
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr

0800fca2 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 800fca2:	b480      	push	{r7}
 800fca4:	b083      	sub	sp, #12
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	699b      	ldr	r3, [r3, #24]
 800fcae:	f043 0210 	orr.w	r2, r3, #16
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	619a      	str	r2, [r3, #24]
}
 800fcb6:	bf00      	nop
 800fcb8:	370c      	adds	r7, #12
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc0:	4770      	bx	lr

0800fcc2 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 800fcc2:	b480      	push	{r7}
 800fcc4:	b083      	sub	sp, #12
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	699b      	ldr	r3, [r3, #24]
 800fcce:	f043 0208 	orr.w	r2, r3, #8
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	619a      	str	r2, [r3, #24]
}
 800fcd6:	bf00      	nop
 800fcd8:	370c      	adds	r7, #12
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce0:	4770      	bx	lr

0800fce2 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 800fce2:	b480      	push	{r7}
 800fce4:	b083      	sub	sp, #12
 800fce6:	af00      	add	r7, sp, #0
 800fce8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	699b      	ldr	r3, [r3, #24]
 800fcee:	f043 0204 	orr.w	r2, r3, #4
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	619a      	str	r2, [r3, #24]
}
 800fcf6:	bf00      	nop
 800fcf8:	370c      	adds	r7, #12
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd00:	4770      	bx	lr

0800fd02 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 800fd02:	b480      	push	{r7}
 800fd04:	b083      	sub	sp, #12
 800fd06:	af00      	add	r7, sp, #0
 800fd08:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	699b      	ldr	r3, [r3, #24]
 800fd0e:	f043 0202 	orr.w	r2, r3, #2
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	619a      	str	r2, [r3, #24]
}
 800fd16:	bf00      	nop
 800fd18:	370c      	adds	r7, #12
 800fd1a:	46bd      	mov	sp, r7
 800fd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd20:	4770      	bx	lr

0800fd22 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 800fd22:	b580      	push	{r7, lr}
 800fd24:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 800fd26:	2000      	movs	r0, #0
 800fd28:	f000 f802 	bl	800fd30 <PORTx_IRQHandler>
}
 800fd2c:	bf00      	nop
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	4603      	mov	r3, r0
 800fd38:	71fb      	strb	r3, [r7, #7]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 800fd3a:	79fa      	ldrb	r2, [r7, #7]
 800fd3c:	4998      	ldr	r1, [pc, #608]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fd3e:	4613      	mov	r3, r2
 800fd40:	011b      	lsls	r3, r3, #4
 800fd42:	1a9b      	subs	r3, r3, r2
 800fd44:	009b      	lsls	r3, r3, #2
 800fd46:	440b      	add	r3, r1
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	695b      	ldr	r3, [r3, #20]
 800fd50:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag = 0;

  if ((hucpd->IMR & _interrupt) != 0u)
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	691a      	ldr	r2, [r3, #16]
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	4013      	ands	r3, r2
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	f000 81ca 	beq.w	80100f4 <PORTx_IRQHandler+0x3c4>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 800fd60:	68bb      	ldr	r3, [r7, #8]
 800fd62:	f003 0302 	and.w	r3, r3, #2
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d035      	beq.n	800fdd6 <PORTx_IRQHandler+0xa6>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 800fd6a:	68f8      	ldr	r0, [r7, #12]
 800fd6c:	f7ff ffc9 	bl	800fd02 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800fd70:	79fa      	ldrb	r2, [r7, #7]
 800fd72:	498b      	ldr	r1, [pc, #556]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fd74:	4613      	mov	r3, r2
 800fd76:	011b      	lsls	r3, r3, #4
 800fd78:	1a9b      	subs	r3, r3, r2
 800fd7a:	009b      	lsls	r3, r3, #2
 800fd7c:	440b      	add	r3, r1
 800fd7e:	3304      	adds	r3, #4
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	6819      	ldr	r1, [r3, #0]
 800fd84:	79fa      	ldrb	r2, [r7, #7]
 800fd86:	4886      	ldr	r0, [pc, #536]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fd88:	4613      	mov	r3, r2
 800fd8a:	011b      	lsls	r3, r3, #4
 800fd8c:	1a9b      	subs	r3, r3, r2
 800fd8e:	009b      	lsls	r3, r3, #2
 800fd90:	4403      	add	r3, r0
 800fd92:	3304      	adds	r3, #4
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	f021 0201 	bic.w	r2, r1, #1
 800fd9a:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800fd9c:	bf00      	nop
 800fd9e:	79fa      	ldrb	r2, [r7, #7]
 800fda0:	497f      	ldr	r1, [pc, #508]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fda2:	4613      	mov	r3, r2
 800fda4:	011b      	lsls	r3, r3, #4
 800fda6:	1a9b      	subs	r3, r3, r2
 800fda8:	009b      	lsls	r3, r3, #2
 800fdaa:	440b      	add	r3, r1
 800fdac:	3304      	adds	r3, #4
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	f003 0301 	and.w	r3, r3, #1
 800fdb6:	2b01      	cmp	r3, #1
 800fdb8:	d0f1      	beq.n	800fd9e <PORTx_IRQHandler+0x6e>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 800fdba:	79fa      	ldrb	r2, [r7, #7]
 800fdbc:	4978      	ldr	r1, [pc, #480]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fdbe:	4613      	mov	r3, r2
 800fdc0:	011b      	lsls	r3, r3, #4
 800fdc2:	1a9b      	subs	r3, r3, r2
 800fdc4:	009b      	lsls	r3, r3, #2
 800fdc6:	440b      	add	r3, r1
 800fdc8:	3314      	adds	r3, #20
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	79fa      	ldrb	r2, [r7, #7]
 800fdce:	2101      	movs	r1, #1
 800fdd0:	4610      	mov	r0, r2
 800fdd2:	4798      	blx	r3
      return;
 800fdd4:	e18e      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 800fdd6:	68bb      	ldr	r3, [r7, #8]
 800fdd8:	f003 0304 	and.w	r3, r3, #4
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d035      	beq.n	800fe4c <PORTx_IRQHandler+0x11c>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 800fde0:	68f8      	ldr	r0, [r7, #12]
 800fde2:	f7ff ff7e 	bl	800fce2 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800fde6:	79fa      	ldrb	r2, [r7, #7]
 800fde8:	496d      	ldr	r1, [pc, #436]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fdea:	4613      	mov	r3, r2
 800fdec:	011b      	lsls	r3, r3, #4
 800fdee:	1a9b      	subs	r3, r3, r2
 800fdf0:	009b      	lsls	r3, r3, #2
 800fdf2:	440b      	add	r3, r1
 800fdf4:	3304      	adds	r3, #4
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	6819      	ldr	r1, [r3, #0]
 800fdfa:	79fa      	ldrb	r2, [r7, #7]
 800fdfc:	4868      	ldr	r0, [pc, #416]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fdfe:	4613      	mov	r3, r2
 800fe00:	011b      	lsls	r3, r3, #4
 800fe02:	1a9b      	subs	r3, r3, r2
 800fe04:	009b      	lsls	r3, r3, #2
 800fe06:	4403      	add	r3, r0
 800fe08:	3304      	adds	r3, #4
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	f021 0201 	bic.w	r2, r1, #1
 800fe10:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800fe12:	bf00      	nop
 800fe14:	79fa      	ldrb	r2, [r7, #7]
 800fe16:	4962      	ldr	r1, [pc, #392]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fe18:	4613      	mov	r3, r2
 800fe1a:	011b      	lsls	r3, r3, #4
 800fe1c:	1a9b      	subs	r3, r3, r2
 800fe1e:	009b      	lsls	r3, r3, #2
 800fe20:	440b      	add	r3, r1
 800fe22:	3304      	adds	r3, #4
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	f003 0301 	and.w	r3, r3, #1
 800fe2c:	2b01      	cmp	r3, #1
 800fe2e:	d0f1      	beq.n	800fe14 <PORTx_IRQHandler+0xe4>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 800fe30:	79fa      	ldrb	r2, [r7, #7]
 800fe32:	495b      	ldr	r1, [pc, #364]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fe34:	4613      	mov	r3, r2
 800fe36:	011b      	lsls	r3, r3, #4
 800fe38:	1a9b      	subs	r3, r3, r2
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	440b      	add	r3, r1
 800fe3e:	3314      	adds	r3, #20
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	79fa      	ldrb	r2, [r7, #7]
 800fe44:	2100      	movs	r1, #0
 800fe46:	4610      	mov	r0, r2
 800fe48:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 800fe4a:	e153      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	f003 0308 	and.w	r3, r3, #8
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d035      	beq.n	800fec2 <PORTx_IRQHandler+0x192>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 800fe56:	68f8      	ldr	r0, [r7, #12]
 800fe58:	f7ff ff33 	bl	800fcc2 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800fe5c:	79fa      	ldrb	r2, [r7, #7]
 800fe5e:	4950      	ldr	r1, [pc, #320]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fe60:	4613      	mov	r3, r2
 800fe62:	011b      	lsls	r3, r3, #4
 800fe64:	1a9b      	subs	r3, r3, r2
 800fe66:	009b      	lsls	r3, r3, #2
 800fe68:	440b      	add	r3, r1
 800fe6a:	3304      	adds	r3, #4
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	6819      	ldr	r1, [r3, #0]
 800fe70:	79fa      	ldrb	r2, [r7, #7]
 800fe72:	484b      	ldr	r0, [pc, #300]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fe74:	4613      	mov	r3, r2
 800fe76:	011b      	lsls	r3, r3, #4
 800fe78:	1a9b      	subs	r3, r3, r2
 800fe7a:	009b      	lsls	r3, r3, #2
 800fe7c:	4403      	add	r3, r0
 800fe7e:	3304      	adds	r3, #4
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f021 0201 	bic.w	r2, r1, #1
 800fe86:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 800fe88:	bf00      	nop
 800fe8a:	79fa      	ldrb	r2, [r7, #7]
 800fe8c:	4944      	ldr	r1, [pc, #272]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fe8e:	4613      	mov	r3, r2
 800fe90:	011b      	lsls	r3, r3, #4
 800fe92:	1a9b      	subs	r3, r3, r2
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	440b      	add	r3, r1
 800fe98:	3304      	adds	r3, #4
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	f003 0301 	and.w	r3, r3, #1
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d0f1      	beq.n	800fe8a <PORTx_IRQHandler+0x15a>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 800fea6:	79fa      	ldrb	r2, [r7, #7]
 800fea8:	493d      	ldr	r1, [pc, #244]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800feaa:	4613      	mov	r3, r2
 800feac:	011b      	lsls	r3, r3, #4
 800feae:	1a9b      	subs	r3, r3, r2
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	440b      	add	r3, r1
 800feb4:	3314      	adds	r3, #20
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	79fa      	ldrb	r2, [r7, #7]
 800feba:	2102      	movs	r1, #2
 800febc:	4610      	mov	r0, r2
 800febe:	4798      	blx	r3
      return;
 800fec0:	e118      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	f003 0310 	and.w	r3, r3, #16
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d003      	beq.n	800fed4 <PORTx_IRQHandler+0x1a4>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 800fecc:	68f8      	ldr	r0, [r7, #12]
 800fece:	f7ff fee8 	bl	800fca2 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 800fed2:	e10f      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	f003 0320 	and.w	r3, r3, #32
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d010      	beq.n	800ff00 <PORTx_IRQHandler+0x1d0>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 800fede:	68f8      	ldr	r0, [r7, #12]
 800fee0:	f7ff fecf 	bl	800fc82 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800fee4:	79fa      	ldrb	r2, [r7, #7]
 800fee6:	492e      	ldr	r1, [pc, #184]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800fee8:	4613      	mov	r3, r2
 800feea:	011b      	lsls	r3, r3, #4
 800feec:	1a9b      	subs	r3, r3, r2
 800feee:	009b      	lsls	r3, r3, #2
 800fef0:	440b      	add	r3, r1
 800fef2:	3324      	adds	r3, #36	@ 0x24
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	79fa      	ldrb	r2, [r7, #7]
 800fef8:	2105      	movs	r1, #5
 800fefa:	4610      	mov	r0, r2
 800fefc:	4798      	blx	r3
      return;
 800fefe:	e0f9      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 800ff00:	68bb      	ldr	r3, [r7, #8]
 800ff02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d003      	beq.n	800ff12 <PORTx_IRQHandler+0x1e2>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 800ff0a:	68f8      	ldr	r0, [r7, #12]
 800ff0c:	f7ff fea9 	bl	800fc62 <LL_UCPD_ClearFlag_TxUND>
      return;
 800ff10:	e0f0      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d01e      	beq.n	800ff5a <PORTx_IRQHandler+0x22a>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff20:	2b05      	cmp	r3, #5
 800ff22:	d10c      	bne.n	800ff3e <PORTx_IRQHandler+0x20e>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800ff24:	79fa      	ldrb	r2, [r7, #7]
 800ff26:	491e      	ldr	r1, [pc, #120]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800ff28:	4613      	mov	r3, r2
 800ff2a:	011b      	lsls	r3, r3, #4
 800ff2c:	1a9b      	subs	r3, r3, r2
 800ff2e:	009b      	lsls	r3, r3, #2
 800ff30:	440b      	add	r3, r1
 800ff32:	331c      	adds	r3, #28
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	79fa      	ldrb	r2, [r7, #7]
 800ff38:	2106      	movs	r1, #6
 800ff3a:	4610      	mov	r0, r2
 800ff3c:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 800ff3e:	68f8      	ldr	r0, [r7, #12]
 800ff40:	f7ff fe7f 	bl	800fc42 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 800ff44:	79fa      	ldrb	r2, [r7, #7]
 800ff46:	4916      	ldr	r1, [pc, #88]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800ff48:	4613      	mov	r3, r2
 800ff4a:	011b      	lsls	r3, r3, #4
 800ff4c:	1a9b      	subs	r3, r3, r2
 800ff4e:	009b      	lsls	r3, r3, #2
 800ff50:	440b      	add	r3, r1
 800ff52:	3338      	adds	r3, #56	@ 0x38
 800ff54:	2201      	movs	r2, #1
 800ff56:	701a      	strb	r2, [r3, #0]
      return;
 800ff58:	e0cc      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d010      	beq.n	800ff86 <PORTx_IRQHandler+0x256>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800ff64:	79fa      	ldrb	r2, [r7, #7]
 800ff66:	490e      	ldr	r1, [pc, #56]	@ (800ffa0 <PORTx_IRQHandler+0x270>)
 800ff68:	4613      	mov	r3, r2
 800ff6a:	011b      	lsls	r3, r3, #4
 800ff6c:	1a9b      	subs	r3, r3, r2
 800ff6e:	009b      	lsls	r3, r3, #2
 800ff70:	440b      	add	r3, r1
 800ff72:	331c      	adds	r3, #28
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	79fa      	ldrb	r2, [r7, #7]
 800ff78:	2105      	movs	r1, #5
 800ff7a:	4610      	mov	r0, r2
 800ff7c:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 800ff7e:	68f8      	ldr	r0, [r7, #12]
 800ff80:	f7ff fe4f 	bl	800fc22 <LL_UCPD_ClearFlag_RxHRST>
      return;
 800ff84:	e0b6      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 800ff86:	68bb      	ldr	r3, [r7, #8]
 800ff88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d00b      	beq.n	800ffa8 <PORTx_IRQHandler+0x278>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag = 1;
 800ff90:	4b04      	ldr	r3, [pc, #16]	@ (800ffa4 <PORTx_IRQHandler+0x274>)
 800ff92:	2201      	movs	r2, #1
 800ff94:	701a      	strb	r2, [r3, #0]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 800ff96:	68f8      	ldr	r0, [r7, #12]
 800ff98:	f7ff fe33 	bl	800fc02 <LL_UCPD_ClearFlag_RxOvr>
      return;
 800ff9c:	e0aa      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
 800ff9e:	bf00      	nop
 800ffa0:	200009fc 	.word	0x200009fc
 800ffa4:	200009f0 	.word	0x200009f0
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	f000 8085 	beq.w	80100be <PORTx_IRQHandler+0x38e>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 800ffb4:	79fa      	ldrb	r2, [r7, #7]
 800ffb6:	4951      	ldr	r1, [pc, #324]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 800ffb8:	4613      	mov	r3, r2
 800ffba:	011b      	lsls	r3, r3, #4
 800ffbc:	1a9b      	subs	r3, r3, r2
 800ffbe:	009b      	lsls	r3, r3, #2
 800ffc0:	440b      	add	r3, r1
 800ffc2:	3338      	adds	r3, #56	@ 0x38
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 800ffc8:	68f8      	ldr	r0, [r7, #12]
 800ffca:	f7ff fe0a 	bl	800fbe2 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 800ffce:	79fa      	ldrb	r2, [r7, #7]
 800ffd0:	494a      	ldr	r1, [pc, #296]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 800ffd2:	4613      	mov	r3, r2
 800ffd4:	011b      	lsls	r3, r3, #4
 800ffd6:	1a9b      	subs	r3, r3, r2
 800ffd8:	009b      	lsls	r3, r3, #2
 800ffda:	440b      	add	r3, r1
 800ffdc:	3308      	adds	r3, #8
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	6819      	ldr	r1, [r3, #0]
 800ffe2:	79fa      	ldrb	r2, [r7, #7]
 800ffe4:	4845      	ldr	r0, [pc, #276]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 800ffe6:	4613      	mov	r3, r2
 800ffe8:	011b      	lsls	r3, r3, #4
 800ffea:	1a9b      	subs	r3, r3, r2
 800ffec:	009b      	lsls	r3, r3, #2
 800ffee:	4403      	add	r3, r0
 800fff0:	3308      	adds	r3, #8
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	f021 0201 	bic.w	r2, r1, #1
 800fff8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800fffa:	bf00      	nop
 800fffc:	79fa      	ldrb	r2, [r7, #7]
 800fffe:	493f      	ldr	r1, [pc, #252]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 8010000:	4613      	mov	r3, r2
 8010002:	011b      	lsls	r3, r3, #4
 8010004:	1a9b      	subs	r3, r3, r2
 8010006:	009b      	lsls	r3, r3, #2
 8010008:	440b      	add	r3, r1
 801000a:	3308      	adds	r3, #8
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	f003 0301 	and.w	r3, r3, #1
 8010014:	2b01      	cmp	r3, #1
 8010016:	d0f1      	beq.n	800fffc <PORTx_IRQHandler+0x2cc>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8010018:	79fa      	ldrb	r2, [r7, #7]
 801001a:	4938      	ldr	r1, [pc, #224]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 801001c:	4613      	mov	r3, r2
 801001e:	011b      	lsls	r3, r3, #4
 8010020:	1a9b      	subs	r3, r3, r2
 8010022:	009b      	lsls	r3, r3, #2
 8010024:	440b      	add	r3, r1
 8010026:	3330      	adds	r3, #48	@ 0x30
 8010028:	6818      	ldr	r0, [r3, #0]
 801002a:	79fa      	ldrb	r2, [r7, #7]
 801002c:	4933      	ldr	r1, [pc, #204]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 801002e:	4613      	mov	r3, r2
 8010030:	011b      	lsls	r3, r3, #4
 8010032:	1a9b      	subs	r3, r3, r2
 8010034:	009b      	lsls	r3, r3, #2
 8010036:	440b      	add	r3, r1
 8010038:	3308      	adds	r3, #8
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	4602      	mov	r2, r0
 801003e:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8010040:	79fa      	ldrb	r2, [r7, #7]
 8010042:	492e      	ldr	r1, [pc, #184]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 8010044:	4613      	mov	r3, r2
 8010046:	011b      	lsls	r3, r3, #4
 8010048:	1a9b      	subs	r3, r3, r2
 801004a:	009b      	lsls	r3, r3, #2
 801004c:	440b      	add	r3, r1
 801004e:	3308      	adds	r3, #8
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8010056:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8010058:	79fa      	ldrb	r2, [r7, #7]
 801005a:	4928      	ldr	r1, [pc, #160]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 801005c:	4613      	mov	r3, r2
 801005e:	011b      	lsls	r3, r3, #4
 8010060:	1a9b      	subs	r3, r3, r2
 8010062:	009b      	lsls	r3, r3, #2
 8010064:	440b      	add	r3, r1
 8010066:	3308      	adds	r3, #8
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	6819      	ldr	r1, [r3, #0]
 801006c:	79fa      	ldrb	r2, [r7, #7]
 801006e:	4823      	ldr	r0, [pc, #140]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 8010070:	4613      	mov	r3, r2
 8010072:	011b      	lsls	r3, r3, #4
 8010074:	1a9b      	subs	r3, r3, r2
 8010076:	009b      	lsls	r3, r3, #2
 8010078:	4403      	add	r3, r0
 801007a:	3308      	adds	r3, #8
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	f041 0201 	orr.w	r2, r1, #1
 8010082:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag == 0u))
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801008a:	2b00      	cmp	r3, #0
 801008c:	d113      	bne.n	80100b6 <PORTx_IRQHandler+0x386>
 801008e:	4b1c      	ldr	r3, [pc, #112]	@ (8010100 <PORTx_IRQHandler+0x3d0>)
 8010090:	781b      	ldrb	r3, [r3, #0]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d10f      	bne.n	80100b6 <PORTx_IRQHandler+0x386>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 8010096:	79fa      	ldrb	r2, [r7, #7]
 8010098:	4918      	ldr	r1, [pc, #96]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 801009a:	4613      	mov	r3, r2
 801009c:	011b      	lsls	r3, r3, #4
 801009e:	1a9b      	subs	r3, r3, r2
 80100a0:	009b      	lsls	r3, r3, #2
 80100a2:	440b      	add	r3, r1
 80100a4:	3320      	adds	r3, #32
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	68fa      	ldr	r2, [r7, #12]
 80100aa:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80100ac:	f002 0107 	and.w	r1, r2, #7
 80100b0:	79fa      	ldrb	r2, [r7, #7]
 80100b2:	4610      	mov	r0, r2
 80100b4:	4798      	blx	r3
      }
      ovrflag = 0;
 80100b6:	4b12      	ldr	r3, [pc, #72]	@ (8010100 <PORTx_IRQHandler+0x3d0>)
 80100b8:	2200      	movs	r2, #0
 80100ba:	701a      	strb	r2, [r3, #0]
      return;
 80100bc:	e01a      	b.n	80100f4 <PORTx_IRQHandler+0x3c4>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 80100be:	68bb      	ldr	r3, [r7, #8]
 80100c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d104      	bne.n	80100d2 <PORTx_IRQHandler+0x3a2>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d010      	beq.n	80100f4 <PORTx_IRQHandler+0x3c4>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80100d2:	68f8      	ldr	r0, [r7, #12]
 80100d4:	f7ff fd75 	bl	800fbc2 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80100d8:	68f8      	ldr	r0, [r7, #12]
 80100da:	f7ff fd62 	bl	800fba2 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80100de:	79fa      	ldrb	r2, [r7, #7]
 80100e0:	4906      	ldr	r1, [pc, #24]	@ (80100fc <PORTx_IRQHandler+0x3cc>)
 80100e2:	4613      	mov	r3, r2
 80100e4:	011b      	lsls	r3, r3, #4
 80100e6:	1a9b      	subs	r3, r3, r2
 80100e8:	009b      	lsls	r3, r3, #2
 80100ea:	440b      	add	r3, r1
 80100ec:	332c      	adds	r3, #44	@ 0x2c
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80100f2:	bf00      	nop
        }
      }
    }
#endif /* _FRS */
  }
}
 80100f4:	3710      	adds	r7, #16
 80100f6:	46bd      	mov	sp, r7
 80100f8:	bd80      	pop	{r7, pc}
 80100fa:	bf00      	nop
 80100fc:	200009fc 	.word	0x200009fc
 8010100:	200009f0 	.word	0x200009f0

08010104 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 8010104:	b480      	push	{r7}
 8010106:	b085      	sub	sp, #20
 8010108:	af00      	add	r7, sp, #0
 801010a:	60b9      	str	r1, [r7, #8]
 801010c:	607a      	str	r2, [r7, #4]
 801010e:	603b      	str	r3, [r7, #0]
 8010110:	4603      	mov	r3, r0
 8010112:	73fb      	strb	r3, [r7, #15]
  (void)PowerRole;

  /* Set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 8010114:	7bfa      	ldrb	r2, [r7, #15]
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	6919      	ldr	r1, [r3, #16]
 801011a:	482d      	ldr	r0, [pc, #180]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 801011c:	4613      	mov	r3, r2
 801011e:	011b      	lsls	r3, r3, #4
 8010120:	1a9b      	subs	r3, r3, r2
 8010122:	009b      	lsls	r3, r3, #2
 8010124:	4403      	add	r3, r0
 8010126:	3314      	adds	r3, #20
 8010128:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 801012a:	7bfa      	ldrb	r2, [r7, #15]
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	68d9      	ldr	r1, [r3, #12]
 8010130:	4827      	ldr	r0, [pc, #156]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 8010132:	4613      	mov	r3, r2
 8010134:	011b      	lsls	r3, r3, #4
 8010136:	1a9b      	subs	r3, r3, r2
 8010138:	009b      	lsls	r3, r3, #2
 801013a:	4403      	add	r3, r0
 801013c:	3318      	adds	r3, #24
 801013e:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8010140:	7bfa      	ldrb	r2, [r7, #15]
 8010142:	68bb      	ldr	r3, [r7, #8]
 8010144:	6859      	ldr	r1, [r3, #4]
 8010146:	4822      	ldr	r0, [pc, #136]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 8010148:	4613      	mov	r3, r2
 801014a:	011b      	lsls	r3, r3, #4
 801014c:	1a9b      	subs	r3, r3, r2
 801014e:	009b      	lsls	r3, r3, #2
 8010150:	4403      	add	r3, r0
 8010152:	331c      	adds	r3, #28
 8010154:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8010156:	7bfa      	ldrb	r2, [r7, #15]
 8010158:	491d      	ldr	r1, [pc, #116]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 801015a:	4613      	mov	r3, r2
 801015c:	011b      	lsls	r3, r3, #4
 801015e:	1a9b      	subs	r3, r3, r2
 8010160:	009b      	lsls	r3, r3, #2
 8010162:	440b      	add	r3, r1
 8010164:	3320      	adds	r3, #32
 8010166:	4a1b      	ldr	r2, [pc, #108]	@ (80101d4 <USBPD_PHY_Init+0xd0>)
 8010168:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 801016a:	7bfa      	ldrb	r2, [r7, #15]
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	6899      	ldr	r1, [r3, #8]
 8010170:	4817      	ldr	r0, [pc, #92]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 8010172:	4613      	mov	r3, r2
 8010174:	011b      	lsls	r3, r3, #4
 8010176:	1a9b      	subs	r3, r3, r2
 8010178:	009b      	lsls	r3, r3, #2
 801017a:	4403      	add	r3, r0
 801017c:	3324      	adds	r3, #36	@ 0x24
 801017e:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8010180:	7bfa      	ldrb	r2, [r7, #15]
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	6959      	ldr	r1, [r3, #20]
 8010186:	4812      	ldr	r0, [pc, #72]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 8010188:	4613      	mov	r3, r2
 801018a:	011b      	lsls	r3, r3, #4
 801018c:	1a9b      	subs	r3, r3, r2
 801018e:	009b      	lsls	r3, r3, #2
 8010190:	4403      	add	r3, r0
 8010192:	3328      	adds	r3, #40	@ 0x28
 8010194:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 8010196:	7bfa      	ldrb	r2, [r7, #15]
 8010198:	490d      	ldr	r1, [pc, #52]	@ (80101d0 <USBPD_PHY_Init+0xcc>)
 801019a:	4613      	mov	r3, r2
 801019c:	011b      	lsls	r3, r3, #4
 801019e:	1a9b      	subs	r3, r3, r2
 80101a0:	009b      	lsls	r3, r3, #2
 80101a2:	440b      	add	r3, r1
 80101a4:	3330      	adds	r3, #48	@ 0x30
 80101a6:	687a      	ldr	r2, [r7, #4]
 80101a8:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 80101aa:	7bfb      	ldrb	r3, [r7, #15]
 80101ac:	4a0a      	ldr	r2, [pc, #40]	@ (80101d8 <USBPD_PHY_Init+0xd4>)
 80101ae:	00db      	lsls	r3, r3, #3
 80101b0:	4413      	add	r3, r2
 80101b2:	69ba      	ldr	r2, [r7, #24]
 80101b4:	605a      	str	r2, [r3, #4]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 80101b6:	7bfb      	ldrb	r3, [r7, #15]
 80101b8:	68ba      	ldr	r2, [r7, #8]
 80101ba:	6812      	ldr	r2, [r2, #0]
 80101bc:	4906      	ldr	r1, [pc, #24]	@ (80101d8 <USBPD_PHY_Init+0xd4>)
 80101be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

  return USBPD_OK;
 80101c2:	2300      	movs	r3, #0
}
 80101c4:	4618      	mov	r0, r3
 80101c6:	3714      	adds	r7, #20
 80101c8:	46bd      	mov	sp, r7
 80101ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ce:	4770      	bx	lr
 80101d0:	200009fc 	.word	0x200009fc
 80101d4:	0801034d 	.word	0x0801034d
 80101d8:	200009f4 	.word	0x200009f4

080101dc <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 80101dc:	b480      	push	{r7}
 80101de:	b083      	sub	sp, #12
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	4603      	mov	r3, r0
 80101e4:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  return 905u;
 80101e6:	f240 3389 	movw	r3, #905	@ 0x389
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	370c      	adds	r7, #12
 80101ee:	46bd      	mov	sp, r7
 80101f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f4:	4770      	bx	lr

080101f6 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 80101f6:	b480      	push	{r7}
 80101f8:	b083      	sub	sp, #12
 80101fa:	af00      	add	r7, sp, #0
 80101fc:	4603      	mov	r3, r0
 80101fe:	71fb      	strb	r3, [r7, #7]
  return 30u;
 8010200:	231e      	movs	r3, #30
}
 8010202:	4618      	mov	r0, r3
 8010204:	370c      	adds	r7, #12
 8010206:	46bd      	mov	sp, r7
 8010208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020c:	4770      	bx	lr

0801020e <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 801020e:	b480      	push	{r7}
 8010210:	b083      	sub	sp, #12
 8010212:	af00      	add	r7, sp, #0
 8010214:	4603      	mov	r3, r0
 8010216:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  /* Reset PHY layer   */
  /* Reset HW_IF layer */
}
 8010218:	bf00      	nop
 801021a:	370c      	adds	r7, #12
 801021c:	46bd      	mov	sp, r7
 801021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010222:	4770      	bx	lr

08010224 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b082      	sub	sp, #8
 8010228:	af00      	add	r7, sp, #0
 801022a:	4603      	mov	r3, r0
 801022c:	460a      	mov	r2, r1
 801022e:	71fb      	strb	r3, [r7, #7]
 8010230:	4613      	mov	r3, r2
 8010232:	71bb      	strb	r3, [r7, #6]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8010234:	79b9      	ldrb	r1, [r7, #6]
 8010236:	79f8      	ldrb	r0, [r7, #7]
 8010238:	2300      	movs	r3, #0
 801023a:	2200      	movs	r2, #0
 801023c:	f000 f805 	bl	801024a <USBPD_PHY_SendMessage>
 8010240:	4603      	mov	r3, r0
}
 8010242:	4618      	mov	r0, r3
 8010244:	3708      	adds	r7, #8
 8010246:	46bd      	mov	sp, r7
 8010248:	bd80      	pop	{r7, pc}

0801024a <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 801024a:	b580      	push	{r7, lr}
 801024c:	b082      	sub	sp, #8
 801024e:	af00      	add	r7, sp, #0
 8010250:	603a      	str	r2, [r7, #0]
 8010252:	461a      	mov	r2, r3
 8010254:	4603      	mov	r3, r0
 8010256:	71fb      	strb	r3, [r7, #7]
 8010258:	460b      	mov	r3, r1
 801025a:	71bb      	strb	r3, [r7, #6]
 801025c:	4613      	mov	r3, r2
 801025e:	80bb      	strh	r3, [r7, #4]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 8010260:	88bb      	ldrh	r3, [r7, #4]
 8010262:	79b9      	ldrb	r1, [r7, #6]
 8010264:	79f8      	ldrb	r0, [r7, #7]
 8010266:	683a      	ldr	r2, [r7, #0]
 8010268:	f000 fade 	bl	8010828 <USBPD_HW_IF_SendBuffer>
 801026c:	4603      	mov	r3, r0
}
 801026e:	4618      	mov	r0, r3
 8010270:	3708      	adds	r7, #8
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}

08010276 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 8010276:	b580      	push	{r7, lr}
 8010278:	b082      	sub	sp, #8
 801027a:	af00      	add	r7, sp, #0
 801027c:	4603      	mov	r3, r0
 801027e:	71fb      	strb	r3, [r7, #7]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8010280:	79fb      	ldrb	r3, [r7, #7]
 8010282:	4618      	mov	r0, r3
 8010284:	f000 fc16 	bl	8010ab4 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8010288:	2300      	movs	r3, #0
}
 801028a:	4618      	mov	r0, r3
 801028c:	3708      	adds	r7, #8
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}

08010292 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 8010292:	b580      	push	{r7, lr}
 8010294:	b082      	sub	sp, #8
 8010296:	af00      	add	r7, sp, #0
 8010298:	4603      	mov	r3, r0
 801029a:	460a      	mov	r2, r1
 801029c:	71fb      	strb	r3, [r7, #7]
 801029e:	4613      	mov	r3, r2
 80102a0:	71bb      	strb	r3, [r7, #6]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 80102a2:	79bb      	ldrb	r3, [r7, #6]
 80102a4:	2b07      	cmp	r3, #7
 80102a6:	d103      	bne.n	80102b0 <USBPD_PHY_ExitTransmit+0x1e>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80102a8:	79fb      	ldrb	r3, [r7, #7]
 80102aa:	4618      	mov	r0, r3
 80102ac:	f000 fa84 	bl	80107b8 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80102b0:	2300      	movs	r3, #0
}
 80102b2:	4618      	mov	r0, r3
 80102b4:	3708      	adds	r7, #8
 80102b6:	46bd      	mov	sp, r7
 80102b8:	bd80      	pop	{r7, pc}

080102ba <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80102ba:	b580      	push	{r7, lr}
 80102bc:	b082      	sub	sp, #8
 80102be:	af00      	add	r7, sp, #0
 80102c0:	4603      	mov	r3, r0
 80102c2:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 80102c4:	79fb      	ldrb	r3, [r7, #7]
 80102c6:	4618      	mov	r0, r3
 80102c8:	f000 ff90 	bl	80111ec <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 80102cc:	bf00      	nop
 80102ce:	3708      	adds	r7, #8
 80102d0:	46bd      	mov	sp, r7
 80102d2:	bd80      	pop	{r7, pc}

080102d4 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b082      	sub	sp, #8
 80102d8:	af00      	add	r7, sp, #0
 80102da:	4603      	mov	r3, r0
 80102dc:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 80102de:	79fb      	ldrb	r3, [r7, #7]
 80102e0:	4618      	mov	r0, r3
 80102e2:	f000 ff9b 	bl	801121c <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 80102e6:	bf00      	nop
 80102e8:	3708      	adds	r7, #8
 80102ea:	46bd      	mov	sp, r7
 80102ec:	bd80      	pop	{r7, pc}
	...

080102f0 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 80102f0:	b480      	push	{r7}
 80102f2:	b083      	sub	sp, #12
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	4603      	mov	r3, r0
 80102f8:	6039      	str	r1, [r7, #0]
 80102fa:	71fb      	strb	r3, [r7, #7]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 80102fc:	79fb      	ldrb	r3, [r7, #7]
 80102fe:	4a05      	ldr	r2, [pc, #20]	@ (8010314 <USBPD_PHY_SOPSupported+0x24>)
 8010300:	00db      	lsls	r3, r3, #3
 8010302:	4413      	add	r3, r2
 8010304:	683a      	ldr	r2, [r7, #0]
 8010306:	605a      	str	r2, [r3, #4]
}
 8010308:	bf00      	nop
 801030a:	370c      	adds	r7, #12
 801030c:	46bd      	mov	sp, r7
 801030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010312:	4770      	bx	lr
 8010314:	200009f4 	.word	0x200009f4

08010318 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b082      	sub	sp, #8
 801031c:	af00      	add	r7, sp, #0
 801031e:	4603      	mov	r3, r0
 8010320:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_EnableRX(PortNum);
 8010322:	79fb      	ldrb	r3, [r7, #7]
 8010324:	4618      	mov	r0, r3
 8010326:	f000 fd63 	bl	8010df0 <USBPD_HW_IF_EnableRX>
}
 801032a:	bf00      	nop
 801032c:	3708      	adds	r7, #8
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}

08010332 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 8010332:	b580      	push	{r7, lr}
 8010334:	b082      	sub	sp, #8
 8010336:	af00      	add	r7, sp, #0
 8010338:	4603      	mov	r3, r0
 801033a:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_DisableRX(PortNum);
 801033c:	79fb      	ldrb	r3, [r7, #7]
 801033e:	4618      	mov	r0, r3
 8010340:	f000 fd6c 	bl	8010e1c <USBPD_HW_IF_DisableRX>
}
 8010344:	bf00      	nop
 8010346:	3708      	adds	r7, #8
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}

0801034c <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b084      	sub	sp, #16
 8010350:	af00      	add	r7, sp, #0
 8010352:	4603      	mov	r3, r0
 8010354:	6039      	str	r1, [r7, #0]
 8010356:	71fb      	strb	r3, [r7, #7]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 8010358:	4a28      	ldr	r2, [pc, #160]	@ (80103fc <PHY_Rx_Completed+0xb0>)
 801035a:	f107 0308 	add.w	r3, r7, #8
 801035e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010362:	6018      	str	r0, [r3, #0]
 8010364:	3304      	adds	r3, #4
 8010366:	8019      	strh	r1, [r3, #0]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 8010368:	f107 0208 	add.w	r2, r7, #8
 801036c:	683b      	ldr	r3, [r7, #0]
 801036e:	4413      	add	r3, r2
 8010370:	781b      	ldrb	r3, [r3, #0]
 8010372:	73fb      	strb	r3, [r7, #15]

  /* Check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 8010374:	7bfb      	ldrb	r3, [r7, #15]
 8010376:	2b04      	cmp	r3, #4
 8010378:	dc02      	bgt.n	8010380 <PHY_Rx_Completed+0x34>
 801037a:	2b00      	cmp	r3, #0
 801037c:	da19      	bge.n	80103b2 <PHY_Rx_Completed+0x66>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 801037e:	e034      	b.n	80103ea <PHY_Rx_Completed+0x9e>
  switch (_msgtype)
 8010380:	2b06      	cmp	r3, #6
 8010382:	d132      	bne.n	80103ea <PHY_Rx_Completed+0x9e>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 8010384:	79fb      	ldrb	r3, [r7, #7]
 8010386:	4a1e      	ldr	r2, [pc, #120]	@ (8010400 <PHY_Rx_Completed+0xb4>)
 8010388:	00db      	lsls	r3, r3, #3
 801038a:	4413      	add	r3, r2
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	f003 031e 	and.w	r3, r3, #30
 8010392:	2b1e      	cmp	r3, #30
 8010394:	d12b      	bne.n	80103ee <PHY_Rx_Completed+0xa2>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8010396:	79fa      	ldrb	r2, [r7, #7]
 8010398:	491a      	ldr	r1, [pc, #104]	@ (8010404 <PHY_Rx_Completed+0xb8>)
 801039a:	4613      	mov	r3, r2
 801039c:	011b      	lsls	r3, r3, #4
 801039e:	1a9b      	subs	r3, r3, r2
 80103a0:	009b      	lsls	r3, r3, #2
 80103a2:	440b      	add	r3, r1
 80103a4:	331c      	adds	r3, #28
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	79fa      	ldrb	r2, [r7, #7]
 80103aa:	2106      	movs	r1, #6
 80103ac:	4610      	mov	r0, r2
 80103ae:	4798      	blx	r3
      break;
 80103b0:	e01d      	b.n	80103ee <PHY_Rx_Completed+0xa2>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 80103b2:	7bfb      	ldrb	r3, [r7, #15]
 80103b4:	2201      	movs	r2, #1
 80103b6:	fa02 f303 	lsl.w	r3, r2, r3
 80103ba:	b2db      	uxtb	r3, r3
 80103bc:	4618      	mov	r0, r3
 80103be:	79fb      	ldrb	r3, [r7, #7]
 80103c0:	4a0f      	ldr	r2, [pc, #60]	@ (8010400 <PHY_Rx_Completed+0xb4>)
 80103c2:	00db      	lsls	r3, r3, #3
 80103c4:	4413      	add	r3, r2
 80103c6:	685b      	ldr	r3, [r3, #4]
 80103c8:	7bfa      	ldrb	r2, [r7, #15]
 80103ca:	2101      	movs	r1, #1
 80103cc:	fa01 f202 	lsl.w	r2, r1, r2
 80103d0:	b2d2      	uxtb	r2, r2
 80103d2:	4013      	ands	r3, r2
 80103d4:	4298      	cmp	r0, r3
 80103d6:	d10c      	bne.n	80103f2 <PHY_Rx_Completed+0xa6>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 80103d8:	79fb      	ldrb	r3, [r7, #7]
 80103da:	4a09      	ldr	r2, [pc, #36]	@ (8010400 <PHY_Rx_Completed+0xb4>)
 80103dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80103e0:	7bf9      	ldrb	r1, [r7, #15]
 80103e2:	79fa      	ldrb	r2, [r7, #7]
 80103e4:	4610      	mov	r0, r2
 80103e6:	4798      	blx	r3
      break;
 80103e8:	e003      	b.n	80103f2 <PHY_Rx_Completed+0xa6>
      break;
 80103ea:	bf00      	nop
 80103ec:	e002      	b.n	80103f4 <PHY_Rx_Completed+0xa8>
      break;
 80103ee:	bf00      	nop
 80103f0:	e000      	b.n	80103f4 <PHY_Rx_Completed+0xa8>
      break;
 80103f2:	bf00      	nop
  }
}
 80103f4:	bf00      	nop
 80103f6:	3710      	adds	r7, #16
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}
 80103fc:	08016d10 	.word	0x08016d10
 8010400:	200009f4 	.word	0x200009f4
 8010404:	200009fc 	.word	0x200009fc

08010408 <LL_AHB1_GRP1_EnableClock>:
{
 8010408:	b480      	push	{r7}
 801040a:	b085      	sub	sp, #20
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8010410:	4b08      	ldr	r3, [pc, #32]	@ (8010434 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010412:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010414:	4907      	ldr	r1, [pc, #28]	@ (8010434 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	4313      	orrs	r3, r2
 801041a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 801041c:	4b05      	ldr	r3, [pc, #20]	@ (8010434 <LL_AHB1_GRP1_EnableClock+0x2c>)
 801041e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	4013      	ands	r3, r2
 8010424:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010426:	68fb      	ldr	r3, [r7, #12]
}
 8010428:	bf00      	nop
 801042a:	3714      	adds	r7, #20
 801042c:	46bd      	mov	sp, r7
 801042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010432:	4770      	bx	lr
 8010434:	40021000 	.word	0x40021000

08010438 <LL_APB1_GRP1_EnableClock>:
{
 8010438:	b480      	push	{r7}
 801043a:	b085      	sub	sp, #20
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8010440:	4b08      	ldr	r3, [pc, #32]	@ (8010464 <LL_APB1_GRP1_EnableClock+0x2c>)
 8010442:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010444:	4907      	ldr	r1, [pc, #28]	@ (8010464 <LL_APB1_GRP1_EnableClock+0x2c>)
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	4313      	orrs	r3, r2
 801044a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 801044c:	4b05      	ldr	r3, [pc, #20]	@ (8010464 <LL_APB1_GRP1_EnableClock+0x2c>)
 801044e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	4013      	ands	r3, r2
 8010454:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010456:	68fb      	ldr	r3, [r7, #12]
}
 8010458:	bf00      	nop
 801045a:	3714      	adds	r7, #20
 801045c:	46bd      	mov	sp, r7
 801045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010462:	4770      	bx	lr
 8010464:	40021000 	.word	0x40021000

08010468 <LL_UCPD_Enable>:
{
 8010468:	b480      	push	{r7}
 801046a:	b083      	sub	sp, #12
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	601a      	str	r2, [r3, #0]
}
 801047c:	bf00      	nop
 801047e:	370c      	adds	r7, #12
 8010480:	46bd      	mov	sp, r7
 8010482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010486:	4770      	bx	lr

08010488 <LL_UCPD_Disable>:
{
 8010488:	b480      	push	{r7}
 801048a:	b083      	sub	sp, #12
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	601a      	str	r2, [r3, #0]
}
 801049c:	bf00      	nop
 801049e:	370c      	adds	r7, #12
 80104a0:	46bd      	mov	sp, r7
 80104a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a6:	4770      	bx	lr

080104a8 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 80104a8:	b480      	push	{r7}
 80104aa:	b083      	sub	sp, #12
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	68db      	ldr	r3, [r3, #12]
 80104b4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	60da      	str	r2, [r3, #12]
}
 80104bc:	bf00      	nop
 80104be:	370c      	adds	r7, #12
 80104c0:	46bd      	mov	sp, r7
 80104c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c6:	4770      	bx	lr

080104c8 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 80104c8:	b480      	push	{r7}
 80104ca:	b083      	sub	sp, #12
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	68db      	ldr	r3, [r3, #12]
 80104d4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	60da      	str	r2, [r3, #12]
}
 80104dc:	bf00      	nop
 80104de:	370c      	adds	r7, #12
 80104e0:	46bd      	mov	sp, r7
 80104e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e6:	4770      	bx	lr

080104e8 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 80104e8:	b480      	push	{r7}
 80104ea:	b083      	sub	sp, #12
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	68db      	ldr	r3, [r3, #12]
 80104f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	60da      	str	r2, [r3, #12]
}
 80104fc:	bf00      	nop
 80104fe:	370c      	adds	r7, #12
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	68db      	ldr	r3, [r3, #12]
 8010514:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	60da      	str	r2, [r3, #12]
}
 801051c:	bf00      	nop
 801051e:	370c      	adds	r7, #12
 8010520:	46bd      	mov	sp, r7
 8010522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010526:	4770      	bx	lr

08010528 <LL_UCPD_FRSDetectionEnable>:
{
 8010528:	b480      	push	{r7}
 801052a:	b083      	sub	sp, #12
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	68db      	ldr	r3, [r3, #12]
 8010534:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	60da      	str	r2, [r3, #12]
}
 801053c:	bf00      	nop
 801053e:	370c      	adds	r7, #12
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr

08010548 <LL_UCPD_FRSDetectionDisable>:
{
 8010548:	b480      	push	{r7}
 801054a:	b083      	sub	sp, #12
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	68db      	ldr	r3, [r3, #12]
 8010554:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	60da      	str	r2, [r3, #12]
}
 801055c:	bf00      	nop
 801055e:	370c      	adds	r7, #12
 8010560:	46bd      	mov	sp, r7
 8010562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010566:	4770      	bx	lr

08010568 <LL_UCPD_SetccEnable>:
{
 8010568:	b480      	push	{r7}
 801056a:	b083      	sub	sp, #12
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
 8010570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	68db      	ldr	r3, [r3, #12]
 8010576:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	431a      	orrs	r2, r3
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	60da      	str	r2, [r3, #12]
}
 8010582:	bf00      	nop
 8010584:	370c      	adds	r7, #12
 8010586:	46bd      	mov	sp, r7
 8010588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058c:	4770      	bx	lr

0801058e <LL_UCPD_SetSNKRole>:
{
 801058e:	b480      	push	{r7}
 8010590:	b083      	sub	sp, #12
 8010592:	af00      	add	r7, sp, #0
 8010594:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	68db      	ldr	r3, [r3, #12]
 801059a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	60da      	str	r2, [r3, #12]
}
 80105a2:	bf00      	nop
 80105a4:	370c      	adds	r7, #12
 80105a6:	46bd      	mov	sp, r7
 80105a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ac:	4770      	bx	lr

080105ae <LL_UCPD_SetSRCRole>:
{
 80105ae:	b480      	push	{r7}
 80105b0:	b083      	sub	sp, #12
 80105b2:	af00      	add	r7, sp, #0
 80105b4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	68db      	ldr	r3, [r3, #12]
 80105ba:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	60da      	str	r2, [r3, #12]
}
 80105c2:	bf00      	nop
 80105c4:	370c      	adds	r7, #12
 80105c6:	46bd      	mov	sp, r7
 80105c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105cc:	4770      	bx	lr

080105ce <LL_UCPD_SetRpResistor>:
{
 80105ce:	b480      	push	{r7}
 80105d0:	b083      	sub	sp, #12
 80105d2:	af00      	add	r7, sp, #0
 80105d4:	6078      	str	r0, [r7, #4]
 80105d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	68db      	ldr	r3, [r3, #12]
 80105dc:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	431a      	orrs	r2, r3
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	60da      	str	r2, [r3, #12]
}
 80105e8:	bf00      	nop
 80105ea:	370c      	adds	r7, #12
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr

080105f4 <LL_UCPD_SetCCPin>:
{
 80105f4:	b480      	push	{r7}
 80105f6:	b083      	sub	sp, #12
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
 80105fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	68db      	ldr	r3, [r3, #12]
 8010602:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	431a      	orrs	r2, r3
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	60da      	str	r2, [r3, #12]
}
 801060e:	bf00      	nop
 8010610:	370c      	adds	r7, #12
 8010612:	46bd      	mov	sp, r7
 8010614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010618:	4770      	bx	lr

0801061a <LL_UCPD_RxEnable>:
{
 801061a:	b480      	push	{r7}
 801061c:	b083      	sub	sp, #12
 801061e:	af00      	add	r7, sp, #0
 8010620:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	68db      	ldr	r3, [r3, #12]
 8010626:	f043 0220 	orr.w	r2, r3, #32
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	60da      	str	r2, [r3, #12]
}
 801062e:	bf00      	nop
 8010630:	370c      	adds	r7, #12
 8010632:	46bd      	mov	sp, r7
 8010634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010638:	4770      	bx	lr

0801063a <LL_UCPD_RxDisable>:
{
 801063a:	b480      	push	{r7}
 801063c:	b083      	sub	sp, #12
 801063e:	af00      	add	r7, sp, #0
 8010640:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	68db      	ldr	r3, [r3, #12]
 8010646:	f023 0220 	bic.w	r2, r3, #32
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	60da      	str	r2, [r3, #12]
}
 801064e:	bf00      	nop
 8010650:	370c      	adds	r7, #12
 8010652:	46bd      	mov	sp, r7
 8010654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010658:	4770      	bx	lr

0801065a <LL_UCPD_SetRxMode>:
{
 801065a:	b480      	push	{r7}
 801065c:	b083      	sub	sp, #12
 801065e:	af00      	add	r7, sp, #0
 8010660:	6078      	str	r0, [r7, #4]
 8010662:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	68db      	ldr	r3, [r3, #12]
 8010668:	f023 0210 	bic.w	r2, r3, #16
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	431a      	orrs	r2, r3
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	60da      	str	r2, [r3, #12]
}
 8010674:	bf00      	nop
 8010676:	370c      	adds	r7, #12
 8010678:	46bd      	mov	sp, r7
 801067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801067e:	4770      	bx	lr

08010680 <LL_UCPD_SendHardReset>:
{
 8010680:	b480      	push	{r7}
 8010682:	b083      	sub	sp, #12
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	68db      	ldr	r3, [r3, #12]
 801068c:	f043 0208 	orr.w	r2, r3, #8
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	60da      	str	r2, [r3, #12]
}
 8010694:	bf00      	nop
 8010696:	370c      	adds	r7, #12
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr

080106a0 <LL_UCPD_SendMessage>:
{
 80106a0:	b480      	push	{r7}
 80106a2:	b083      	sub	sp, #12
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	68db      	ldr	r3, [r3, #12]
 80106ac:	f043 0204 	orr.w	r2, r3, #4
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	60da      	str	r2, [r3, #12]
}
 80106b4:	bf00      	nop
 80106b6:	370c      	adds	r7, #12
 80106b8:	46bd      	mov	sp, r7
 80106ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106be:	4770      	bx	lr

080106c0 <LL_UCPD_SetTxMode>:
{
 80106c0:	b480      	push	{r7}
 80106c2:	b083      	sub	sp, #12
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	68db      	ldr	r3, [r3, #12]
 80106ce:	f023 0203 	bic.w	r2, r3, #3
 80106d2:	683b      	ldr	r3, [r7, #0]
 80106d4:	431a      	orrs	r2, r3
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	60da      	str	r2, [r3, #12]
}
 80106da:	bf00      	nop
 80106dc:	370c      	adds	r7, #12
 80106de:	46bd      	mov	sp, r7
 80106e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e4:	4770      	bx	lr

080106e6 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80106e6:	b480      	push	{r7}
 80106e8:	b083      	sub	sp, #12
 80106ea:	af00      	add	r7, sp, #0
 80106ec:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	601a      	str	r2, [r3, #0]
}
 80106fa:	bf00      	nop
 80106fc:	370c      	adds	r7, #12
 80106fe:	46bd      	mov	sp, r7
 8010700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010704:	4770      	bx	lr

08010706 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010706:	b480      	push	{r7}
 8010708:	b083      	sub	sp, #12
 801070a:	af00      	add	r7, sp, #0
 801070c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	601a      	str	r2, [r3, #0]
}
 801071a:	bf00      	nop
 801071c:	370c      	adds	r7, #12
 801071e:	46bd      	mov	sp, r7
 8010720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010724:	4770      	bx	lr

08010726 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010726:	b480      	push	{r7}
 8010728:	b083      	sub	sp, #12
 801072a:	af00      	add	r7, sp, #0
 801072c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	601a      	str	r2, [r3, #0]
}
 801073a:	bf00      	nop
 801073c:	370c      	adds	r7, #12
 801073e:	46bd      	mov	sp, r7
 8010740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010744:	4770      	bx	lr

08010746 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010746:	b480      	push	{r7}
 8010748:	b083      	sub	sp, #12
 801074a:	af00      	add	r7, sp, #0
 801074c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	601a      	str	r2, [r3, #0]
}
 801075a:	bf00      	nop
 801075c:	370c      	adds	r7, #12
 801075e:	46bd      	mov	sp, r7
 8010760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010764:	4770      	bx	lr

08010766 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8010766:	b480      	push	{r7}
 8010768:	b083      	sub	sp, #12
 801076a:	af00      	add	r7, sp, #0
 801076c:	6078      	str	r0, [r7, #4]
 801076e:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	683a      	ldr	r2, [r7, #0]
 8010774:	61da      	str	r2, [r3, #28]
}
 8010776:	bf00      	nop
 8010778:	370c      	adds	r7, #12
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr

08010782 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8010782:	b480      	push	{r7}
 8010784:	b083      	sub	sp, #12
 8010786:	af00      	add	r7, sp, #0
 8010788:	6078      	str	r0, [r7, #4]
 801078a:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	683a      	ldr	r2, [r7, #0]
 8010790:	621a      	str	r2, [r3, #32]
}
 8010792:	bf00      	nop
 8010794:	370c      	adds	r7, #12
 8010796:	46bd      	mov	sp, r7
 8010798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079c:	4770      	bx	lr

0801079e <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 801079e:	b580      	push	{r7, lr}
 80107a0:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80107a2:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80107a6:	f7ff fe47 	bl	8010438 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 80107aa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80107ae:	f7ff fe2b 	bl	8010408 <LL_AHB1_GRP1_EnableClock>

}
 80107b2:	bf00      	nop
 80107b4:	bd80      	pop	{r7, pc}
	...

080107b8 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	4603      	mov	r3, r0
 80107c0:	71fb      	strb	r3, [r7, #7]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 80107c2:	79fa      	ldrb	r2, [r7, #7]
 80107c4:	4917      	ldr	r1, [pc, #92]	@ (8010824 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80107c6:	4613      	mov	r3, r2
 80107c8:	011b      	lsls	r3, r3, #4
 80107ca:	1a9b      	subs	r3, r3, r2
 80107cc:	009b      	lsls	r3, r3, #2
 80107ce:	440b      	add	r3, r1
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	68db      	ldr	r3, [r3, #12]
 80107d4:	f023 0307 	bic.w	r3, r3, #7
 80107d8:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 80107da:	79fa      	ldrb	r2, [r7, #7]
 80107dc:	4911      	ldr	r1, [pc, #68]	@ (8010824 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80107de:	4613      	mov	r3, r2
 80107e0:	011b      	lsls	r3, r3, #4
 80107e2:	1a9b      	subs	r3, r3, r2
 80107e4:	009b      	lsls	r3, r3, #2
 80107e6:	440b      	add	r3, r1
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4618      	mov	r0, r3
 80107ec:	f7ff fe4c 	bl	8010488 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80107f0:	79fa      	ldrb	r2, [r7, #7]
 80107f2:	490c      	ldr	r1, [pc, #48]	@ (8010824 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80107f4:	4613      	mov	r3, r2
 80107f6:	011b      	lsls	r3, r3, #4
 80107f8:	1a9b      	subs	r3, r3, r2
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	440b      	add	r3, r1
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	4618      	mov	r0, r3
 8010802:	f7ff fe31 	bl	8010468 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 8010806:	79fa      	ldrb	r2, [r7, #7]
 8010808:	4906      	ldr	r1, [pc, #24]	@ (8010824 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801080a:	4613      	mov	r3, r2
 801080c:	011b      	lsls	r3, r3, #4
 801080e:	1a9b      	subs	r3, r3, r2
 8010810:	009b      	lsls	r3, r3, #2
 8010812:	440b      	add	r3, r1
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	68fa      	ldr	r2, [r7, #12]
 8010818:	60da      	str	r2, [r3, #12]
}
 801081a:	bf00      	nop
 801081c:	3710      	adds	r7, #16
 801081e:	46bd      	mov	sp, r7
 8010820:	bd80      	pop	{r7, pc}
 8010822:	bf00      	nop
 8010824:	200009fc 	.word	0x200009fc

08010828 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b08a      	sub	sp, #40	@ 0x28
 801082c:	af00      	add	r7, sp, #0
 801082e:	60ba      	str	r2, [r7, #8]
 8010830:	607b      	str	r3, [r7, #4]
 8010832:	4603      	mov	r3, r0
 8010834:	73fb      	strb	r3, [r7, #15]
 8010836:	460b      	mov	r3, r1
 8010838:	73bb      	strb	r3, [r7, #14]
  USBPD_StatusTypeDef _status = USBPD_OK;
 801083a:	2300      	movs	r3, #0
 801083c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 8010840:	7bbb      	ldrb	r3, [r7, #14]
 8010842:	2b05      	cmp	r3, #5
 8010844:	d10b      	bne.n	801085e <USBPD_HW_IF_SendBuffer+0x36>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 8010846:	7bfa      	ldrb	r2, [r7, #15]
 8010848:	4996      	ldr	r1, [pc, #600]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 801084a:	4613      	mov	r3, r2
 801084c:	011b      	lsls	r3, r3, #4
 801084e:	1a9b      	subs	r3, r3, r2
 8010850:	009b      	lsls	r3, r3, #2
 8010852:	440b      	add	r3, r1
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	4618      	mov	r0, r3
 8010858:	f7ff ff12 	bl	8010680 <LL_UCPD_SendHardReset>
 801085c:	e11b      	b.n	8010a96 <USBPD_HW_IF_SendBuffer+0x26e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801085e:	f3ef 8310 	mrs	r3, PRIMASK
 8010862:	61fb      	str	r3, [r7, #28]
  return(result);
 8010864:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 8010866:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8010868:	b672      	cpsid	i
}
 801086a:	bf00      	nop

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 801086c:	7bfa      	ldrb	r2, [r7, #15]
 801086e:	498d      	ldr	r1, [pc, #564]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010870:	4613      	mov	r3, r2
 8010872:	011b      	lsls	r3, r3, #4
 8010874:	1a9b      	subs	r3, r3, r2
 8010876:	009b      	lsls	r3, r3, #2
 8010878:	440b      	add	r3, r1
 801087a:	3338      	adds	r3, #56	@ 0x38
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	b2db      	uxtb	r3, r3
 8010880:	2b01      	cmp	r3, #1
 8010882:	d00d      	beq.n	80108a0 <USBPD_HW_IF_SendBuffer+0x78>
 8010884:	7bfa      	ldrb	r2, [r7, #15]
 8010886:	4987      	ldr	r1, [pc, #540]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010888:	4613      	mov	r3, r2
 801088a:	011b      	lsls	r3, r3, #4
 801088c:	1a9b      	subs	r3, r3, r2
 801088e:	009b      	lsls	r3, r3, #2
 8010890:	440b      	add	r3, r1
 8010892:	3304      	adds	r3, #4
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	f003 0301 	and.w	r3, r3, #1
 801089c:	2b01      	cmp	r3, #1
 801089e:	d109      	bne.n	80108b4 <USBPD_HW_IF_SendBuffer+0x8c>
 80108a0:	6a3b      	ldr	r3, [r7, #32]
 80108a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80108a4:	69bb      	ldr	r3, [r7, #24]
 80108a6:	f383 8810 	msr	PRIMASK, r3
}
 80108aa:	bf00      	nop
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 80108ac:	2302      	movs	r3, #2
 80108ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80108b2:	e0f0      	b.n	8010a96 <USBPD_HW_IF_SendBuffer+0x26e>
 80108b4:	6a3b      	ldr	r3, [r7, #32]
 80108b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	f383 8810 	msr	PRIMASK, r3
}
 80108be:	bf00      	nop
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 80108c0:	7bbb      	ldrb	r3, [r7, #14]
 80108c2:	2b07      	cmp	r3, #7
 80108c4:	d877      	bhi.n	80109b6 <USBPD_HW_IF_SendBuffer+0x18e>
 80108c6:	a201      	add	r2, pc, #4	@ (adr r2, 80108cc <USBPD_HW_IF_SendBuffer+0xa4>)
 80108c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108cc:	080108ed 	.word	0x080108ed
 80108d0:	0801091f 	.word	0x0801091f
 80108d4:	08010951 	.word	0x08010951
 80108d8:	080109b7 	.word	0x080109b7
 80108dc:	080109b7 	.word	0x080109b7
 80108e0:	080109b7 	.word	0x080109b7
 80108e4:	08010983 	.word	0x08010983
 80108e8:	0801099d 	.word	0x0801099d
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 80108ec:	7bfa      	ldrb	r2, [r7, #15]
 80108ee:	496d      	ldr	r1, [pc, #436]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 80108f0:	4613      	mov	r3, r2
 80108f2:	011b      	lsls	r3, r3, #4
 80108f4:	1a9b      	subs	r3, r3, r2
 80108f6:	009b      	lsls	r3, r3, #2
 80108f8:	440b      	add	r3, r1
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	496a      	ldr	r1, [pc, #424]	@ (8010aa8 <USBPD_HW_IF_SendBuffer+0x280>)
 80108fe:	4618      	mov	r0, r3
 8010900:	f7ff ff31 	bl	8010766 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010904:	7bfa      	ldrb	r2, [r7, #15]
 8010906:	4967      	ldr	r1, [pc, #412]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010908:	4613      	mov	r3, r2
 801090a:	011b      	lsls	r3, r3, #4
 801090c:	1a9b      	subs	r3, r3, r2
 801090e:	009b      	lsls	r3, r3, #2
 8010910:	440b      	add	r3, r1
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	2100      	movs	r1, #0
 8010916:	4618      	mov	r0, r3
 8010918:	f7ff fed2 	bl	80106c0 <LL_UCPD_SetTxMode>
          break;
 801091c:	e04f      	b.n	80109be <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 801091e:	7bfa      	ldrb	r2, [r7, #15]
 8010920:	4960      	ldr	r1, [pc, #384]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010922:	4613      	mov	r3, r2
 8010924:	011b      	lsls	r3, r3, #4
 8010926:	1a9b      	subs	r3, r3, r2
 8010928:	009b      	lsls	r3, r3, #2
 801092a:	440b      	add	r3, r1
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	495f      	ldr	r1, [pc, #380]	@ (8010aac <USBPD_HW_IF_SendBuffer+0x284>)
 8010930:	4618      	mov	r0, r3
 8010932:	f7ff ff18 	bl	8010766 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010936:	7bfa      	ldrb	r2, [r7, #15]
 8010938:	495a      	ldr	r1, [pc, #360]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 801093a:	4613      	mov	r3, r2
 801093c:	011b      	lsls	r3, r3, #4
 801093e:	1a9b      	subs	r3, r3, r2
 8010940:	009b      	lsls	r3, r3, #2
 8010942:	440b      	add	r3, r1
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	2100      	movs	r1, #0
 8010948:	4618      	mov	r0, r3
 801094a:	f7ff feb9 	bl	80106c0 <LL_UCPD_SetTxMode>
          break;
 801094e:	e036      	b.n	80109be <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 8010950:	7bfa      	ldrb	r2, [r7, #15]
 8010952:	4954      	ldr	r1, [pc, #336]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010954:	4613      	mov	r3, r2
 8010956:	011b      	lsls	r3, r3, #4
 8010958:	1a9b      	subs	r3, r3, r2
 801095a:	009b      	lsls	r3, r3, #2
 801095c:	440b      	add	r3, r1
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	4953      	ldr	r1, [pc, #332]	@ (8010ab0 <USBPD_HW_IF_SendBuffer+0x288>)
 8010962:	4618      	mov	r0, r3
 8010964:	f7ff feff 	bl	8010766 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010968:	7bfa      	ldrb	r2, [r7, #15]
 801096a:	494e      	ldr	r1, [pc, #312]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 801096c:	4613      	mov	r3, r2
 801096e:	011b      	lsls	r3, r3, #4
 8010970:	1a9b      	subs	r3, r3, r2
 8010972:	009b      	lsls	r3, r3, #2
 8010974:	440b      	add	r3, r1
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	2100      	movs	r1, #0
 801097a:	4618      	mov	r0, r3
 801097c:	f7ff fea0 	bl	80106c0 <LL_UCPD_SetTxMode>
          break;
 8010980:	e01d      	b.n	80109be <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8010982:	7bfa      	ldrb	r2, [r7, #15]
 8010984:	4947      	ldr	r1, [pc, #284]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010986:	4613      	mov	r3, r2
 8010988:	011b      	lsls	r3, r3, #4
 801098a:	1a9b      	subs	r3, r3, r2
 801098c:	009b      	lsls	r3, r3, #2
 801098e:	440b      	add	r3, r1
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	2101      	movs	r1, #1
 8010994:	4618      	mov	r0, r3
 8010996:	f7ff fe93 	bl	80106c0 <LL_UCPD_SetTxMode>
          break;
 801099a:	e010      	b.n	80109be <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 801099c:	7bfa      	ldrb	r2, [r7, #15]
 801099e:	4941      	ldr	r1, [pc, #260]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 80109a0:	4613      	mov	r3, r2
 80109a2:	011b      	lsls	r3, r3, #4
 80109a4:	1a9b      	subs	r3, r3, r2
 80109a6:	009b      	lsls	r3, r3, #2
 80109a8:	440b      	add	r3, r1
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	2102      	movs	r1, #2
 80109ae:	4618      	mov	r0, r3
 80109b0:	f7ff fe86 	bl	80106c0 <LL_UCPD_SetTxMode>
          break;
 80109b4:	e003      	b.n	80109be <USBPD_HW_IF_SendBuffer+0x196>
        }
        default :
          _status = USBPD_ERROR;
 80109b6:	2302      	movs	r3, #2
 80109b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 80109bc:	bf00      	nop
      }

      if (USBPD_OK == _status)
 80109be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d167      	bne.n	8010a96 <USBPD_HW_IF_SendBuffer+0x26e>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80109c6:	7bfa      	ldrb	r2, [r7, #15]
 80109c8:	4936      	ldr	r1, [pc, #216]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 80109ca:	4613      	mov	r3, r2
 80109cc:	011b      	lsls	r3, r3, #4
 80109ce:	1a9b      	subs	r3, r3, r2
 80109d0:	009b      	lsls	r3, r3, #2
 80109d2:	440b      	add	r3, r1
 80109d4:	3304      	adds	r3, #4
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	6819      	ldr	r1, [r3, #0]
 80109da:	7bfa      	ldrb	r2, [r7, #15]
 80109dc:	4831      	ldr	r0, [pc, #196]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 80109de:	4613      	mov	r3, r2
 80109e0:	011b      	lsls	r3, r3, #4
 80109e2:	1a9b      	subs	r3, r3, r2
 80109e4:	009b      	lsls	r3, r3, #2
 80109e6:	4403      	add	r3, r0
 80109e8:	3304      	adds	r3, #4
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f021 0201 	bic.w	r2, r1, #1
 80109f0:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 80109f2:	bf00      	nop
 80109f4:	7bfa      	ldrb	r2, [r7, #15]
 80109f6:	492b      	ldr	r1, [pc, #172]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 80109f8:	4613      	mov	r3, r2
 80109fa:	011b      	lsls	r3, r3, #4
 80109fc:	1a9b      	subs	r3, r3, r2
 80109fe:	009b      	lsls	r3, r3, #2
 8010a00:	440b      	add	r3, r1
 8010a02:	3304      	adds	r3, #4
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	f003 0301 	and.w	r3, r3, #1
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d0f1      	beq.n	80109f4 <USBPD_HW_IF_SendBuffer+0x1cc>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8010a10:	7bfa      	ldrb	r2, [r7, #15]
 8010a12:	4924      	ldr	r1, [pc, #144]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a14:	4613      	mov	r3, r2
 8010a16:	011b      	lsls	r3, r3, #4
 8010a18:	1a9b      	subs	r3, r3, r2
 8010a1a:	009b      	lsls	r3, r3, #2
 8010a1c:	440b      	add	r3, r1
 8010a1e:	3304      	adds	r3, #4
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	68ba      	ldr	r2, [r7, #8]
 8010a24:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8010a26:	7bfa      	ldrb	r2, [r7, #15]
 8010a28:	491e      	ldr	r1, [pc, #120]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a2a:	4613      	mov	r3, r2
 8010a2c:	011b      	lsls	r3, r3, #4
 8010a2e:	1a9b      	subs	r3, r3, r2
 8010a30:	009b      	lsls	r3, r3, #2
 8010a32:	440b      	add	r3, r1
 8010a34:	3304      	adds	r3, #4
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	687a      	ldr	r2, [r7, #4]
 8010a3a:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010a3c:	7bfa      	ldrb	r2, [r7, #15]
 8010a3e:	4919      	ldr	r1, [pc, #100]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a40:	4613      	mov	r3, r2
 8010a42:	011b      	lsls	r3, r3, #4
 8010a44:	1a9b      	subs	r3, r3, r2
 8010a46:	009b      	lsls	r3, r3, #2
 8010a48:	440b      	add	r3, r1
 8010a4a:	3304      	adds	r3, #4
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	6819      	ldr	r1, [r3, #0]
 8010a50:	7bfa      	ldrb	r2, [r7, #15]
 8010a52:	4814      	ldr	r0, [pc, #80]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a54:	4613      	mov	r3, r2
 8010a56:	011b      	lsls	r3, r3, #4
 8010a58:	1a9b      	subs	r3, r3, r2
 8010a5a:	009b      	lsls	r3, r3, #2
 8010a5c:	4403      	add	r3, r0
 8010a5e:	3304      	adds	r3, #4
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	f041 0201 	orr.w	r2, r1, #1
 8010a66:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8010a68:	7bfa      	ldrb	r2, [r7, #15]
 8010a6a:	490e      	ldr	r1, [pc, #56]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a6c:	4613      	mov	r3, r2
 8010a6e:	011b      	lsls	r3, r3, #4
 8010a70:	1a9b      	subs	r3, r3, r2
 8010a72:	009b      	lsls	r3, r3, #2
 8010a74:	440b      	add	r3, r1
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	6879      	ldr	r1, [r7, #4]
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f7ff fe81 	bl	8010782 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8010a80:	7bfa      	ldrb	r2, [r7, #15]
 8010a82:	4908      	ldr	r1, [pc, #32]	@ (8010aa4 <USBPD_HW_IF_SendBuffer+0x27c>)
 8010a84:	4613      	mov	r3, r2
 8010a86:	011b      	lsls	r3, r3, #4
 8010a88:	1a9b      	subs	r3, r3, r2
 8010a8a:	009b      	lsls	r3, r3, #2
 8010a8c:	440b      	add	r3, r1
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	4618      	mov	r0, r3
 8010a92:	f7ff fe05 	bl	80106a0 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8010a96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	3728      	adds	r7, #40	@ 0x28
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bd80      	pop	{r7, pc}
 8010aa2:	bf00      	nop
 8010aa4:	200009fc 	.word	0x200009fc
 8010aa8:	0008e318 	.word	0x0008e318
 8010aac:	00031b18 	.word	0x00031b18
 8010ab0:	000360d8 	.word	0x000360d8

08010ab4 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b082      	sub	sp, #8
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	4603      	mov	r3, r0
 8010abc:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8010abe:	79fa      	ldrb	r2, [r7, #7]
 8010ac0:	490c      	ldr	r1, [pc, #48]	@ (8010af4 <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 8010ac2:	4613      	mov	r3, r2
 8010ac4:	011b      	lsls	r3, r3, #4
 8010ac6:	1a9b      	subs	r3, r3, r2
 8010ac8:	009b      	lsls	r3, r3, #2
 8010aca:	440b      	add	r3, r1
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	2102      	movs	r1, #2
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f7ff fdf5 	bl	80106c0 <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8010ad6:	79fa      	ldrb	r2, [r7, #7]
 8010ad8:	4906      	ldr	r1, [pc, #24]	@ (8010af4 <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 8010ada:	4613      	mov	r3, r2
 8010adc:	011b      	lsls	r3, r3, #4
 8010ade:	1a9b      	subs	r3, r3, r2
 8010ae0:	009b      	lsls	r3, r3, #2
 8010ae2:	440b      	add	r3, r1
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f7ff fdda 	bl	80106a0 <LL_UCPD_SendMessage>
}
 8010aec:	bf00      	nop
 8010aee:	3708      	adds	r7, #8
 8010af0:	46bd      	mov	sp, r7
 8010af2:	bd80      	pop	{r7, pc}
 8010af4:	200009fc 	.word	0x200009fc

08010af8 <USBPDM1_AssertRp>:
  * @brief  Assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRp(uint8_t PortNum)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b082      	sub	sp, #8
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	4603      	mov	r3, r0
 8010b00:	71fb      	strb	r3, [r7, #7]
  switch (Ports[PortNum].params->RpResistor)
 8010b02:	79fa      	ldrb	r2, [r7, #7]
 8010b04:	4946      	ldr	r1, [pc, #280]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b06:	4613      	mov	r3, r2
 8010b08:	011b      	lsls	r3, r3, #4
 8010b0a:	1a9b      	subs	r3, r3, r2
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	440b      	add	r3, r1
 8010b10:	3310      	adds	r3, #16
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	789b      	ldrb	r3, [r3, #2]
 8010b16:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	2b02      	cmp	r3, #2
 8010b1e:	d021      	beq.n	8010b64 <USBPDM1_AssertRp+0x6c>
 8010b20:	2b02      	cmp	r3, #2
 8010b22:	dc2d      	bgt.n	8010b80 <USBPDM1_AssertRp+0x88>
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d002      	beq.n	8010b2e <USBPDM1_AssertRp+0x36>
 8010b28:	2b01      	cmp	r3, #1
 8010b2a:	d00d      	beq.n	8010b48 <USBPDM1_AssertRp+0x50>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8010b2c:	e028      	b.n	8010b80 <USBPDM1_AssertRp+0x88>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8010b2e:	79fa      	ldrb	r2, [r7, #7]
 8010b30:	493b      	ldr	r1, [pc, #236]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b32:	4613      	mov	r3, r2
 8010b34:	011b      	lsls	r3, r3, #4
 8010b36:	1a9b      	subs	r3, r3, r2
 8010b38:	009b      	lsls	r3, r3, #2
 8010b3a:	440b      	add	r3, r1
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	2180      	movs	r1, #128	@ 0x80
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7ff fd44 	bl	80105ce <LL_UCPD_SetRpResistor>
      break;
 8010b46:	e01c      	b.n	8010b82 <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8010b48:	79fa      	ldrb	r2, [r7, #7]
 8010b4a:	4935      	ldr	r1, [pc, #212]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b4c:	4613      	mov	r3, r2
 8010b4e:	011b      	lsls	r3, r3, #4
 8010b50:	1a9b      	subs	r3, r3, r2
 8010b52:	009b      	lsls	r3, r3, #2
 8010b54:	440b      	add	r3, r1
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	f7ff fd36 	bl	80105ce <LL_UCPD_SetRpResistor>
      break;
 8010b62:	e00e      	b.n	8010b82 <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8010b64:	79fa      	ldrb	r2, [r7, #7]
 8010b66:	492e      	ldr	r1, [pc, #184]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b68:	4613      	mov	r3, r2
 8010b6a:	011b      	lsls	r3, r3, #4
 8010b6c:	1a9b      	subs	r3, r3, r2
 8010b6e:	009b      	lsls	r3, r3, #2
 8010b70:	440b      	add	r3, r1
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8010b78:	4618      	mov	r0, r3
 8010b7a:	f7ff fd28 	bl	80105ce <LL_UCPD_SetRpResistor>
      break;
 8010b7e:	e000      	b.n	8010b82 <USBPDM1_AssertRp+0x8a>
      break;
 8010b80:	bf00      	nop
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010b82:	79fa      	ldrb	r2, [r7, #7]
 8010b84:	4926      	ldr	r1, [pc, #152]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b86:	4613      	mov	r3, r2
 8010b88:	011b      	lsls	r3, r3, #4
 8010b8a:	1a9b      	subs	r3, r3, r2
 8010b8c:	009b      	lsls	r3, r3, #2
 8010b8e:	440b      	add	r3, r1
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	2100      	movs	r1, #0
 8010b94:	4618      	mov	r0, r3
 8010b96:	f7ff fce7 	bl	8010568 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8010b9a:	79fa      	ldrb	r2, [r7, #7]
 8010b9c:	4920      	ldr	r1, [pc, #128]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010b9e:	4613      	mov	r3, r2
 8010ba0:	011b      	lsls	r3, r3, #4
 8010ba2:	1a9b      	subs	r3, r3, r2
 8010ba4:	009b      	lsls	r3, r3, #2
 8010ba6:	440b      	add	r3, r1
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	4618      	mov	r0, r3
 8010bac:	f7ff fcff 	bl	80105ae <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010bb0:	79fa      	ldrb	r2, [r7, #7]
 8010bb2:	491b      	ldr	r1, [pc, #108]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010bb4:	4613      	mov	r3, r2
 8010bb6:	011b      	lsls	r3, r3, #4
 8010bb8:	1a9b      	subs	r3, r3, r2
 8010bba:	009b      	lsls	r3, r3, #2
 8010bbc:	440b      	add	r3, r1
 8010bbe:	3334      	adds	r3, #52	@ 0x34
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d10d      	bne.n	8010be2 <USBPDM1_AssertRp+0xea>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8010bc6:	79fa      	ldrb	r2, [r7, #7]
 8010bc8:	4915      	ldr	r1, [pc, #84]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010bca:	4613      	mov	r3, r2
 8010bcc:	011b      	lsls	r3, r3, #4
 8010bce:	1a9b      	subs	r3, r3, r2
 8010bd0:	009b      	lsls	r3, r3, #2
 8010bd2:	440b      	add	r3, r1
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8010bda:	4618      	mov	r0, r3
 8010bdc:	f7ff fcc4 	bl	8010568 <LL_UCPD_SetccEnable>
  }

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8010be0:	e01a      	b.n	8010c18 <USBPDM1_AssertRp+0x120>
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8010be2:	79fa      	ldrb	r2, [r7, #7]
 8010be4:	490e      	ldr	r1, [pc, #56]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010be6:	4613      	mov	r3, r2
 8010be8:	011b      	lsls	r3, r3, #4
 8010bea:	1a9b      	subs	r3, r3, r2
 8010bec:	009b      	lsls	r3, r3, #2
 8010bee:	440b      	add	r3, r1
 8010bf0:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8010bf2:	79fa      	ldrb	r2, [r7, #7]
 8010bf4:	490a      	ldr	r1, [pc, #40]	@ (8010c20 <USBPDM1_AssertRp+0x128>)
 8010bf6:	4613      	mov	r3, r2
 8010bf8:	011b      	lsls	r3, r3, #4
 8010bfa:	1a9b      	subs	r3, r3, r2
 8010bfc:	009b      	lsls	r3, r3, #2
 8010bfe:	440b      	add	r3, r1
 8010c00:	3334      	adds	r3, #52	@ 0x34
 8010c02:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8010c04:	2b01      	cmp	r3, #1
 8010c06:	d102      	bne.n	8010c0e <USBPDM1_AssertRp+0x116>
 8010c08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c0c:	e001      	b.n	8010c12 <USBPDM1_AssertRp+0x11a>
 8010c0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010c12:	4619      	mov	r1, r3
 8010c14:	f7ff fca8 	bl	8010568 <LL_UCPD_SetccEnable>
}
 8010c18:	bf00      	nop
 8010c1a:	3708      	adds	r7, #8
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	200009fc 	.word	0x200009fc

08010c24 <USBPDM1_DeAssertRp>:
  * @brief  De-assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8010c24:	b480      	push	{r7}
 8010c26:	b083      	sub	sp, #12
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8010c2e:	bf00      	nop
 8010c30:	370c      	adds	r7, #12
 8010c32:	46bd      	mov	sp, r7
 8010c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c38:	4770      	bx	lr
	...

08010c3c <USBPDM1_AssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRd(uint8_t PortNum)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b082      	sub	sp, #8
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	4603      	mov	r3, r0
 8010c44:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8010c46:	79fa      	ldrb	r2, [r7, #7]
 8010c48:	493e      	ldr	r1, [pc, #248]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010c4a:	4613      	mov	r3, r2
 8010c4c:	011b      	lsls	r3, r3, #4
 8010c4e:	1a9b      	subs	r3, r3, r2
 8010c50:	009b      	lsls	r3, r3, #2
 8010c52:	440b      	add	r3, r1
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7ff fc36 	bl	80104c8 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8010c5c:	79fa      	ldrb	r2, [r7, #7]
 8010c5e:	4939      	ldr	r1, [pc, #228]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010c60:	4613      	mov	r3, r2
 8010c62:	011b      	lsls	r3, r3, #4
 8010c64:	1a9b      	subs	r3, r3, r2
 8010c66:	009b      	lsls	r3, r3, #2
 8010c68:	440b      	add	r3, r1
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f7ff fc4b 	bl	8010508 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010c72:	79fa      	ldrb	r2, [r7, #7]
 8010c74:	4933      	ldr	r1, [pc, #204]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010c76:	4613      	mov	r3, r2
 8010c78:	011b      	lsls	r3, r3, #4
 8010c7a:	1a9b      	subs	r3, r3, r2
 8010c7c:	009b      	lsls	r3, r3, #2
 8010c7e:	440b      	add	r3, r1
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	2100      	movs	r1, #0
 8010c84:	4618      	mov	r0, r3
 8010c86:	f7ff fc6f 	bl	8010568 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 8010c8a:	79fa      	ldrb	r2, [r7, #7]
 8010c8c:	492d      	ldr	r1, [pc, #180]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010c8e:	4613      	mov	r3, r2
 8010c90:	011b      	lsls	r3, r3, #4
 8010c92:	1a9b      	subs	r3, r3, r2
 8010c94:	009b      	lsls	r3, r3, #2
 8010c96:	440b      	add	r3, r1
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	f7ff fc77 	bl	801058e <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010ca0:	79fa      	ldrb	r2, [r7, #7]
 8010ca2:	4928      	ldr	r1, [pc, #160]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010ca4:	4613      	mov	r3, r2
 8010ca6:	011b      	lsls	r3, r3, #4
 8010ca8:	1a9b      	subs	r3, r3, r2
 8010caa:	009b      	lsls	r3, r3, #2
 8010cac:	440b      	add	r3, r1
 8010cae:	3334      	adds	r3, #52	@ 0x34
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d10d      	bne.n	8010cd2 <USBPDM1_AssertRd+0x96>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8010cb6:	79fa      	ldrb	r2, [r7, #7]
 8010cb8:	4922      	ldr	r1, [pc, #136]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010cba:	4613      	mov	r3, r2
 8010cbc:	011b      	lsls	r3, r3, #4
 8010cbe:	1a9b      	subs	r3, r3, r2
 8010cc0:	009b      	lsls	r3, r3, #2
 8010cc2:	440b      	add	r3, r1
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f7ff fc4c 	bl	8010568 <LL_UCPD_SetccEnable>
 8010cd0:	e01a      	b.n	8010d08 <USBPDM1_AssertRd+0xcc>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8010cd2:	79fa      	ldrb	r2, [r7, #7]
 8010cd4:	491b      	ldr	r1, [pc, #108]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010cd6:	4613      	mov	r3, r2
 8010cd8:	011b      	lsls	r3, r3, #4
 8010cda:	1a9b      	subs	r3, r3, r2
 8010cdc:	009b      	lsls	r3, r3, #2
 8010cde:	440b      	add	r3, r1
 8010ce0:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8010ce2:	79fa      	ldrb	r2, [r7, #7]
 8010ce4:	4917      	ldr	r1, [pc, #92]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010ce6:	4613      	mov	r3, r2
 8010ce8:	011b      	lsls	r3, r3, #4
 8010cea:	1a9b      	subs	r3, r3, r2
 8010cec:	009b      	lsls	r3, r3, #2
 8010cee:	440b      	add	r3, r1
 8010cf0:	3334      	adds	r3, #52	@ 0x34
 8010cf2:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d102      	bne.n	8010cfe <USBPDM1_AssertRd+0xc2>
 8010cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cfc:	e001      	b.n	8010d02 <USBPDM1_AssertRd+0xc6>
 8010cfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010d02:	4619      	mov	r1, r3
 8010d04:	f7ff fc30 	bl	8010568 <LL_UCPD_SetccEnable>
  }

  HAL_Delay(1);
 8010d08:	2001      	movs	r0, #1
 8010d0a:	f7f5 fc77 	bl	80065fc <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8010d0e:	79fa      	ldrb	r2, [r7, #7]
 8010d10:	490c      	ldr	r1, [pc, #48]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010d12:	4613      	mov	r3, r2
 8010d14:	011b      	lsls	r3, r3, #4
 8010d16:	1a9b      	subs	r3, r3, r2
 8010d18:	009b      	lsls	r3, r3, #2
 8010d1a:	440b      	add	r3, r1
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	4618      	mov	r0, r3
 8010d20:	f7ff fbc2 	bl	80104a8 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8010d24:	79fa      	ldrb	r2, [r7, #7]
 8010d26:	4907      	ldr	r1, [pc, #28]	@ (8010d44 <USBPDM1_AssertRd+0x108>)
 8010d28:	4613      	mov	r3, r2
 8010d2a:	011b      	lsls	r3, r3, #4
 8010d2c:	1a9b      	subs	r3, r3, r2
 8010d2e:	009b      	lsls	r3, r3, #2
 8010d30:	440b      	add	r3, r1
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	4618      	mov	r0, r3
 8010d36:	f7ff fbd7 	bl	80104e8 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8010d3a:	bf00      	nop
 8010d3c:	3708      	adds	r7, #8
 8010d3e:	46bd      	mov	sp, r7
 8010d40:	bd80      	pop	{r7, pc}
 8010d42:	bf00      	nop
 8010d44:	200009fc 	.word	0x200009fc

08010d48 <USBPDM1_DeAssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval none
  */
void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8010d48:	b480      	push	{r7}
 8010d4a:	b083      	sub	sp, #12
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	4603      	mov	r3, r0
 8010d50:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8010d52:	bf00      	nop
 8010d54:	370c      	adds	r7, #12
 8010d56:	46bd      	mov	sp, r7
 8010d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5c:	4770      	bx	lr
	...

08010d60 <USBPDM1_EnterErrorRecovery>:
  * @brief  Enter error recovery
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b082      	sub	sp, #8
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	4603      	mov	r3, r0
 8010d68:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8010d6a:	79fa      	ldrb	r2, [r7, #7]
 8010d6c:	491f      	ldr	r1, [pc, #124]	@ (8010dec <USBPDM1_EnterErrorRecovery+0x8c>)
 8010d6e:	4613      	mov	r3, r2
 8010d70:	011b      	lsls	r3, r3, #4
 8010d72:	1a9b      	subs	r3, r3, r2
 8010d74:	009b      	lsls	r3, r3, #2
 8010d76:	440b      	add	r3, r1
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f7ff fc17 	bl	80105ae <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8010d80:	79fa      	ldrb	r2, [r7, #7]
 8010d82:	491a      	ldr	r1, [pc, #104]	@ (8010dec <USBPDM1_EnterErrorRecovery+0x8c>)
 8010d84:	4613      	mov	r3, r2
 8010d86:	011b      	lsls	r3, r3, #4
 8010d88:	1a9b      	subs	r3, r3, r2
 8010d8a:	009b      	lsls	r3, r3, #2
 8010d8c:	440b      	add	r3, r1
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	2100      	movs	r1, #0
 8010d92:	4618      	mov	r0, r3
 8010d94:	f7ff fc1b 	bl	80105ce <LL_UCPD_SetRpResistor>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010d98:	79fa      	ldrb	r2, [r7, #7]
 8010d9a:	4914      	ldr	r1, [pc, #80]	@ (8010dec <USBPDM1_EnterErrorRecovery+0x8c>)
 8010d9c:	4613      	mov	r3, r2
 8010d9e:	011b      	lsls	r3, r3, #4
 8010da0:	1a9b      	subs	r3, r3, r2
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	440b      	add	r3, r1
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	4618      	mov	r0, r3
 8010daa:	f7ff fc46 	bl	801063a <LL_UCPD_RxDisable>

#if !defined(USBPDCORE_LIB_NO_PD)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8010dae:	79fa      	ldrb	r2, [r7, #7]
 8010db0:	490e      	ldr	r1, [pc, #56]	@ (8010dec <USBPDM1_EnterErrorRecovery+0x8c>)
 8010db2:	4613      	mov	r3, r2
 8010db4:	011b      	lsls	r3, r3, #4
 8010db6:	1a9b      	subs	r3, r3, r2
 8010db8:	009b      	lsls	r3, r3, #2
 8010dba:	440b      	add	r3, r1
 8010dbc:	330c      	adds	r3, #12
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	7a1b      	ldrb	r3, [r3, #8]
 8010dc2:	f003 0302 	and.w	r3, r3, #2
 8010dc6:	b2db      	uxtb	r3, r3
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d00a      	beq.n	8010de2 <USBPDM1_EnterErrorRecovery+0x82>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8010dcc:	79fa      	ldrb	r2, [r7, #7]
 8010dce:	4907      	ldr	r1, [pc, #28]	@ (8010dec <USBPDM1_EnterErrorRecovery+0x8c>)
 8010dd0:	4613      	mov	r3, r2
 8010dd2:	011b      	lsls	r3, r3, #4
 8010dd4:	1a9b      	subs	r3, r3, r2
 8010dd6:	009b      	lsls	r3, r3, #2
 8010dd8:	440b      	add	r3, r1
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	4618      	mov	r0, r3
 8010dde:	f7ff fbb3 	bl	8010548 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPDCORE_LIB_NO_PD */
}
 8010de2:	bf00      	nop
 8010de4:	3708      	adds	r7, #8
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bd80      	pop	{r7, pc}
 8010dea:	bf00      	nop
 8010dec:	200009fc 	.word	0x200009fc

08010df0 <USBPD_HW_IF_EnableRX>:
  * @brief  Enable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b082      	sub	sp, #8
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	4603      	mov	r3, r0
 8010df8:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8010dfa:	79fa      	ldrb	r2, [r7, #7]
 8010dfc:	4906      	ldr	r1, [pc, #24]	@ (8010e18 <USBPD_HW_IF_EnableRX+0x28>)
 8010dfe:	4613      	mov	r3, r2
 8010e00:	011b      	lsls	r3, r3, #4
 8010e02:	1a9b      	subs	r3, r3, r2
 8010e04:	009b      	lsls	r3, r3, #2
 8010e06:	440b      	add	r3, r1
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	f7ff fc05 	bl	801061a <LL_UCPD_RxEnable>
}
 8010e10:	bf00      	nop
 8010e12:	3708      	adds	r7, #8
 8010e14:	46bd      	mov	sp, r7
 8010e16:	bd80      	pop	{r7, pc}
 8010e18:	200009fc 	.word	0x200009fc

08010e1c <USBPD_HW_IF_DisableRX>:
  * @brief  Disable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b082      	sub	sp, #8
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	4603      	mov	r3, r0
 8010e24:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010e26:	79fa      	ldrb	r2, [r7, #7]
 8010e28:	4906      	ldr	r1, [pc, #24]	@ (8010e44 <USBPD_HW_IF_DisableRX+0x28>)
 8010e2a:	4613      	mov	r3, r2
 8010e2c:	011b      	lsls	r3, r3, #4
 8010e2e:	1a9b      	subs	r3, r3, r2
 8010e30:	009b      	lsls	r3, r3, #2
 8010e32:	440b      	add	r3, r1
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	4618      	mov	r0, r3
 8010e38:	f7ff fbff 	bl	801063a <LL_UCPD_RxDisable>
}
 8010e3c:	bf00      	nop
 8010e3e:	3708      	adds	r7, #8
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}
 8010e44:	200009fc 	.word	0x200009fc

08010e48 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8010e48:	b590      	push	{r4, r7, lr}
 8010e4a:	b085      	sub	sp, #20
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	4603      	mov	r3, r0
 8010e50:	6039      	str	r1, [r7, #0]
 8010e52:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8010e54:	f000 fbf8 	bl	8011648 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8010e58:	79fc      	ldrb	r4, [r7, #7]
 8010e5a:	79fb      	ldrb	r3, [r7, #7]
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	f7fe fe53 	bl	800fb08 <USBPD_HW_Init_DMATxInstance>
 8010e62:	4602      	mov	r2, r0
 8010e64:	499d      	ldr	r1, [pc, #628]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010e66:	4623      	mov	r3, r4
 8010e68:	011b      	lsls	r3, r3, #4
 8010e6a:	1b1b      	subs	r3, r3, r4
 8010e6c:	009b      	lsls	r3, r3, #2
 8010e6e:	440b      	add	r3, r1
 8010e70:	3304      	adds	r3, #4
 8010e72:	601a      	str	r2, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8010e74:	79fc      	ldrb	r4, [r7, #7]
 8010e76:	79fb      	ldrb	r3, [r7, #7]
 8010e78:	4618      	mov	r0, r3
 8010e7a:	f7fe fe05 	bl	800fa88 <USBPD_HW_Init_DMARxInstance>
 8010e7e:	4602      	mov	r2, r0
 8010e80:	4996      	ldr	r1, [pc, #600]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010e82:	4623      	mov	r3, r4
 8010e84:	011b      	lsls	r3, r3, #4
 8010e86:	1b1b      	subs	r3, r3, r4
 8010e88:	009b      	lsls	r3, r3, #2
 8010e8a:	440b      	add	r3, r1
 8010e8c:	3308      	adds	r3, #8
 8010e8e:	601a      	str	r2, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8010e90:	79fa      	ldrb	r2, [r7, #7]
 8010e92:	4992      	ldr	r1, [pc, #584]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010e94:	4613      	mov	r3, r2
 8010e96:	011b      	lsls	r3, r3, #4
 8010e98:	1a9b      	subs	r3, r3, r2
 8010e9a:	009b      	lsls	r3, r3, #2
 8010e9c:	440b      	add	r3, r1
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	3330      	adds	r3, #48	@ 0x30
 8010ea2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8010ea4:	79fa      	ldrb	r2, [r7, #7]
 8010ea6:	498d      	ldr	r1, [pc, #564]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010ea8:	4613      	mov	r3, r2
 8010eaa:	011b      	lsls	r3, r3, #4
 8010eac:	1a9b      	subs	r3, r3, r2
 8010eae:	009b      	lsls	r3, r3, #2
 8010eb0:	440b      	add	r3, r1
 8010eb2:	3308      	adds	r3, #8
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	68fa      	ldr	r2, [r7, #12]
 8010eb8:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8010eba:	79fa      	ldrb	r2, [r7, #7]
 8010ebc:	4987      	ldr	r1, [pc, #540]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010ebe:	4613      	mov	r3, r2
 8010ec0:	011b      	lsls	r3, r3, #4
 8010ec2:	1a9b      	subs	r3, r3, r2
 8010ec4:	009b      	lsls	r3, r3, #2
 8010ec6:	440b      	add	r3, r1
 8010ec8:	3330      	adds	r3, #48	@ 0x30
 8010eca:	6818      	ldr	r0, [r3, #0]
 8010ecc:	79fa      	ldrb	r2, [r7, #7]
 8010ece:	4983      	ldr	r1, [pc, #524]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010ed0:	4613      	mov	r3, r2
 8010ed2:	011b      	lsls	r3, r3, #4
 8010ed4:	1a9b      	subs	r3, r3, r2
 8010ed6:	009b      	lsls	r3, r3, #2
 8010ed8:	440b      	add	r3, r1
 8010eda:	3308      	adds	r3, #8
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	4602      	mov	r2, r0
 8010ee0:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8010ee2:	79fa      	ldrb	r2, [r7, #7]
 8010ee4:	497d      	ldr	r1, [pc, #500]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010ee6:	4613      	mov	r3, r2
 8010ee8:	011b      	lsls	r3, r3, #4
 8010eea:	1a9b      	subs	r3, r3, r2
 8010eec:	009b      	lsls	r3, r3, #2
 8010eee:	440b      	add	r3, r1
 8010ef0:	3308      	adds	r3, #8
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8010ef8:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8010efa:	79fa      	ldrb	r2, [r7, #7]
 8010efc:	4977      	ldr	r1, [pc, #476]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010efe:	4613      	mov	r3, r2
 8010f00:	011b      	lsls	r3, r3, #4
 8010f02:	1a9b      	subs	r3, r3, r2
 8010f04:	009b      	lsls	r3, r3, #2
 8010f06:	440b      	add	r3, r1
 8010f08:	3308      	adds	r3, #8
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	6819      	ldr	r1, [r3, #0]
 8010f0e:	79fa      	ldrb	r2, [r7, #7]
 8010f10:	4872      	ldr	r0, [pc, #456]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f12:	4613      	mov	r3, r2
 8010f14:	011b      	lsls	r3, r3, #4
 8010f16:	1a9b      	subs	r3, r3, r2
 8010f18:	009b      	lsls	r3, r3, #2
 8010f1a:	4403      	add	r3, r0
 8010f1c:	3308      	adds	r3, #8
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	f041 0201 	orr.w	r2, r1, #1
 8010f24:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8010f26:	79fa      	ldrb	r2, [r7, #7]
 8010f28:	496c      	ldr	r1, [pc, #432]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f2a:	4613      	mov	r3, r2
 8010f2c:	011b      	lsls	r3, r3, #4
 8010f2e:	1a9b      	subs	r3, r3, r2
 8010f30:	009b      	lsls	r3, r3, #2
 8010f32:	440b      	add	r3, r1
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	3324      	adds	r3, #36	@ 0x24
 8010f38:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8010f3a:	79fa      	ldrb	r2, [r7, #7]
 8010f3c:	4967      	ldr	r1, [pc, #412]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f3e:	4613      	mov	r3, r2
 8010f40:	011b      	lsls	r3, r3, #4
 8010f42:	1a9b      	subs	r3, r3, r2
 8010f44:	009b      	lsls	r3, r3, #2
 8010f46:	440b      	add	r3, r1
 8010f48:	3304      	adds	r3, #4
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	68fa      	ldr	r2, [r7, #12]
 8010f4e:	609a      	str	r2, [r3, #8]
  /* Disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8010f50:	79fa      	ldrb	r2, [r7, #7]
 8010f52:	4962      	ldr	r1, [pc, #392]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f54:	4613      	mov	r3, r2
 8010f56:	011b      	lsls	r3, r3, #4
 8010f58:	1a9b      	subs	r3, r3, r2
 8010f5a:	009b      	lsls	r3, r3, #2
 8010f5c:	440b      	add	r3, r1
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	6919      	ldr	r1, [r3, #16]
 8010f62:	79fa      	ldrb	r2, [r7, #7]
 8010f64:	485d      	ldr	r0, [pc, #372]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f66:	4613      	mov	r3, r2
 8010f68:	011b      	lsls	r3, r3, #4
 8010f6a:	1a9b      	subs	r3, r3, r2
 8010f6c:	009b      	lsls	r3, r3, #2
 8010f6e:	4403      	add	r3, r0
 8010f70:	681a      	ldr	r2, [r3, #0]
 8010f72:	f441 53f3 	orr.w	r3, r1, #7776	@ 0x1e60
 8010f76:	f043 031e 	orr.w	r3, r3, #30
 8010f7a:	6113      	str	r3, [r2, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8010f7c:	79fa      	ldrb	r2, [r7, #7]
 8010f7e:	4957      	ldr	r1, [pc, #348]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f80:	4613      	mov	r3, r2
 8010f82:	011b      	lsls	r3, r3, #4
 8010f84:	1a9b      	subs	r3, r3, r2
 8010f86:	009b      	lsls	r3, r3, #2
 8010f88:	440b      	add	r3, r1
 8010f8a:	3334      	adds	r3, #52	@ 0x34
 8010f8c:	683a      	ldr	r2, [r7, #0]
 8010f8e:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8010f90:	79fa      	ldrb	r2, [r7, #7]
 8010f92:	4952      	ldr	r1, [pc, #328]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010f94:	4613      	mov	r3, r2
 8010f96:	011b      	lsls	r3, r3, #4
 8010f98:	1a9b      	subs	r3, r3, r2
 8010f9a:	009b      	lsls	r3, r3, #2
 8010f9c:	440b      	add	r3, r1
 8010f9e:	6818      	ldr	r0, [r3, #0]
 8010fa0:	79fa      	ldrb	r2, [r7, #7]
 8010fa2:	494e      	ldr	r1, [pc, #312]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010fa4:	4613      	mov	r3, r2
 8010fa6:	011b      	lsls	r3, r3, #4
 8010fa8:	1a9b      	subs	r3, r3, r2
 8010faa:	009b      	lsls	r3, r3, #2
 8010fac:	440b      	add	r3, r1
 8010fae:	3334      	adds	r3, #52	@ 0x34
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	2b01      	cmp	r3, #1
 8010fb4:	d101      	bne.n	8010fba <HW_SignalAttachement+0x172>
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	e000      	b.n	8010fbc <HW_SignalAttachement+0x174>
 8010fba:	2340      	movs	r3, #64	@ 0x40
 8010fbc:	4619      	mov	r1, r3
 8010fbe:	f7ff fb19 	bl	80105f4 <LL_UCPD_SetCCPin>
#if defined(_VCONN_SUPPORT)
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8010fc2:	79fa      	ldrb	r2, [r7, #7]
 8010fc4:	4945      	ldr	r1, [pc, #276]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010fc6:	4613      	mov	r3, r2
 8010fc8:	011b      	lsls	r3, r3, #4
 8010fca:	1a9b      	subs	r3, r3, r2
 8010fcc:	009b      	lsls	r3, r3, #2
 8010fce:	440b      	add	r3, r1
 8010fd0:	330c      	adds	r3, #12
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	7a1b      	ldrb	r3, [r3, #8]
 8010fd6:	f003 0302 	and.w	r3, r3, #2
 8010fda:	b2db      	uxtb	r3, r3
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d031      	beq.n	8011044 <HW_SignalAttachement+0x1fc>
  {
    /* Set GPIO to allow the FRS TX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 8010fe0:	79fa      	ldrb	r2, [r7, #7]
 8010fe2:	493e      	ldr	r1, [pc, #248]	@ (80110dc <HW_SignalAttachement+0x294>)
 8010fe4:	4613      	mov	r3, r2
 8010fe6:	011b      	lsls	r3, r3, #4
 8010fe8:	1a9b      	subs	r3, r3, r2
 8010fea:	009b      	lsls	r3, r3, #2
 8010fec:	440b      	add	r3, r1
 8010fee:	3334      	adds	r3, #52	@ 0x34
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	2b01      	cmp	r3, #1
 8010ff4:	d101      	bne.n	8010ffa <HW_SignalAttachement+0x1b2>
 8010ff6:	2201      	movs	r2, #1
 8010ff8:	e000      	b.n	8010ffc <HW_SignalAttachement+0x1b4>
 8010ffa:	2202      	movs	r2, #2
 8010ffc:	79fb      	ldrb	r3, [r7, #7]
 8010ffe:	4611      	mov	r1, r2
 8011000:	4618      	mov	r0, r3
 8011002:	f7fe fdc0 	bl	800fb86 <USBPD_HW_SetFRSSignalling>
    /* Enable FRS RX */
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8011006:	79fa      	ldrb	r2, [r7, #7]
 8011008:	4934      	ldr	r1, [pc, #208]	@ (80110dc <HW_SignalAttachement+0x294>)
 801100a:	4613      	mov	r3, r2
 801100c:	011b      	lsls	r3, r3, #4
 801100e:	1a9b      	subs	r3, r3, r2
 8011010:	009b      	lsls	r3, r3, #2
 8011012:	440b      	add	r3, r1
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	4618      	mov	r0, r3
 8011018:	f7ff fa86 	bl	8010528 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 801101c:	79fa      	ldrb	r2, [r7, #7]
 801101e:	492f      	ldr	r1, [pc, #188]	@ (80110dc <HW_SignalAttachement+0x294>)
 8011020:	4613      	mov	r3, r2
 8011022:	011b      	lsls	r3, r3, #4
 8011024:	1a9b      	subs	r3, r3, r2
 8011026:	009b      	lsls	r3, r3, #2
 8011028:	440b      	add	r3, r1
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	6919      	ldr	r1, [r3, #16]
 801102e:	79fa      	ldrb	r2, [r7, #7]
 8011030:	482a      	ldr	r0, [pc, #168]	@ (80110dc <HW_SignalAttachement+0x294>)
 8011032:	4613      	mov	r3, r2
 8011034:	011b      	lsls	r3, r3, #4
 8011036:	1a9b      	subs	r3, r3, r2
 8011038:	009b      	lsls	r3, r3, #2
 801103a:	4403      	add	r3, r0
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	f441 1280 	orr.w	r2, r1, #1048576	@ 0x100000
 8011042:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8011044:	79fa      	ldrb	r2, [r7, #7]
 8011046:	4925      	ldr	r1, [pc, #148]	@ (80110dc <HW_SignalAttachement+0x294>)
 8011048:	4613      	mov	r3, r2
 801104a:	011b      	lsls	r3, r3, #4
 801104c:	1a9b      	subs	r3, r3, r2
 801104e:	009b      	lsls	r3, r3, #2
 8011050:	440b      	add	r3, r1
 8011052:	3334      	adds	r3, #52	@ 0x34
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b01      	cmp	r3, #1
 8011058:	d10d      	bne.n	8011076 <HW_SignalAttachement+0x22e>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 801105a:	79fa      	ldrb	r2, [r7, #7]
 801105c:	491f      	ldr	r1, [pc, #124]	@ (80110dc <HW_SignalAttachement+0x294>)
 801105e:	4613      	mov	r3, r2
 8011060:	011b      	lsls	r3, r3, #4
 8011062:	1a9b      	subs	r3, r3, r2
 8011064:	009b      	lsls	r3, r3, #2
 8011066:	440b      	add	r3, r1
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801106e:	4618      	mov	r0, r3
 8011070:	f7ff fa7a 	bl	8010568 <LL_UCPD_SetccEnable>
 8011074:	e00c      	b.n	8011090 <HW_SignalAttachement+0x248>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 8011076:	79fa      	ldrb	r2, [r7, #7]
 8011078:	4918      	ldr	r1, [pc, #96]	@ (80110dc <HW_SignalAttachement+0x294>)
 801107a:	4613      	mov	r3, r2
 801107c:	011b      	lsls	r3, r3, #4
 801107e:	1a9b      	subs	r3, r3, r2
 8011080:	009b      	lsls	r3, r3, #2
 8011082:	440b      	add	r3, r1
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801108a:	4618      	mov	r0, r3
 801108c:	f7ff fa6c 	bl	8010568 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 8011090:	79fa      	ldrb	r2, [r7, #7]
 8011092:	4912      	ldr	r1, [pc, #72]	@ (80110dc <HW_SignalAttachement+0x294>)
 8011094:	4613      	mov	r3, r2
 8011096:	011b      	lsls	r3, r3, #4
 8011098:	1a9b      	subs	r3, r3, r2
 801109a:	009b      	lsls	r3, r3, #2
 801109c:	440b      	add	r3, r1
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	2100      	movs	r1, #0
 80110a2:	4618      	mov	r0, r3
 80110a4:	f7ff fad9 	bl	801065a <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 80110a8:	79fa      	ldrb	r2, [r7, #7]
 80110aa:	490c      	ldr	r1, [pc, #48]	@ (80110dc <HW_SignalAttachement+0x294>)
 80110ac:	4613      	mov	r3, r2
 80110ae:	011b      	lsls	r3, r3, #4
 80110b0:	1a9b      	subs	r3, r3, r2
 80110b2:	009b      	lsls	r3, r3, #2
 80110b4:	440b      	add	r3, r1
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	4618      	mov	r0, r3
 80110ba:	f7ff fb14 	bl	80106e6 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 80110be:	79fa      	ldrb	r2, [r7, #7]
 80110c0:	4906      	ldr	r1, [pc, #24]	@ (80110dc <HW_SignalAttachement+0x294>)
 80110c2:	4613      	mov	r3, r2
 80110c4:	011b      	lsls	r3, r3, #4
 80110c6:	1a9b      	subs	r3, r3, r2
 80110c8:	009b      	lsls	r3, r3, #2
 80110ca:	440b      	add	r3, r1
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	4618      	mov	r0, r3
 80110d0:	f7ff fb29 	bl	8010726 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80110d4:	bf00      	nop
 80110d6:	3714      	adds	r7, #20
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd90      	pop	{r4, r7, pc}
 80110dc:	200009fc 	.word	0x200009fc

080110e0 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b082      	sub	sp, #8
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	4603      	mov	r3, r0
 80110e8:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* Stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80110ea:	79fa      	ldrb	r2, [r7, #7]
 80110ec:	493e      	ldr	r1, [pc, #248]	@ (80111e8 <HW_SignalDetachment+0x108>)
 80110ee:	4613      	mov	r3, r2
 80110f0:	011b      	lsls	r3, r3, #4
 80110f2:	1a9b      	subs	r3, r3, r2
 80110f4:	009b      	lsls	r3, r3, #2
 80110f6:	440b      	add	r3, r1
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7ff fb03 	bl	8010706 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 8011100:	79fa      	ldrb	r2, [r7, #7]
 8011102:	4939      	ldr	r1, [pc, #228]	@ (80111e8 <HW_SignalDetachment+0x108>)
 8011104:	4613      	mov	r3, r2
 8011106:	011b      	lsls	r3, r3, #4
 8011108:	1a9b      	subs	r3, r3, r2
 801110a:	009b      	lsls	r3, r3, #2
 801110c:	440b      	add	r3, r1
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	4618      	mov	r0, r3
 8011112:	f7ff fb18 	bl	8010746 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8011116:	79fa      	ldrb	r2, [r7, #7]
 8011118:	4933      	ldr	r1, [pc, #204]	@ (80111e8 <HW_SignalDetachment+0x108>)
 801111a:	4613      	mov	r3, r2
 801111c:	011b      	lsls	r3, r3, #4
 801111e:	1a9b      	subs	r3, r3, r2
 8011120:	009b      	lsls	r3, r3, #2
 8011122:	440b      	add	r3, r1
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	4618      	mov	r0, r3
 8011128:	f7ff fa87 	bl	801063a <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 801112c:	79fa      	ldrb	r2, [r7, #7]
 801112e:	492e      	ldr	r1, [pc, #184]	@ (80111e8 <HW_SignalDetachment+0x108>)
 8011130:	4613      	mov	r3, r2
 8011132:	011b      	lsls	r3, r3, #4
 8011134:	1a9b      	subs	r3, r3, r2
 8011136:	009b      	lsls	r3, r3, #2
 8011138:	440b      	add	r3, r1
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8011140:	611a      	str	r2, [r3, #16]
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_DRP */
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8011142:	79fb      	ldrb	r3, [r7, #7]
 8011144:	4618      	mov	r0, r3
 8011146:	f7fe fd13 	bl	800fb70 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 801114a:	79fb      	ldrb	r3, [r7, #7]
 801114c:	4618      	mov	r0, r3
 801114e:	f7fe fccf 	bl	800faf0 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8011152:	79fa      	ldrb	r2, [r7, #7]
 8011154:	4924      	ldr	r1, [pc, #144]	@ (80111e8 <HW_SignalDetachment+0x108>)
 8011156:	4613      	mov	r3, r2
 8011158:	011b      	lsls	r3, r3, #4
 801115a:	1a9b      	subs	r3, r3, r2
 801115c:	009b      	lsls	r3, r3, #2
 801115e:	440b      	add	r3, r1
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8011166:	4618      	mov	r0, r3
 8011168:	f7ff f9fe 	bl	8010568 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 801116c:	79fa      	ldrb	r2, [r7, #7]
 801116e:	491e      	ldr	r1, [pc, #120]	@ (80111e8 <HW_SignalDetachment+0x108>)
 8011170:	4613      	mov	r3, r2
 8011172:	011b      	lsls	r3, r3, #4
 8011174:	1a9b      	subs	r3, r3, r2
 8011176:	009b      	lsls	r3, r3, #2
 8011178:	440b      	add	r3, r1
 801117a:	3310      	adds	r3, #16
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	781b      	ldrb	r3, [r3, #0]
 8011180:	f003 0304 	and.w	r3, r3, #4
 8011184:	b2db      	uxtb	r3, r3
 8011186:	2b00      	cmp	r3, #0
 8011188:	d103      	bne.n	8011192 <HW_SignalDetachment+0xb2>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 801118a:	79fb      	ldrb	r3, [r7, #7]
 801118c:	4618      	mov	r0, r3
 801118e:	f003 fc77 	bl	8014a80 <BSP_USBPD_PWR_VBUSDeInit>
  }

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8011192:	79fa      	ldrb	r2, [r7, #7]
 8011194:	4914      	ldr	r1, [pc, #80]	@ (80111e8 <HW_SignalDetachment+0x108>)
 8011196:	4613      	mov	r3, r2
 8011198:	011b      	lsls	r3, r3, #4
 801119a:	1a9b      	subs	r3, r3, r2
 801119c:	009b      	lsls	r3, r3, #2
 801119e:	440b      	add	r3, r1
 80111a0:	330c      	adds	r3, #12
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	7a1b      	ldrb	r3, [r3, #8]
 80111a6:	f003 0302 	and.w	r3, r3, #2
 80111aa:	b2db      	uxtb	r3, r3
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d00a      	beq.n	80111c6 <HW_SignalDetachment+0xe6>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 80111b0:	79fa      	ldrb	r2, [r7, #7]
 80111b2:	490d      	ldr	r1, [pc, #52]	@ (80111e8 <HW_SignalDetachment+0x108>)
 80111b4:	4613      	mov	r3, r2
 80111b6:	011b      	lsls	r3, r3, #4
 80111b8:	1a9b      	subs	r3, r3, r2
 80111ba:	009b      	lsls	r3, r3, #2
 80111bc:	440b      	add	r3, r1
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	4618      	mov	r0, r3
 80111c2:	f7ff f9c1 	bl	8010548 <LL_UCPD_FRSDetectionDisable>
  }

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80111c6:	79fa      	ldrb	r2, [r7, #7]
 80111c8:	4907      	ldr	r1, [pc, #28]	@ (80111e8 <HW_SignalDetachment+0x108>)
 80111ca:	4613      	mov	r3, r2
 80111cc:	011b      	lsls	r3, r3, #4
 80111ce:	1a9b      	subs	r3, r3, r2
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	440b      	add	r3, r1
 80111d4:	3334      	adds	r3, #52	@ 0x34
 80111d6:	2200      	movs	r2, #0
 80111d8:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 80111da:	f000 fabd 	bl	8011758 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80111de:	bf00      	nop
 80111e0:	3708      	adds	r7, #8
 80111e2:	46bd      	mov	sp, r7
 80111e4:	bd80      	pop	{r7, pc}
 80111e6:	bf00      	nop
 80111e8:	200009fc 	.word	0x200009fc

080111ec <USBPD_HW_IF_SetResistor_SinkTxNG>:
  * @brief  Set resistors to SinkTxNG
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b082      	sub	sp, #8
 80111f0:	af00      	add	r7, sp, #0
 80111f2:	4603      	mov	r3, r0
 80111f4:	71fb      	strb	r3, [r7, #7]
  /* Set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80111f6:	79fa      	ldrb	r2, [r7, #7]
 80111f8:	4907      	ldr	r1, [pc, #28]	@ (8011218 <USBPD_HW_IF_SetResistor_SinkTxNG+0x2c>)
 80111fa:	4613      	mov	r3, r2
 80111fc:	011b      	lsls	r3, r3, #4
 80111fe:	1a9b      	subs	r3, r3, r2
 8011200:	009b      	lsls	r3, r3, #2
 8011202:	440b      	add	r3, r1
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801120a:	4618      	mov	r0, r3
 801120c:	f7ff f9df 	bl	80105ce <LL_UCPD_SetRpResistor>
}
 8011210:	bf00      	nop
 8011212:	3708      	adds	r7, #8
 8011214:	46bd      	mov	sp, r7
 8011216:	bd80      	pop	{r7, pc}
 8011218:	200009fc 	.word	0x200009fc

0801121c <USBPD_HW_IF_SetResistor_SinkTxOK>:
  * @brief  Set resistors to SinkTxOk
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b082      	sub	sp, #8
 8011220:	af00      	add	r7, sp, #0
 8011222:	4603      	mov	r3, r0
 8011224:	71fb      	strb	r3, [r7, #7]
  /* Set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8011226:	79fa      	ldrb	r2, [r7, #7]
 8011228:	4907      	ldr	r1, [pc, #28]	@ (8011248 <USBPD_HW_IF_SetResistor_SinkTxOK+0x2c>)
 801122a:	4613      	mov	r3, r2
 801122c:	011b      	lsls	r3, r3, #4
 801122e:	1a9b      	subs	r3, r3, r2
 8011230:	009b      	lsls	r3, r3, #2
 8011232:	440b      	add	r3, r1
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801123a:	4618      	mov	r0, r3
 801123c:	f7ff f9c7 	bl	80105ce <LL_UCPD_SetRpResistor>
}
 8011240:	bf00      	nop
 8011242:	3708      	adds	r7, #8
 8011244:	46bd      	mov	sp, r7
 8011246:	bd80      	pop	{r7, pc}
 8011248:	200009fc 	.word	0x200009fc

0801124c <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b084      	sub	sp, #16
 8011250:	af00      	add	r7, sp, #0
 8011252:	4603      	mov	r3, r0
 8011254:	71fb      	strb	r3, [r7, #7]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8011256:	79fb      	ldrb	r3, [r7, #7]
 8011258:	f107 020c 	add.w	r2, r7, #12
 801125c:	4611      	mov	r1, r2
 801125e:	4618      	mov	r0, r3
 8011260:	f003 fc22 	bl	8014aa8 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	b29b      	uxth	r3, r3
}
 8011268:	4618      	mov	r0, r3
 801126a:	3710      	adds	r7, #16
 801126c:	46bd      	mov	sp, r7
 801126e:	bd80      	pop	{r7, pc}

08011270 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8011270:	b480      	push	{r7}
 8011272:	b085      	sub	sp, #20
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8011278:	4b08      	ldr	r3, [pc, #32]	@ (801129c <LL_APB2_GRP1_EnableClock+0x2c>)
 801127a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801127c:	4907      	ldr	r1, [pc, #28]	@ (801129c <LL_APB2_GRP1_EnableClock+0x2c>)
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	4313      	orrs	r3, r2
 8011282:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8011284:	4b05      	ldr	r3, [pc, #20]	@ (801129c <LL_APB2_GRP1_EnableClock+0x2c>)
 8011286:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	4013      	ands	r3, r2
 801128c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801128e:	68fb      	ldr	r3, [r7, #12]
}
 8011290:	bf00      	nop
 8011292:	3714      	adds	r7, #20
 8011294:	46bd      	mov	sp, r7
 8011296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129a:	4770      	bx	lr
 801129c:	40021000 	.word	0x40021000

080112a0 <LL_APB2_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80112a0:	b480      	push	{r7}
 80112a2:	b083      	sub	sp, #12
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80112a8:	4b06      	ldr	r3, [pc, #24]	@ (80112c4 <LL_APB2_GRP1_DisableClock+0x24>)
 80112aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	43db      	mvns	r3, r3
 80112b0:	4904      	ldr	r1, [pc, #16]	@ (80112c4 <LL_APB2_GRP1_DisableClock+0x24>)
 80112b2:	4013      	ands	r3, r2
 80112b4:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80112b6:	bf00      	nop
 80112b8:	370c      	adds	r7, #12
 80112ba:	46bd      	mov	sp, r7
 80112bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c0:	4770      	bx	lr
 80112c2:	bf00      	nop
 80112c4:	40021000 	.word	0x40021000

080112c8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	f043 0201 	orr.w	r2, r3, #1
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	601a      	str	r2, [r3, #0]
}
 80112dc:	bf00      	nop
 80112de:	370c      	adds	r7, #12
 80112e0:	46bd      	mov	sp, r7
 80112e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e6:	4770      	bx	lr

080112e8 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 80112e8:	b480      	push	{r7}
 80112ea:	b083      	sub	sp, #12
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
 80112f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	431a      	orrs	r2, r3
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	601a      	str	r2, [r3, #0]
}
 8011302:	bf00      	nop
 8011304:	370c      	adds	r7, #12
 8011306:	46bd      	mov	sp, r7
 8011308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130c:	4770      	bx	lr

0801130e <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 801130e:	b480      	push	{r7}
 8011310:	b083      	sub	sp, #12
 8011312:	af00      	add	r7, sp, #0
 8011314:	6078      	str	r0, [r7, #4]
 8011316:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	683a      	ldr	r2, [r7, #0]
 801131c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801131e:	bf00      	nop
 8011320:	370c      	adds	r7, #12
 8011322:	46bd      	mov	sp, r7
 8011324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011328:	4770      	bx	lr

0801132a <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 801132a:	b480      	push	{r7}
 801132c:	b083      	sub	sp, #12
 801132e:	af00      	add	r7, sp, #0
 8011330:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8011336:	4618      	mov	r0, r3
 8011338:	370c      	adds	r7, #12
 801133a:	46bd      	mov	sp, r7
 801133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011340:	4770      	bx	lr

08011342 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8011342:	b480      	push	{r7}
 8011344:	b083      	sub	sp, #12
 8011346:	af00      	add	r7, sp, #0
 8011348:	6078      	str	r0, [r7, #4]
 801134a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	683a      	ldr	r2, [r7, #0]
 8011350:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8011352:	bf00      	nop
 8011354:	370c      	adds	r7, #12
 8011356:	46bd      	mov	sp, r7
 8011358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801135c:	4770      	bx	lr
	...

08011360 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
  *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8011360:	b480      	push	{r7}
 8011362:	b087      	sub	sp, #28
 8011364:	af00      	add	r7, sp, #0
 8011366:	60f8      	str	r0, [r7, #12]
 8011368:	60b9      	str	r1, [r7, #8]
 801136a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 801136c:	68bb      	ldr	r3, [r7, #8]
 801136e:	2b01      	cmp	r3, #1
 8011370:	d02e      	beq.n	80113d0 <LL_TIM_OC_SetMode+0x70>
 8011372:	68bb      	ldr	r3, [r7, #8]
 8011374:	2b04      	cmp	r3, #4
 8011376:	d029      	beq.n	80113cc <LL_TIM_OC_SetMode+0x6c>
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	2b10      	cmp	r3, #16
 801137c:	d024      	beq.n	80113c8 <LL_TIM_OC_SetMode+0x68>
 801137e:	68bb      	ldr	r3, [r7, #8]
 8011380:	2b40      	cmp	r3, #64	@ 0x40
 8011382:	d01f      	beq.n	80113c4 <LL_TIM_OC_SetMode+0x64>
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801138a:	d019      	beq.n	80113c0 <LL_TIM_OC_SetMode+0x60>
 801138c:	68bb      	ldr	r3, [r7, #8]
 801138e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011392:	d013      	beq.n	80113bc <LL_TIM_OC_SetMode+0x5c>
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801139a:	d00d      	beq.n	80113b8 <LL_TIM_OC_SetMode+0x58>
 801139c:	68bb      	ldr	r3, [r7, #8]
 801139e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80113a2:	d007      	beq.n	80113b4 <LL_TIM_OC_SetMode+0x54>
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80113aa:	d101      	bne.n	80113b0 <LL_TIM_OC_SetMode+0x50>
 80113ac:	2308      	movs	r3, #8
 80113ae:	e010      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113b0:	2309      	movs	r3, #9
 80113b2:	e00e      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113b4:	2307      	movs	r3, #7
 80113b6:	e00c      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113b8:	2306      	movs	r3, #6
 80113ba:	e00a      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113bc:	2305      	movs	r3, #5
 80113be:	e008      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113c0:	2304      	movs	r3, #4
 80113c2:	e006      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113c4:	2303      	movs	r3, #3
 80113c6:	e004      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113c8:	2302      	movs	r3, #2
 80113ca:	e002      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113cc:	2301      	movs	r3, #1
 80113ce:	e000      	b.n	80113d2 <LL_TIM_OC_SetMode+0x72>
 80113d0:	2300      	movs	r3, #0
 80113d2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	3318      	adds	r3, #24
 80113d8:	4619      	mov	r1, r3
 80113da:	7dfb      	ldrb	r3, [r7, #23]
 80113dc:	4a0e      	ldr	r2, [pc, #56]	@ (8011418 <LL_TIM_OC_SetMode+0xb8>)
 80113de:	5cd3      	ldrb	r3, [r2, r3]
 80113e0:	440b      	add	r3, r1
 80113e2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	681a      	ldr	r2, [r3, #0]
 80113e8:	7dfb      	ldrb	r3, [r7, #23]
 80113ea:	490c      	ldr	r1, [pc, #48]	@ (801141c <LL_TIM_OC_SetMode+0xbc>)
 80113ec:	5ccb      	ldrb	r3, [r1, r3]
 80113ee:	4619      	mov	r1, r3
 80113f0:	4b0b      	ldr	r3, [pc, #44]	@ (8011420 <LL_TIM_OC_SetMode+0xc0>)
 80113f2:	408b      	lsls	r3, r1
 80113f4:	43db      	mvns	r3, r3
 80113f6:	401a      	ands	r2, r3
 80113f8:	7dfb      	ldrb	r3, [r7, #23]
 80113fa:	4908      	ldr	r1, [pc, #32]	@ (801141c <LL_TIM_OC_SetMode+0xbc>)
 80113fc:	5ccb      	ldrb	r3, [r1, r3]
 80113fe:	4619      	mov	r1, r3
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	408b      	lsls	r3, r1
 8011404:	431a      	orrs	r2, r3
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	601a      	str	r2, [r3, #0]
}
 801140a:	bf00      	nop
 801140c:	371c      	adds	r7, #28
 801140e:	46bd      	mov	sp, r7
 8011410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011414:	4770      	bx	lr
 8011416:	bf00      	nop
 8011418:	080172e8 	.word	0x080172e8
 801141c:	080172f4 	.word	0x080172f4
 8011420:	00010073 	.word	0x00010073

08011424 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8011424:	b480      	push	{r7}
 8011426:	b087      	sub	sp, #28
 8011428:	af00      	add	r7, sp, #0
 801142a:	60f8      	str	r0, [r7, #12]
 801142c:	60b9      	str	r1, [r7, #8]
 801142e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8011430:	68bb      	ldr	r3, [r7, #8]
 8011432:	2b01      	cmp	r3, #1
 8011434:	d02e      	beq.n	8011494 <LL_TIM_OC_SetPolarity+0x70>
 8011436:	68bb      	ldr	r3, [r7, #8]
 8011438:	2b04      	cmp	r3, #4
 801143a:	d029      	beq.n	8011490 <LL_TIM_OC_SetPolarity+0x6c>
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	2b10      	cmp	r3, #16
 8011440:	d024      	beq.n	801148c <LL_TIM_OC_SetPolarity+0x68>
 8011442:	68bb      	ldr	r3, [r7, #8]
 8011444:	2b40      	cmp	r3, #64	@ 0x40
 8011446:	d01f      	beq.n	8011488 <LL_TIM_OC_SetPolarity+0x64>
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801144e:	d019      	beq.n	8011484 <LL_TIM_OC_SetPolarity+0x60>
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011456:	d013      	beq.n	8011480 <LL_TIM_OC_SetPolarity+0x5c>
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801145e:	d00d      	beq.n	801147c <LL_TIM_OC_SetPolarity+0x58>
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011466:	d007      	beq.n	8011478 <LL_TIM_OC_SetPolarity+0x54>
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801146e:	d101      	bne.n	8011474 <LL_TIM_OC_SetPolarity+0x50>
 8011470:	2308      	movs	r3, #8
 8011472:	e010      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011474:	2309      	movs	r3, #9
 8011476:	e00e      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011478:	2307      	movs	r3, #7
 801147a:	e00c      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 801147c:	2306      	movs	r3, #6
 801147e:	e00a      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011480:	2305      	movs	r3, #5
 8011482:	e008      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011484:	2304      	movs	r3, #4
 8011486:	e006      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011488:	2303      	movs	r3, #3
 801148a:	e004      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 801148c:	2302      	movs	r3, #2
 801148e:	e002      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011490:	2301      	movs	r3, #1
 8011492:	e000      	b.n	8011496 <LL_TIM_OC_SetPolarity+0x72>
 8011494:	2300      	movs	r3, #0
 8011496:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	6a1a      	ldr	r2, [r3, #32]
 801149c:	7dfb      	ldrb	r3, [r7, #23]
 801149e:	490b      	ldr	r1, [pc, #44]	@ (80114cc <LL_TIM_OC_SetPolarity+0xa8>)
 80114a0:	5ccb      	ldrb	r3, [r1, r3]
 80114a2:	4619      	mov	r1, r3
 80114a4:	2302      	movs	r3, #2
 80114a6:	408b      	lsls	r3, r1
 80114a8:	43db      	mvns	r3, r3
 80114aa:	401a      	ands	r2, r3
 80114ac:	7dfb      	ldrb	r3, [r7, #23]
 80114ae:	4907      	ldr	r1, [pc, #28]	@ (80114cc <LL_TIM_OC_SetPolarity+0xa8>)
 80114b0:	5ccb      	ldrb	r3, [r1, r3]
 80114b2:	4619      	mov	r1, r3
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	408b      	lsls	r3, r1
 80114b8:	431a      	orrs	r2, r3
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	621a      	str	r2, [r3, #32]
}
 80114be:	bf00      	nop
 80114c0:	371c      	adds	r7, #28
 80114c2:	46bd      	mov	sp, r7
 80114c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c8:	4770      	bx	lr
 80114ca:	bf00      	nop
 80114cc:	08017300 	.word	0x08017300

080114d0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80114d0:	b480      	push	{r7}
 80114d2:	b083      	sub	sp, #12
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
 80114d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	683a      	ldr	r2, [r7, #0]
 80114de:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80114e0:	bf00      	nop
 80114e2:	370c      	adds	r7, #12
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr

080114ec <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80114ec:	b480      	push	{r7}
 80114ee:	b083      	sub	sp, #12
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
 80114f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	683a      	ldr	r2, [r7, #0]
 80114fa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80114fc:	bf00      	nop
 80114fe:	370c      	adds	r7, #12
 8011500:	46bd      	mov	sp, r7
 8011502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011506:	4770      	bx	lr

08011508 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011508:	b480      	push	{r7}
 801150a:	b083      	sub	sp, #12
 801150c:	af00      	add	r7, sp, #0
 801150e:	6078      	str	r0, [r7, #4]
 8011510:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	683a      	ldr	r2, [r7, #0]
 8011516:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8011518:	bf00      	nop
 801151a:	370c      	adds	r7, #12
 801151c:	46bd      	mov	sp, r7
 801151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011522:	4770      	bx	lr

08011524 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011524:	b480      	push	{r7}
 8011526:	b083      	sub	sp, #12
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
 801152c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	683a      	ldr	r2, [r7, #0]
 8011532:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8011534:	bf00      	nop
 8011536:	370c      	adds	r7, #12
 8011538:	46bd      	mov	sp, r7
 801153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153e:	4770      	bx	lr

08011540 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8011540:	b480      	push	{r7}
 8011542:	b083      	sub	sp, #12
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	f06f 0202 	mvn.w	r2, #2
 801154e:	611a      	str	r2, [r3, #16]
}
 8011550:	bf00      	nop
 8011552:	370c      	adds	r7, #12
 8011554:	46bd      	mov	sp, r7
 8011556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801155a:	4770      	bx	lr

0801155c <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 801155c:	b480      	push	{r7}
 801155e:	b083      	sub	sp, #12
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	691b      	ldr	r3, [r3, #16]
 8011568:	f003 0302 	and.w	r3, r3, #2
 801156c:	2b02      	cmp	r3, #2
 801156e:	d101      	bne.n	8011574 <LL_TIM_IsActiveFlag_CC1+0x18>
 8011570:	2301      	movs	r3, #1
 8011572:	e000      	b.n	8011576 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8011574:	2300      	movs	r3, #0
}
 8011576:	4618      	mov	r0, r3
 8011578:	370c      	adds	r7, #12
 801157a:	46bd      	mov	sp, r7
 801157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011580:	4770      	bx	lr

08011582 <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8011582:	b480      	push	{r7}
 8011584:	b083      	sub	sp, #12
 8011586:	af00      	add	r7, sp, #0
 8011588:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	f06f 0204 	mvn.w	r2, #4
 8011590:	611a      	str	r2, [r3, #16]
}
 8011592:	bf00      	nop
 8011594:	370c      	adds	r7, #12
 8011596:	46bd      	mov	sp, r7
 8011598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801159c:	4770      	bx	lr

0801159e <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 801159e:	b480      	push	{r7}
 80115a0:	b083      	sub	sp, #12
 80115a2:	af00      	add	r7, sp, #0
 80115a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	691b      	ldr	r3, [r3, #16]
 80115aa:	f003 0304 	and.w	r3, r3, #4
 80115ae:	2b04      	cmp	r3, #4
 80115b0:	d101      	bne.n	80115b6 <LL_TIM_IsActiveFlag_CC2+0x18>
 80115b2:	2301      	movs	r3, #1
 80115b4:	e000      	b.n	80115b8 <LL_TIM_IsActiveFlag_CC2+0x1a>
 80115b6:	2300      	movs	r3, #0
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	370c      	adds	r7, #12
 80115bc:	46bd      	mov	sp, r7
 80115be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c2:	4770      	bx	lr

080115c4 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 80115c4:	b480      	push	{r7}
 80115c6:	b083      	sub	sp, #12
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	f06f 0208 	mvn.w	r2, #8
 80115d2:	611a      	str	r2, [r3, #16]
}
 80115d4:	bf00      	nop
 80115d6:	370c      	adds	r7, #12
 80115d8:	46bd      	mov	sp, r7
 80115da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115de:	4770      	bx	lr

080115e0 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 80115e0:	b480      	push	{r7}
 80115e2:	b083      	sub	sp, #12
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	691b      	ldr	r3, [r3, #16]
 80115ec:	f003 0308 	and.w	r3, r3, #8
 80115f0:	2b08      	cmp	r3, #8
 80115f2:	d101      	bne.n	80115f8 <LL_TIM_IsActiveFlag_CC3+0x18>
 80115f4:	2301      	movs	r3, #1
 80115f6:	e000      	b.n	80115fa <LL_TIM_IsActiveFlag_CC3+0x1a>
 80115f8:	2300      	movs	r3, #0
}
 80115fa:	4618      	mov	r0, r3
 80115fc:	370c      	adds	r7, #12
 80115fe:	46bd      	mov	sp, r7
 8011600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011604:	4770      	bx	lr

08011606 <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8011606:	b480      	push	{r7}
 8011608:	b083      	sub	sp, #12
 801160a:	af00      	add	r7, sp, #0
 801160c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	f06f 0210 	mvn.w	r2, #16
 8011614:	611a      	str	r2, [r3, #16]
}
 8011616:	bf00      	nop
 8011618:	370c      	adds	r7, #12
 801161a:	46bd      	mov	sp, r7
 801161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011620:	4770      	bx	lr

08011622 <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8011622:	b480      	push	{r7}
 8011624:	b083      	sub	sp, #12
 8011626:	af00      	add	r7, sp, #0
 8011628:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	691b      	ldr	r3, [r3, #16]
 801162e:	f003 0310 	and.w	r3, r3, #16
 8011632:	2b10      	cmp	r3, #16
 8011634:	d101      	bne.n	801163a <LL_TIM_IsActiveFlag_CC4+0x18>
 8011636:	2301      	movs	r3, #1
 8011638:	e000      	b.n	801163c <LL_TIM_IsActiveFlag_CC4+0x1a>
 801163a:	2300      	movs	r3, #0
}
 801163c:	4618      	mov	r0, r3
 801163e:	370c      	adds	r7, #12
 8011640:	46bd      	mov	sp, r7
 8011642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011646:	4770      	bx	lr

08011648 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8011648:	b598      	push	{r3, r4, r7, lr}
 801164a:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 801164c:	4b3d      	ldr	r3, [pc, #244]	@ (8011744 <USBPD_TIM_Init+0xfc>)
 801164e:	f993 3000 	ldrsb.w	r3, [r3]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d16a      	bne.n	801172c <USBPD_TIM_Init+0xe4>
  {
    TIMX_CLK_ENABLE;
 8011656:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 801165a:	f7ff fe09 	bl	8011270 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 801165e:	2100      	movs	r1, #0
 8011660:	4839      	ldr	r0, [pc, #228]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011662:	f7ff fe41 	bl	80112e8 <LL_TIM_SetCounterMode>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(TIMX_CLK_FREQ, LL_TIM_GetPrescaler(TIMX), 100u));
#else
    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8011666:	4b39      	ldr	r3, [pc, #228]	@ (801174c <USBPD_TIM_Init+0x104>)
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	4a39      	ldr	r2, [pc, #228]	@ (8011750 <USBPD_TIM_Init+0x108>)
 801166c:	4293      	cmp	r3, r2
 801166e:	d90b      	bls.n	8011688 <USBPD_TIM_Init+0x40>
 8011670:	4b36      	ldr	r3, [pc, #216]	@ (801174c <USBPD_TIM_Init+0x104>)
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	f503 23f4 	add.w	r3, r3, #499712	@ 0x7a000
 8011678:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 801167c:	4a35      	ldr	r2, [pc, #212]	@ (8011754 <USBPD_TIM_Init+0x10c>)
 801167e:	fba2 2303 	umull	r2, r3, r2, r3
 8011682:	0c9b      	lsrs	r3, r3, #18
 8011684:	3b01      	subs	r3, #1
 8011686:	e000      	b.n	801168a <USBPD_TIM_Init+0x42>
 8011688:	2300      	movs	r3, #0
 801168a:	4619      	mov	r1, r3
 801168c:	482e      	ldr	r0, [pc, #184]	@ (8011748 <USBPD_TIM_Init+0x100>)
 801168e:	f7ff fe3e 	bl	801130e <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8011692:	4b2e      	ldr	r3, [pc, #184]	@ (801174c <USBPD_TIM_Init+0x104>)
 8011694:	681c      	ldr	r4, [r3, #0]
 8011696:	482c      	ldr	r0, [pc, #176]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011698:	f7ff fe47 	bl	801132a <LL_TIM_GetPrescaler>
 801169c:	4603      	mov	r3, r0
 801169e:	3301      	adds	r3, #1
 80116a0:	fbb4 f3f3 	udiv	r3, r4, r3
 80116a4:	2b63      	cmp	r3, #99	@ 0x63
 80116a6:	d90d      	bls.n	80116c4 <USBPD_TIM_Init+0x7c>
 80116a8:	4b28      	ldr	r3, [pc, #160]	@ (801174c <USBPD_TIM_Init+0x104>)
 80116aa:	681c      	ldr	r4, [r3, #0]
 80116ac:	4826      	ldr	r0, [pc, #152]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116ae:	f7ff fe3c 	bl	801132a <LL_TIM_GetPrescaler>
 80116b2:	4603      	mov	r3, r0
 80116b4:	3301      	adds	r3, #1
 80116b6:	2264      	movs	r2, #100	@ 0x64
 80116b8:	fb02 f303 	mul.w	r3, r2, r3
 80116bc:	fbb4 f3f3 	udiv	r3, r4, r3
 80116c0:	3b01      	subs	r3, #1
 80116c2:	e000      	b.n	80116c6 <USBPD_TIM_Init+0x7e>
 80116c4:	2300      	movs	r3, #0
 80116c6:	4619      	mov	r1, r3
 80116c8:	481f      	ldr	r0, [pc, #124]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116ca:	f7ff fe3a 	bl	8011342 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 80116ce:	2230      	movs	r2, #48	@ 0x30
 80116d0:	2101      	movs	r1, #1
 80116d2:	481d      	ldr	r0, [pc, #116]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116d4:	f7ff fe44 	bl	8011360 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 80116d8:	2230      	movs	r2, #48	@ 0x30
 80116da:	2110      	movs	r1, #16
 80116dc:	481a      	ldr	r0, [pc, #104]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116de:	f7ff fe3f 	bl	8011360 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 80116e2:	2230      	movs	r2, #48	@ 0x30
 80116e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80116e8:	4817      	ldr	r0, [pc, #92]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116ea:	f7ff fe39 	bl	8011360 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 80116ee:	2230      	movs	r2, #48	@ 0x30
 80116f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80116f4:	4814      	ldr	r0, [pc, #80]	@ (8011748 <USBPD_TIM_Init+0x100>)
 80116f6:	f7ff fe33 	bl	8011360 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 80116fa:	2200      	movs	r2, #0
 80116fc:	2101      	movs	r1, #1
 80116fe:	4812      	ldr	r0, [pc, #72]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011700:	f7ff fe90 	bl	8011424 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 8011704:	2200      	movs	r2, #0
 8011706:	2110      	movs	r1, #16
 8011708:	480f      	ldr	r0, [pc, #60]	@ (8011748 <USBPD_TIM_Init+0x100>)
 801170a:	f7ff fe8b 	bl	8011424 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 801170e:	2200      	movs	r2, #0
 8011710:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011714:	480c      	ldr	r0, [pc, #48]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011716:	f7ff fe85 	bl	8011424 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 801171a:	2200      	movs	r2, #0
 801171c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8011720:	4809      	ldr	r0, [pc, #36]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011722:	f7ff fe7f 	bl	8011424 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8011726:	4808      	ldr	r0, [pc, #32]	@ (8011748 <USBPD_TIM_Init+0x100>)
 8011728:	f7ff fdce 	bl	80112c8 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 801172c:	4b05      	ldr	r3, [pc, #20]	@ (8011744 <USBPD_TIM_Init+0xfc>)
 801172e:	f993 3000 	ldrsb.w	r3, [r3]
 8011732:	b2db      	uxtb	r3, r3
 8011734:	3301      	adds	r3, #1
 8011736:	b2db      	uxtb	r3, r3
 8011738:	b25a      	sxtb	r2, r3
 801173a:	4b02      	ldr	r3, [pc, #8]	@ (8011744 <USBPD_TIM_Init+0xfc>)
 801173c:	701a      	strb	r2, [r3, #0]
}
 801173e:	bf00      	nop
 8011740:	bd98      	pop	{r3, r4, r7, pc}
 8011742:	bf00      	nop
 8011744:	20000a38 	.word	0x20000a38
 8011748:	40012c00 	.word	0x40012c00
 801174c:	20000004 	.word	0x20000004
 8011750:	000f423f 	.word	0x000f423f
 8011754:	431bde83 	.word	0x431bde83

08011758 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8011758:	b580      	push	{r7, lr}
 801175a:	af00      	add	r7, sp, #0
  timer_initcounter--;
 801175c:	4b09      	ldr	r3, [pc, #36]	@ (8011784 <USBPD_TIM_DeInit+0x2c>)
 801175e:	f993 3000 	ldrsb.w	r3, [r3]
 8011762:	b2db      	uxtb	r3, r3
 8011764:	3b01      	subs	r3, #1
 8011766:	b2db      	uxtb	r3, r3
 8011768:	b25a      	sxtb	r2, r3
 801176a:	4b06      	ldr	r3, [pc, #24]	@ (8011784 <USBPD_TIM_DeInit+0x2c>)
 801176c:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 801176e:	4b05      	ldr	r3, [pc, #20]	@ (8011784 <USBPD_TIM_DeInit+0x2c>)
 8011770:	f993 3000 	ldrsb.w	r3, [r3]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d103      	bne.n	8011780 <USBPD_TIM_DeInit+0x28>
  {
    TIMX_CLK_DISABLE;
 8011778:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 801177c:	f7ff fd90 	bl	80112a0 <LL_APB2_GRP1_DisableClock>
  }
}
 8011780:	bf00      	nop
 8011782:	bd80      	pop	{r7, pc}
 8011784:	20000a38 	.word	0x20000a38

08011788 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b082      	sub	sp, #8
 801178c:	af00      	add	r7, sp, #0
 801178e:	4603      	mov	r3, r0
 8011790:	6039      	str	r1, [r7, #0]
 8011792:	71fb      	strb	r3, [r7, #7]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8011794:	79fb      	ldrb	r3, [r7, #7]
 8011796:	2b03      	cmp	r3, #3
 8011798:	d85e      	bhi.n	8011858 <USBPD_TIM_Start+0xd0>
 801179a:	a201      	add	r2, pc, #4	@ (adr r2, 80117a0 <USBPD_TIM_Start+0x18>)
 801179c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117a0:	080117b1 	.word	0x080117b1
 80117a4:	080117db 	.word	0x080117db
 80117a8:	08011805 	.word	0x08011805
 80117ac:	0801182f 	.word	0x0801182f
  {
    case TIM_PORT0_CRC:
      TIMX_CHANNEL1_SETEVENT;
 80117b0:	4b2c      	ldr	r3, [pc, #176]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80117b4:	683b      	ldr	r3, [r7, #0]
 80117b6:	441a      	add	r2, r3
 80117b8:	4b2b      	ldr	r3, [pc, #172]	@ (8011868 <USBPD_TIM_Start+0xe0>)
 80117ba:	fba3 1302 	umull	r1, r3, r3, r2
 80117be:	0b5b      	lsrs	r3, r3, #13
 80117c0:	f242 7110 	movw	r1, #10000	@ 0x2710
 80117c4:	fb01 f303 	mul.w	r3, r1, r3
 80117c8:	1ad3      	subs	r3, r2, r3
 80117ca:	4619      	mov	r1, r3
 80117cc:	4825      	ldr	r0, [pc, #148]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117ce:	f7ff fe7f 	bl	80114d0 <LL_TIM_OC_SetCompareCH1>
 80117d2:	4824      	ldr	r0, [pc, #144]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117d4:	f7ff feb4 	bl	8011540 <LL_TIM_ClearFlag_CC1>
      break;
 80117d8:	e03f      	b.n	801185a <USBPD_TIM_Start+0xd2>
    case TIM_PORT0_RETRY:
      TIMX_CHANNEL2_SETEVENT;
 80117da:	4b22      	ldr	r3, [pc, #136]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	441a      	add	r2, r3
 80117e2:	4b21      	ldr	r3, [pc, #132]	@ (8011868 <USBPD_TIM_Start+0xe0>)
 80117e4:	fba3 1302 	umull	r1, r3, r3, r2
 80117e8:	0b5b      	lsrs	r3, r3, #13
 80117ea:	f242 7110 	movw	r1, #10000	@ 0x2710
 80117ee:	fb01 f303 	mul.w	r3, r1, r3
 80117f2:	1ad3      	subs	r3, r2, r3
 80117f4:	4619      	mov	r1, r3
 80117f6:	481b      	ldr	r0, [pc, #108]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117f8:	f7ff fe78 	bl	80114ec <LL_TIM_OC_SetCompareCH2>
 80117fc:	4819      	ldr	r0, [pc, #100]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 80117fe:	f7ff fec0 	bl	8011582 <LL_TIM_ClearFlag_CC2>
      break;
 8011802:	e02a      	b.n	801185a <USBPD_TIM_Start+0xd2>
    case TIM_PORT1_CRC:
      TIMX_CHANNEL3_SETEVENT;
 8011804:	4b17      	ldr	r3, [pc, #92]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 8011806:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	441a      	add	r2, r3
 801180c:	4b16      	ldr	r3, [pc, #88]	@ (8011868 <USBPD_TIM_Start+0xe0>)
 801180e:	fba3 1302 	umull	r1, r3, r3, r2
 8011812:	0b5b      	lsrs	r3, r3, #13
 8011814:	f242 7110 	movw	r1, #10000	@ 0x2710
 8011818:	fb01 f303 	mul.w	r3, r1, r3
 801181c:	1ad3      	subs	r3, r2, r3
 801181e:	4619      	mov	r1, r3
 8011820:	4810      	ldr	r0, [pc, #64]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 8011822:	f7ff fe71 	bl	8011508 <LL_TIM_OC_SetCompareCH3>
 8011826:	480f      	ldr	r0, [pc, #60]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 8011828:	f7ff fecc 	bl	80115c4 <LL_TIM_ClearFlag_CC3>
      break;
 801182c:	e015      	b.n	801185a <USBPD_TIM_Start+0xd2>
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
 801182e:	4b0d      	ldr	r3, [pc, #52]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 8011830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	441a      	add	r2, r3
 8011836:	4b0c      	ldr	r3, [pc, #48]	@ (8011868 <USBPD_TIM_Start+0xe0>)
 8011838:	fba3 1302 	umull	r1, r3, r3, r2
 801183c:	0b5b      	lsrs	r3, r3, #13
 801183e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8011842:	fb01 f303 	mul.w	r3, r1, r3
 8011846:	1ad3      	subs	r3, r2, r3
 8011848:	4619      	mov	r1, r3
 801184a:	4806      	ldr	r0, [pc, #24]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 801184c:	f7ff fe6a 	bl	8011524 <LL_TIM_OC_SetCompareCH4>
 8011850:	4804      	ldr	r0, [pc, #16]	@ (8011864 <USBPD_TIM_Start+0xdc>)
 8011852:	f7ff fed8 	bl	8011606 <LL_TIM_ClearFlag_CC4>
      break;
 8011856:	e000      	b.n	801185a <USBPD_TIM_Start+0xd2>
    default:
      break;
 8011858:	bf00      	nop
  }
}
 801185a:	bf00      	nop
 801185c:	3708      	adds	r7, #8
 801185e:	46bd      	mov	sp, r7
 8011860:	bd80      	pop	{r7, pc}
 8011862:	bf00      	nop
 8011864:	40012c00 	.word	0x40012c00
 8011868:	d1b71759 	.word	0xd1b71759

0801186c <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 801186c:	b580      	push	{r7, lr}
 801186e:	b084      	sub	sp, #16
 8011870:	af00      	add	r7, sp, #0
 8011872:	4603      	mov	r3, r0
 8011874:	71fb      	strb	r3, [r7, #7]
  uint32_t _expired = 1u;
 8011876:	2301      	movs	r3, #1
 8011878:	60fb      	str	r3, [r7, #12]
  switch (Id)
 801187a:	79fb      	ldrb	r3, [r7, #7]
 801187c:	2b03      	cmp	r3, #3
 801187e:	d81f      	bhi.n	80118c0 <USBPD_TIM_IsExpired+0x54>
 8011880:	a201      	add	r2, pc, #4	@ (adr r2, 8011888 <USBPD_TIM_IsExpired+0x1c>)
 8011882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011886:	bf00      	nop
 8011888:	08011899 	.word	0x08011899
 801188c:	080118a3 	.word	0x080118a3
 8011890:	080118ad 	.word	0x080118ad
 8011894:	080118b7 	.word	0x080118b7
  {
    case TIM_PORT0_CRC:
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8011898:	480c      	ldr	r0, [pc, #48]	@ (80118cc <USBPD_TIM_IsExpired+0x60>)
 801189a:	f7ff fe5f 	bl	801155c <LL_TIM_IsActiveFlag_CC1>
 801189e:	60f8      	str	r0, [r7, #12]
      break;
 80118a0:	e00f      	b.n	80118c2 <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT0_RETRY:
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 80118a2:	480a      	ldr	r0, [pc, #40]	@ (80118cc <USBPD_TIM_IsExpired+0x60>)
 80118a4:	f7ff fe7b 	bl	801159e <LL_TIM_IsActiveFlag_CC2>
 80118a8:	60f8      	str	r0, [r7, #12]
      break;
 80118aa:	e00a      	b.n	80118c2 <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT1_CRC:
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 80118ac:	4807      	ldr	r0, [pc, #28]	@ (80118cc <USBPD_TIM_IsExpired+0x60>)
 80118ae:	f7ff fe97 	bl	80115e0 <LL_TIM_IsActiveFlag_CC3>
 80118b2:	60f8      	str	r0, [r7, #12]
      break;
 80118b4:	e005      	b.n	80118c2 <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 80118b6:	4805      	ldr	r0, [pc, #20]	@ (80118cc <USBPD_TIM_IsExpired+0x60>)
 80118b8:	f7ff feb3 	bl	8011622 <LL_TIM_IsActiveFlag_CC4>
 80118bc:	60f8      	str	r0, [r7, #12]
      break;
 80118be:	e000      	b.n	80118c2 <USBPD_TIM_IsExpired+0x56>
    default:
      break;
 80118c0:	bf00      	nop
  }
  return _expired;
 80118c2:	68fb      	ldr	r3, [r7, #12]
}
 80118c4:	4618      	mov	r0, r3
 80118c6:	3710      	adds	r7, #16
 80118c8:	46bd      	mov	sp, r7
 80118ca:	bd80      	pop	{r7, pc}
 80118cc:	40012c00 	.word	0x40012c00

080118d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80118d0:	b480      	push	{r7}
 80118d2:	b085      	sub	sp, #20
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	4603      	mov	r3, r0
 80118d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80118da:	2300      	movs	r3, #0
 80118dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80118de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80118e2:	2b84      	cmp	r3, #132	@ 0x84
 80118e4:	d005      	beq.n	80118f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80118e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	4413      	add	r3, r2
 80118ee:	3303      	adds	r3, #3
 80118f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80118f2:	68fb      	ldr	r3, [r7, #12]
}
 80118f4:	4618      	mov	r0, r3
 80118f6:	3714      	adds	r7, #20
 80118f8:	46bd      	mov	sp, r7
 80118fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fe:	4770      	bx	lr

08011900 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011900:	b480      	push	{r7}
 8011902:	b083      	sub	sp, #12
 8011904:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011906:	f3ef 8305 	mrs	r3, IPSR
 801190a:	607b      	str	r3, [r7, #4]
  return(result);
 801190c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801190e:	2b00      	cmp	r3, #0
 8011910:	bf14      	ite	ne
 8011912:	2301      	movne	r3, #1
 8011914:	2300      	moveq	r3, #0
 8011916:	b2db      	uxtb	r3, r3
}
 8011918:	4618      	mov	r0, r3
 801191a:	370c      	adds	r7, #12
 801191c:	46bd      	mov	sp, r7
 801191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011922:	4770      	bx	lr

08011924 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8011928:	f001 faca 	bl	8012ec0 <vTaskStartScheduler>
  
  return osOK;
 801192c:	2300      	movs	r3, #0
}
 801192e:	4618      	mov	r0, r3
 8011930:	bd80      	pop	{r7, pc}

08011932 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011932:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011934:	b087      	sub	sp, #28
 8011936:	af02      	add	r7, sp, #8
 8011938:	6078      	str	r0, [r7, #4]
 801193a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	685c      	ldr	r4, [r3, #4]
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011948:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011950:	4618      	mov	r0, r3
 8011952:	f7ff ffbd 	bl	80118d0 <makeFreeRtosPriority>
 8011956:	4602      	mov	r2, r0
 8011958:	f107 030c 	add.w	r3, r7, #12
 801195c:	9301      	str	r3, [sp, #4]
 801195e:	9200      	str	r2, [sp, #0]
 8011960:	683b      	ldr	r3, [r7, #0]
 8011962:	4632      	mov	r2, r6
 8011964:	4629      	mov	r1, r5
 8011966:	4620      	mov	r0, r4
 8011968:	f001 f830 	bl	80129cc <xTaskCreate>
 801196c:	4603      	mov	r3, r0
 801196e:	2b01      	cmp	r3, #1
 8011970:	d001      	beq.n	8011976 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8011972:	2300      	movs	r3, #0
 8011974:	e000      	b.n	8011978 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8011976:	68fb      	ldr	r3, [r7, #12]
}
 8011978:	4618      	mov	r0, r3
 801197a:	3714      	adds	r7, #20
 801197c:	46bd      	mov	sp, r7
 801197e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011980 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8011980:	b580      	push	{r7, lr}
 8011982:	b082      	sub	sp, #8
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8011988:	6878      	ldr	r0, [r7, #4]
 801198a:	f001 f96b 	bl	8012c64 <vTaskDelete>
  return osOK;
 801198e:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8011990:	4618      	mov	r0, r3
 8011992:	3708      	adds	r7, #8
 8011994:	46bd      	mov	sp, r7
 8011996:	bd80      	pop	{r7, pc}

08011998 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b084      	sub	sp, #16
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d001      	beq.n	80119ae <osDelay+0x16>
 80119aa:	68fb      	ldr	r3, [r7, #12]
 80119ac:	e000      	b.n	80119b0 <osDelay+0x18>
 80119ae:	2301      	movs	r3, #1
 80119b0:	4618      	mov	r0, r3
 80119b2:	f001 f9e7 	bl	8012d84 <vTaskDelay>
  
  return osOK;
 80119b6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80119b8:	4618      	mov	r0, r3
 80119ba:	3710      	adds	r7, #16
 80119bc:	46bd      	mov	sp, r7
 80119be:	bd80      	pop	{r7, pc}

080119c0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b082      	sub	sp, #8
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	6078      	str	r0, [r7, #4]
 80119c8:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	6818      	ldr	r0, [r3, #0]
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	685b      	ldr	r3, [r3, #4]
 80119d2:	2200      	movs	r2, #0
 80119d4:	4619      	mov	r1, r3
 80119d6:	f000 f9d7 	bl	8011d88 <xQueueGenericCreate>
 80119da:	4603      	mov	r3, r0
#endif
}
 80119dc:	4618      	mov	r0, r3
 80119de:	3708      	adds	r7, #8
 80119e0:	46bd      	mov	sp, r7
 80119e2:	bd80      	pop	{r7, pc}

080119e4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b086      	sub	sp, #24
 80119e8:	af00      	add	r7, sp, #0
 80119ea:	60f8      	str	r0, [r7, #12]
 80119ec:	60b9      	str	r1, [r7, #8]
 80119ee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80119f0:	2300      	movs	r3, #0
 80119f2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80119f8:	697b      	ldr	r3, [r7, #20]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d101      	bne.n	8011a02 <osMessagePut+0x1e>
    ticks = 1;
 80119fe:	2301      	movs	r3, #1
 8011a00:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8011a02:	f7ff ff7d 	bl	8011900 <inHandlerMode>
 8011a06:	4603      	mov	r3, r0
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d018      	beq.n	8011a3e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8011a0c:	f107 0210 	add.w	r2, r7, #16
 8011a10:	f107 0108 	add.w	r1, r7, #8
 8011a14:	2300      	movs	r3, #0
 8011a16:	68f8      	ldr	r0, [r7, #12]
 8011a18:	f000 fb0e 	bl	8012038 <xQueueGenericSendFromISR>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	2b01      	cmp	r3, #1
 8011a20:	d001      	beq.n	8011a26 <osMessagePut+0x42>
      return osErrorOS;
 8011a22:	23ff      	movs	r3, #255	@ 0xff
 8011a24:	e018      	b.n	8011a58 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011a26:	693b      	ldr	r3, [r7, #16]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d014      	beq.n	8011a56 <osMessagePut+0x72>
 8011a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8011a60 <osMessagePut+0x7c>)
 8011a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a32:	601a      	str	r2, [r3, #0]
 8011a34:	f3bf 8f4f 	dsb	sy
 8011a38:	f3bf 8f6f 	isb	sy
 8011a3c:	e00b      	b.n	8011a56 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8011a3e:	f107 0108 	add.w	r1, r7, #8
 8011a42:	2300      	movs	r3, #0
 8011a44:	697a      	ldr	r2, [r7, #20]
 8011a46:	68f8      	ldr	r0, [r7, #12]
 8011a48:	f000 f9f4 	bl	8011e34 <xQueueGenericSend>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	2b01      	cmp	r3, #1
 8011a50:	d001      	beq.n	8011a56 <osMessagePut+0x72>
      return osErrorOS;
 8011a52:	23ff      	movs	r3, #255	@ 0xff
 8011a54:	e000      	b.n	8011a58 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8011a56:	2300      	movs	r3, #0
}
 8011a58:	4618      	mov	r0, r3
 8011a5a:	3718      	adds	r7, #24
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}
 8011a60:	e000ed04 	.word	0xe000ed04

08011a64 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011a64:	b590      	push	{r4, r7, lr}
 8011a66:	b08b      	sub	sp, #44	@ 0x2c
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	60f8      	str	r0, [r7, #12]
 8011a6c:	60b9      	str	r1, [r7, #8]
 8011a6e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8011a70:	68bb      	ldr	r3, [r7, #8]
 8011a72:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8011a74:	2300      	movs	r3, #0
 8011a76:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8011a78:	68bb      	ldr	r3, [r7, #8]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d10a      	bne.n	8011a94 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8011a7e:	2380      	movs	r3, #128	@ 0x80
 8011a80:	617b      	str	r3, [r7, #20]
    return event;
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	461c      	mov	r4, r3
 8011a86:	f107 0314 	add.w	r3, r7, #20
 8011a8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011a8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011a92:	e054      	b.n	8011b3e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8011a94:	2300      	movs	r3, #0
 8011a96:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8011a98:	2300      	movs	r3, #0
 8011a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011aa2:	d103      	bne.n	8011aac <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8011aa4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8011aaa:	e009      	b.n	8011ac0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d006      	beq.n	8011ac0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8011ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d101      	bne.n	8011ac0 <osMessageGet+0x5c>
      ticks = 1;
 8011abc:	2301      	movs	r3, #1
 8011abe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011ac0:	f7ff ff1e 	bl	8011900 <inHandlerMode>
 8011ac4:	4603      	mov	r3, r0
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d01c      	beq.n	8011b04 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011aca:	f107 0220 	add.w	r2, r7, #32
 8011ace:	f107 0314 	add.w	r3, r7, #20
 8011ad2:	3304      	adds	r3, #4
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	68b8      	ldr	r0, [r7, #8]
 8011ad8:	f000 fdce 	bl	8012678 <xQueueReceiveFromISR>
 8011adc:	4603      	mov	r3, r0
 8011ade:	2b01      	cmp	r3, #1
 8011ae0:	d102      	bne.n	8011ae8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8011ae2:	2310      	movs	r3, #16
 8011ae4:	617b      	str	r3, [r7, #20]
 8011ae6:	e001      	b.n	8011aec <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8011ae8:	2300      	movs	r3, #0
 8011aea:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011aec:	6a3b      	ldr	r3, [r7, #32]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d01d      	beq.n	8011b2e <osMessageGet+0xca>
 8011af2:	4b15      	ldr	r3, [pc, #84]	@ (8011b48 <osMessageGet+0xe4>)
 8011af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011af8:	601a      	str	r2, [r3, #0]
 8011afa:	f3bf 8f4f 	dsb	sy
 8011afe:	f3bf 8f6f 	isb	sy
 8011b02:	e014      	b.n	8011b2e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8011b04:	f107 0314 	add.w	r3, r7, #20
 8011b08:	3304      	adds	r3, #4
 8011b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b0c:	4619      	mov	r1, r3
 8011b0e:	68b8      	ldr	r0, [r7, #8]
 8011b10:	f000 fbc0 	bl	8012294 <xQueueReceive>
 8011b14:	4603      	mov	r3, r0
 8011b16:	2b01      	cmp	r3, #1
 8011b18:	d102      	bne.n	8011b20 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8011b1a:	2310      	movs	r3, #16
 8011b1c:	617b      	str	r3, [r7, #20]
 8011b1e:	e006      	b.n	8011b2e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d101      	bne.n	8011b2a <osMessageGet+0xc6>
 8011b26:	2300      	movs	r3, #0
 8011b28:	e000      	b.n	8011b2c <osMessageGet+0xc8>
 8011b2a:	2340      	movs	r3, #64	@ 0x40
 8011b2c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	461c      	mov	r4, r3
 8011b32:	f107 0314 	add.w	r3, r7, #20
 8011b36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011b3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011b3e:	68f8      	ldr	r0, [r7, #12]
 8011b40:	372c      	adds	r7, #44	@ 0x2c
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd90      	pop	{r4, r7, pc}
 8011b46:	bf00      	nop
 8011b48:	e000ed04 	.word	0xe000ed04

08011b4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011b4c:	b480      	push	{r7}
 8011b4e:	b083      	sub	sp, #12
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	f103 0208 	add.w	r2, r3, #8
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011b64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	f103 0208 	add.w	r2, r3, #8
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	f103 0208 	add.w	r2, r3, #8
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011b80:	bf00      	nop
 8011b82:	370c      	adds	r7, #12
 8011b84:	46bd      	mov	sp, r7
 8011b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b8a:	4770      	bx	lr

08011b8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011b8c:	b480      	push	{r7}
 8011b8e:	b083      	sub	sp, #12
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	2200      	movs	r2, #0
 8011b98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011b9a:	bf00      	nop
 8011b9c:	370c      	adds	r7, #12
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba4:	4770      	bx	lr

08011ba6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011ba6:	b480      	push	{r7}
 8011ba8:	b085      	sub	sp, #20
 8011baa:	af00      	add	r7, sp, #0
 8011bac:	6078      	str	r0, [r7, #4]
 8011bae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	685b      	ldr	r3, [r3, #4]
 8011bb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011bb6:	683b      	ldr	r3, [r7, #0]
 8011bb8:	68fa      	ldr	r2, [r7, #12]
 8011bba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	689a      	ldr	r2, [r3, #8]
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	689b      	ldr	r3, [r3, #8]
 8011bc8:	683a      	ldr	r2, [r7, #0]
 8011bca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	683a      	ldr	r2, [r7, #0]
 8011bd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011bd2:	683b      	ldr	r3, [r7, #0]
 8011bd4:	687a      	ldr	r2, [r7, #4]
 8011bd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	1c5a      	adds	r2, r3, #1
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	601a      	str	r2, [r3, #0]
}
 8011be2:	bf00      	nop
 8011be4:	3714      	adds	r7, #20
 8011be6:	46bd      	mov	sp, r7
 8011be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bec:	4770      	bx	lr

08011bee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011bee:	b480      	push	{r7}
 8011bf0:	b085      	sub	sp, #20
 8011bf2:	af00      	add	r7, sp, #0
 8011bf4:	6078      	str	r0, [r7, #4]
 8011bf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011bfe:	68bb      	ldr	r3, [r7, #8]
 8011c00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011c04:	d103      	bne.n	8011c0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	691b      	ldr	r3, [r3, #16]
 8011c0a:	60fb      	str	r3, [r7, #12]
 8011c0c:	e00c      	b.n	8011c28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	3308      	adds	r3, #8
 8011c12:	60fb      	str	r3, [r7, #12]
 8011c14:	e002      	b.n	8011c1c <vListInsert+0x2e>
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	685b      	ldr	r3, [r3, #4]
 8011c1a:	60fb      	str	r3, [r7, #12]
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	685b      	ldr	r3, [r3, #4]
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	68ba      	ldr	r2, [r7, #8]
 8011c24:	429a      	cmp	r2, r3
 8011c26:	d2f6      	bcs.n	8011c16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	685a      	ldr	r2, [r3, #4]
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011c30:	683b      	ldr	r3, [r7, #0]
 8011c32:	685b      	ldr	r3, [r3, #4]
 8011c34:	683a      	ldr	r2, [r7, #0]
 8011c36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	68fa      	ldr	r2, [r7, #12]
 8011c3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	683a      	ldr	r2, [r7, #0]
 8011c42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011c44:	683b      	ldr	r3, [r7, #0]
 8011c46:	687a      	ldr	r2, [r7, #4]
 8011c48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	1c5a      	adds	r2, r3, #1
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	601a      	str	r2, [r3, #0]
}
 8011c54:	bf00      	nop
 8011c56:	3714      	adds	r7, #20
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5e:	4770      	bx	lr

08011c60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	691b      	ldr	r3, [r3, #16]
 8011c6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	685b      	ldr	r3, [r3, #4]
 8011c72:	687a      	ldr	r2, [r7, #4]
 8011c74:	6892      	ldr	r2, [r2, #8]
 8011c76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	689b      	ldr	r3, [r3, #8]
 8011c7c:	687a      	ldr	r2, [r7, #4]
 8011c7e:	6852      	ldr	r2, [r2, #4]
 8011c80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	685b      	ldr	r3, [r3, #4]
 8011c86:	687a      	ldr	r2, [r7, #4]
 8011c88:	429a      	cmp	r2, r3
 8011c8a:	d103      	bne.n	8011c94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	689a      	ldr	r2, [r3, #8]
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2200      	movs	r2, #0
 8011c98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	1e5a      	subs	r2, r3, #1
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	681b      	ldr	r3, [r3, #0]
}
 8011ca8:	4618      	mov	r0, r3
 8011caa:	3714      	adds	r7, #20
 8011cac:	46bd      	mov	sp, r7
 8011cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb2:	4770      	bx	lr

08011cb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b084      	sub	sp, #16
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	6078      	str	r0, [r7, #4]
 8011cbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d10b      	bne.n	8011ce0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ccc:	f383 8811 	msr	BASEPRI, r3
 8011cd0:	f3bf 8f6f 	isb	sy
 8011cd4:	f3bf 8f4f 	dsb	sy
 8011cd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011cda:	bf00      	nop
 8011cdc:	bf00      	nop
 8011cde:	e7fd      	b.n	8011cdc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011ce0:	f002 f82a 	bl	8013d38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	681a      	ldr	r2, [r3, #0]
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011cec:	68f9      	ldr	r1, [r7, #12]
 8011cee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011cf0:	fb01 f303 	mul.w	r3, r1, r3
 8011cf4:	441a      	add	r2, r3
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	681a      	ldr	r2, [r3, #0]
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	681a      	ldr	r2, [r3, #0]
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d10:	3b01      	subs	r3, #1
 8011d12:	68f9      	ldr	r1, [r7, #12]
 8011d14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011d16:	fb01 f303 	mul.w	r3, r1, r3
 8011d1a:	441a      	add	r2, r3
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	22ff      	movs	r2, #255	@ 0xff
 8011d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	22ff      	movs	r2, #255	@ 0xff
 8011d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011d30:	683b      	ldr	r3, [r7, #0]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d114      	bne.n	8011d60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	691b      	ldr	r3, [r3, #16]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d01a      	beq.n	8011d74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	3310      	adds	r3, #16
 8011d42:	4618      	mov	r0, r3
 8011d44:	f001 fafe 	bl	8013344 <xTaskRemoveFromEventList>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d012      	beq.n	8011d74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8011d84 <xQueueGenericReset+0xd0>)
 8011d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d54:	601a      	str	r2, [r3, #0]
 8011d56:	f3bf 8f4f 	dsb	sy
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	e009      	b.n	8011d74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	3310      	adds	r3, #16
 8011d64:	4618      	mov	r0, r3
 8011d66:	f7ff fef1 	bl	8011b4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	3324      	adds	r3, #36	@ 0x24
 8011d6e:	4618      	mov	r0, r3
 8011d70:	f7ff feec 	bl	8011b4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011d74:	f002 f812 	bl	8013d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011d78:	2301      	movs	r3, #1
}
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	3710      	adds	r7, #16
 8011d7e:	46bd      	mov	sp, r7
 8011d80:	bd80      	pop	{r7, pc}
 8011d82:	bf00      	nop
 8011d84:	e000ed04 	.word	0xe000ed04

08011d88 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b08a      	sub	sp, #40	@ 0x28
 8011d8c:	af02      	add	r7, sp, #8
 8011d8e:	60f8      	str	r0, [r7, #12]
 8011d90:	60b9      	str	r1, [r7, #8]
 8011d92:	4613      	mov	r3, r2
 8011d94:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d10b      	bne.n	8011db4 <xQueueGenericCreate+0x2c>
	__asm volatile
 8011d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011da0:	f383 8811 	msr	BASEPRI, r3
 8011da4:	f3bf 8f6f 	isb	sy
 8011da8:	f3bf 8f4f 	dsb	sy
 8011dac:	613b      	str	r3, [r7, #16]
}
 8011dae:	bf00      	nop
 8011db0:	bf00      	nop
 8011db2:	e7fd      	b.n	8011db0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	68ba      	ldr	r2, [r7, #8]
 8011db8:	fb02 f303 	mul.w	r3, r2, r3
 8011dbc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011dbe:	69fb      	ldr	r3, [r7, #28]
 8011dc0:	3348      	adds	r3, #72	@ 0x48
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f002 f8da 	bl	8013f7c <pvPortMalloc>
 8011dc8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011dca:	69bb      	ldr	r3, [r7, #24]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d00d      	beq.n	8011dec <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011dd0:	69bb      	ldr	r3, [r7, #24]
 8011dd2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011dd4:	697b      	ldr	r3, [r7, #20]
 8011dd6:	3348      	adds	r3, #72	@ 0x48
 8011dd8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011dda:	79fa      	ldrb	r2, [r7, #7]
 8011ddc:	69bb      	ldr	r3, [r7, #24]
 8011dde:	9300      	str	r3, [sp, #0]
 8011de0:	4613      	mov	r3, r2
 8011de2:	697a      	ldr	r2, [r7, #20]
 8011de4:	68b9      	ldr	r1, [r7, #8]
 8011de6:	68f8      	ldr	r0, [r7, #12]
 8011de8:	f000 f805 	bl	8011df6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011dec:	69bb      	ldr	r3, [r7, #24]
	}
 8011dee:	4618      	mov	r0, r3
 8011df0:	3720      	adds	r7, #32
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}

08011df6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011df6:	b580      	push	{r7, lr}
 8011df8:	b084      	sub	sp, #16
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	60f8      	str	r0, [r7, #12]
 8011dfe:	60b9      	str	r1, [r7, #8]
 8011e00:	607a      	str	r2, [r7, #4]
 8011e02:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011e04:	68bb      	ldr	r3, [r7, #8]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d103      	bne.n	8011e12 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011e0a:	69bb      	ldr	r3, [r7, #24]
 8011e0c:	69ba      	ldr	r2, [r7, #24]
 8011e0e:	601a      	str	r2, [r3, #0]
 8011e10:	e002      	b.n	8011e18 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011e12:	69bb      	ldr	r3, [r7, #24]
 8011e14:	687a      	ldr	r2, [r7, #4]
 8011e16:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011e18:	69bb      	ldr	r3, [r7, #24]
 8011e1a:	68fa      	ldr	r2, [r7, #12]
 8011e1c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011e1e:	69bb      	ldr	r3, [r7, #24]
 8011e20:	68ba      	ldr	r2, [r7, #8]
 8011e22:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011e24:	2101      	movs	r1, #1
 8011e26:	69b8      	ldr	r0, [r7, #24]
 8011e28:	f7ff ff44 	bl	8011cb4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011e2c:	bf00      	nop
 8011e2e:	3710      	adds	r7, #16
 8011e30:	46bd      	mov	sp, r7
 8011e32:	bd80      	pop	{r7, pc}

08011e34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b08e      	sub	sp, #56	@ 0x38
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	60f8      	str	r0, [r7, #12]
 8011e3c:	60b9      	str	r1, [r7, #8]
 8011e3e:	607a      	str	r2, [r7, #4]
 8011e40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011e42:	2300      	movs	r3, #0
 8011e44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d10b      	bne.n	8011e68 <xQueueGenericSend+0x34>
	__asm volatile
 8011e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e54:	f383 8811 	msr	BASEPRI, r3
 8011e58:	f3bf 8f6f 	isb	sy
 8011e5c:	f3bf 8f4f 	dsb	sy
 8011e60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011e62:	bf00      	nop
 8011e64:	bf00      	nop
 8011e66:	e7fd      	b.n	8011e64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d103      	bne.n	8011e76 <xQueueGenericSend+0x42>
 8011e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d101      	bne.n	8011e7a <xQueueGenericSend+0x46>
 8011e76:	2301      	movs	r3, #1
 8011e78:	e000      	b.n	8011e7c <xQueueGenericSend+0x48>
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d10b      	bne.n	8011e98 <xQueueGenericSend+0x64>
	__asm volatile
 8011e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e84:	f383 8811 	msr	BASEPRI, r3
 8011e88:	f3bf 8f6f 	isb	sy
 8011e8c:	f3bf 8f4f 	dsb	sy
 8011e90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011e92:	bf00      	nop
 8011e94:	bf00      	nop
 8011e96:	e7fd      	b.n	8011e94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	2b02      	cmp	r3, #2
 8011e9c:	d103      	bne.n	8011ea6 <xQueueGenericSend+0x72>
 8011e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ea2:	2b01      	cmp	r3, #1
 8011ea4:	d101      	bne.n	8011eaa <xQueueGenericSend+0x76>
 8011ea6:	2301      	movs	r3, #1
 8011ea8:	e000      	b.n	8011eac <xQueueGenericSend+0x78>
 8011eaa:	2300      	movs	r3, #0
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d10b      	bne.n	8011ec8 <xQueueGenericSend+0x94>
	__asm volatile
 8011eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eb4:	f383 8811 	msr	BASEPRI, r3
 8011eb8:	f3bf 8f6f 	isb	sy
 8011ebc:	f3bf 8f4f 	dsb	sy
 8011ec0:	623b      	str	r3, [r7, #32]
}
 8011ec2:	bf00      	nop
 8011ec4:	bf00      	nop
 8011ec6:	e7fd      	b.n	8011ec4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011ec8:	f001 fbe2 	bl	8013690 <xTaskGetSchedulerState>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d102      	bne.n	8011ed8 <xQueueGenericSend+0xa4>
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d101      	bne.n	8011edc <xQueueGenericSend+0xa8>
 8011ed8:	2301      	movs	r3, #1
 8011eda:	e000      	b.n	8011ede <xQueueGenericSend+0xaa>
 8011edc:	2300      	movs	r3, #0
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d10b      	bne.n	8011efa <xQueueGenericSend+0xc6>
	__asm volatile
 8011ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ee6:	f383 8811 	msr	BASEPRI, r3
 8011eea:	f3bf 8f6f 	isb	sy
 8011eee:	f3bf 8f4f 	dsb	sy
 8011ef2:	61fb      	str	r3, [r7, #28]
}
 8011ef4:	bf00      	nop
 8011ef6:	bf00      	nop
 8011ef8:	e7fd      	b.n	8011ef6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011efa:	f001 ff1d 	bl	8013d38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d302      	bcc.n	8011f10 <xQueueGenericSend+0xdc>
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	2b02      	cmp	r3, #2
 8011f0e:	d129      	bne.n	8011f64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011f10:	683a      	ldr	r2, [r7, #0]
 8011f12:	68b9      	ldr	r1, [r7, #8]
 8011f14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f16:	f000 fc49 	bl	80127ac <prvCopyDataToQueue>
 8011f1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d010      	beq.n	8011f46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f26:	3324      	adds	r3, #36	@ 0x24
 8011f28:	4618      	mov	r0, r3
 8011f2a:	f001 fa0b 	bl	8013344 <xTaskRemoveFromEventList>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d013      	beq.n	8011f5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011f34:	4b3f      	ldr	r3, [pc, #252]	@ (8012034 <xQueueGenericSend+0x200>)
 8011f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f3a:	601a      	str	r2, [r3, #0]
 8011f3c:	f3bf 8f4f 	dsb	sy
 8011f40:	f3bf 8f6f 	isb	sy
 8011f44:	e00a      	b.n	8011f5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d007      	beq.n	8011f5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011f4c:	4b39      	ldr	r3, [pc, #228]	@ (8012034 <xQueueGenericSend+0x200>)
 8011f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f52:	601a      	str	r2, [r3, #0]
 8011f54:	f3bf 8f4f 	dsb	sy
 8011f58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011f5c:	f001 ff1e 	bl	8013d9c <vPortExitCritical>
				return pdPASS;
 8011f60:	2301      	movs	r3, #1
 8011f62:	e063      	b.n	801202c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d103      	bne.n	8011f72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011f6a:	f001 ff17 	bl	8013d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011f6e:	2300      	movs	r3, #0
 8011f70:	e05c      	b.n	801202c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d106      	bne.n	8011f86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011f78:	f107 0314 	add.w	r3, r7, #20
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	f001 fa45 	bl	801340c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011f82:	2301      	movs	r3, #1
 8011f84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011f86:	f001 ff09 	bl	8013d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011f8a:	f000 ffeb 	bl	8012f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011f8e:	f001 fed3 	bl	8013d38 <vPortEnterCritical>
 8011f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f98:	b25b      	sxtb	r3, r3
 8011f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f9e:	d103      	bne.n	8011fa8 <xQueueGenericSend+0x174>
 8011fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011faa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011fae:	b25b      	sxtb	r3, r3
 8011fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011fb4:	d103      	bne.n	8011fbe <xQueueGenericSend+0x18a>
 8011fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fb8:	2200      	movs	r2, #0
 8011fba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011fbe:	f001 feed 	bl	8013d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011fc2:	1d3a      	adds	r2, r7, #4
 8011fc4:	f107 0314 	add.w	r3, r7, #20
 8011fc8:	4611      	mov	r1, r2
 8011fca:	4618      	mov	r0, r3
 8011fcc:	f001 fa34 	bl	8013438 <xTaskCheckForTimeOut>
 8011fd0:	4603      	mov	r3, r0
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d124      	bne.n	8012020 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011fd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fd8:	f000 fce0 	bl	801299c <prvIsQueueFull>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d018      	beq.n	8012014 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fe4:	3310      	adds	r3, #16
 8011fe6:	687a      	ldr	r2, [r7, #4]
 8011fe8:	4611      	mov	r1, r2
 8011fea:	4618      	mov	r0, r3
 8011fec:	f001 f984 	bl	80132f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011ff0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ff2:	f000 fc6b 	bl	80128cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011ff6:	f000 ffc3 	bl	8012f80 <xTaskResumeAll>
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	f47f af7c 	bne.w	8011efa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012002:	4b0c      	ldr	r3, [pc, #48]	@ (8012034 <xQueueGenericSend+0x200>)
 8012004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012008:	601a      	str	r2, [r3, #0]
 801200a:	f3bf 8f4f 	dsb	sy
 801200e:	f3bf 8f6f 	isb	sy
 8012012:	e772      	b.n	8011efa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012016:	f000 fc59 	bl	80128cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801201a:	f000 ffb1 	bl	8012f80 <xTaskResumeAll>
 801201e:	e76c      	b.n	8011efa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012020:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012022:	f000 fc53 	bl	80128cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012026:	f000 ffab 	bl	8012f80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801202a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801202c:	4618      	mov	r0, r3
 801202e:	3738      	adds	r7, #56	@ 0x38
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}
 8012034:	e000ed04 	.word	0xe000ed04

08012038 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b090      	sub	sp, #64	@ 0x40
 801203c:	af00      	add	r7, sp, #0
 801203e:	60f8      	str	r0, [r7, #12]
 8012040:	60b9      	str	r1, [r7, #8]
 8012042:	607a      	str	r2, [r7, #4]
 8012044:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801204a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801204c:	2b00      	cmp	r3, #0
 801204e:	d10b      	bne.n	8012068 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8012050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012054:	f383 8811 	msr	BASEPRI, r3
 8012058:	f3bf 8f6f 	isb	sy
 801205c:	f3bf 8f4f 	dsb	sy
 8012060:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012062:	bf00      	nop
 8012064:	bf00      	nop
 8012066:	e7fd      	b.n	8012064 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012068:	68bb      	ldr	r3, [r7, #8]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d103      	bne.n	8012076 <xQueueGenericSendFromISR+0x3e>
 801206e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012072:	2b00      	cmp	r3, #0
 8012074:	d101      	bne.n	801207a <xQueueGenericSendFromISR+0x42>
 8012076:	2301      	movs	r3, #1
 8012078:	e000      	b.n	801207c <xQueueGenericSendFromISR+0x44>
 801207a:	2300      	movs	r3, #0
 801207c:	2b00      	cmp	r3, #0
 801207e:	d10b      	bne.n	8012098 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8012080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012084:	f383 8811 	msr	BASEPRI, r3
 8012088:	f3bf 8f6f 	isb	sy
 801208c:	f3bf 8f4f 	dsb	sy
 8012090:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012092:	bf00      	nop
 8012094:	bf00      	nop
 8012096:	e7fd      	b.n	8012094 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	2b02      	cmp	r3, #2
 801209c:	d103      	bne.n	80120a6 <xQueueGenericSendFromISR+0x6e>
 801209e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80120a2:	2b01      	cmp	r3, #1
 80120a4:	d101      	bne.n	80120aa <xQueueGenericSendFromISR+0x72>
 80120a6:	2301      	movs	r3, #1
 80120a8:	e000      	b.n	80120ac <xQueueGenericSendFromISR+0x74>
 80120aa:	2300      	movs	r3, #0
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d10b      	bne.n	80120c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80120b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120b4:	f383 8811 	msr	BASEPRI, r3
 80120b8:	f3bf 8f6f 	isb	sy
 80120bc:	f3bf 8f4f 	dsb	sy
 80120c0:	623b      	str	r3, [r7, #32]
}
 80120c2:	bf00      	nop
 80120c4:	bf00      	nop
 80120c6:	e7fd      	b.n	80120c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80120c8:	f001 ff16 	bl	8013ef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80120cc:	f3ef 8211 	mrs	r2, BASEPRI
 80120d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120d4:	f383 8811 	msr	BASEPRI, r3
 80120d8:	f3bf 8f6f 	isb	sy
 80120dc:	f3bf 8f4f 	dsb	sy
 80120e0:	61fa      	str	r2, [r7, #28]
 80120e2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80120e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80120e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80120e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80120ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80120f0:	429a      	cmp	r2, r3
 80120f2:	d302      	bcc.n	80120fa <xQueueGenericSendFromISR+0xc2>
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	2b02      	cmp	r3, #2
 80120f8:	d12f      	bne.n	801215a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80120fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012100:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012108:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801210a:	683a      	ldr	r2, [r7, #0]
 801210c:	68b9      	ldr	r1, [r7, #8]
 801210e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012110:	f000 fb4c 	bl	80127ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012114:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8012118:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801211c:	d112      	bne.n	8012144 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801211e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012122:	2b00      	cmp	r3, #0
 8012124:	d016      	beq.n	8012154 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012128:	3324      	adds	r3, #36	@ 0x24
 801212a:	4618      	mov	r0, r3
 801212c:	f001 f90a 	bl	8013344 <xTaskRemoveFromEventList>
 8012130:	4603      	mov	r3, r0
 8012132:	2b00      	cmp	r3, #0
 8012134:	d00e      	beq.n	8012154 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d00b      	beq.n	8012154 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2201      	movs	r2, #1
 8012140:	601a      	str	r2, [r3, #0]
 8012142:	e007      	b.n	8012154 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012144:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8012148:	3301      	adds	r3, #1
 801214a:	b2db      	uxtb	r3, r3
 801214c:	b25a      	sxtb	r2, r3
 801214e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012154:	2301      	movs	r3, #1
 8012156:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8012158:	e001      	b.n	801215e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801215a:	2300      	movs	r3, #0
 801215c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801215e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012160:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012168:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801216a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801216c:	4618      	mov	r0, r3
 801216e:	3740      	adds	r7, #64	@ 0x40
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}

08012174 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012174:	b580      	push	{r7, lr}
 8012176:	b08e      	sub	sp, #56	@ 0x38
 8012178:	af00      	add	r7, sp, #0
 801217a:	6078      	str	r0, [r7, #4]
 801217c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012184:	2b00      	cmp	r3, #0
 8012186:	d10b      	bne.n	80121a0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8012188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801218c:	f383 8811 	msr	BASEPRI, r3
 8012190:	f3bf 8f6f 	isb	sy
 8012194:	f3bf 8f4f 	dsb	sy
 8012198:	623b      	str	r3, [r7, #32]
}
 801219a:	bf00      	nop
 801219c:	bf00      	nop
 801219e:	e7fd      	b.n	801219c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80121a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d00b      	beq.n	80121c0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80121a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121ac:	f383 8811 	msr	BASEPRI, r3
 80121b0:	f3bf 8f6f 	isb	sy
 80121b4:	f3bf 8f4f 	dsb	sy
 80121b8:	61fb      	str	r3, [r7, #28]
}
 80121ba:	bf00      	nop
 80121bc:	bf00      	nop
 80121be:	e7fd      	b.n	80121bc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80121c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d103      	bne.n	80121d0 <xQueueGiveFromISR+0x5c>
 80121c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ca:	689b      	ldr	r3, [r3, #8]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d101      	bne.n	80121d4 <xQueueGiveFromISR+0x60>
 80121d0:	2301      	movs	r3, #1
 80121d2:	e000      	b.n	80121d6 <xQueueGiveFromISR+0x62>
 80121d4:	2300      	movs	r3, #0
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d10b      	bne.n	80121f2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80121da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121de:	f383 8811 	msr	BASEPRI, r3
 80121e2:	f3bf 8f6f 	isb	sy
 80121e6:	f3bf 8f4f 	dsb	sy
 80121ea:	61bb      	str	r3, [r7, #24]
}
 80121ec:	bf00      	nop
 80121ee:	bf00      	nop
 80121f0:	e7fd      	b.n	80121ee <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121f2:	f001 fe81 	bl	8013ef8 <vPortValidateInterruptPriority>
	__asm volatile
 80121f6:	f3ef 8211 	mrs	r2, BASEPRI
 80121fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121fe:	f383 8811 	msr	BASEPRI, r3
 8012202:	f3bf 8f6f 	isb	sy
 8012206:	f3bf 8f4f 	dsb	sy
 801220a:	617a      	str	r2, [r7, #20]
 801220c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801220e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012210:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012216:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801221a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801221c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801221e:	429a      	cmp	r2, r3
 8012220:	d22b      	bcs.n	801227a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012224:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012228:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801222c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801222e:	1c5a      	adds	r2, r3, #1
 8012230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012232:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012234:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012238:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801223c:	d112      	bne.n	8012264 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801223e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012242:	2b00      	cmp	r3, #0
 8012244:	d016      	beq.n	8012274 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012248:	3324      	adds	r3, #36	@ 0x24
 801224a:	4618      	mov	r0, r3
 801224c:	f001 f87a 	bl	8013344 <xTaskRemoveFromEventList>
 8012250:	4603      	mov	r3, r0
 8012252:	2b00      	cmp	r3, #0
 8012254:	d00e      	beq.n	8012274 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d00b      	beq.n	8012274 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801225c:	683b      	ldr	r3, [r7, #0]
 801225e:	2201      	movs	r2, #1
 8012260:	601a      	str	r2, [r3, #0]
 8012262:	e007      	b.n	8012274 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012264:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012268:	3301      	adds	r3, #1
 801226a:	b2db      	uxtb	r3, r3
 801226c:	b25a      	sxtb	r2, r3
 801226e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012274:	2301      	movs	r3, #1
 8012276:	637b      	str	r3, [r7, #52]	@ 0x34
 8012278:	e001      	b.n	801227e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801227a:	2300      	movs	r3, #0
 801227c:	637b      	str	r3, [r7, #52]	@ 0x34
 801227e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012280:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	f383 8811 	msr	BASEPRI, r3
}
 8012288:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801228a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801228c:	4618      	mov	r0, r3
 801228e:	3738      	adds	r7, #56	@ 0x38
 8012290:	46bd      	mov	sp, r7
 8012292:	bd80      	pop	{r7, pc}

08012294 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b08c      	sub	sp, #48	@ 0x30
 8012298:	af00      	add	r7, sp, #0
 801229a:	60f8      	str	r0, [r7, #12]
 801229c:	60b9      	str	r1, [r7, #8]
 801229e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80122a0:	2300      	movs	r3, #0
 80122a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80122a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d10b      	bne.n	80122c6 <xQueueReceive+0x32>
	__asm volatile
 80122ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122b2:	f383 8811 	msr	BASEPRI, r3
 80122b6:	f3bf 8f6f 	isb	sy
 80122ba:	f3bf 8f4f 	dsb	sy
 80122be:	623b      	str	r3, [r7, #32]
}
 80122c0:	bf00      	nop
 80122c2:	bf00      	nop
 80122c4:	e7fd      	b.n	80122c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d103      	bne.n	80122d4 <xQueueReceive+0x40>
 80122cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d101      	bne.n	80122d8 <xQueueReceive+0x44>
 80122d4:	2301      	movs	r3, #1
 80122d6:	e000      	b.n	80122da <xQueueReceive+0x46>
 80122d8:	2300      	movs	r3, #0
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d10b      	bne.n	80122f6 <xQueueReceive+0x62>
	__asm volatile
 80122de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122e2:	f383 8811 	msr	BASEPRI, r3
 80122e6:	f3bf 8f6f 	isb	sy
 80122ea:	f3bf 8f4f 	dsb	sy
 80122ee:	61fb      	str	r3, [r7, #28]
}
 80122f0:	bf00      	nop
 80122f2:	bf00      	nop
 80122f4:	e7fd      	b.n	80122f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80122f6:	f001 f9cb 	bl	8013690 <xTaskGetSchedulerState>
 80122fa:	4603      	mov	r3, r0
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d102      	bne.n	8012306 <xQueueReceive+0x72>
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d101      	bne.n	801230a <xQueueReceive+0x76>
 8012306:	2301      	movs	r3, #1
 8012308:	e000      	b.n	801230c <xQueueReceive+0x78>
 801230a:	2300      	movs	r3, #0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d10b      	bne.n	8012328 <xQueueReceive+0x94>
	__asm volatile
 8012310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012314:	f383 8811 	msr	BASEPRI, r3
 8012318:	f3bf 8f6f 	isb	sy
 801231c:	f3bf 8f4f 	dsb	sy
 8012320:	61bb      	str	r3, [r7, #24]
}
 8012322:	bf00      	nop
 8012324:	bf00      	nop
 8012326:	e7fd      	b.n	8012324 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012328:	f001 fd06 	bl	8013d38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801232e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012330:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012334:	2b00      	cmp	r3, #0
 8012336:	d01f      	beq.n	8012378 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012338:	68b9      	ldr	r1, [r7, #8]
 801233a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801233c:	f000 faa0 	bl	8012880 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012342:	1e5a      	subs	r2, r3, #1
 8012344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012346:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801234a:	691b      	ldr	r3, [r3, #16]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d00f      	beq.n	8012370 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012352:	3310      	adds	r3, #16
 8012354:	4618      	mov	r0, r3
 8012356:	f000 fff5 	bl	8013344 <xTaskRemoveFromEventList>
 801235a:	4603      	mov	r3, r0
 801235c:	2b00      	cmp	r3, #0
 801235e:	d007      	beq.n	8012370 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012360:	4b3c      	ldr	r3, [pc, #240]	@ (8012454 <xQueueReceive+0x1c0>)
 8012362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012366:	601a      	str	r2, [r3, #0]
 8012368:	f3bf 8f4f 	dsb	sy
 801236c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012370:	f001 fd14 	bl	8013d9c <vPortExitCritical>
				return pdPASS;
 8012374:	2301      	movs	r3, #1
 8012376:	e069      	b.n	801244c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d103      	bne.n	8012386 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801237e:	f001 fd0d 	bl	8013d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012382:	2300      	movs	r3, #0
 8012384:	e062      	b.n	801244c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012388:	2b00      	cmp	r3, #0
 801238a:	d106      	bne.n	801239a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801238c:	f107 0310 	add.w	r3, r7, #16
 8012390:	4618      	mov	r0, r3
 8012392:	f001 f83b 	bl	801340c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012396:	2301      	movs	r3, #1
 8012398:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801239a:	f001 fcff 	bl	8013d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801239e:	f000 fde1 	bl	8012f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80123a2:	f001 fcc9 	bl	8013d38 <vPortEnterCritical>
 80123a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123ac:	b25b      	sxtb	r3, r3
 80123ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80123b2:	d103      	bne.n	80123bc <xQueueReceive+0x128>
 80123b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b6:	2200      	movs	r2, #0
 80123b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80123bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80123c2:	b25b      	sxtb	r3, r3
 80123c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80123c8:	d103      	bne.n	80123d2 <xQueueReceive+0x13e>
 80123ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123cc:	2200      	movs	r2, #0
 80123ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80123d2:	f001 fce3 	bl	8013d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80123d6:	1d3a      	adds	r2, r7, #4
 80123d8:	f107 0310 	add.w	r3, r7, #16
 80123dc:	4611      	mov	r1, r2
 80123de:	4618      	mov	r0, r3
 80123e0:	f001 f82a 	bl	8013438 <xTaskCheckForTimeOut>
 80123e4:	4603      	mov	r3, r0
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d123      	bne.n	8012432 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80123ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80123ec:	f000 fac0 	bl	8012970 <prvIsQueueEmpty>
 80123f0:	4603      	mov	r3, r0
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d017      	beq.n	8012426 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80123f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123f8:	3324      	adds	r3, #36	@ 0x24
 80123fa:	687a      	ldr	r2, [r7, #4]
 80123fc:	4611      	mov	r1, r2
 80123fe:	4618      	mov	r0, r3
 8012400:	f000 ff7a 	bl	80132f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012404:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012406:	f000 fa61 	bl	80128cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801240a:	f000 fdb9 	bl	8012f80 <xTaskResumeAll>
 801240e:	4603      	mov	r3, r0
 8012410:	2b00      	cmp	r3, #0
 8012412:	d189      	bne.n	8012328 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012414:	4b0f      	ldr	r3, [pc, #60]	@ (8012454 <xQueueReceive+0x1c0>)
 8012416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801241a:	601a      	str	r2, [r3, #0]
 801241c:	f3bf 8f4f 	dsb	sy
 8012420:	f3bf 8f6f 	isb	sy
 8012424:	e780      	b.n	8012328 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012428:	f000 fa50 	bl	80128cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801242c:	f000 fda8 	bl	8012f80 <xTaskResumeAll>
 8012430:	e77a      	b.n	8012328 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012434:	f000 fa4a 	bl	80128cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012438:	f000 fda2 	bl	8012f80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801243c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801243e:	f000 fa97 	bl	8012970 <prvIsQueueEmpty>
 8012442:	4603      	mov	r3, r0
 8012444:	2b00      	cmp	r3, #0
 8012446:	f43f af6f 	beq.w	8012328 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801244a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801244c:	4618      	mov	r0, r3
 801244e:	3730      	adds	r7, #48	@ 0x30
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}
 8012454:	e000ed04 	.word	0xe000ed04

08012458 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012458:	b580      	push	{r7, lr}
 801245a:	b08e      	sub	sp, #56	@ 0x38
 801245c:	af00      	add	r7, sp, #0
 801245e:	6078      	str	r0, [r7, #4]
 8012460:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012462:	2300      	movs	r3, #0
 8012464:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801246a:	2300      	movs	r3, #0
 801246c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801246e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012470:	2b00      	cmp	r3, #0
 8012472:	d10b      	bne.n	801248c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8012474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012478:	f383 8811 	msr	BASEPRI, r3
 801247c:	f3bf 8f6f 	isb	sy
 8012480:	f3bf 8f4f 	dsb	sy
 8012484:	623b      	str	r3, [r7, #32]
}
 8012486:	bf00      	nop
 8012488:	bf00      	nop
 801248a:	e7fd      	b.n	8012488 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801248c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012490:	2b00      	cmp	r3, #0
 8012492:	d00b      	beq.n	80124ac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8012494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012498:	f383 8811 	msr	BASEPRI, r3
 801249c:	f3bf 8f6f 	isb	sy
 80124a0:	f3bf 8f4f 	dsb	sy
 80124a4:	61fb      	str	r3, [r7, #28]
}
 80124a6:	bf00      	nop
 80124a8:	bf00      	nop
 80124aa:	e7fd      	b.n	80124a8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80124ac:	f001 f8f0 	bl	8013690 <xTaskGetSchedulerState>
 80124b0:	4603      	mov	r3, r0
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d102      	bne.n	80124bc <xQueueSemaphoreTake+0x64>
 80124b6:	683b      	ldr	r3, [r7, #0]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d101      	bne.n	80124c0 <xQueueSemaphoreTake+0x68>
 80124bc:	2301      	movs	r3, #1
 80124be:	e000      	b.n	80124c2 <xQueueSemaphoreTake+0x6a>
 80124c0:	2300      	movs	r3, #0
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d10b      	bne.n	80124de <xQueueSemaphoreTake+0x86>
	__asm volatile
 80124c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124ca:	f383 8811 	msr	BASEPRI, r3
 80124ce:	f3bf 8f6f 	isb	sy
 80124d2:	f3bf 8f4f 	dsb	sy
 80124d6:	61bb      	str	r3, [r7, #24]
}
 80124d8:	bf00      	nop
 80124da:	bf00      	nop
 80124dc:	e7fd      	b.n	80124da <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80124de:	f001 fc2b 	bl	8013d38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80124e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124e6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80124e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d024      	beq.n	8012538 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80124ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124f0:	1e5a      	subs	r2, r3, #1
 80124f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80124f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d104      	bne.n	8012508 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80124fe:	f001 fa73 	bl	80139e8 <pvTaskIncrementMutexHeldCount>
 8012502:	4602      	mov	r2, r0
 8012504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012506:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801250a:	691b      	ldr	r3, [r3, #16]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d00f      	beq.n	8012530 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012512:	3310      	adds	r3, #16
 8012514:	4618      	mov	r0, r3
 8012516:	f000 ff15 	bl	8013344 <xTaskRemoveFromEventList>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d007      	beq.n	8012530 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012520:	4b54      	ldr	r3, [pc, #336]	@ (8012674 <xQueueSemaphoreTake+0x21c>)
 8012522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012526:	601a      	str	r2, [r3, #0]
 8012528:	f3bf 8f4f 	dsb	sy
 801252c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012530:	f001 fc34 	bl	8013d9c <vPortExitCritical>
				return pdPASS;
 8012534:	2301      	movs	r3, #1
 8012536:	e098      	b.n	801266a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012538:	683b      	ldr	r3, [r7, #0]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d112      	bne.n	8012564 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801253e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012540:	2b00      	cmp	r3, #0
 8012542:	d00b      	beq.n	801255c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8012544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012548:	f383 8811 	msr	BASEPRI, r3
 801254c:	f3bf 8f6f 	isb	sy
 8012550:	f3bf 8f4f 	dsb	sy
 8012554:	617b      	str	r3, [r7, #20]
}
 8012556:	bf00      	nop
 8012558:	bf00      	nop
 801255a:	e7fd      	b.n	8012558 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801255c:	f001 fc1e 	bl	8013d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012560:	2300      	movs	r3, #0
 8012562:	e082      	b.n	801266a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012566:	2b00      	cmp	r3, #0
 8012568:	d106      	bne.n	8012578 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801256a:	f107 030c 	add.w	r3, r7, #12
 801256e:	4618      	mov	r0, r3
 8012570:	f000 ff4c 	bl	801340c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012574:	2301      	movs	r3, #1
 8012576:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012578:	f001 fc10 	bl	8013d9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801257c:	f000 fcf2 	bl	8012f64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012580:	f001 fbda 	bl	8013d38 <vPortEnterCritical>
 8012584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012586:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801258a:	b25b      	sxtb	r3, r3
 801258c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012590:	d103      	bne.n	801259a <xQueueSemaphoreTake+0x142>
 8012592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012594:	2200      	movs	r2, #0
 8012596:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801259a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801259c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80125a0:	b25b      	sxtb	r3, r3
 80125a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80125a6:	d103      	bne.n	80125b0 <xQueueSemaphoreTake+0x158>
 80125a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125aa:	2200      	movs	r2, #0
 80125ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80125b0:	f001 fbf4 	bl	8013d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80125b4:	463a      	mov	r2, r7
 80125b6:	f107 030c 	add.w	r3, r7, #12
 80125ba:	4611      	mov	r1, r2
 80125bc:	4618      	mov	r0, r3
 80125be:	f000 ff3b 	bl	8013438 <xTaskCheckForTimeOut>
 80125c2:	4603      	mov	r3, r0
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d132      	bne.n	801262e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80125c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80125ca:	f000 f9d1 	bl	8012970 <prvIsQueueEmpty>
 80125ce:	4603      	mov	r3, r0
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d026      	beq.n	8012622 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80125d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d109      	bne.n	80125f0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80125dc:	f001 fbac 	bl	8013d38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80125e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125e2:	689b      	ldr	r3, [r3, #8]
 80125e4:	4618      	mov	r0, r3
 80125e6:	f001 f871 	bl	80136cc <xTaskPriorityInherit>
 80125ea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80125ec:	f001 fbd6 	bl	8013d9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80125f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125f2:	3324      	adds	r3, #36	@ 0x24
 80125f4:	683a      	ldr	r2, [r7, #0]
 80125f6:	4611      	mov	r1, r2
 80125f8:	4618      	mov	r0, r3
 80125fa:	f000 fe7d 	bl	80132f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80125fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012600:	f000 f964 	bl	80128cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012604:	f000 fcbc 	bl	8012f80 <xTaskResumeAll>
 8012608:	4603      	mov	r3, r0
 801260a:	2b00      	cmp	r3, #0
 801260c:	f47f af67 	bne.w	80124de <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012610:	4b18      	ldr	r3, [pc, #96]	@ (8012674 <xQueueSemaphoreTake+0x21c>)
 8012612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012616:	601a      	str	r2, [r3, #0]
 8012618:	f3bf 8f4f 	dsb	sy
 801261c:	f3bf 8f6f 	isb	sy
 8012620:	e75d      	b.n	80124de <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012622:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012624:	f000 f952 	bl	80128cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012628:	f000 fcaa 	bl	8012f80 <xTaskResumeAll>
 801262c:	e757      	b.n	80124de <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801262e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012630:	f000 f94c 	bl	80128cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012634:	f000 fca4 	bl	8012f80 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012638:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801263a:	f000 f999 	bl	8012970 <prvIsQueueEmpty>
 801263e:	4603      	mov	r3, r0
 8012640:	2b00      	cmp	r3, #0
 8012642:	f43f af4c 	beq.w	80124de <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012648:	2b00      	cmp	r3, #0
 801264a:	d00d      	beq.n	8012668 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801264c:	f001 fb74 	bl	8013d38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012650:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012652:	f000 f893 	bl	801277c <prvGetDisinheritPriorityAfterTimeout>
 8012656:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801265a:	689b      	ldr	r3, [r3, #8]
 801265c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801265e:	4618      	mov	r0, r3
 8012660:	f001 f932 	bl	80138c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012664:	f001 fb9a 	bl	8013d9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012668:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801266a:	4618      	mov	r0, r3
 801266c:	3738      	adds	r7, #56	@ 0x38
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}
 8012672:	bf00      	nop
 8012674:	e000ed04 	.word	0xe000ed04

08012678 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b08e      	sub	sp, #56	@ 0x38
 801267c:	af00      	add	r7, sp, #0
 801267e:	60f8      	str	r0, [r7, #12]
 8012680:	60b9      	str	r1, [r7, #8]
 8012682:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801268a:	2b00      	cmp	r3, #0
 801268c:	d10b      	bne.n	80126a6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801268e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012692:	f383 8811 	msr	BASEPRI, r3
 8012696:	f3bf 8f6f 	isb	sy
 801269a:	f3bf 8f4f 	dsb	sy
 801269e:	623b      	str	r3, [r7, #32]
}
 80126a0:	bf00      	nop
 80126a2:	bf00      	nop
 80126a4:	e7fd      	b.n	80126a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80126a6:	68bb      	ldr	r3, [r7, #8]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d103      	bne.n	80126b4 <xQueueReceiveFromISR+0x3c>
 80126ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d101      	bne.n	80126b8 <xQueueReceiveFromISR+0x40>
 80126b4:	2301      	movs	r3, #1
 80126b6:	e000      	b.n	80126ba <xQueueReceiveFromISR+0x42>
 80126b8:	2300      	movs	r3, #0
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d10b      	bne.n	80126d6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80126be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126c2:	f383 8811 	msr	BASEPRI, r3
 80126c6:	f3bf 8f6f 	isb	sy
 80126ca:	f3bf 8f4f 	dsb	sy
 80126ce:	61fb      	str	r3, [r7, #28]
}
 80126d0:	bf00      	nop
 80126d2:	bf00      	nop
 80126d4:	e7fd      	b.n	80126d2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80126d6:	f001 fc0f 	bl	8013ef8 <vPortValidateInterruptPriority>
	__asm volatile
 80126da:	f3ef 8211 	mrs	r2, BASEPRI
 80126de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e2:	f383 8811 	msr	BASEPRI, r3
 80126e6:	f3bf 8f6f 	isb	sy
 80126ea:	f3bf 8f4f 	dsb	sy
 80126ee:	61ba      	str	r2, [r7, #24]
 80126f0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80126f2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80126f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80126f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80126fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80126fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d02f      	beq.n	8012762 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012704:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012708:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801270c:	68b9      	ldr	r1, [r7, #8]
 801270e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012710:	f000 f8b6 	bl	8012880 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012716:	1e5a      	subs	r2, r3, #1
 8012718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801271a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801271c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012724:	d112      	bne.n	801274c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012728:	691b      	ldr	r3, [r3, #16]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d016      	beq.n	801275c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801272e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012730:	3310      	adds	r3, #16
 8012732:	4618      	mov	r0, r3
 8012734:	f000 fe06 	bl	8013344 <xTaskRemoveFromEventList>
 8012738:	4603      	mov	r3, r0
 801273a:	2b00      	cmp	r3, #0
 801273c:	d00e      	beq.n	801275c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d00b      	beq.n	801275c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	2201      	movs	r2, #1
 8012748:	601a      	str	r2, [r3, #0]
 801274a:	e007      	b.n	801275c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801274c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012750:	3301      	adds	r3, #1
 8012752:	b2db      	uxtb	r3, r3
 8012754:	b25a      	sxtb	r2, r3
 8012756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801275c:	2301      	movs	r3, #1
 801275e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012760:	e001      	b.n	8012766 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8012762:	2300      	movs	r3, #0
 8012764:	637b      	str	r3, [r7, #52]	@ 0x34
 8012766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012768:	613b      	str	r3, [r7, #16]
	__asm volatile
 801276a:	693b      	ldr	r3, [r7, #16]
 801276c:	f383 8811 	msr	BASEPRI, r3
}
 8012770:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012774:	4618      	mov	r0, r3
 8012776:	3738      	adds	r7, #56	@ 0x38
 8012778:	46bd      	mov	sp, r7
 801277a:	bd80      	pop	{r7, pc}

0801277c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801277c:	b480      	push	{r7}
 801277e:	b085      	sub	sp, #20
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012788:	2b00      	cmp	r3, #0
 801278a:	d006      	beq.n	801279a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	f1c3 0307 	rsb	r3, r3, #7
 8012796:	60fb      	str	r3, [r7, #12]
 8012798:	e001      	b.n	801279e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801279a:	2300      	movs	r3, #0
 801279c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801279e:	68fb      	ldr	r3, [r7, #12]
	}
 80127a0:	4618      	mov	r0, r3
 80127a2:	3714      	adds	r7, #20
 80127a4:	46bd      	mov	sp, r7
 80127a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127aa:	4770      	bx	lr

080127ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b086      	sub	sp, #24
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	60f8      	str	r0, [r7, #12]
 80127b4:	60b9      	str	r1, [r7, #8]
 80127b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80127b8:	2300      	movs	r3, #0
 80127ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d10d      	bne.n	80127e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d14d      	bne.n	801286e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	689b      	ldr	r3, [r3, #8]
 80127d6:	4618      	mov	r0, r3
 80127d8:	f000 ffee 	bl	80137b8 <xTaskPriorityDisinherit>
 80127dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2200      	movs	r2, #0
 80127e2:	609a      	str	r2, [r3, #8]
 80127e4:	e043      	b.n	801286e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d119      	bne.n	8012820 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	6858      	ldr	r0, [r3, #4]
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127f4:	461a      	mov	r2, r3
 80127f6:	68b9      	ldr	r1, [r7, #8]
 80127f8:	f003 faa0 	bl	8015d3c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	685a      	ldr	r2, [r3, #4]
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012804:	441a      	add	r2, r3
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	685a      	ldr	r2, [r3, #4]
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	689b      	ldr	r3, [r3, #8]
 8012812:	429a      	cmp	r2, r3
 8012814:	d32b      	bcc.n	801286e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	681a      	ldr	r2, [r3, #0]
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	605a      	str	r2, [r3, #4]
 801281e:	e026      	b.n	801286e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	68d8      	ldr	r0, [r3, #12]
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012828:	461a      	mov	r2, r3
 801282a:	68b9      	ldr	r1, [r7, #8]
 801282c:	f003 fa86 	bl	8015d3c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	68da      	ldr	r2, [r3, #12]
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012838:	425b      	negs	r3, r3
 801283a:	441a      	add	r2, r3
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	68da      	ldr	r2, [r3, #12]
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	429a      	cmp	r2, r3
 801284a:	d207      	bcs.n	801285c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	689a      	ldr	r2, [r3, #8]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012854:	425b      	negs	r3, r3
 8012856:	441a      	add	r2, r3
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	2b02      	cmp	r3, #2
 8012860:	d105      	bne.n	801286e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012862:	693b      	ldr	r3, [r7, #16]
 8012864:	2b00      	cmp	r3, #0
 8012866:	d002      	beq.n	801286e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	3b01      	subs	r3, #1
 801286c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801286e:	693b      	ldr	r3, [r7, #16]
 8012870:	1c5a      	adds	r2, r3, #1
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012876:	697b      	ldr	r3, [r7, #20]
}
 8012878:	4618      	mov	r0, r3
 801287a:	3718      	adds	r7, #24
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}

08012880 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b082      	sub	sp, #8
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
 8012888:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801288e:	2b00      	cmp	r3, #0
 8012890:	d018      	beq.n	80128c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	68da      	ldr	r2, [r3, #12]
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801289a:	441a      	add	r2, r3
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	68da      	ldr	r2, [r3, #12]
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	689b      	ldr	r3, [r3, #8]
 80128a8:	429a      	cmp	r2, r3
 80128aa:	d303      	bcc.n	80128b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681a      	ldr	r2, [r3, #0]
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	68d9      	ldr	r1, [r3, #12]
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128bc:	461a      	mov	r2, r3
 80128be:	6838      	ldr	r0, [r7, #0]
 80128c0:	f003 fa3c 	bl	8015d3c <memcpy>
	}
}
 80128c4:	bf00      	nop
 80128c6:	3708      	adds	r7, #8
 80128c8:	46bd      	mov	sp, r7
 80128ca:	bd80      	pop	{r7, pc}

080128cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b084      	sub	sp, #16
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80128d4:	f001 fa30 	bl	8013d38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80128de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80128e0:	e011      	b.n	8012906 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d012      	beq.n	8012910 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	3324      	adds	r3, #36	@ 0x24
 80128ee:	4618      	mov	r0, r3
 80128f0:	f000 fd28 	bl	8013344 <xTaskRemoveFromEventList>
 80128f4:	4603      	mov	r3, r0
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d001      	beq.n	80128fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80128fa:	f000 fe01 	bl	8013500 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80128fe:	7bfb      	ldrb	r3, [r7, #15]
 8012900:	3b01      	subs	r3, #1
 8012902:	b2db      	uxtb	r3, r3
 8012904:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801290a:	2b00      	cmp	r3, #0
 801290c:	dce9      	bgt.n	80128e2 <prvUnlockQueue+0x16>
 801290e:	e000      	b.n	8012912 <prvUnlockQueue+0x46>
					break;
 8012910:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	22ff      	movs	r2, #255	@ 0xff
 8012916:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801291a:	f001 fa3f 	bl	8013d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801291e:	f001 fa0b 	bl	8013d38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012928:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801292a:	e011      	b.n	8012950 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	691b      	ldr	r3, [r3, #16]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d012      	beq.n	801295a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	3310      	adds	r3, #16
 8012938:	4618      	mov	r0, r3
 801293a:	f000 fd03 	bl	8013344 <xTaskRemoveFromEventList>
 801293e:	4603      	mov	r3, r0
 8012940:	2b00      	cmp	r3, #0
 8012942:	d001      	beq.n	8012948 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012944:	f000 fddc 	bl	8013500 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012948:	7bbb      	ldrb	r3, [r7, #14]
 801294a:	3b01      	subs	r3, #1
 801294c:	b2db      	uxtb	r3, r3
 801294e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012950:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012954:	2b00      	cmp	r3, #0
 8012956:	dce9      	bgt.n	801292c <prvUnlockQueue+0x60>
 8012958:	e000      	b.n	801295c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801295a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	22ff      	movs	r2, #255	@ 0xff
 8012960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012964:	f001 fa1a 	bl	8013d9c <vPortExitCritical>
}
 8012968:	bf00      	nop
 801296a:	3710      	adds	r7, #16
 801296c:	46bd      	mov	sp, r7
 801296e:	bd80      	pop	{r7, pc}

08012970 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b084      	sub	sp, #16
 8012974:	af00      	add	r7, sp, #0
 8012976:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012978:	f001 f9de 	bl	8013d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012980:	2b00      	cmp	r3, #0
 8012982:	d102      	bne.n	801298a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012984:	2301      	movs	r3, #1
 8012986:	60fb      	str	r3, [r7, #12]
 8012988:	e001      	b.n	801298e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801298a:	2300      	movs	r3, #0
 801298c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801298e:	f001 fa05 	bl	8013d9c <vPortExitCritical>

	return xReturn;
 8012992:	68fb      	ldr	r3, [r7, #12]
}
 8012994:	4618      	mov	r0, r3
 8012996:	3710      	adds	r7, #16
 8012998:	46bd      	mov	sp, r7
 801299a:	bd80      	pop	{r7, pc}

0801299c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b084      	sub	sp, #16
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80129a4:	f001 f9c8 	bl	8013d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d102      	bne.n	80129ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80129b4:	2301      	movs	r3, #1
 80129b6:	60fb      	str	r3, [r7, #12]
 80129b8:	e001      	b.n	80129be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80129ba:	2300      	movs	r3, #0
 80129bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80129be:	f001 f9ed 	bl	8013d9c <vPortExitCritical>

	return xReturn;
 80129c2:	68fb      	ldr	r3, [r7, #12]
}
 80129c4:	4618      	mov	r0, r3
 80129c6:	3710      	adds	r7, #16
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}

080129cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b08c      	sub	sp, #48	@ 0x30
 80129d0:	af04      	add	r7, sp, #16
 80129d2:	60f8      	str	r0, [r7, #12]
 80129d4:	60b9      	str	r1, [r7, #8]
 80129d6:	603b      	str	r3, [r7, #0]
 80129d8:	4613      	mov	r3, r2
 80129da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80129dc:	88fb      	ldrh	r3, [r7, #6]
 80129de:	009b      	lsls	r3, r3, #2
 80129e0:	4618      	mov	r0, r3
 80129e2:	f001 facb 	bl	8013f7c <pvPortMalloc>
 80129e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80129e8:	697b      	ldr	r3, [r7, #20]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d00e      	beq.n	8012a0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80129ee:	20a0      	movs	r0, #160	@ 0xa0
 80129f0:	f001 fac4 	bl	8013f7c <pvPortMalloc>
 80129f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80129f6:	69fb      	ldr	r3, [r7, #28]
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d003      	beq.n	8012a04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80129fc:	69fb      	ldr	r3, [r7, #28]
 80129fe:	697a      	ldr	r2, [r7, #20]
 8012a00:	631a      	str	r2, [r3, #48]	@ 0x30
 8012a02:	e005      	b.n	8012a10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012a04:	6978      	ldr	r0, [r7, #20]
 8012a06:	f001 fb87 	bl	8014118 <vPortFree>
 8012a0a:	e001      	b.n	8012a10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012a0c:	2300      	movs	r3, #0
 8012a0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012a10:	69fb      	ldr	r3, [r7, #28]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d013      	beq.n	8012a3e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012a16:	88fa      	ldrh	r2, [r7, #6]
 8012a18:	2300      	movs	r3, #0
 8012a1a:	9303      	str	r3, [sp, #12]
 8012a1c:	69fb      	ldr	r3, [r7, #28]
 8012a1e:	9302      	str	r3, [sp, #8]
 8012a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a22:	9301      	str	r3, [sp, #4]
 8012a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a26:	9300      	str	r3, [sp, #0]
 8012a28:	683b      	ldr	r3, [r7, #0]
 8012a2a:	68b9      	ldr	r1, [r7, #8]
 8012a2c:	68f8      	ldr	r0, [r7, #12]
 8012a2e:	f000 f80f 	bl	8012a50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012a32:	69f8      	ldr	r0, [r7, #28]
 8012a34:	f000 f8ac 	bl	8012b90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012a38:	2301      	movs	r3, #1
 8012a3a:	61bb      	str	r3, [r7, #24]
 8012a3c:	e002      	b.n	8012a44 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012a3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012a42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012a44:	69bb      	ldr	r3, [r7, #24]
	}
 8012a46:	4618      	mov	r0, r3
 8012a48:	3720      	adds	r7, #32
 8012a4a:	46bd      	mov	sp, r7
 8012a4c:	bd80      	pop	{r7, pc}
	...

08012a50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012a50:	b580      	push	{r7, lr}
 8012a52:	b088      	sub	sp, #32
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	60f8      	str	r0, [r7, #12]
 8012a58:	60b9      	str	r1, [r7, #8]
 8012a5a:	607a      	str	r2, [r7, #4]
 8012a5c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012a68:	3b01      	subs	r3, #1
 8012a6a:	009b      	lsls	r3, r3, #2
 8012a6c:	4413      	add	r3, r2
 8012a6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012a70:	69bb      	ldr	r3, [r7, #24]
 8012a72:	f023 0307 	bic.w	r3, r3, #7
 8012a76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012a78:	69bb      	ldr	r3, [r7, #24]
 8012a7a:	f003 0307 	and.w	r3, r3, #7
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d00b      	beq.n	8012a9a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8012a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a86:	f383 8811 	msr	BASEPRI, r3
 8012a8a:	f3bf 8f6f 	isb	sy
 8012a8e:	f3bf 8f4f 	dsb	sy
 8012a92:	617b      	str	r3, [r7, #20]
}
 8012a94:	bf00      	nop
 8012a96:	bf00      	nop
 8012a98:	e7fd      	b.n	8012a96 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012a9a:	68bb      	ldr	r3, [r7, #8]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d01f      	beq.n	8012ae0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	61fb      	str	r3, [r7, #28]
 8012aa4:	e012      	b.n	8012acc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012aa6:	68ba      	ldr	r2, [r7, #8]
 8012aa8:	69fb      	ldr	r3, [r7, #28]
 8012aaa:	4413      	add	r3, r2
 8012aac:	7819      	ldrb	r1, [r3, #0]
 8012aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ab0:	69fb      	ldr	r3, [r7, #28]
 8012ab2:	4413      	add	r3, r2
 8012ab4:	3334      	adds	r3, #52	@ 0x34
 8012ab6:	460a      	mov	r2, r1
 8012ab8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012aba:	68ba      	ldr	r2, [r7, #8]
 8012abc:	69fb      	ldr	r3, [r7, #28]
 8012abe:	4413      	add	r3, r2
 8012ac0:	781b      	ldrb	r3, [r3, #0]
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d006      	beq.n	8012ad4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012ac6:	69fb      	ldr	r3, [r7, #28]
 8012ac8:	3301      	adds	r3, #1
 8012aca:	61fb      	str	r3, [r7, #28]
 8012acc:	69fb      	ldr	r3, [r7, #28]
 8012ace:	2b0f      	cmp	r3, #15
 8012ad0:	d9e9      	bls.n	8012aa6 <prvInitialiseNewTask+0x56>
 8012ad2:	e000      	b.n	8012ad6 <prvInitialiseNewTask+0x86>
			{
				break;
 8012ad4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad8:	2200      	movs	r2, #0
 8012ada:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012ade:	e003      	b.n	8012ae8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ae2:	2200      	movs	r2, #0
 8012ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aea:	2b06      	cmp	r3, #6
 8012aec:	d901      	bls.n	8012af2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012aee:	2306      	movs	r3, #6
 8012af0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012af6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012afa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012afc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b00:	2200      	movs	r2, #0
 8012b02:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b06:	3304      	adds	r3, #4
 8012b08:	4618      	mov	r0, r3
 8012b0a:	f7ff f83f 	bl	8011b8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b10:	3318      	adds	r3, #24
 8012b12:	4618      	mov	r0, r3
 8012b14:	f7ff f83a 	bl	8011b8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b20:	f1c3 0207 	rsb	r2, r3, #7
 8012b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b30:	2200      	movs	r2, #0
 8012b32:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b38:	2200      	movs	r2, #0
 8012b3a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b40:	334c      	adds	r3, #76	@ 0x4c
 8012b42:	224c      	movs	r2, #76	@ 0x4c
 8012b44:	2100      	movs	r1, #0
 8012b46:	4618      	mov	r0, r3
 8012b48:	f003 f85a 	bl	8015c00 <memset>
 8012b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b4e:	4a0d      	ldr	r2, [pc, #52]	@ (8012b84 <prvInitialiseNewTask+0x134>)
 8012b50:	651a      	str	r2, [r3, #80]	@ 0x50
 8012b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b54:	4a0c      	ldr	r2, [pc, #48]	@ (8012b88 <prvInitialiseNewTask+0x138>)
 8012b56:	655a      	str	r2, [r3, #84]	@ 0x54
 8012b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8012b8c <prvInitialiseNewTask+0x13c>)
 8012b5c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012b5e:	683a      	ldr	r2, [r7, #0]
 8012b60:	68f9      	ldr	r1, [r7, #12]
 8012b62:	69b8      	ldr	r0, [r7, #24]
 8012b64:	f000 ffba 	bl	8013adc <pxPortInitialiseStack>
 8012b68:	4602      	mov	r2, r0
 8012b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d002      	beq.n	8012b7a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b7a:	bf00      	nop
 8012b7c:	3720      	adds	r7, #32
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bd80      	pop	{r7, pc}
 8012b82:	bf00      	nop
 8012b84:	20005af0 	.word	0x20005af0
 8012b88:	20005b58 	.word	0x20005b58
 8012b8c:	20005bc0 	.word	0x20005bc0

08012b90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012b90:	b580      	push	{r7, lr}
 8012b92:	b082      	sub	sp, #8
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012b98:	f001 f8ce 	bl	8013d38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8012c48 <prvAddNewTaskToReadyList+0xb8>)
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	3301      	adds	r3, #1
 8012ba2:	4a29      	ldr	r2, [pc, #164]	@ (8012c48 <prvAddNewTaskToReadyList+0xb8>)
 8012ba4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012ba6:	4b29      	ldr	r3, [pc, #164]	@ (8012c4c <prvAddNewTaskToReadyList+0xbc>)
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d109      	bne.n	8012bc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012bae:	4a27      	ldr	r2, [pc, #156]	@ (8012c4c <prvAddNewTaskToReadyList+0xbc>)
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012bb4:	4b24      	ldr	r3, [pc, #144]	@ (8012c48 <prvAddNewTaskToReadyList+0xb8>)
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	2b01      	cmp	r3, #1
 8012bba:	d110      	bne.n	8012bde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012bbc:	f000 fcc4 	bl	8013548 <prvInitialiseTaskLists>
 8012bc0:	e00d      	b.n	8012bde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012bc2:	4b23      	ldr	r3, [pc, #140]	@ (8012c50 <prvAddNewTaskToReadyList+0xc0>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d109      	bne.n	8012bde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012bca:	4b20      	ldr	r3, [pc, #128]	@ (8012c4c <prvAddNewTaskToReadyList+0xbc>)
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bd4:	429a      	cmp	r2, r3
 8012bd6:	d802      	bhi.n	8012bde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8012c4c <prvAddNewTaskToReadyList+0xbc>)
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012bde:	4b1d      	ldr	r3, [pc, #116]	@ (8012c54 <prvAddNewTaskToReadyList+0xc4>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	3301      	adds	r3, #1
 8012be4:	4a1b      	ldr	r2, [pc, #108]	@ (8012c54 <prvAddNewTaskToReadyList+0xc4>)
 8012be6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bec:	2201      	movs	r2, #1
 8012bee:	409a      	lsls	r2, r3
 8012bf0:	4b19      	ldr	r3, [pc, #100]	@ (8012c58 <prvAddNewTaskToReadyList+0xc8>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	4313      	orrs	r3, r2
 8012bf6:	4a18      	ldr	r2, [pc, #96]	@ (8012c58 <prvAddNewTaskToReadyList+0xc8>)
 8012bf8:	6013      	str	r3, [r2, #0]
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bfe:	4613      	mov	r3, r2
 8012c00:	009b      	lsls	r3, r3, #2
 8012c02:	4413      	add	r3, r2
 8012c04:	009b      	lsls	r3, r3, #2
 8012c06:	4a15      	ldr	r2, [pc, #84]	@ (8012c5c <prvAddNewTaskToReadyList+0xcc>)
 8012c08:	441a      	add	r2, r3
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	3304      	adds	r3, #4
 8012c0e:	4619      	mov	r1, r3
 8012c10:	4610      	mov	r0, r2
 8012c12:	f7fe ffc8 	bl	8011ba6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012c16:	f001 f8c1 	bl	8013d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8012c50 <prvAddNewTaskToReadyList+0xc0>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d00e      	beq.n	8012c40 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012c22:	4b0a      	ldr	r3, [pc, #40]	@ (8012c4c <prvAddNewTaskToReadyList+0xbc>)
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d207      	bcs.n	8012c40 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012c30:	4b0b      	ldr	r3, [pc, #44]	@ (8012c60 <prvAddNewTaskToReadyList+0xd0>)
 8012c32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c36:	601a      	str	r2, [r3, #0]
 8012c38:	f3bf 8f4f 	dsb	sy
 8012c3c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012c40:	bf00      	nop
 8012c42:	3708      	adds	r7, #8
 8012c44:	46bd      	mov	sp, r7
 8012c46:	bd80      	pop	{r7, pc}
 8012c48:	20000b3c 	.word	0x20000b3c
 8012c4c:	20000a3c 	.word	0x20000a3c
 8012c50:	20000b48 	.word	0x20000b48
 8012c54:	20000b58 	.word	0x20000b58
 8012c58:	20000b44 	.word	0x20000b44
 8012c5c:	20000a40 	.word	0x20000a40
 8012c60:	e000ed04 	.word	0xe000ed04

08012c64 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b084      	sub	sp, #16
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012c6c:	f001 f864 	bl	8013d38 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d102      	bne.n	8012c7c <vTaskDelete+0x18>
 8012c76:	4b39      	ldr	r3, [pc, #228]	@ (8012d5c <vTaskDelete+0xf8>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	e000      	b.n	8012c7e <vTaskDelete+0x1a>
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	3304      	adds	r3, #4
 8012c84:	4618      	mov	r0, r3
 8012c86:	f7fe ffeb 	bl	8011c60 <uxListRemove>
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d115      	bne.n	8012cbc <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c94:	4932      	ldr	r1, [pc, #200]	@ (8012d60 <vTaskDelete+0xfc>)
 8012c96:	4613      	mov	r3, r2
 8012c98:	009b      	lsls	r3, r3, #2
 8012c9a:	4413      	add	r3, r2
 8012c9c:	009b      	lsls	r3, r3, #2
 8012c9e:	440b      	add	r3, r1
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d10a      	bne.n	8012cbc <vTaskDelete+0x58>
 8012ca6:	68fb      	ldr	r3, [r7, #12]
 8012ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012caa:	2201      	movs	r2, #1
 8012cac:	fa02 f303 	lsl.w	r3, r2, r3
 8012cb0:	43da      	mvns	r2, r3
 8012cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8012d64 <vTaskDelete+0x100>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	4013      	ands	r3, r2
 8012cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8012d64 <vTaskDelete+0x100>)
 8012cba:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d004      	beq.n	8012cce <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	3318      	adds	r3, #24
 8012cc8:	4618      	mov	r0, r3
 8012cca:	f7fe ffc9 	bl	8011c60 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012cce:	4b26      	ldr	r3, [pc, #152]	@ (8012d68 <vTaskDelete+0x104>)
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	3301      	adds	r3, #1
 8012cd4:	4a24      	ldr	r2, [pc, #144]	@ (8012d68 <vTaskDelete+0x104>)
 8012cd6:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8012cd8:	4b20      	ldr	r3, [pc, #128]	@ (8012d5c <vTaskDelete+0xf8>)
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	68fa      	ldr	r2, [r7, #12]
 8012cde:	429a      	cmp	r2, r3
 8012ce0:	d10b      	bne.n	8012cfa <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	3304      	adds	r3, #4
 8012ce6:	4619      	mov	r1, r3
 8012ce8:	4820      	ldr	r0, [pc, #128]	@ (8012d6c <vTaskDelete+0x108>)
 8012cea:	f7fe ff5c 	bl	8011ba6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8012cee:	4b20      	ldr	r3, [pc, #128]	@ (8012d70 <vTaskDelete+0x10c>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8012d70 <vTaskDelete+0x10c>)
 8012cf6:	6013      	str	r3, [r2, #0]
 8012cf8:	e009      	b.n	8012d0e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8012cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8012d74 <vTaskDelete+0x110>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	3b01      	subs	r3, #1
 8012d00:	4a1c      	ldr	r2, [pc, #112]	@ (8012d74 <vTaskDelete+0x110>)
 8012d02:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8012d04:	68f8      	ldr	r0, [r7, #12]
 8012d06:	f000 fc8d 	bl	8013624 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8012d0a:	f000 fca1 	bl	8013650 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8012d0e:	f001 f845 	bl	8013d9c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8012d12:	4b19      	ldr	r3, [pc, #100]	@ (8012d78 <vTaskDelete+0x114>)
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d01c      	beq.n	8012d54 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8012d1a:	4b10      	ldr	r3, [pc, #64]	@ (8012d5c <vTaskDelete+0xf8>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	68fa      	ldr	r2, [r7, #12]
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d117      	bne.n	8012d54 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8012d24:	4b15      	ldr	r3, [pc, #84]	@ (8012d7c <vTaskDelete+0x118>)
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d00b      	beq.n	8012d44 <vTaskDelete+0xe0>
	__asm volatile
 8012d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d30:	f383 8811 	msr	BASEPRI, r3
 8012d34:	f3bf 8f6f 	isb	sy
 8012d38:	f3bf 8f4f 	dsb	sy
 8012d3c:	60bb      	str	r3, [r7, #8]
}
 8012d3e:	bf00      	nop
 8012d40:	bf00      	nop
 8012d42:	e7fd      	b.n	8012d40 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8012d44:	4b0e      	ldr	r3, [pc, #56]	@ (8012d80 <vTaskDelete+0x11c>)
 8012d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d4a:	601a      	str	r2, [r3, #0]
 8012d4c:	f3bf 8f4f 	dsb	sy
 8012d50:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012d54:	bf00      	nop
 8012d56:	3710      	adds	r7, #16
 8012d58:	46bd      	mov	sp, r7
 8012d5a:	bd80      	pop	{r7, pc}
 8012d5c:	20000a3c 	.word	0x20000a3c
 8012d60:	20000a40 	.word	0x20000a40
 8012d64:	20000b44 	.word	0x20000b44
 8012d68:	20000b58 	.word	0x20000b58
 8012d6c:	20000b10 	.word	0x20000b10
 8012d70:	20000b24 	.word	0x20000b24
 8012d74:	20000b3c 	.word	0x20000b3c
 8012d78:	20000b48 	.word	0x20000b48
 8012d7c:	20000b64 	.word	0x20000b64
 8012d80:	e000ed04 	.word	0xe000ed04

08012d84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b084      	sub	sp, #16
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012d8c:	2300      	movs	r3, #0
 8012d8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d018      	beq.n	8012dc8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012d96:	4b14      	ldr	r3, [pc, #80]	@ (8012de8 <vTaskDelay+0x64>)
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d00b      	beq.n	8012db6 <vTaskDelay+0x32>
	__asm volatile
 8012d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012da2:	f383 8811 	msr	BASEPRI, r3
 8012da6:	f3bf 8f6f 	isb	sy
 8012daa:	f3bf 8f4f 	dsb	sy
 8012dae:	60bb      	str	r3, [r7, #8]
}
 8012db0:	bf00      	nop
 8012db2:	bf00      	nop
 8012db4:	e7fd      	b.n	8012db2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012db6:	f000 f8d5 	bl	8012f64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012dba:	2100      	movs	r1, #0
 8012dbc:	6878      	ldr	r0, [r7, #4]
 8012dbe:	f000 fe27 	bl	8013a10 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012dc2:	f000 f8dd 	bl	8012f80 <xTaskResumeAll>
 8012dc6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d107      	bne.n	8012dde <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012dce:	4b07      	ldr	r3, [pc, #28]	@ (8012dec <vTaskDelay+0x68>)
 8012dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012dd4:	601a      	str	r2, [r3, #0]
 8012dd6:	f3bf 8f4f 	dsb	sy
 8012dda:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012dde:	bf00      	nop
 8012de0:	3710      	adds	r7, #16
 8012de2:	46bd      	mov	sp, r7
 8012de4:	bd80      	pop	{r7, pc}
 8012de6:	bf00      	nop
 8012de8:	20000b64 	.word	0x20000b64
 8012dec:	e000ed04 	.word	0xe000ed04

08012df0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8012df0:	b580      	push	{r7, lr}
 8012df2:	b088      	sub	sp, #32
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8012dfc:	69bb      	ldr	r3, [r7, #24]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d10b      	bne.n	8012e1a <eTaskGetState+0x2a>
	__asm volatile
 8012e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e06:	f383 8811 	msr	BASEPRI, r3
 8012e0a:	f3bf 8f6f 	isb	sy
 8012e0e:	f3bf 8f4f 	dsb	sy
 8012e12:	60bb      	str	r3, [r7, #8]
}
 8012e14:	bf00      	nop
 8012e16:	bf00      	nop
 8012e18:	e7fd      	b.n	8012e16 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8012e1a:	4b24      	ldr	r3, [pc, #144]	@ (8012eac <eTaskGetState+0xbc>)
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	69ba      	ldr	r2, [r7, #24]
 8012e20:	429a      	cmp	r2, r3
 8012e22:	d102      	bne.n	8012e2a <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8012e24:	2300      	movs	r3, #0
 8012e26:	77fb      	strb	r3, [r7, #31]
 8012e28:	e03a      	b.n	8012ea0 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8012e2a:	f000 ff85 	bl	8013d38 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8012e2e:	69bb      	ldr	r3, [r7, #24]
 8012e30:	695b      	ldr	r3, [r3, #20]
 8012e32:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8012e34:	4b1e      	ldr	r3, [pc, #120]	@ (8012eb0 <eTaskGetState+0xc0>)
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8012e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8012eb4 <eTaskGetState+0xc4>)
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8012e40:	f000 ffac 	bl	8013d9c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8012e44:	697a      	ldr	r2, [r7, #20]
 8012e46:	693b      	ldr	r3, [r7, #16]
 8012e48:	429a      	cmp	r2, r3
 8012e4a:	d003      	beq.n	8012e54 <eTaskGetState+0x64>
 8012e4c:	697a      	ldr	r2, [r7, #20]
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	429a      	cmp	r2, r3
 8012e52:	d102      	bne.n	8012e5a <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8012e54:	2302      	movs	r3, #2
 8012e56:	77fb      	strb	r3, [r7, #31]
 8012e58:	e022      	b.n	8012ea0 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012e5a:	697b      	ldr	r3, [r7, #20]
 8012e5c:	4a16      	ldr	r2, [pc, #88]	@ (8012eb8 <eTaskGetState+0xc8>)
 8012e5e:	4293      	cmp	r3, r2
 8012e60:	d112      	bne.n	8012e88 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8012e62:	69bb      	ldr	r3, [r7, #24]
 8012e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d10b      	bne.n	8012e82 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012e6a:	69bb      	ldr	r3, [r7, #24]
 8012e6c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8012e70:	b2db      	uxtb	r3, r3
 8012e72:	2b01      	cmp	r3, #1
 8012e74:	d102      	bne.n	8012e7c <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8012e76:	2302      	movs	r3, #2
 8012e78:	77fb      	strb	r3, [r7, #31]
 8012e7a:	e011      	b.n	8012ea0 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8012e7c:	2303      	movs	r3, #3
 8012e7e:	77fb      	strb	r3, [r7, #31]
 8012e80:	e00e      	b.n	8012ea0 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012e82:	2302      	movs	r3, #2
 8012e84:	77fb      	strb	r3, [r7, #31]
 8012e86:	e00b      	b.n	8012ea0 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012e88:	697b      	ldr	r3, [r7, #20]
 8012e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8012ebc <eTaskGetState+0xcc>)
 8012e8c:	4293      	cmp	r3, r2
 8012e8e:	d002      	beq.n	8012e96 <eTaskGetState+0xa6>
 8012e90:	697b      	ldr	r3, [r7, #20]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d102      	bne.n	8012e9c <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8012e96:	2304      	movs	r3, #4
 8012e98:	77fb      	strb	r3, [r7, #31]
 8012e9a:	e001      	b.n	8012ea0 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012e9c:	2301      	movs	r3, #1
 8012e9e:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012ea0:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	3720      	adds	r7, #32
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd80      	pop	{r7, pc}
 8012eaa:	bf00      	nop
 8012eac:	20000a3c 	.word	0x20000a3c
 8012eb0:	20000af4 	.word	0x20000af4
 8012eb4:	20000af8 	.word	0x20000af8
 8012eb8:	20000b28 	.word	0x20000b28
 8012ebc:	20000b10 	.word	0x20000b10

08012ec0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b086      	sub	sp, #24
 8012ec4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8012ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8012f44 <vTaskStartScheduler+0x84>)
 8012ec8:	9301      	str	r3, [sp, #4]
 8012eca:	2300      	movs	r3, #0
 8012ecc:	9300      	str	r3, [sp, #0]
 8012ece:	2300      	movs	r3, #0
 8012ed0:	2280      	movs	r2, #128	@ 0x80
 8012ed2:	491d      	ldr	r1, [pc, #116]	@ (8012f48 <vTaskStartScheduler+0x88>)
 8012ed4:	481d      	ldr	r0, [pc, #116]	@ (8012f4c <vTaskStartScheduler+0x8c>)
 8012ed6:	f7ff fd79 	bl	80129cc <xTaskCreate>
 8012eda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	2b01      	cmp	r3, #1
 8012ee0:	d11b      	bne.n	8012f1a <vTaskStartScheduler+0x5a>
	__asm volatile
 8012ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ee6:	f383 8811 	msr	BASEPRI, r3
 8012eea:	f3bf 8f6f 	isb	sy
 8012eee:	f3bf 8f4f 	dsb	sy
 8012ef2:	60bb      	str	r3, [r7, #8]
}
 8012ef4:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012ef6:	4b16      	ldr	r3, [pc, #88]	@ (8012f50 <vTaskStartScheduler+0x90>)
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	334c      	adds	r3, #76	@ 0x4c
 8012efc:	4a15      	ldr	r2, [pc, #84]	@ (8012f54 <vTaskStartScheduler+0x94>)
 8012efe:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012f00:	4b15      	ldr	r3, [pc, #84]	@ (8012f58 <vTaskStartScheduler+0x98>)
 8012f02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012f06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012f08:	4b14      	ldr	r3, [pc, #80]	@ (8012f5c <vTaskStartScheduler+0x9c>)
 8012f0a:	2201      	movs	r2, #1
 8012f0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012f0e:	4b14      	ldr	r3, [pc, #80]	@ (8012f60 <vTaskStartScheduler+0xa0>)
 8012f10:	2200      	movs	r2, #0
 8012f12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012f14:	f000 fe6c 	bl	8013bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012f18:	e00f      	b.n	8012f3a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012f20:	d10b      	bne.n	8012f3a <vTaskStartScheduler+0x7a>
	__asm volatile
 8012f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f26:	f383 8811 	msr	BASEPRI, r3
 8012f2a:	f3bf 8f6f 	isb	sy
 8012f2e:	f3bf 8f4f 	dsb	sy
 8012f32:	607b      	str	r3, [r7, #4]
}
 8012f34:	bf00      	nop
 8012f36:	bf00      	nop
 8012f38:	e7fd      	b.n	8012f36 <vTaskStartScheduler+0x76>
}
 8012f3a:	bf00      	nop
 8012f3c:	3710      	adds	r7, #16
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}
 8012f42:	bf00      	nop
 8012f44:	20000b60 	.word	0x20000b60
 8012f48:	08016d18 	.word	0x08016d18
 8012f4c:	08013519 	.word	0x08013519
 8012f50:	20000a3c 	.word	0x20000a3c
 8012f54:	20000280 	.word	0x20000280
 8012f58:	20000b5c 	.word	0x20000b5c
 8012f5c:	20000b48 	.word	0x20000b48
 8012f60:	20000b40 	.word	0x20000b40

08012f64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f64:	b480      	push	{r7}
 8012f66:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012f68:	4b04      	ldr	r3, [pc, #16]	@ (8012f7c <vTaskSuspendAll+0x18>)
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	3301      	adds	r3, #1
 8012f6e:	4a03      	ldr	r2, [pc, #12]	@ (8012f7c <vTaskSuspendAll+0x18>)
 8012f70:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012f72:	bf00      	nop
 8012f74:	46bd      	mov	sp, r7
 8012f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7a:	4770      	bx	lr
 8012f7c:	20000b64 	.word	0x20000b64

08012f80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	b084      	sub	sp, #16
 8012f84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012f86:	2300      	movs	r3, #0
 8012f88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012f8e:	4b42      	ldr	r3, [pc, #264]	@ (8013098 <xTaskResumeAll+0x118>)
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d10b      	bne.n	8012fae <xTaskResumeAll+0x2e>
	__asm volatile
 8012f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f9a:	f383 8811 	msr	BASEPRI, r3
 8012f9e:	f3bf 8f6f 	isb	sy
 8012fa2:	f3bf 8f4f 	dsb	sy
 8012fa6:	603b      	str	r3, [r7, #0]
}
 8012fa8:	bf00      	nop
 8012faa:	bf00      	nop
 8012fac:	e7fd      	b.n	8012faa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012fae:	f000 fec3 	bl	8013d38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012fb2:	4b39      	ldr	r3, [pc, #228]	@ (8013098 <xTaskResumeAll+0x118>)
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	3b01      	subs	r3, #1
 8012fb8:	4a37      	ldr	r2, [pc, #220]	@ (8013098 <xTaskResumeAll+0x118>)
 8012fba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fbc:	4b36      	ldr	r3, [pc, #216]	@ (8013098 <xTaskResumeAll+0x118>)
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d161      	bne.n	8013088 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012fc4:	4b35      	ldr	r3, [pc, #212]	@ (801309c <xTaskResumeAll+0x11c>)
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d05d      	beq.n	8013088 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fcc:	e02e      	b.n	801302c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fce:	4b34      	ldr	r3, [pc, #208]	@ (80130a0 <xTaskResumeAll+0x120>)
 8012fd0:	68db      	ldr	r3, [r3, #12]
 8012fd2:	68db      	ldr	r3, [r3, #12]
 8012fd4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	3318      	adds	r3, #24
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f7fe fe40 	bl	8011c60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	3304      	adds	r3, #4
 8012fe4:	4618      	mov	r0, r3
 8012fe6:	f7fe fe3b 	bl	8011c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fee:	2201      	movs	r2, #1
 8012ff0:	409a      	lsls	r2, r3
 8012ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80130a4 <xTaskResumeAll+0x124>)
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	4313      	orrs	r3, r2
 8012ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80130a4 <xTaskResumeAll+0x124>)
 8012ffa:	6013      	str	r3, [r2, #0]
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013000:	4613      	mov	r3, r2
 8013002:	009b      	lsls	r3, r3, #2
 8013004:	4413      	add	r3, r2
 8013006:	009b      	lsls	r3, r3, #2
 8013008:	4a27      	ldr	r2, [pc, #156]	@ (80130a8 <xTaskResumeAll+0x128>)
 801300a:	441a      	add	r2, r3
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	3304      	adds	r3, #4
 8013010:	4619      	mov	r1, r3
 8013012:	4610      	mov	r0, r2
 8013014:	f7fe fdc7 	bl	8011ba6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801301c:	4b23      	ldr	r3, [pc, #140]	@ (80130ac <xTaskResumeAll+0x12c>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013022:	429a      	cmp	r2, r3
 8013024:	d302      	bcc.n	801302c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013026:	4b22      	ldr	r3, [pc, #136]	@ (80130b0 <xTaskResumeAll+0x130>)
 8013028:	2201      	movs	r2, #1
 801302a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801302c:	4b1c      	ldr	r3, [pc, #112]	@ (80130a0 <xTaskResumeAll+0x120>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d1cc      	bne.n	8012fce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013034:	68fb      	ldr	r3, [r7, #12]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d001      	beq.n	801303e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801303a:	f000 fb09 	bl	8013650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801303e:	4b1d      	ldr	r3, [pc, #116]	@ (80130b4 <xTaskResumeAll+0x134>)
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d010      	beq.n	801306c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801304a:	f000 f837 	bl	80130bc <xTaskIncrementTick>
 801304e:	4603      	mov	r3, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	d002      	beq.n	801305a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013054:	4b16      	ldr	r3, [pc, #88]	@ (80130b0 <xTaskResumeAll+0x130>)
 8013056:	2201      	movs	r2, #1
 8013058:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	3b01      	subs	r3, #1
 801305e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d1f1      	bne.n	801304a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013066:	4b13      	ldr	r3, [pc, #76]	@ (80130b4 <xTaskResumeAll+0x134>)
 8013068:	2200      	movs	r2, #0
 801306a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801306c:	4b10      	ldr	r3, [pc, #64]	@ (80130b0 <xTaskResumeAll+0x130>)
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	2b00      	cmp	r3, #0
 8013072:	d009      	beq.n	8013088 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013074:	2301      	movs	r3, #1
 8013076:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013078:	4b0f      	ldr	r3, [pc, #60]	@ (80130b8 <xTaskResumeAll+0x138>)
 801307a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801307e:	601a      	str	r2, [r3, #0]
 8013080:	f3bf 8f4f 	dsb	sy
 8013084:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013088:	f000 fe88 	bl	8013d9c <vPortExitCritical>

	return xAlreadyYielded;
 801308c:	68bb      	ldr	r3, [r7, #8]
}
 801308e:	4618      	mov	r0, r3
 8013090:	3710      	adds	r7, #16
 8013092:	46bd      	mov	sp, r7
 8013094:	bd80      	pop	{r7, pc}
 8013096:	bf00      	nop
 8013098:	20000b64 	.word	0x20000b64
 801309c:	20000b3c 	.word	0x20000b3c
 80130a0:	20000afc 	.word	0x20000afc
 80130a4:	20000b44 	.word	0x20000b44
 80130a8:	20000a40 	.word	0x20000a40
 80130ac:	20000a3c 	.word	0x20000a3c
 80130b0:	20000b50 	.word	0x20000b50
 80130b4:	20000b4c 	.word	0x20000b4c
 80130b8:	e000ed04 	.word	0xe000ed04

080130bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80130bc:	b580      	push	{r7, lr}
 80130be:	b086      	sub	sp, #24
 80130c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80130c2:	2300      	movs	r3, #0
 80130c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80130c6:	4b4f      	ldr	r3, [pc, #316]	@ (8013204 <xTaskIncrementTick+0x148>)
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	f040 808f 	bne.w	80131ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80130d0:	4b4d      	ldr	r3, [pc, #308]	@ (8013208 <xTaskIncrementTick+0x14c>)
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	3301      	adds	r3, #1
 80130d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80130d8:	4a4b      	ldr	r2, [pc, #300]	@ (8013208 <xTaskIncrementTick+0x14c>)
 80130da:	693b      	ldr	r3, [r7, #16]
 80130dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d121      	bne.n	8013128 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80130e4:	4b49      	ldr	r3, [pc, #292]	@ (801320c <xTaskIncrementTick+0x150>)
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d00b      	beq.n	8013106 <xTaskIncrementTick+0x4a>
	__asm volatile
 80130ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f2:	f383 8811 	msr	BASEPRI, r3
 80130f6:	f3bf 8f6f 	isb	sy
 80130fa:	f3bf 8f4f 	dsb	sy
 80130fe:	603b      	str	r3, [r7, #0]
}
 8013100:	bf00      	nop
 8013102:	bf00      	nop
 8013104:	e7fd      	b.n	8013102 <xTaskIncrementTick+0x46>
 8013106:	4b41      	ldr	r3, [pc, #260]	@ (801320c <xTaskIncrementTick+0x150>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	60fb      	str	r3, [r7, #12]
 801310c:	4b40      	ldr	r3, [pc, #256]	@ (8013210 <xTaskIncrementTick+0x154>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	4a3e      	ldr	r2, [pc, #248]	@ (801320c <xTaskIncrementTick+0x150>)
 8013112:	6013      	str	r3, [r2, #0]
 8013114:	4a3e      	ldr	r2, [pc, #248]	@ (8013210 <xTaskIncrementTick+0x154>)
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	6013      	str	r3, [r2, #0]
 801311a:	4b3e      	ldr	r3, [pc, #248]	@ (8013214 <xTaskIncrementTick+0x158>)
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	3301      	adds	r3, #1
 8013120:	4a3c      	ldr	r2, [pc, #240]	@ (8013214 <xTaskIncrementTick+0x158>)
 8013122:	6013      	str	r3, [r2, #0]
 8013124:	f000 fa94 	bl	8013650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013128:	4b3b      	ldr	r3, [pc, #236]	@ (8013218 <xTaskIncrementTick+0x15c>)
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	693a      	ldr	r2, [r7, #16]
 801312e:	429a      	cmp	r2, r3
 8013130:	d348      	bcc.n	80131c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013132:	4b36      	ldr	r3, [pc, #216]	@ (801320c <xTaskIncrementTick+0x150>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d104      	bne.n	8013146 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801313c:	4b36      	ldr	r3, [pc, #216]	@ (8013218 <xTaskIncrementTick+0x15c>)
 801313e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013142:	601a      	str	r2, [r3, #0]
					break;
 8013144:	e03e      	b.n	80131c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013146:	4b31      	ldr	r3, [pc, #196]	@ (801320c <xTaskIncrementTick+0x150>)
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	68db      	ldr	r3, [r3, #12]
 801314c:	68db      	ldr	r3, [r3, #12]
 801314e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013150:	68bb      	ldr	r3, [r7, #8]
 8013152:	685b      	ldr	r3, [r3, #4]
 8013154:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013156:	693a      	ldr	r2, [r7, #16]
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	429a      	cmp	r2, r3
 801315c:	d203      	bcs.n	8013166 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801315e:	4a2e      	ldr	r2, [pc, #184]	@ (8013218 <xTaskIncrementTick+0x15c>)
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013164:	e02e      	b.n	80131c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013166:	68bb      	ldr	r3, [r7, #8]
 8013168:	3304      	adds	r3, #4
 801316a:	4618      	mov	r0, r3
 801316c:	f7fe fd78 	bl	8011c60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013170:	68bb      	ldr	r3, [r7, #8]
 8013172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013174:	2b00      	cmp	r3, #0
 8013176:	d004      	beq.n	8013182 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013178:	68bb      	ldr	r3, [r7, #8]
 801317a:	3318      	adds	r3, #24
 801317c:	4618      	mov	r0, r3
 801317e:	f7fe fd6f 	bl	8011c60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013182:	68bb      	ldr	r3, [r7, #8]
 8013184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013186:	2201      	movs	r2, #1
 8013188:	409a      	lsls	r2, r3
 801318a:	4b24      	ldr	r3, [pc, #144]	@ (801321c <xTaskIncrementTick+0x160>)
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	4313      	orrs	r3, r2
 8013190:	4a22      	ldr	r2, [pc, #136]	@ (801321c <xTaskIncrementTick+0x160>)
 8013192:	6013      	str	r3, [r2, #0]
 8013194:	68bb      	ldr	r3, [r7, #8]
 8013196:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013198:	4613      	mov	r3, r2
 801319a:	009b      	lsls	r3, r3, #2
 801319c:	4413      	add	r3, r2
 801319e:	009b      	lsls	r3, r3, #2
 80131a0:	4a1f      	ldr	r2, [pc, #124]	@ (8013220 <xTaskIncrementTick+0x164>)
 80131a2:	441a      	add	r2, r3
 80131a4:	68bb      	ldr	r3, [r7, #8]
 80131a6:	3304      	adds	r3, #4
 80131a8:	4619      	mov	r1, r3
 80131aa:	4610      	mov	r0, r2
 80131ac:	f7fe fcfb 	bl	8011ba6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80131b0:	68bb      	ldr	r3, [r7, #8]
 80131b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131b4:	4b1b      	ldr	r3, [pc, #108]	@ (8013224 <xTaskIncrementTick+0x168>)
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d3b9      	bcc.n	8013132 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80131be:	2301      	movs	r3, #1
 80131c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80131c2:	e7b6      	b.n	8013132 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80131c4:	4b17      	ldr	r3, [pc, #92]	@ (8013224 <xTaskIncrementTick+0x168>)
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131ca:	4915      	ldr	r1, [pc, #84]	@ (8013220 <xTaskIncrementTick+0x164>)
 80131cc:	4613      	mov	r3, r2
 80131ce:	009b      	lsls	r3, r3, #2
 80131d0:	4413      	add	r3, r2
 80131d2:	009b      	lsls	r3, r3, #2
 80131d4:	440b      	add	r3, r1
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	2b01      	cmp	r3, #1
 80131da:	d901      	bls.n	80131e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80131dc:	2301      	movs	r3, #1
 80131de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80131e0:	4b11      	ldr	r3, [pc, #68]	@ (8013228 <xTaskIncrementTick+0x16c>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d007      	beq.n	80131f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80131e8:	2301      	movs	r3, #1
 80131ea:	617b      	str	r3, [r7, #20]
 80131ec:	e004      	b.n	80131f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80131ee:	4b0f      	ldr	r3, [pc, #60]	@ (801322c <xTaskIncrementTick+0x170>)
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	3301      	adds	r3, #1
 80131f4:	4a0d      	ldr	r2, [pc, #52]	@ (801322c <xTaskIncrementTick+0x170>)
 80131f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80131f8:	697b      	ldr	r3, [r7, #20]
}
 80131fa:	4618      	mov	r0, r3
 80131fc:	3718      	adds	r7, #24
 80131fe:	46bd      	mov	sp, r7
 8013200:	bd80      	pop	{r7, pc}
 8013202:	bf00      	nop
 8013204:	20000b64 	.word	0x20000b64
 8013208:	20000b40 	.word	0x20000b40
 801320c:	20000af4 	.word	0x20000af4
 8013210:	20000af8 	.word	0x20000af8
 8013214:	20000b54 	.word	0x20000b54
 8013218:	20000b5c 	.word	0x20000b5c
 801321c:	20000b44 	.word	0x20000b44
 8013220:	20000a40 	.word	0x20000a40
 8013224:	20000a3c 	.word	0x20000a3c
 8013228:	20000b50 	.word	0x20000b50
 801322c:	20000b4c 	.word	0x20000b4c

08013230 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013230:	b480      	push	{r7}
 8013232:	b087      	sub	sp, #28
 8013234:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013236:	4b2a      	ldr	r3, [pc, #168]	@ (80132e0 <vTaskSwitchContext+0xb0>)
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	2b00      	cmp	r3, #0
 801323c:	d003      	beq.n	8013246 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801323e:	4b29      	ldr	r3, [pc, #164]	@ (80132e4 <vTaskSwitchContext+0xb4>)
 8013240:	2201      	movs	r2, #1
 8013242:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013244:	e045      	b.n	80132d2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8013246:	4b27      	ldr	r3, [pc, #156]	@ (80132e4 <vTaskSwitchContext+0xb4>)
 8013248:	2200      	movs	r2, #0
 801324a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801324c:	4b26      	ldr	r3, [pc, #152]	@ (80132e8 <vTaskSwitchContext+0xb8>)
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	fab3 f383 	clz	r3, r3
 8013258:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801325a:	7afb      	ldrb	r3, [r7, #11]
 801325c:	f1c3 031f 	rsb	r3, r3, #31
 8013260:	617b      	str	r3, [r7, #20]
 8013262:	4922      	ldr	r1, [pc, #136]	@ (80132ec <vTaskSwitchContext+0xbc>)
 8013264:	697a      	ldr	r2, [r7, #20]
 8013266:	4613      	mov	r3, r2
 8013268:	009b      	lsls	r3, r3, #2
 801326a:	4413      	add	r3, r2
 801326c:	009b      	lsls	r3, r3, #2
 801326e:	440b      	add	r3, r1
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d10b      	bne.n	801328e <vTaskSwitchContext+0x5e>
	__asm volatile
 8013276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801327a:	f383 8811 	msr	BASEPRI, r3
 801327e:	f3bf 8f6f 	isb	sy
 8013282:	f3bf 8f4f 	dsb	sy
 8013286:	607b      	str	r3, [r7, #4]
}
 8013288:	bf00      	nop
 801328a:	bf00      	nop
 801328c:	e7fd      	b.n	801328a <vTaskSwitchContext+0x5a>
 801328e:	697a      	ldr	r2, [r7, #20]
 8013290:	4613      	mov	r3, r2
 8013292:	009b      	lsls	r3, r3, #2
 8013294:	4413      	add	r3, r2
 8013296:	009b      	lsls	r3, r3, #2
 8013298:	4a14      	ldr	r2, [pc, #80]	@ (80132ec <vTaskSwitchContext+0xbc>)
 801329a:	4413      	add	r3, r2
 801329c:	613b      	str	r3, [r7, #16]
 801329e:	693b      	ldr	r3, [r7, #16]
 80132a0:	685b      	ldr	r3, [r3, #4]
 80132a2:	685a      	ldr	r2, [r3, #4]
 80132a4:	693b      	ldr	r3, [r7, #16]
 80132a6:	605a      	str	r2, [r3, #4]
 80132a8:	693b      	ldr	r3, [r7, #16]
 80132aa:	685a      	ldr	r2, [r3, #4]
 80132ac:	693b      	ldr	r3, [r7, #16]
 80132ae:	3308      	adds	r3, #8
 80132b0:	429a      	cmp	r2, r3
 80132b2:	d104      	bne.n	80132be <vTaskSwitchContext+0x8e>
 80132b4:	693b      	ldr	r3, [r7, #16]
 80132b6:	685b      	ldr	r3, [r3, #4]
 80132b8:	685a      	ldr	r2, [r3, #4]
 80132ba:	693b      	ldr	r3, [r7, #16]
 80132bc:	605a      	str	r2, [r3, #4]
 80132be:	693b      	ldr	r3, [r7, #16]
 80132c0:	685b      	ldr	r3, [r3, #4]
 80132c2:	68db      	ldr	r3, [r3, #12]
 80132c4:	4a0a      	ldr	r2, [pc, #40]	@ (80132f0 <vTaskSwitchContext+0xc0>)
 80132c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80132c8:	4b09      	ldr	r3, [pc, #36]	@ (80132f0 <vTaskSwitchContext+0xc0>)
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	334c      	adds	r3, #76	@ 0x4c
 80132ce:	4a09      	ldr	r2, [pc, #36]	@ (80132f4 <vTaskSwitchContext+0xc4>)
 80132d0:	6013      	str	r3, [r2, #0]
}
 80132d2:	bf00      	nop
 80132d4:	371c      	adds	r7, #28
 80132d6:	46bd      	mov	sp, r7
 80132d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132dc:	4770      	bx	lr
 80132de:	bf00      	nop
 80132e0:	20000b64 	.word	0x20000b64
 80132e4:	20000b50 	.word	0x20000b50
 80132e8:	20000b44 	.word	0x20000b44
 80132ec:	20000a40 	.word	0x20000a40
 80132f0:	20000a3c 	.word	0x20000a3c
 80132f4:	20000280 	.word	0x20000280

080132f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b084      	sub	sp, #16
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	6078      	str	r0, [r7, #4]
 8013300:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d10b      	bne.n	8013320 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801330c:	f383 8811 	msr	BASEPRI, r3
 8013310:	f3bf 8f6f 	isb	sy
 8013314:	f3bf 8f4f 	dsb	sy
 8013318:	60fb      	str	r3, [r7, #12]
}
 801331a:	bf00      	nop
 801331c:	bf00      	nop
 801331e:	e7fd      	b.n	801331c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013320:	4b07      	ldr	r3, [pc, #28]	@ (8013340 <vTaskPlaceOnEventList+0x48>)
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	3318      	adds	r3, #24
 8013326:	4619      	mov	r1, r3
 8013328:	6878      	ldr	r0, [r7, #4]
 801332a:	f7fe fc60 	bl	8011bee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801332e:	2101      	movs	r1, #1
 8013330:	6838      	ldr	r0, [r7, #0]
 8013332:	f000 fb6d 	bl	8013a10 <prvAddCurrentTaskToDelayedList>
}
 8013336:	bf00      	nop
 8013338:	3710      	adds	r7, #16
 801333a:	46bd      	mov	sp, r7
 801333c:	bd80      	pop	{r7, pc}
 801333e:	bf00      	nop
 8013340:	20000a3c 	.word	0x20000a3c

08013344 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013344:	b580      	push	{r7, lr}
 8013346:	b086      	sub	sp, #24
 8013348:	af00      	add	r7, sp, #0
 801334a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	68db      	ldr	r3, [r3, #12]
 8013350:	68db      	ldr	r3, [r3, #12]
 8013352:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013354:	693b      	ldr	r3, [r7, #16]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d10b      	bne.n	8013372 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801335a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801335e:	f383 8811 	msr	BASEPRI, r3
 8013362:	f3bf 8f6f 	isb	sy
 8013366:	f3bf 8f4f 	dsb	sy
 801336a:	60fb      	str	r3, [r7, #12]
}
 801336c:	bf00      	nop
 801336e:	bf00      	nop
 8013370:	e7fd      	b.n	801336e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013372:	693b      	ldr	r3, [r7, #16]
 8013374:	3318      	adds	r3, #24
 8013376:	4618      	mov	r0, r3
 8013378:	f7fe fc72 	bl	8011c60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801337c:	4b1d      	ldr	r3, [pc, #116]	@ (80133f4 <xTaskRemoveFromEventList+0xb0>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d11c      	bne.n	80133be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013384:	693b      	ldr	r3, [r7, #16]
 8013386:	3304      	adds	r3, #4
 8013388:	4618      	mov	r0, r3
 801338a:	f7fe fc69 	bl	8011c60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801338e:	693b      	ldr	r3, [r7, #16]
 8013390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013392:	2201      	movs	r2, #1
 8013394:	409a      	lsls	r2, r3
 8013396:	4b18      	ldr	r3, [pc, #96]	@ (80133f8 <xTaskRemoveFromEventList+0xb4>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	4313      	orrs	r3, r2
 801339c:	4a16      	ldr	r2, [pc, #88]	@ (80133f8 <xTaskRemoveFromEventList+0xb4>)
 801339e:	6013      	str	r3, [r2, #0]
 80133a0:	693b      	ldr	r3, [r7, #16]
 80133a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133a4:	4613      	mov	r3, r2
 80133a6:	009b      	lsls	r3, r3, #2
 80133a8:	4413      	add	r3, r2
 80133aa:	009b      	lsls	r3, r3, #2
 80133ac:	4a13      	ldr	r2, [pc, #76]	@ (80133fc <xTaskRemoveFromEventList+0xb8>)
 80133ae:	441a      	add	r2, r3
 80133b0:	693b      	ldr	r3, [r7, #16]
 80133b2:	3304      	adds	r3, #4
 80133b4:	4619      	mov	r1, r3
 80133b6:	4610      	mov	r0, r2
 80133b8:	f7fe fbf5 	bl	8011ba6 <vListInsertEnd>
 80133bc:	e005      	b.n	80133ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80133be:	693b      	ldr	r3, [r7, #16]
 80133c0:	3318      	adds	r3, #24
 80133c2:	4619      	mov	r1, r3
 80133c4:	480e      	ldr	r0, [pc, #56]	@ (8013400 <xTaskRemoveFromEventList+0xbc>)
 80133c6:	f7fe fbee 	bl	8011ba6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80133ca:	693b      	ldr	r3, [r7, #16]
 80133cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133ce:	4b0d      	ldr	r3, [pc, #52]	@ (8013404 <xTaskRemoveFromEventList+0xc0>)
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133d4:	429a      	cmp	r2, r3
 80133d6:	d905      	bls.n	80133e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80133d8:	2301      	movs	r3, #1
 80133da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80133dc:	4b0a      	ldr	r3, [pc, #40]	@ (8013408 <xTaskRemoveFromEventList+0xc4>)
 80133de:	2201      	movs	r2, #1
 80133e0:	601a      	str	r2, [r3, #0]
 80133e2:	e001      	b.n	80133e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80133e4:	2300      	movs	r3, #0
 80133e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80133e8:	697b      	ldr	r3, [r7, #20]
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	3718      	adds	r7, #24
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bd80      	pop	{r7, pc}
 80133f2:	bf00      	nop
 80133f4:	20000b64 	.word	0x20000b64
 80133f8:	20000b44 	.word	0x20000b44
 80133fc:	20000a40 	.word	0x20000a40
 8013400:	20000afc 	.word	0x20000afc
 8013404:	20000a3c 	.word	0x20000a3c
 8013408:	20000b50 	.word	0x20000b50

0801340c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801340c:	b480      	push	{r7}
 801340e:	b083      	sub	sp, #12
 8013410:	af00      	add	r7, sp, #0
 8013412:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013414:	4b06      	ldr	r3, [pc, #24]	@ (8013430 <vTaskInternalSetTimeOutState+0x24>)
 8013416:	681a      	ldr	r2, [r3, #0]
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801341c:	4b05      	ldr	r3, [pc, #20]	@ (8013434 <vTaskInternalSetTimeOutState+0x28>)
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	605a      	str	r2, [r3, #4]
}
 8013424:	bf00      	nop
 8013426:	370c      	adds	r7, #12
 8013428:	46bd      	mov	sp, r7
 801342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801342e:	4770      	bx	lr
 8013430:	20000b54 	.word	0x20000b54
 8013434:	20000b40 	.word	0x20000b40

08013438 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b088      	sub	sp, #32
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
 8013440:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d10b      	bne.n	8013460 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801344c:	f383 8811 	msr	BASEPRI, r3
 8013450:	f3bf 8f6f 	isb	sy
 8013454:	f3bf 8f4f 	dsb	sy
 8013458:	613b      	str	r3, [r7, #16]
}
 801345a:	bf00      	nop
 801345c:	bf00      	nop
 801345e:	e7fd      	b.n	801345c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013460:	683b      	ldr	r3, [r7, #0]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d10b      	bne.n	801347e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801346a:	f383 8811 	msr	BASEPRI, r3
 801346e:	f3bf 8f6f 	isb	sy
 8013472:	f3bf 8f4f 	dsb	sy
 8013476:	60fb      	str	r3, [r7, #12]
}
 8013478:	bf00      	nop
 801347a:	bf00      	nop
 801347c:	e7fd      	b.n	801347a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801347e:	f000 fc5b 	bl	8013d38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013482:	4b1d      	ldr	r3, [pc, #116]	@ (80134f8 <xTaskCheckForTimeOut+0xc0>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	685b      	ldr	r3, [r3, #4]
 801348c:	69ba      	ldr	r2, [r7, #24]
 801348e:	1ad3      	subs	r3, r2, r3
 8013490:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801349a:	d102      	bne.n	80134a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801349c:	2300      	movs	r3, #0
 801349e:	61fb      	str	r3, [r7, #28]
 80134a0:	e023      	b.n	80134ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	681a      	ldr	r2, [r3, #0]
 80134a6:	4b15      	ldr	r3, [pc, #84]	@ (80134fc <xTaskCheckForTimeOut+0xc4>)
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	429a      	cmp	r2, r3
 80134ac:	d007      	beq.n	80134be <xTaskCheckForTimeOut+0x86>
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	685b      	ldr	r3, [r3, #4]
 80134b2:	69ba      	ldr	r2, [r7, #24]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	d302      	bcc.n	80134be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80134b8:	2301      	movs	r3, #1
 80134ba:	61fb      	str	r3, [r7, #28]
 80134bc:	e015      	b.n	80134ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	697a      	ldr	r2, [r7, #20]
 80134c4:	429a      	cmp	r2, r3
 80134c6:	d20b      	bcs.n	80134e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80134c8:	683b      	ldr	r3, [r7, #0]
 80134ca:	681a      	ldr	r2, [r3, #0]
 80134cc:	697b      	ldr	r3, [r7, #20]
 80134ce:	1ad2      	subs	r2, r2, r3
 80134d0:	683b      	ldr	r3, [r7, #0]
 80134d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80134d4:	6878      	ldr	r0, [r7, #4]
 80134d6:	f7ff ff99 	bl	801340c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80134da:	2300      	movs	r3, #0
 80134dc:	61fb      	str	r3, [r7, #28]
 80134de:	e004      	b.n	80134ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	2200      	movs	r2, #0
 80134e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80134e6:	2301      	movs	r3, #1
 80134e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80134ea:	f000 fc57 	bl	8013d9c <vPortExitCritical>

	return xReturn;
 80134ee:	69fb      	ldr	r3, [r7, #28]
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	3720      	adds	r7, #32
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bd80      	pop	{r7, pc}
 80134f8:	20000b40 	.word	0x20000b40
 80134fc:	20000b54 	.word	0x20000b54

08013500 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013500:	b480      	push	{r7}
 8013502:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013504:	4b03      	ldr	r3, [pc, #12]	@ (8013514 <vTaskMissedYield+0x14>)
 8013506:	2201      	movs	r2, #1
 8013508:	601a      	str	r2, [r3, #0]
}
 801350a:	bf00      	nop
 801350c:	46bd      	mov	sp, r7
 801350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013512:	4770      	bx	lr
 8013514:	20000b50 	.word	0x20000b50

08013518 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b082      	sub	sp, #8
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013520:	f000 f852 	bl	80135c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013524:	4b06      	ldr	r3, [pc, #24]	@ (8013540 <prvIdleTask+0x28>)
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	2b01      	cmp	r3, #1
 801352a:	d9f9      	bls.n	8013520 <prvIdleTask+0x8>
			{
				taskYIELD();
 801352c:	4b05      	ldr	r3, [pc, #20]	@ (8013544 <prvIdleTask+0x2c>)
 801352e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013532:	601a      	str	r2, [r3, #0]
 8013534:	f3bf 8f4f 	dsb	sy
 8013538:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801353c:	e7f0      	b.n	8013520 <prvIdleTask+0x8>
 801353e:	bf00      	nop
 8013540:	20000a40 	.word	0x20000a40
 8013544:	e000ed04 	.word	0xe000ed04

08013548 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013548:	b580      	push	{r7, lr}
 801354a:	b082      	sub	sp, #8
 801354c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801354e:	2300      	movs	r3, #0
 8013550:	607b      	str	r3, [r7, #4]
 8013552:	e00c      	b.n	801356e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013554:	687a      	ldr	r2, [r7, #4]
 8013556:	4613      	mov	r3, r2
 8013558:	009b      	lsls	r3, r3, #2
 801355a:	4413      	add	r3, r2
 801355c:	009b      	lsls	r3, r3, #2
 801355e:	4a12      	ldr	r2, [pc, #72]	@ (80135a8 <prvInitialiseTaskLists+0x60>)
 8013560:	4413      	add	r3, r2
 8013562:	4618      	mov	r0, r3
 8013564:	f7fe faf2 	bl	8011b4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	3301      	adds	r3, #1
 801356c:	607b      	str	r3, [r7, #4]
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	2b06      	cmp	r3, #6
 8013572:	d9ef      	bls.n	8013554 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013574:	480d      	ldr	r0, [pc, #52]	@ (80135ac <prvInitialiseTaskLists+0x64>)
 8013576:	f7fe fae9 	bl	8011b4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801357a:	480d      	ldr	r0, [pc, #52]	@ (80135b0 <prvInitialiseTaskLists+0x68>)
 801357c:	f7fe fae6 	bl	8011b4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013580:	480c      	ldr	r0, [pc, #48]	@ (80135b4 <prvInitialiseTaskLists+0x6c>)
 8013582:	f7fe fae3 	bl	8011b4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013586:	480c      	ldr	r0, [pc, #48]	@ (80135b8 <prvInitialiseTaskLists+0x70>)
 8013588:	f7fe fae0 	bl	8011b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801358c:	480b      	ldr	r0, [pc, #44]	@ (80135bc <prvInitialiseTaskLists+0x74>)
 801358e:	f7fe fadd 	bl	8011b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013592:	4b0b      	ldr	r3, [pc, #44]	@ (80135c0 <prvInitialiseTaskLists+0x78>)
 8013594:	4a05      	ldr	r2, [pc, #20]	@ (80135ac <prvInitialiseTaskLists+0x64>)
 8013596:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013598:	4b0a      	ldr	r3, [pc, #40]	@ (80135c4 <prvInitialiseTaskLists+0x7c>)
 801359a:	4a05      	ldr	r2, [pc, #20]	@ (80135b0 <prvInitialiseTaskLists+0x68>)
 801359c:	601a      	str	r2, [r3, #0]
}
 801359e:	bf00      	nop
 80135a0:	3708      	adds	r7, #8
 80135a2:	46bd      	mov	sp, r7
 80135a4:	bd80      	pop	{r7, pc}
 80135a6:	bf00      	nop
 80135a8:	20000a40 	.word	0x20000a40
 80135ac:	20000acc 	.word	0x20000acc
 80135b0:	20000ae0 	.word	0x20000ae0
 80135b4:	20000afc 	.word	0x20000afc
 80135b8:	20000b10 	.word	0x20000b10
 80135bc:	20000b28 	.word	0x20000b28
 80135c0:	20000af4 	.word	0x20000af4
 80135c4:	20000af8 	.word	0x20000af8

080135c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b082      	sub	sp, #8
 80135cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80135ce:	e019      	b.n	8013604 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80135d0:	f000 fbb2 	bl	8013d38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80135d4:	4b10      	ldr	r3, [pc, #64]	@ (8013618 <prvCheckTasksWaitingTermination+0x50>)
 80135d6:	68db      	ldr	r3, [r3, #12]
 80135d8:	68db      	ldr	r3, [r3, #12]
 80135da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	3304      	adds	r3, #4
 80135e0:	4618      	mov	r0, r3
 80135e2:	f7fe fb3d 	bl	8011c60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80135e6:	4b0d      	ldr	r3, [pc, #52]	@ (801361c <prvCheckTasksWaitingTermination+0x54>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	3b01      	subs	r3, #1
 80135ec:	4a0b      	ldr	r2, [pc, #44]	@ (801361c <prvCheckTasksWaitingTermination+0x54>)
 80135ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80135f0:	4b0b      	ldr	r3, [pc, #44]	@ (8013620 <prvCheckTasksWaitingTermination+0x58>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	3b01      	subs	r3, #1
 80135f6:	4a0a      	ldr	r2, [pc, #40]	@ (8013620 <prvCheckTasksWaitingTermination+0x58>)
 80135f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80135fa:	f000 fbcf 	bl	8013d9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80135fe:	6878      	ldr	r0, [r7, #4]
 8013600:	f000 f810 	bl	8013624 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013604:	4b06      	ldr	r3, [pc, #24]	@ (8013620 <prvCheckTasksWaitingTermination+0x58>)
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	2b00      	cmp	r3, #0
 801360a:	d1e1      	bne.n	80135d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801360c:	bf00      	nop
 801360e:	bf00      	nop
 8013610:	3708      	adds	r7, #8
 8013612:	46bd      	mov	sp, r7
 8013614:	bd80      	pop	{r7, pc}
 8013616:	bf00      	nop
 8013618:	20000b10 	.word	0x20000b10
 801361c:	20000b3c 	.word	0x20000b3c
 8013620:	20000b24 	.word	0x20000b24

08013624 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013624:	b580      	push	{r7, lr}
 8013626:	b082      	sub	sp, #8
 8013628:	af00      	add	r7, sp, #0
 801362a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	334c      	adds	r3, #76	@ 0x4c
 8013630:	4618      	mov	r0, r3
 8013632:	f002 faed 	bl	8015c10 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801363a:	4618      	mov	r0, r3
 801363c:	f000 fd6c 	bl	8014118 <vPortFree>
			vPortFree( pxTCB );
 8013640:	6878      	ldr	r0, [r7, #4]
 8013642:	f000 fd69 	bl	8014118 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013646:	bf00      	nop
 8013648:	3708      	adds	r7, #8
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
	...

08013650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013650:	b480      	push	{r7}
 8013652:	b083      	sub	sp, #12
 8013654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013656:	4b0c      	ldr	r3, [pc, #48]	@ (8013688 <prvResetNextTaskUnblockTime+0x38>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d104      	bne.n	801366a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013660:	4b0a      	ldr	r3, [pc, #40]	@ (801368c <prvResetNextTaskUnblockTime+0x3c>)
 8013662:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013666:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013668:	e008      	b.n	801367c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801366a:	4b07      	ldr	r3, [pc, #28]	@ (8013688 <prvResetNextTaskUnblockTime+0x38>)
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	68db      	ldr	r3, [r3, #12]
 8013672:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	685b      	ldr	r3, [r3, #4]
 8013678:	4a04      	ldr	r2, [pc, #16]	@ (801368c <prvResetNextTaskUnblockTime+0x3c>)
 801367a:	6013      	str	r3, [r2, #0]
}
 801367c:	bf00      	nop
 801367e:	370c      	adds	r7, #12
 8013680:	46bd      	mov	sp, r7
 8013682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013686:	4770      	bx	lr
 8013688:	20000af4 	.word	0x20000af4
 801368c:	20000b5c 	.word	0x20000b5c

08013690 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013690:	b480      	push	{r7}
 8013692:	b083      	sub	sp, #12
 8013694:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013696:	4b0b      	ldr	r3, [pc, #44]	@ (80136c4 <xTaskGetSchedulerState+0x34>)
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d102      	bne.n	80136a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801369e:	2301      	movs	r3, #1
 80136a0:	607b      	str	r3, [r7, #4]
 80136a2:	e008      	b.n	80136b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80136a4:	4b08      	ldr	r3, [pc, #32]	@ (80136c8 <xTaskGetSchedulerState+0x38>)
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d102      	bne.n	80136b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80136ac:	2302      	movs	r3, #2
 80136ae:	607b      	str	r3, [r7, #4]
 80136b0:	e001      	b.n	80136b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80136b2:	2300      	movs	r3, #0
 80136b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80136b6:	687b      	ldr	r3, [r7, #4]
	}
 80136b8:	4618      	mov	r0, r3
 80136ba:	370c      	adds	r7, #12
 80136bc:	46bd      	mov	sp, r7
 80136be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c2:	4770      	bx	lr
 80136c4:	20000b48 	.word	0x20000b48
 80136c8:	20000b64 	.word	0x20000b64

080136cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b084      	sub	sp, #16
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80136d8:	2300      	movs	r3, #0
 80136da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d05e      	beq.n	80137a0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80136e2:	68bb      	ldr	r3, [r7, #8]
 80136e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136e6:	4b31      	ldr	r3, [pc, #196]	@ (80137ac <xTaskPriorityInherit+0xe0>)
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136ec:	429a      	cmp	r2, r3
 80136ee:	d24e      	bcs.n	801378e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	699b      	ldr	r3, [r3, #24]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	db06      	blt.n	8013706 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136f8:	4b2c      	ldr	r3, [pc, #176]	@ (80137ac <xTaskPriorityInherit+0xe0>)
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136fe:	f1c3 0207 	rsb	r2, r3, #7
 8013702:	68bb      	ldr	r3, [r7, #8]
 8013704:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013706:	68bb      	ldr	r3, [r7, #8]
 8013708:	6959      	ldr	r1, [r3, #20]
 801370a:	68bb      	ldr	r3, [r7, #8]
 801370c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801370e:	4613      	mov	r3, r2
 8013710:	009b      	lsls	r3, r3, #2
 8013712:	4413      	add	r3, r2
 8013714:	009b      	lsls	r3, r3, #2
 8013716:	4a26      	ldr	r2, [pc, #152]	@ (80137b0 <xTaskPriorityInherit+0xe4>)
 8013718:	4413      	add	r3, r2
 801371a:	4299      	cmp	r1, r3
 801371c:	d12f      	bne.n	801377e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801371e:	68bb      	ldr	r3, [r7, #8]
 8013720:	3304      	adds	r3, #4
 8013722:	4618      	mov	r0, r3
 8013724:	f7fe fa9c 	bl	8011c60 <uxListRemove>
 8013728:	4603      	mov	r3, r0
 801372a:	2b00      	cmp	r3, #0
 801372c:	d10a      	bne.n	8013744 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 801372e:	68bb      	ldr	r3, [r7, #8]
 8013730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013732:	2201      	movs	r2, #1
 8013734:	fa02 f303 	lsl.w	r3, r2, r3
 8013738:	43da      	mvns	r2, r3
 801373a:	4b1e      	ldr	r3, [pc, #120]	@ (80137b4 <xTaskPriorityInherit+0xe8>)
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	4013      	ands	r3, r2
 8013740:	4a1c      	ldr	r2, [pc, #112]	@ (80137b4 <xTaskPriorityInherit+0xe8>)
 8013742:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013744:	4b19      	ldr	r3, [pc, #100]	@ (80137ac <xTaskPriorityInherit+0xe0>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801374a:	68bb      	ldr	r3, [r7, #8]
 801374c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801374e:	68bb      	ldr	r3, [r7, #8]
 8013750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013752:	2201      	movs	r2, #1
 8013754:	409a      	lsls	r2, r3
 8013756:	4b17      	ldr	r3, [pc, #92]	@ (80137b4 <xTaskPriorityInherit+0xe8>)
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	4313      	orrs	r3, r2
 801375c:	4a15      	ldr	r2, [pc, #84]	@ (80137b4 <xTaskPriorityInherit+0xe8>)
 801375e:	6013      	str	r3, [r2, #0]
 8013760:	68bb      	ldr	r3, [r7, #8]
 8013762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013764:	4613      	mov	r3, r2
 8013766:	009b      	lsls	r3, r3, #2
 8013768:	4413      	add	r3, r2
 801376a:	009b      	lsls	r3, r3, #2
 801376c:	4a10      	ldr	r2, [pc, #64]	@ (80137b0 <xTaskPriorityInherit+0xe4>)
 801376e:	441a      	add	r2, r3
 8013770:	68bb      	ldr	r3, [r7, #8]
 8013772:	3304      	adds	r3, #4
 8013774:	4619      	mov	r1, r3
 8013776:	4610      	mov	r0, r2
 8013778:	f7fe fa15 	bl	8011ba6 <vListInsertEnd>
 801377c:	e004      	b.n	8013788 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801377e:	4b0b      	ldr	r3, [pc, #44]	@ (80137ac <xTaskPriorityInherit+0xe0>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013788:	2301      	movs	r3, #1
 801378a:	60fb      	str	r3, [r7, #12]
 801378c:	e008      	b.n	80137a0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801378e:	68bb      	ldr	r3, [r7, #8]
 8013790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013792:	4b06      	ldr	r3, [pc, #24]	@ (80137ac <xTaskPriorityInherit+0xe0>)
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013798:	429a      	cmp	r2, r3
 801379a:	d201      	bcs.n	80137a0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801379c:	2301      	movs	r3, #1
 801379e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80137a0:	68fb      	ldr	r3, [r7, #12]
	}
 80137a2:	4618      	mov	r0, r3
 80137a4:	3710      	adds	r7, #16
 80137a6:	46bd      	mov	sp, r7
 80137a8:	bd80      	pop	{r7, pc}
 80137aa:	bf00      	nop
 80137ac:	20000a3c 	.word	0x20000a3c
 80137b0:	20000a40 	.word	0x20000a40
 80137b4:	20000b44 	.word	0x20000b44

080137b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80137b8:	b580      	push	{r7, lr}
 80137ba:	b086      	sub	sp, #24
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80137c4:	2300      	movs	r3, #0
 80137c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d070      	beq.n	80138b0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80137ce:	4b3b      	ldr	r3, [pc, #236]	@ (80138bc <xTaskPriorityDisinherit+0x104>)
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	693a      	ldr	r2, [r7, #16]
 80137d4:	429a      	cmp	r2, r3
 80137d6:	d00b      	beq.n	80137f0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80137d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137dc:	f383 8811 	msr	BASEPRI, r3
 80137e0:	f3bf 8f6f 	isb	sy
 80137e4:	f3bf 8f4f 	dsb	sy
 80137e8:	60fb      	str	r3, [r7, #12]
}
 80137ea:	bf00      	nop
 80137ec:	bf00      	nop
 80137ee:	e7fd      	b.n	80137ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80137f0:	693b      	ldr	r3, [r7, #16]
 80137f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d10b      	bne.n	8013810 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80137f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137fc:	f383 8811 	msr	BASEPRI, r3
 8013800:	f3bf 8f6f 	isb	sy
 8013804:	f3bf 8f4f 	dsb	sy
 8013808:	60bb      	str	r3, [r7, #8]
}
 801380a:	bf00      	nop
 801380c:	bf00      	nop
 801380e:	e7fd      	b.n	801380c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8013810:	693b      	ldr	r3, [r7, #16]
 8013812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013814:	1e5a      	subs	r2, r3, #1
 8013816:	693b      	ldr	r3, [r7, #16]
 8013818:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801381e:	693b      	ldr	r3, [r7, #16]
 8013820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013822:	429a      	cmp	r2, r3
 8013824:	d044      	beq.n	80138b0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013826:	693b      	ldr	r3, [r7, #16]
 8013828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801382a:	2b00      	cmp	r3, #0
 801382c:	d140      	bne.n	80138b0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801382e:	693b      	ldr	r3, [r7, #16]
 8013830:	3304      	adds	r3, #4
 8013832:	4618      	mov	r0, r3
 8013834:	f7fe fa14 	bl	8011c60 <uxListRemove>
 8013838:	4603      	mov	r3, r0
 801383a:	2b00      	cmp	r3, #0
 801383c:	d115      	bne.n	801386a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801383e:	693b      	ldr	r3, [r7, #16]
 8013840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013842:	491f      	ldr	r1, [pc, #124]	@ (80138c0 <xTaskPriorityDisinherit+0x108>)
 8013844:	4613      	mov	r3, r2
 8013846:	009b      	lsls	r3, r3, #2
 8013848:	4413      	add	r3, r2
 801384a:	009b      	lsls	r3, r3, #2
 801384c:	440b      	add	r3, r1
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	2b00      	cmp	r3, #0
 8013852:	d10a      	bne.n	801386a <xTaskPriorityDisinherit+0xb2>
 8013854:	693b      	ldr	r3, [r7, #16]
 8013856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013858:	2201      	movs	r2, #1
 801385a:	fa02 f303 	lsl.w	r3, r2, r3
 801385e:	43da      	mvns	r2, r3
 8013860:	4b18      	ldr	r3, [pc, #96]	@ (80138c4 <xTaskPriorityDisinherit+0x10c>)
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	4013      	ands	r3, r2
 8013866:	4a17      	ldr	r2, [pc, #92]	@ (80138c4 <xTaskPriorityDisinherit+0x10c>)
 8013868:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801386a:	693b      	ldr	r3, [r7, #16]
 801386c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801386e:	693b      	ldr	r3, [r7, #16]
 8013870:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013872:	693b      	ldr	r3, [r7, #16]
 8013874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013876:	f1c3 0207 	rsb	r2, r3, #7
 801387a:	693b      	ldr	r3, [r7, #16]
 801387c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801387e:	693b      	ldr	r3, [r7, #16]
 8013880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013882:	2201      	movs	r2, #1
 8013884:	409a      	lsls	r2, r3
 8013886:	4b0f      	ldr	r3, [pc, #60]	@ (80138c4 <xTaskPriorityDisinherit+0x10c>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	4313      	orrs	r3, r2
 801388c:	4a0d      	ldr	r2, [pc, #52]	@ (80138c4 <xTaskPriorityDisinherit+0x10c>)
 801388e:	6013      	str	r3, [r2, #0]
 8013890:	693b      	ldr	r3, [r7, #16]
 8013892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013894:	4613      	mov	r3, r2
 8013896:	009b      	lsls	r3, r3, #2
 8013898:	4413      	add	r3, r2
 801389a:	009b      	lsls	r3, r3, #2
 801389c:	4a08      	ldr	r2, [pc, #32]	@ (80138c0 <xTaskPriorityDisinherit+0x108>)
 801389e:	441a      	add	r2, r3
 80138a0:	693b      	ldr	r3, [r7, #16]
 80138a2:	3304      	adds	r3, #4
 80138a4:	4619      	mov	r1, r3
 80138a6:	4610      	mov	r0, r2
 80138a8:	f7fe f97d 	bl	8011ba6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80138ac:	2301      	movs	r3, #1
 80138ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80138b0:	697b      	ldr	r3, [r7, #20]
	}
 80138b2:	4618      	mov	r0, r3
 80138b4:	3718      	adds	r7, #24
 80138b6:	46bd      	mov	sp, r7
 80138b8:	bd80      	pop	{r7, pc}
 80138ba:	bf00      	nop
 80138bc:	20000a3c 	.word	0x20000a3c
 80138c0:	20000a40 	.word	0x20000a40
 80138c4:	20000b44 	.word	0x20000b44

080138c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b088      	sub	sp, #32
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	6078      	str	r0, [r7, #4]
 80138d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80138d6:	2301      	movs	r3, #1
 80138d8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d079      	beq.n	80139d4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80138e0:	69bb      	ldr	r3, [r7, #24]
 80138e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d10b      	bne.n	8013900 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80138e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138ec:	f383 8811 	msr	BASEPRI, r3
 80138f0:	f3bf 8f6f 	isb	sy
 80138f4:	f3bf 8f4f 	dsb	sy
 80138f8:	60fb      	str	r3, [r7, #12]
}
 80138fa:	bf00      	nop
 80138fc:	bf00      	nop
 80138fe:	e7fd      	b.n	80138fc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013900:	69bb      	ldr	r3, [r7, #24]
 8013902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013904:	683a      	ldr	r2, [r7, #0]
 8013906:	429a      	cmp	r2, r3
 8013908:	d902      	bls.n	8013910 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	61fb      	str	r3, [r7, #28]
 801390e:	e002      	b.n	8013916 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013914:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013916:	69bb      	ldr	r3, [r7, #24]
 8013918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801391a:	69fa      	ldr	r2, [r7, #28]
 801391c:	429a      	cmp	r2, r3
 801391e:	d059      	beq.n	80139d4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013920:	69bb      	ldr	r3, [r7, #24]
 8013922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013924:	697a      	ldr	r2, [r7, #20]
 8013926:	429a      	cmp	r2, r3
 8013928:	d154      	bne.n	80139d4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801392a:	4b2c      	ldr	r3, [pc, #176]	@ (80139dc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	69ba      	ldr	r2, [r7, #24]
 8013930:	429a      	cmp	r2, r3
 8013932:	d10b      	bne.n	801394c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8013934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013938:	f383 8811 	msr	BASEPRI, r3
 801393c:	f3bf 8f6f 	isb	sy
 8013940:	f3bf 8f4f 	dsb	sy
 8013944:	60bb      	str	r3, [r7, #8]
}
 8013946:	bf00      	nop
 8013948:	bf00      	nop
 801394a:	e7fd      	b.n	8013948 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801394c:	69bb      	ldr	r3, [r7, #24]
 801394e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013950:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013952:	69bb      	ldr	r3, [r7, #24]
 8013954:	69fa      	ldr	r2, [r7, #28]
 8013956:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013958:	69bb      	ldr	r3, [r7, #24]
 801395a:	699b      	ldr	r3, [r3, #24]
 801395c:	2b00      	cmp	r3, #0
 801395e:	db04      	blt.n	801396a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013960:	69fb      	ldr	r3, [r7, #28]
 8013962:	f1c3 0207 	rsb	r2, r3, #7
 8013966:	69bb      	ldr	r3, [r7, #24]
 8013968:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801396a:	69bb      	ldr	r3, [r7, #24]
 801396c:	6959      	ldr	r1, [r3, #20]
 801396e:	693a      	ldr	r2, [r7, #16]
 8013970:	4613      	mov	r3, r2
 8013972:	009b      	lsls	r3, r3, #2
 8013974:	4413      	add	r3, r2
 8013976:	009b      	lsls	r3, r3, #2
 8013978:	4a19      	ldr	r2, [pc, #100]	@ (80139e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801397a:	4413      	add	r3, r2
 801397c:	4299      	cmp	r1, r3
 801397e:	d129      	bne.n	80139d4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013980:	69bb      	ldr	r3, [r7, #24]
 8013982:	3304      	adds	r3, #4
 8013984:	4618      	mov	r0, r3
 8013986:	f7fe f96b 	bl	8011c60 <uxListRemove>
 801398a:	4603      	mov	r3, r0
 801398c:	2b00      	cmp	r3, #0
 801398e:	d10a      	bne.n	80139a6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8013990:	69bb      	ldr	r3, [r7, #24]
 8013992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013994:	2201      	movs	r2, #1
 8013996:	fa02 f303 	lsl.w	r3, r2, r3
 801399a:	43da      	mvns	r2, r3
 801399c:	4b11      	ldr	r3, [pc, #68]	@ (80139e4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	4013      	ands	r3, r2
 80139a2:	4a10      	ldr	r2, [pc, #64]	@ (80139e4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80139a4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80139a6:	69bb      	ldr	r3, [r7, #24]
 80139a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139aa:	2201      	movs	r2, #1
 80139ac:	409a      	lsls	r2, r3
 80139ae:	4b0d      	ldr	r3, [pc, #52]	@ (80139e4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	4313      	orrs	r3, r2
 80139b4:	4a0b      	ldr	r2, [pc, #44]	@ (80139e4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80139b6:	6013      	str	r3, [r2, #0]
 80139b8:	69bb      	ldr	r3, [r7, #24]
 80139ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139bc:	4613      	mov	r3, r2
 80139be:	009b      	lsls	r3, r3, #2
 80139c0:	4413      	add	r3, r2
 80139c2:	009b      	lsls	r3, r3, #2
 80139c4:	4a06      	ldr	r2, [pc, #24]	@ (80139e0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80139c6:	441a      	add	r2, r3
 80139c8:	69bb      	ldr	r3, [r7, #24]
 80139ca:	3304      	adds	r3, #4
 80139cc:	4619      	mov	r1, r3
 80139ce:	4610      	mov	r0, r2
 80139d0:	f7fe f8e9 	bl	8011ba6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80139d4:	bf00      	nop
 80139d6:	3720      	adds	r7, #32
 80139d8:	46bd      	mov	sp, r7
 80139da:	bd80      	pop	{r7, pc}
 80139dc:	20000a3c 	.word	0x20000a3c
 80139e0:	20000a40 	.word	0x20000a40
 80139e4:	20000b44 	.word	0x20000b44

080139e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80139e8:	b480      	push	{r7}
 80139ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80139ec:	4b07      	ldr	r3, [pc, #28]	@ (8013a0c <pvTaskIncrementMutexHeldCount+0x24>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d004      	beq.n	80139fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80139f4:	4b05      	ldr	r3, [pc, #20]	@ (8013a0c <pvTaskIncrementMutexHeldCount+0x24>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80139fa:	3201      	adds	r2, #1
 80139fc:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80139fe:	4b03      	ldr	r3, [pc, #12]	@ (8013a0c <pvTaskIncrementMutexHeldCount+0x24>)
 8013a00:	681b      	ldr	r3, [r3, #0]
	}
 8013a02:	4618      	mov	r0, r3
 8013a04:	46bd      	mov	sp, r7
 8013a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a0a:	4770      	bx	lr
 8013a0c:	20000a3c 	.word	0x20000a3c

08013a10 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b084      	sub	sp, #16
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
 8013a18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013a1a:	4b29      	ldr	r3, [pc, #164]	@ (8013ac0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013a20:	4b28      	ldr	r3, [pc, #160]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	3304      	adds	r3, #4
 8013a26:	4618      	mov	r0, r3
 8013a28:	f7fe f91a 	bl	8011c60 <uxListRemove>
 8013a2c:	4603      	mov	r3, r0
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d10b      	bne.n	8013a4a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8013a32:	4b24      	ldr	r3, [pc, #144]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a38:	2201      	movs	r2, #1
 8013a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8013a3e:	43da      	mvns	r2, r3
 8013a40:	4b21      	ldr	r3, [pc, #132]	@ (8013ac8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	4013      	ands	r3, r2
 8013a46:	4a20      	ldr	r2, [pc, #128]	@ (8013ac8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013a48:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013a50:	d10a      	bne.n	8013a68 <prvAddCurrentTaskToDelayedList+0x58>
 8013a52:	683b      	ldr	r3, [r7, #0]
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d007      	beq.n	8013a68 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a58:	4b1a      	ldr	r3, [pc, #104]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	3304      	adds	r3, #4
 8013a5e:	4619      	mov	r1, r3
 8013a60:	481a      	ldr	r0, [pc, #104]	@ (8013acc <prvAddCurrentTaskToDelayedList+0xbc>)
 8013a62:	f7fe f8a0 	bl	8011ba6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013a66:	e026      	b.n	8013ab6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013a68:	68fa      	ldr	r2, [r7, #12]
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	4413      	add	r3, r2
 8013a6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013a70:	4b14      	ldr	r3, [pc, #80]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	68ba      	ldr	r2, [r7, #8]
 8013a76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013a78:	68ba      	ldr	r2, [r7, #8]
 8013a7a:	68fb      	ldr	r3, [r7, #12]
 8013a7c:	429a      	cmp	r2, r3
 8013a7e:	d209      	bcs.n	8013a94 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a80:	4b13      	ldr	r3, [pc, #76]	@ (8013ad0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013a82:	681a      	ldr	r2, [r3, #0]
 8013a84:	4b0f      	ldr	r3, [pc, #60]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	3304      	adds	r3, #4
 8013a8a:	4619      	mov	r1, r3
 8013a8c:	4610      	mov	r0, r2
 8013a8e:	f7fe f8ae 	bl	8011bee <vListInsert>
}
 8013a92:	e010      	b.n	8013ab6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a94:	4b0f      	ldr	r3, [pc, #60]	@ (8013ad4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013a96:	681a      	ldr	r2, [r3, #0]
 8013a98:	4b0a      	ldr	r3, [pc, #40]	@ (8013ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	3304      	adds	r3, #4
 8013a9e:	4619      	mov	r1, r3
 8013aa0:	4610      	mov	r0, r2
 8013aa2:	f7fe f8a4 	bl	8011bee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8013ad8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	68ba      	ldr	r2, [r7, #8]
 8013aac:	429a      	cmp	r2, r3
 8013aae:	d202      	bcs.n	8013ab6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013ab0:	4a09      	ldr	r2, [pc, #36]	@ (8013ad8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013ab2:	68bb      	ldr	r3, [r7, #8]
 8013ab4:	6013      	str	r3, [r2, #0]
}
 8013ab6:	bf00      	nop
 8013ab8:	3710      	adds	r7, #16
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	20000b40 	.word	0x20000b40
 8013ac4:	20000a3c 	.word	0x20000a3c
 8013ac8:	20000b44 	.word	0x20000b44
 8013acc:	20000b28 	.word	0x20000b28
 8013ad0:	20000af8 	.word	0x20000af8
 8013ad4:	20000af4 	.word	0x20000af4
 8013ad8:	20000b5c 	.word	0x20000b5c

08013adc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013adc:	b480      	push	{r7}
 8013ade:	b085      	sub	sp, #20
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	60f8      	str	r0, [r7, #12]
 8013ae4:	60b9      	str	r1, [r7, #8]
 8013ae6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	3b04      	subs	r3, #4
 8013aec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	3b04      	subs	r3, #4
 8013afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013afc:	68bb      	ldr	r3, [r7, #8]
 8013afe:	f023 0201 	bic.w	r2, r3, #1
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	3b04      	subs	r3, #4
 8013b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013b0c:	4a0c      	ldr	r2, [pc, #48]	@ (8013b40 <pxPortInitialiseStack+0x64>)
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	3b14      	subs	r3, #20
 8013b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013b18:	687a      	ldr	r2, [r7, #4]
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	3b04      	subs	r3, #4
 8013b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	f06f 0202 	mvn.w	r2, #2
 8013b2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	3b20      	subs	r3, #32
 8013b30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013b32:	68fb      	ldr	r3, [r7, #12]
}
 8013b34:	4618      	mov	r0, r3
 8013b36:	3714      	adds	r7, #20
 8013b38:	46bd      	mov	sp, r7
 8013b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b3e:	4770      	bx	lr
 8013b40:	08013b45 	.word	0x08013b45

08013b44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013b44:	b480      	push	{r7}
 8013b46:	b085      	sub	sp, #20
 8013b48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013b4e:	4b13      	ldr	r3, [pc, #76]	@ (8013b9c <prvTaskExitError+0x58>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013b56:	d00b      	beq.n	8013b70 <prvTaskExitError+0x2c>
	__asm volatile
 8013b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b5c:	f383 8811 	msr	BASEPRI, r3
 8013b60:	f3bf 8f6f 	isb	sy
 8013b64:	f3bf 8f4f 	dsb	sy
 8013b68:	60fb      	str	r3, [r7, #12]
}
 8013b6a:	bf00      	nop
 8013b6c:	bf00      	nop
 8013b6e:	e7fd      	b.n	8013b6c <prvTaskExitError+0x28>
	__asm volatile
 8013b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b74:	f383 8811 	msr	BASEPRI, r3
 8013b78:	f3bf 8f6f 	isb	sy
 8013b7c:	f3bf 8f4f 	dsb	sy
 8013b80:	60bb      	str	r3, [r7, #8]
}
 8013b82:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013b84:	bf00      	nop
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d0fc      	beq.n	8013b86 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013b8c:	bf00      	nop
 8013b8e:	bf00      	nop
 8013b90:	3714      	adds	r7, #20
 8013b92:	46bd      	mov	sp, r7
 8013b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b98:	4770      	bx	lr
 8013b9a:	bf00      	nop
 8013b9c:	20000100 	.word	0x20000100

08013ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013ba0:	4b07      	ldr	r3, [pc, #28]	@ (8013bc0 <pxCurrentTCBConst2>)
 8013ba2:	6819      	ldr	r1, [r3, #0]
 8013ba4:	6808      	ldr	r0, [r1, #0]
 8013ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013baa:	f380 8809 	msr	PSP, r0
 8013bae:	f3bf 8f6f 	isb	sy
 8013bb2:	f04f 0000 	mov.w	r0, #0
 8013bb6:	f380 8811 	msr	BASEPRI, r0
 8013bba:	4770      	bx	lr
 8013bbc:	f3af 8000 	nop.w

08013bc0 <pxCurrentTCBConst2>:
 8013bc0:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013bc4:	bf00      	nop
 8013bc6:	bf00      	nop

08013bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013bc8:	4808      	ldr	r0, [pc, #32]	@ (8013bec <prvPortStartFirstTask+0x24>)
 8013bca:	6800      	ldr	r0, [r0, #0]
 8013bcc:	6800      	ldr	r0, [r0, #0]
 8013bce:	f380 8808 	msr	MSP, r0
 8013bd2:	f04f 0000 	mov.w	r0, #0
 8013bd6:	f380 8814 	msr	CONTROL, r0
 8013bda:	b662      	cpsie	i
 8013bdc:	b661      	cpsie	f
 8013bde:	f3bf 8f4f 	dsb	sy
 8013be2:	f3bf 8f6f 	isb	sy
 8013be6:	df00      	svc	0
 8013be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013bea:	bf00      	nop
 8013bec:	e000ed08 	.word	0xe000ed08

08013bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b086      	sub	sp, #24
 8013bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013bf6:	4b47      	ldr	r3, [pc, #284]	@ (8013d14 <xPortStartScheduler+0x124>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	4a47      	ldr	r2, [pc, #284]	@ (8013d18 <xPortStartScheduler+0x128>)
 8013bfc:	4293      	cmp	r3, r2
 8013bfe:	d10b      	bne.n	8013c18 <xPortStartScheduler+0x28>
	__asm volatile
 8013c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c04:	f383 8811 	msr	BASEPRI, r3
 8013c08:	f3bf 8f6f 	isb	sy
 8013c0c:	f3bf 8f4f 	dsb	sy
 8013c10:	613b      	str	r3, [r7, #16]
}
 8013c12:	bf00      	nop
 8013c14:	bf00      	nop
 8013c16:	e7fd      	b.n	8013c14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013c18:	4b3e      	ldr	r3, [pc, #248]	@ (8013d14 <xPortStartScheduler+0x124>)
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8013d1c <xPortStartScheduler+0x12c>)
 8013c1e:	4293      	cmp	r3, r2
 8013c20:	d10b      	bne.n	8013c3a <xPortStartScheduler+0x4a>
	__asm volatile
 8013c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c26:	f383 8811 	msr	BASEPRI, r3
 8013c2a:	f3bf 8f6f 	isb	sy
 8013c2e:	f3bf 8f4f 	dsb	sy
 8013c32:	60fb      	str	r3, [r7, #12]
}
 8013c34:	bf00      	nop
 8013c36:	bf00      	nop
 8013c38:	e7fd      	b.n	8013c36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013c3a:	4b39      	ldr	r3, [pc, #228]	@ (8013d20 <xPortStartScheduler+0x130>)
 8013c3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013c3e:	697b      	ldr	r3, [r7, #20]
 8013c40:	781b      	ldrb	r3, [r3, #0]
 8013c42:	b2db      	uxtb	r3, r3
 8013c44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013c46:	697b      	ldr	r3, [r7, #20]
 8013c48:	22ff      	movs	r2, #255	@ 0xff
 8013c4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013c4c:	697b      	ldr	r3, [r7, #20]
 8013c4e:	781b      	ldrb	r3, [r3, #0]
 8013c50:	b2db      	uxtb	r3, r3
 8013c52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013c54:	78fb      	ldrb	r3, [r7, #3]
 8013c56:	b2db      	uxtb	r3, r3
 8013c58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013c5c:	b2da      	uxtb	r2, r3
 8013c5e:	4b31      	ldr	r3, [pc, #196]	@ (8013d24 <xPortStartScheduler+0x134>)
 8013c60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013c62:	4b31      	ldr	r3, [pc, #196]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013c64:	2207      	movs	r2, #7
 8013c66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c68:	e009      	b.n	8013c7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	3b01      	subs	r3, #1
 8013c70:	4a2d      	ldr	r2, [pc, #180]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013c72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013c74:	78fb      	ldrb	r3, [r7, #3]
 8013c76:	b2db      	uxtb	r3, r3
 8013c78:	005b      	lsls	r3, r3, #1
 8013c7a:	b2db      	uxtb	r3, r3
 8013c7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c7e:	78fb      	ldrb	r3, [r7, #3]
 8013c80:	b2db      	uxtb	r3, r3
 8013c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013c86:	2b80      	cmp	r3, #128	@ 0x80
 8013c88:	d0ef      	beq.n	8013c6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013c8a:	4b27      	ldr	r3, [pc, #156]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	f1c3 0307 	rsb	r3, r3, #7
 8013c92:	2b04      	cmp	r3, #4
 8013c94:	d00b      	beq.n	8013cae <xPortStartScheduler+0xbe>
	__asm volatile
 8013c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c9a:	f383 8811 	msr	BASEPRI, r3
 8013c9e:	f3bf 8f6f 	isb	sy
 8013ca2:	f3bf 8f4f 	dsb	sy
 8013ca6:	60bb      	str	r3, [r7, #8]
}
 8013ca8:	bf00      	nop
 8013caa:	bf00      	nop
 8013cac:	e7fd      	b.n	8013caa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013cae:	4b1e      	ldr	r3, [pc, #120]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	021b      	lsls	r3, r3, #8
 8013cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013cb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013cc0:	4a19      	ldr	r2, [pc, #100]	@ (8013d28 <xPortStartScheduler+0x138>)
 8013cc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	b2da      	uxtb	r2, r3
 8013cc8:	697b      	ldr	r3, [r7, #20]
 8013cca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013ccc:	4b17      	ldr	r3, [pc, #92]	@ (8013d2c <xPortStartScheduler+0x13c>)
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	4a16      	ldr	r2, [pc, #88]	@ (8013d2c <xPortStartScheduler+0x13c>)
 8013cd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013cd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013cd8:	4b14      	ldr	r3, [pc, #80]	@ (8013d2c <xPortStartScheduler+0x13c>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	4a13      	ldr	r2, [pc, #76]	@ (8013d2c <xPortStartScheduler+0x13c>)
 8013cde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013ce2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013ce4:	f000 f8da 	bl	8013e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013ce8:	4b11      	ldr	r3, [pc, #68]	@ (8013d30 <xPortStartScheduler+0x140>)
 8013cea:	2200      	movs	r2, #0
 8013cec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013cee:	f000 f8f9 	bl	8013ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013cf2:	4b10      	ldr	r3, [pc, #64]	@ (8013d34 <xPortStartScheduler+0x144>)
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8013d34 <xPortStartScheduler+0x144>)
 8013cf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013cfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013cfe:	f7ff ff63 	bl	8013bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013d02:	f7ff fa95 	bl	8013230 <vTaskSwitchContext>
	prvTaskExitError();
 8013d06:	f7ff ff1d 	bl	8013b44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013d0a:	2300      	movs	r3, #0
}
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	3718      	adds	r7, #24
 8013d10:	46bd      	mov	sp, r7
 8013d12:	bd80      	pop	{r7, pc}
 8013d14:	e000ed00 	.word	0xe000ed00
 8013d18:	410fc271 	.word	0x410fc271
 8013d1c:	410fc270 	.word	0x410fc270
 8013d20:	e000e400 	.word	0xe000e400
 8013d24:	20000b68 	.word	0x20000b68
 8013d28:	20000b6c 	.word	0x20000b6c
 8013d2c:	e000ed20 	.word	0xe000ed20
 8013d30:	20000100 	.word	0x20000100
 8013d34:	e000ef34 	.word	0xe000ef34

08013d38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013d38:	b480      	push	{r7}
 8013d3a:	b083      	sub	sp, #12
 8013d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8013d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d42:	f383 8811 	msr	BASEPRI, r3
 8013d46:	f3bf 8f6f 	isb	sy
 8013d4a:	f3bf 8f4f 	dsb	sy
 8013d4e:	607b      	str	r3, [r7, #4]
}
 8013d50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013d52:	4b10      	ldr	r3, [pc, #64]	@ (8013d94 <vPortEnterCritical+0x5c>)
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	3301      	adds	r3, #1
 8013d58:	4a0e      	ldr	r2, [pc, #56]	@ (8013d94 <vPortEnterCritical+0x5c>)
 8013d5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8013d94 <vPortEnterCritical+0x5c>)
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	2b01      	cmp	r3, #1
 8013d62:	d110      	bne.n	8013d86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013d64:	4b0c      	ldr	r3, [pc, #48]	@ (8013d98 <vPortEnterCritical+0x60>)
 8013d66:	681b      	ldr	r3, [r3, #0]
 8013d68:	b2db      	uxtb	r3, r3
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d00b      	beq.n	8013d86 <vPortEnterCritical+0x4e>
	__asm volatile
 8013d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d72:	f383 8811 	msr	BASEPRI, r3
 8013d76:	f3bf 8f6f 	isb	sy
 8013d7a:	f3bf 8f4f 	dsb	sy
 8013d7e:	603b      	str	r3, [r7, #0]
}
 8013d80:	bf00      	nop
 8013d82:	bf00      	nop
 8013d84:	e7fd      	b.n	8013d82 <vPortEnterCritical+0x4a>
	}
}
 8013d86:	bf00      	nop
 8013d88:	370c      	adds	r7, #12
 8013d8a:	46bd      	mov	sp, r7
 8013d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d90:	4770      	bx	lr
 8013d92:	bf00      	nop
 8013d94:	20000100 	.word	0x20000100
 8013d98:	e000ed04 	.word	0xe000ed04

08013d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013d9c:	b480      	push	{r7}
 8013d9e:	b083      	sub	sp, #12
 8013da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013da2:	4b12      	ldr	r3, [pc, #72]	@ (8013dec <vPortExitCritical+0x50>)
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d10b      	bne.n	8013dc2 <vPortExitCritical+0x26>
	__asm volatile
 8013daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dae:	f383 8811 	msr	BASEPRI, r3
 8013db2:	f3bf 8f6f 	isb	sy
 8013db6:	f3bf 8f4f 	dsb	sy
 8013dba:	607b      	str	r3, [r7, #4]
}
 8013dbc:	bf00      	nop
 8013dbe:	bf00      	nop
 8013dc0:	e7fd      	b.n	8013dbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8013dec <vPortExitCritical+0x50>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	3b01      	subs	r3, #1
 8013dc8:	4a08      	ldr	r2, [pc, #32]	@ (8013dec <vPortExitCritical+0x50>)
 8013dca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013dcc:	4b07      	ldr	r3, [pc, #28]	@ (8013dec <vPortExitCritical+0x50>)
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d105      	bne.n	8013de0 <vPortExitCritical+0x44>
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013dd8:	683b      	ldr	r3, [r7, #0]
 8013dda:	f383 8811 	msr	BASEPRI, r3
}
 8013dde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013de0:	bf00      	nop
 8013de2:	370c      	adds	r7, #12
 8013de4:	46bd      	mov	sp, r7
 8013de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dea:	4770      	bx	lr
 8013dec:	20000100 	.word	0x20000100

08013df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013df0:	f3ef 8009 	mrs	r0, PSP
 8013df4:	f3bf 8f6f 	isb	sy
 8013df8:	4b15      	ldr	r3, [pc, #84]	@ (8013e50 <pxCurrentTCBConst>)
 8013dfa:	681a      	ldr	r2, [r3, #0]
 8013dfc:	f01e 0f10 	tst.w	lr, #16
 8013e00:	bf08      	it	eq
 8013e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e0a:	6010      	str	r0, [r2, #0]
 8013e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013e10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013e14:	f380 8811 	msr	BASEPRI, r0
 8013e18:	f3bf 8f4f 	dsb	sy
 8013e1c:	f3bf 8f6f 	isb	sy
 8013e20:	f7ff fa06 	bl	8013230 <vTaskSwitchContext>
 8013e24:	f04f 0000 	mov.w	r0, #0
 8013e28:	f380 8811 	msr	BASEPRI, r0
 8013e2c:	bc09      	pop	{r0, r3}
 8013e2e:	6819      	ldr	r1, [r3, #0]
 8013e30:	6808      	ldr	r0, [r1, #0]
 8013e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e36:	f01e 0f10 	tst.w	lr, #16
 8013e3a:	bf08      	it	eq
 8013e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013e40:	f380 8809 	msr	PSP, r0
 8013e44:	f3bf 8f6f 	isb	sy
 8013e48:	4770      	bx	lr
 8013e4a:	bf00      	nop
 8013e4c:	f3af 8000 	nop.w

08013e50 <pxCurrentTCBConst>:
 8013e50:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013e54:	bf00      	nop
 8013e56:	bf00      	nop

08013e58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	b082      	sub	sp, #8
 8013e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8013e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e62:	f383 8811 	msr	BASEPRI, r3
 8013e66:	f3bf 8f6f 	isb	sy
 8013e6a:	f3bf 8f4f 	dsb	sy
 8013e6e:	607b      	str	r3, [r7, #4]
}
 8013e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013e72:	f7ff f923 	bl	80130bc <xTaskIncrementTick>
 8013e76:	4603      	mov	r3, r0
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d003      	beq.n	8013e84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013e7c:	4b06      	ldr	r3, [pc, #24]	@ (8013e98 <SysTick_Handler+0x40>)
 8013e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e82:	601a      	str	r2, [r3, #0]
 8013e84:	2300      	movs	r3, #0
 8013e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013e88:	683b      	ldr	r3, [r7, #0]
 8013e8a:	f383 8811 	msr	BASEPRI, r3
}
 8013e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013e90:	bf00      	nop
 8013e92:	3708      	adds	r7, #8
 8013e94:	46bd      	mov	sp, r7
 8013e96:	bd80      	pop	{r7, pc}
 8013e98:	e000ed04 	.word	0xe000ed04

08013e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013e9c:	b480      	push	{r7}
 8013e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8013ed0 <vPortSetupTimerInterrupt+0x34>)
 8013ea2:	2200      	movs	r2, #0
 8013ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8013ed4 <vPortSetupTimerInterrupt+0x38>)
 8013ea8:	2200      	movs	r2, #0
 8013eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013eac:	4b0a      	ldr	r3, [pc, #40]	@ (8013ed8 <vPortSetupTimerInterrupt+0x3c>)
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8013edc <vPortSetupTimerInterrupt+0x40>)
 8013eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8013eb6:	099b      	lsrs	r3, r3, #6
 8013eb8:	4a09      	ldr	r2, [pc, #36]	@ (8013ee0 <vPortSetupTimerInterrupt+0x44>)
 8013eba:	3b01      	subs	r3, #1
 8013ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013ebe:	4b04      	ldr	r3, [pc, #16]	@ (8013ed0 <vPortSetupTimerInterrupt+0x34>)
 8013ec0:	2207      	movs	r2, #7
 8013ec2:	601a      	str	r2, [r3, #0]
}
 8013ec4:	bf00      	nop
 8013ec6:	46bd      	mov	sp, r7
 8013ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ecc:	4770      	bx	lr
 8013ece:	bf00      	nop
 8013ed0:	e000e010 	.word	0xe000e010
 8013ed4:	e000e018 	.word	0xe000e018
 8013ed8:	20000004 	.word	0x20000004
 8013edc:	10624dd3 	.word	0x10624dd3
 8013ee0:	e000e014 	.word	0xe000e014

08013ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013ef4 <vPortEnableVFP+0x10>
 8013ee8:	6801      	ldr	r1, [r0, #0]
 8013eea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013eee:	6001      	str	r1, [r0, #0]
 8013ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013ef2:	bf00      	nop
 8013ef4:	e000ed88 	.word	0xe000ed88

08013ef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013ef8:	b480      	push	{r7}
 8013efa:	b085      	sub	sp, #20
 8013efc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013efe:	f3ef 8305 	mrs	r3, IPSR
 8013f02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	2b0f      	cmp	r3, #15
 8013f08:	d915      	bls.n	8013f36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013f0a:	4a18      	ldr	r2, [pc, #96]	@ (8013f6c <vPortValidateInterruptPriority+0x74>)
 8013f0c:	68fb      	ldr	r3, [r7, #12]
 8013f0e:	4413      	add	r3, r2
 8013f10:	781b      	ldrb	r3, [r3, #0]
 8013f12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013f14:	4b16      	ldr	r3, [pc, #88]	@ (8013f70 <vPortValidateInterruptPriority+0x78>)
 8013f16:	781b      	ldrb	r3, [r3, #0]
 8013f18:	7afa      	ldrb	r2, [r7, #11]
 8013f1a:	429a      	cmp	r2, r3
 8013f1c:	d20b      	bcs.n	8013f36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f22:	f383 8811 	msr	BASEPRI, r3
 8013f26:	f3bf 8f6f 	isb	sy
 8013f2a:	f3bf 8f4f 	dsb	sy
 8013f2e:	607b      	str	r3, [r7, #4]
}
 8013f30:	bf00      	nop
 8013f32:	bf00      	nop
 8013f34:	e7fd      	b.n	8013f32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013f36:	4b0f      	ldr	r3, [pc, #60]	@ (8013f74 <vPortValidateInterruptPriority+0x7c>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8013f78 <vPortValidateInterruptPriority+0x80>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	429a      	cmp	r2, r3
 8013f44:	d90b      	bls.n	8013f5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f4a:	f383 8811 	msr	BASEPRI, r3
 8013f4e:	f3bf 8f6f 	isb	sy
 8013f52:	f3bf 8f4f 	dsb	sy
 8013f56:	603b      	str	r3, [r7, #0]
}
 8013f58:	bf00      	nop
 8013f5a:	bf00      	nop
 8013f5c:	e7fd      	b.n	8013f5a <vPortValidateInterruptPriority+0x62>
	}
 8013f5e:	bf00      	nop
 8013f60:	3714      	adds	r7, #20
 8013f62:	46bd      	mov	sp, r7
 8013f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f68:	4770      	bx	lr
 8013f6a:	bf00      	nop
 8013f6c:	e000e3f0 	.word	0xe000e3f0
 8013f70:	20000b68 	.word	0x20000b68
 8013f74:	e000ed0c 	.word	0xe000ed0c
 8013f78:	20000b6c 	.word	0x20000b6c

08013f7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013f7c:	b580      	push	{r7, lr}
 8013f7e:	b08a      	sub	sp, #40	@ 0x28
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013f84:	2300      	movs	r3, #0
 8013f86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013f88:	f7fe ffec 	bl	8012f64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8014100 <pvPortMalloc+0x184>)
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d101      	bne.n	8013f98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013f94:	f000 f924 	bl	80141e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013f98:	4b5a      	ldr	r3, [pc, #360]	@ (8014104 <pvPortMalloc+0x188>)
 8013f9a:	681a      	ldr	r2, [r3, #0]
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	4013      	ands	r3, r2
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	f040 8095 	bne.w	80140d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d01e      	beq.n	8013fea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013fac:	2208      	movs	r2, #8
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	4413      	add	r3, r2
 8013fb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	f003 0307 	and.w	r3, r3, #7
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d015      	beq.n	8013fea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	f023 0307 	bic.w	r3, r3, #7
 8013fc4:	3308      	adds	r3, #8
 8013fc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	f003 0307 	and.w	r3, r3, #7
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d00b      	beq.n	8013fea <pvPortMalloc+0x6e>
	__asm volatile
 8013fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fd6:	f383 8811 	msr	BASEPRI, r3
 8013fda:	f3bf 8f6f 	isb	sy
 8013fde:	f3bf 8f4f 	dsb	sy
 8013fe2:	617b      	str	r3, [r7, #20]
}
 8013fe4:	bf00      	nop
 8013fe6:	bf00      	nop
 8013fe8:	e7fd      	b.n	8013fe6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d06f      	beq.n	80140d0 <pvPortMalloc+0x154>
 8013ff0:	4b45      	ldr	r3, [pc, #276]	@ (8014108 <pvPortMalloc+0x18c>)
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	687a      	ldr	r2, [r7, #4]
 8013ff6:	429a      	cmp	r2, r3
 8013ff8:	d86a      	bhi.n	80140d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013ffa:	4b44      	ldr	r3, [pc, #272]	@ (801410c <pvPortMalloc+0x190>)
 8013ffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013ffe:	4b43      	ldr	r3, [pc, #268]	@ (801410c <pvPortMalloc+0x190>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014004:	e004      	b.n	8014010 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801400a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014012:	685b      	ldr	r3, [r3, #4]
 8014014:	687a      	ldr	r2, [r7, #4]
 8014016:	429a      	cmp	r2, r3
 8014018:	d903      	bls.n	8014022 <pvPortMalloc+0xa6>
 801401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	2b00      	cmp	r3, #0
 8014020:	d1f1      	bne.n	8014006 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014022:	4b37      	ldr	r3, [pc, #220]	@ (8014100 <pvPortMalloc+0x184>)
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014028:	429a      	cmp	r2, r3
 801402a:	d051      	beq.n	80140d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801402c:	6a3b      	ldr	r3, [r7, #32]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	2208      	movs	r2, #8
 8014032:	4413      	add	r3, r2
 8014034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014038:	681a      	ldr	r2, [r3, #0]
 801403a:	6a3b      	ldr	r3, [r7, #32]
 801403c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014040:	685a      	ldr	r2, [r3, #4]
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	1ad2      	subs	r2, r2, r3
 8014046:	2308      	movs	r3, #8
 8014048:	005b      	lsls	r3, r3, #1
 801404a:	429a      	cmp	r2, r3
 801404c:	d920      	bls.n	8014090 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801404e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	4413      	add	r3, r2
 8014054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014056:	69bb      	ldr	r3, [r7, #24]
 8014058:	f003 0307 	and.w	r3, r3, #7
 801405c:	2b00      	cmp	r3, #0
 801405e:	d00b      	beq.n	8014078 <pvPortMalloc+0xfc>
	__asm volatile
 8014060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014064:	f383 8811 	msr	BASEPRI, r3
 8014068:	f3bf 8f6f 	isb	sy
 801406c:	f3bf 8f4f 	dsb	sy
 8014070:	613b      	str	r3, [r7, #16]
}
 8014072:	bf00      	nop
 8014074:	bf00      	nop
 8014076:	e7fd      	b.n	8014074 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801407a:	685a      	ldr	r2, [r3, #4]
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	1ad2      	subs	r2, r2, r3
 8014080:	69bb      	ldr	r3, [r7, #24]
 8014082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014086:	687a      	ldr	r2, [r7, #4]
 8014088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801408a:	69b8      	ldr	r0, [r7, #24]
 801408c:	f000 f90a 	bl	80142a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014090:	4b1d      	ldr	r3, [pc, #116]	@ (8014108 <pvPortMalloc+0x18c>)
 8014092:	681a      	ldr	r2, [r3, #0]
 8014094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014096:	685b      	ldr	r3, [r3, #4]
 8014098:	1ad3      	subs	r3, r2, r3
 801409a:	4a1b      	ldr	r2, [pc, #108]	@ (8014108 <pvPortMalloc+0x18c>)
 801409c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801409e:	4b1a      	ldr	r3, [pc, #104]	@ (8014108 <pvPortMalloc+0x18c>)
 80140a0:	681a      	ldr	r2, [r3, #0]
 80140a2:	4b1b      	ldr	r3, [pc, #108]	@ (8014110 <pvPortMalloc+0x194>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	429a      	cmp	r2, r3
 80140a8:	d203      	bcs.n	80140b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80140aa:	4b17      	ldr	r3, [pc, #92]	@ (8014108 <pvPortMalloc+0x18c>)
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	4a18      	ldr	r2, [pc, #96]	@ (8014110 <pvPortMalloc+0x194>)
 80140b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80140b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140b4:	685a      	ldr	r2, [r3, #4]
 80140b6:	4b13      	ldr	r3, [pc, #76]	@ (8014104 <pvPortMalloc+0x188>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	431a      	orrs	r2, r3
 80140bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80140c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140c2:	2200      	movs	r2, #0
 80140c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80140c6:	4b13      	ldr	r3, [pc, #76]	@ (8014114 <pvPortMalloc+0x198>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	3301      	adds	r3, #1
 80140cc:	4a11      	ldr	r2, [pc, #68]	@ (8014114 <pvPortMalloc+0x198>)
 80140ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80140d0:	f7fe ff56 	bl	8012f80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80140d4:	69fb      	ldr	r3, [r7, #28]
 80140d6:	f003 0307 	and.w	r3, r3, #7
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d00b      	beq.n	80140f6 <pvPortMalloc+0x17a>
	__asm volatile
 80140de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140e2:	f383 8811 	msr	BASEPRI, r3
 80140e6:	f3bf 8f6f 	isb	sy
 80140ea:	f3bf 8f4f 	dsb	sy
 80140ee:	60fb      	str	r3, [r7, #12]
}
 80140f0:	bf00      	nop
 80140f2:	bf00      	nop
 80140f4:	e7fd      	b.n	80140f2 <pvPortMalloc+0x176>
	return pvReturn;
 80140f6:	69fb      	ldr	r3, [r7, #28]
}
 80140f8:	4618      	mov	r0, r3
 80140fa:	3728      	adds	r7, #40	@ 0x28
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}
 8014100:	20005998 	.word	0x20005998
 8014104:	200059ac 	.word	0x200059ac
 8014108:	2000599c 	.word	0x2000599c
 801410c:	20005990 	.word	0x20005990
 8014110:	200059a0 	.word	0x200059a0
 8014114:	200059a4 	.word	0x200059a4

08014118 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014118:	b580      	push	{r7, lr}
 801411a:	b086      	sub	sp, #24
 801411c:	af00      	add	r7, sp, #0
 801411e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d04f      	beq.n	80141ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801412a:	2308      	movs	r3, #8
 801412c:	425b      	negs	r3, r3
 801412e:	697a      	ldr	r2, [r7, #20]
 8014130:	4413      	add	r3, r2
 8014132:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014134:	697b      	ldr	r3, [r7, #20]
 8014136:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014138:	693b      	ldr	r3, [r7, #16]
 801413a:	685a      	ldr	r2, [r3, #4]
 801413c:	4b25      	ldr	r3, [pc, #148]	@ (80141d4 <vPortFree+0xbc>)
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	4013      	ands	r3, r2
 8014142:	2b00      	cmp	r3, #0
 8014144:	d10b      	bne.n	801415e <vPortFree+0x46>
	__asm volatile
 8014146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801414a:	f383 8811 	msr	BASEPRI, r3
 801414e:	f3bf 8f6f 	isb	sy
 8014152:	f3bf 8f4f 	dsb	sy
 8014156:	60fb      	str	r3, [r7, #12]
}
 8014158:	bf00      	nop
 801415a:	bf00      	nop
 801415c:	e7fd      	b.n	801415a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801415e:	693b      	ldr	r3, [r7, #16]
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d00b      	beq.n	801417e <vPortFree+0x66>
	__asm volatile
 8014166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801416a:	f383 8811 	msr	BASEPRI, r3
 801416e:	f3bf 8f6f 	isb	sy
 8014172:	f3bf 8f4f 	dsb	sy
 8014176:	60bb      	str	r3, [r7, #8]
}
 8014178:	bf00      	nop
 801417a:	bf00      	nop
 801417c:	e7fd      	b.n	801417a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801417e:	693b      	ldr	r3, [r7, #16]
 8014180:	685a      	ldr	r2, [r3, #4]
 8014182:	4b14      	ldr	r3, [pc, #80]	@ (80141d4 <vPortFree+0xbc>)
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	4013      	ands	r3, r2
 8014188:	2b00      	cmp	r3, #0
 801418a:	d01e      	beq.n	80141ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801418c:	693b      	ldr	r3, [r7, #16]
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d11a      	bne.n	80141ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014194:	693b      	ldr	r3, [r7, #16]
 8014196:	685a      	ldr	r2, [r3, #4]
 8014198:	4b0e      	ldr	r3, [pc, #56]	@ (80141d4 <vPortFree+0xbc>)
 801419a:	681b      	ldr	r3, [r3, #0]
 801419c:	43db      	mvns	r3, r3
 801419e:	401a      	ands	r2, r3
 80141a0:	693b      	ldr	r3, [r7, #16]
 80141a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80141a4:	f7fe fede 	bl	8012f64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80141a8:	693b      	ldr	r3, [r7, #16]
 80141aa:	685a      	ldr	r2, [r3, #4]
 80141ac:	4b0a      	ldr	r3, [pc, #40]	@ (80141d8 <vPortFree+0xc0>)
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	4413      	add	r3, r2
 80141b2:	4a09      	ldr	r2, [pc, #36]	@ (80141d8 <vPortFree+0xc0>)
 80141b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80141b6:	6938      	ldr	r0, [r7, #16]
 80141b8:	f000 f874 	bl	80142a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80141bc:	4b07      	ldr	r3, [pc, #28]	@ (80141dc <vPortFree+0xc4>)
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	3301      	adds	r3, #1
 80141c2:	4a06      	ldr	r2, [pc, #24]	@ (80141dc <vPortFree+0xc4>)
 80141c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80141c6:	f7fe fedb 	bl	8012f80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80141ca:	bf00      	nop
 80141cc:	3718      	adds	r7, #24
 80141ce:	46bd      	mov	sp, r7
 80141d0:	bd80      	pop	{r7, pc}
 80141d2:	bf00      	nop
 80141d4:	200059ac 	.word	0x200059ac
 80141d8:	2000599c 	.word	0x2000599c
 80141dc:	200059a8 	.word	0x200059a8

080141e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80141e0:	b480      	push	{r7}
 80141e2:	b085      	sub	sp, #20
 80141e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80141e6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80141ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80141ec:	4b27      	ldr	r3, [pc, #156]	@ (801428c <prvHeapInit+0xac>)
 80141ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	f003 0307 	and.w	r3, r3, #7
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d00c      	beq.n	8014214 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80141fa:	68fb      	ldr	r3, [r7, #12]
 80141fc:	3307      	adds	r3, #7
 80141fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	f023 0307 	bic.w	r3, r3, #7
 8014206:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014208:	68ba      	ldr	r2, [r7, #8]
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	1ad3      	subs	r3, r2, r3
 801420e:	4a1f      	ldr	r2, [pc, #124]	@ (801428c <prvHeapInit+0xac>)
 8014210:	4413      	add	r3, r2
 8014212:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014218:	4a1d      	ldr	r2, [pc, #116]	@ (8014290 <prvHeapInit+0xb0>)
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801421e:	4b1c      	ldr	r3, [pc, #112]	@ (8014290 <prvHeapInit+0xb0>)
 8014220:	2200      	movs	r2, #0
 8014222:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	68ba      	ldr	r2, [r7, #8]
 8014228:	4413      	add	r3, r2
 801422a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801422c:	2208      	movs	r2, #8
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	1a9b      	subs	r3, r3, r2
 8014232:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	f023 0307 	bic.w	r3, r3, #7
 801423a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	4a15      	ldr	r2, [pc, #84]	@ (8014294 <prvHeapInit+0xb4>)
 8014240:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014242:	4b14      	ldr	r3, [pc, #80]	@ (8014294 <prvHeapInit+0xb4>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	2200      	movs	r2, #0
 8014248:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801424a:	4b12      	ldr	r3, [pc, #72]	@ (8014294 <prvHeapInit+0xb4>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	2200      	movs	r2, #0
 8014250:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014256:	683b      	ldr	r3, [r7, #0]
 8014258:	68fa      	ldr	r2, [r7, #12]
 801425a:	1ad2      	subs	r2, r2, r3
 801425c:	683b      	ldr	r3, [r7, #0]
 801425e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014260:	4b0c      	ldr	r3, [pc, #48]	@ (8014294 <prvHeapInit+0xb4>)
 8014262:	681a      	ldr	r2, [r3, #0]
 8014264:	683b      	ldr	r3, [r7, #0]
 8014266:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014268:	683b      	ldr	r3, [r7, #0]
 801426a:	685b      	ldr	r3, [r3, #4]
 801426c:	4a0a      	ldr	r2, [pc, #40]	@ (8014298 <prvHeapInit+0xb8>)
 801426e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	685b      	ldr	r3, [r3, #4]
 8014274:	4a09      	ldr	r2, [pc, #36]	@ (801429c <prvHeapInit+0xbc>)
 8014276:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014278:	4b09      	ldr	r3, [pc, #36]	@ (80142a0 <prvHeapInit+0xc0>)
 801427a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801427e:	601a      	str	r2, [r3, #0]
}
 8014280:	bf00      	nop
 8014282:	3714      	adds	r7, #20
 8014284:	46bd      	mov	sp, r7
 8014286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428a:	4770      	bx	lr
 801428c:	20000b70 	.word	0x20000b70
 8014290:	20005990 	.word	0x20005990
 8014294:	20005998 	.word	0x20005998
 8014298:	200059a0 	.word	0x200059a0
 801429c:	2000599c 	.word	0x2000599c
 80142a0:	200059ac 	.word	0x200059ac

080142a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80142a4:	b480      	push	{r7}
 80142a6:	b085      	sub	sp, #20
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80142ac:	4b28      	ldr	r3, [pc, #160]	@ (8014350 <prvInsertBlockIntoFreeList+0xac>)
 80142ae:	60fb      	str	r3, [r7, #12]
 80142b0:	e002      	b.n	80142b8 <prvInsertBlockIntoFreeList+0x14>
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	60fb      	str	r3, [r7, #12]
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	687a      	ldr	r2, [r7, #4]
 80142be:	429a      	cmp	r2, r3
 80142c0:	d8f7      	bhi.n	80142b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80142c6:	68fb      	ldr	r3, [r7, #12]
 80142c8:	685b      	ldr	r3, [r3, #4]
 80142ca:	68ba      	ldr	r2, [r7, #8]
 80142cc:	4413      	add	r3, r2
 80142ce:	687a      	ldr	r2, [r7, #4]
 80142d0:	429a      	cmp	r2, r3
 80142d2:	d108      	bne.n	80142e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	685a      	ldr	r2, [r3, #4]
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	685b      	ldr	r3, [r3, #4]
 80142dc:	441a      	add	r2, r3
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	685b      	ldr	r3, [r3, #4]
 80142ee:	68ba      	ldr	r2, [r7, #8]
 80142f0:	441a      	add	r2, r3
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	429a      	cmp	r2, r3
 80142f8:	d118      	bne.n	801432c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	681a      	ldr	r2, [r3, #0]
 80142fe:	4b15      	ldr	r3, [pc, #84]	@ (8014354 <prvInsertBlockIntoFreeList+0xb0>)
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	429a      	cmp	r2, r3
 8014304:	d00d      	beq.n	8014322 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	685a      	ldr	r2, [r3, #4]
 801430a:	68fb      	ldr	r3, [r7, #12]
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	685b      	ldr	r3, [r3, #4]
 8014310:	441a      	add	r2, r3
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	681a      	ldr	r2, [r3, #0]
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	601a      	str	r2, [r3, #0]
 8014320:	e008      	b.n	8014334 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014322:	4b0c      	ldr	r3, [pc, #48]	@ (8014354 <prvInsertBlockIntoFreeList+0xb0>)
 8014324:	681a      	ldr	r2, [r3, #0]
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	601a      	str	r2, [r3, #0]
 801432a:	e003      	b.n	8014334 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	681a      	ldr	r2, [r3, #0]
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014334:	68fa      	ldr	r2, [r7, #12]
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	429a      	cmp	r2, r3
 801433a:	d002      	beq.n	8014342 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	687a      	ldr	r2, [r7, #4]
 8014340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014342:	bf00      	nop
 8014344:	3714      	adds	r7, #20
 8014346:	46bd      	mov	sp, r7
 8014348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801434c:	4770      	bx	lr
 801434e:	bf00      	nop
 8014350:	20005990 	.word	0x20005990
 8014354:	20005998 	.word	0x20005998

08014358 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 801435c:	f7fc fa1f 	bl	801079e <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 8014360:	f000 f818 	bl	8014394 <USBPD_DPM_InitCore>
 8014364:	4603      	mov	r3, r0
 8014366:	2b00      	cmp	r3, #0
 8014368:	d001      	beq.n	801436e <MX_USBPD_Init+0x16>
  {
    while(1);
 801436a:	bf00      	nop
 801436c:	e7fd      	b.n	801436a <MX_USBPD_Init+0x12>
  }

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 801436e:	f000 fa01 	bl	8014774 <USBPD_DPM_UserInit>
 8014372:	4603      	mov	r3, r0
 8014374:	2b00      	cmp	r3, #0
 8014376:	d001      	beq.n	801437c <MX_USBPD_Init+0x24>
  {
    while(1);
 8014378:	bf00      	nop
 801437a:	e7fd      	b.n	8014378 <MX_USBPD_Init+0x20>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 801437c:	f000 f8b8 	bl	80144f0 <USBPD_DPM_InitOS>
 8014380:	4603      	mov	r3, r0
 8014382:	2b00      	cmp	r3, #0
 8014384:	d001      	beq.n	801438a <MX_USBPD_Init+0x32>
  {
    while(1);
 8014386:	bf00      	nop
 8014388:	e7fd      	b.n	8014386 <MX_USBPD_Init+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 801438a:	b662      	cpsie	i
}
 801438c:	bf00      	nop
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 801438e:	bf00      	nop
 8014390:	bd80      	pop	{r7, pc}
	...

08014394 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b082      	sub	sp, #8
 8014398:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801439a:	2300      	movs	r3, #0
 801439c:	71fb      	strb	r3, [r7, #7]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(_LIB_ID))
 801439e:	484f      	ldr	r0, [pc, #316]	@ (80144dc <USBPD_DPM_InitCore+0x148>)
 80143a0:	f7ec fcff 	bl	8000da2 <USBPD_PE_CheckLIB>
 80143a4:	4603      	mov	r3, r0
 80143a6:	2b01      	cmp	r3, #1
 80143a8:	d001      	beq.n	80143ae <USBPD_DPM_InitCore+0x1a>
  {
    return USBPD_ERROR;
 80143aa:	2302      	movs	r3, #2
 80143ac:	e092      	b.n	80144d4 <USBPD_DPM_InitCore+0x140>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 80143ae:	f7ec fd03 	bl	8000db8 <USBPD_PE_GetMemoryConsumption>
 80143b2:	6038      	str	r0, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 80143b4:	2300      	movs	r3, #0
 80143b6:	71bb      	strb	r3, [r7, #6]
 80143b8:	e087      	b.n	80144ca <USBPD_DPM_InitCore+0x136>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 80143ba:	79bb      	ldrb	r3, [r7, #6]
 80143bc:	4a48      	ldr	r2, [pc, #288]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 80143be:	009b      	lsls	r3, r3, #2
 80143c0:	4413      	add	r3, r2
 80143c2:	785a      	ldrb	r2, [r3, #1]
 80143c4:	f36f 02c3 	bfc	r2, #3, #1
 80143c8:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 80143ca:	79b9      	ldrb	r1, [r7, #6]
 80143cc:	79ba      	ldrb	r2, [r7, #6]
 80143ce:	4845      	ldr	r0, [pc, #276]	@ (80144e4 <USBPD_DPM_InitCore+0x150>)
 80143d0:	460b      	mov	r3, r1
 80143d2:	005b      	lsls	r3, r3, #1
 80143d4:	440b      	add	r3, r1
 80143d6:	009b      	lsls	r3, r3, #2
 80143d8:	4403      	add	r3, r0
 80143da:	791b      	ldrb	r3, [r3, #4]
 80143dc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80143e0:	b2d8      	uxtb	r0, r3
 80143e2:	493f      	ldr	r1, [pc, #252]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 80143e4:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 80143e8:	f360 0301 	bfi	r3, r0, #0, #2
 80143ec:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 80143f0:	79b9      	ldrb	r1, [r7, #6]
 80143f2:	79ba      	ldrb	r2, [r7, #6]
 80143f4:	483b      	ldr	r0, [pc, #236]	@ (80144e4 <USBPD_DPM_InitCore+0x150>)
 80143f6:	460b      	mov	r3, r1
 80143f8:	005b      	lsls	r3, r3, #1
 80143fa:	440b      	add	r3, r1
 80143fc:	009b      	lsls	r3, r3, #2
 80143fe:	4403      	add	r3, r0
 8014400:	791b      	ldrb	r3, [r3, #4]
 8014402:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8014406:	b2d8      	uxtb	r0, r3
 8014408:	4935      	ldr	r1, [pc, #212]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801440a:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 801440e:	f360 0382 	bfi	r3, r0, #2, #1
 8014412:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 8014416:	79ba      	ldrb	r2, [r7, #6]
 8014418:	4931      	ldr	r1, [pc, #196]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801441a:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 801441e:	f36f 1304 	bfc	r3, #4, #1
 8014422:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8014426:	79ba      	ldrb	r2, [r7, #6]
 8014428:	492d      	ldr	r1, [pc, #180]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801442a:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 801442e:	f36f 1387 	bfc	r3, #6, #2
 8014432:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8014436:	79bb      	ldrb	r3, [r7, #6]
 8014438:	4a29      	ldr	r2, [pc, #164]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801443a:	009b      	lsls	r3, r3, #2
 801443c:	4413      	add	r3, r2
 801443e:	785a      	ldrb	r2, [r3, #1]
 8014440:	f36f 1246 	bfc	r2, #5, #2
 8014444:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8014446:	79bb      	ldrb	r3, [r7, #6]
 8014448:	4a25      	ldr	r2, [pc, #148]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801444a:	009b      	lsls	r3, r3, #2
 801444c:	4413      	add	r3, r2
 801444e:	785a      	ldrb	r2, [r3, #1]
 8014450:	f36f 12c7 	bfc	r2, #7, #1
 8014454:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index, (USBPD_CAD_Callbacks *)&CAD_cbs,
 8014456:	79ba      	ldrb	r2, [r7, #6]
 8014458:	4613      	mov	r3, r2
 801445a:	005b      	lsls	r3, r3, #1
 801445c:	4413      	add	r3, r2
 801445e:	009b      	lsls	r3, r3, #2
 8014460:	4a20      	ldr	r2, [pc, #128]	@ (80144e4 <USBPD_DPM_InitCore+0x150>)
 8014462:	441a      	add	r2, r3
 8014464:	79bb      	ldrb	r3, [r7, #6]
 8014466:	009b      	lsls	r3, r3, #2
 8014468:	491d      	ldr	r1, [pc, #116]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 801446a:	440b      	add	r3, r1
 801446c:	79b8      	ldrb	r0, [r7, #6]
 801446e:	491e      	ldr	r1, [pc, #120]	@ (80144e8 <USBPD_DPM_InitCore+0x154>)
 8014470:	f7eb fed6 	bl	8000220 <USBPD_CAD_Init>
 8014474:	4603      	mov	r3, r0
 8014476:	2b00      	cmp	r3, #0
 8014478:	d001      	beq.n	801447e <USBPD_DPM_InitCore+0xea>
 801447a:	2302      	movs	r3, #2
 801447c:	e02a      	b.n	80144d4 <USBPD_DPM_InitCore+0x140>
                                           (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index], &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801447e:	79ba      	ldrb	r2, [r7, #6]
 8014480:	4613      	mov	r3, r2
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	4413      	add	r3, r2
 8014486:	009b      	lsls	r3, r3, #2
 8014488:	4a16      	ldr	r2, [pc, #88]	@ (80144e4 <USBPD_DPM_InitCore+0x150>)
 801448a:	1899      	adds	r1, r3, r2
 801448c:	79bb      	ldrb	r3, [r7, #6]
 801448e:	009b      	lsls	r3, r3, #2
 8014490:	4a13      	ldr	r2, [pc, #76]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 8014492:	441a      	add	r2, r3
 8014494:	79b8      	ldrb	r0, [r7, #6]
 8014496:	4b15      	ldr	r3, [pc, #84]	@ (80144ec <USBPD_DPM_InitCore+0x158>)
 8014498:	f7eb ff90 	bl	80003bc <USBPD_PE_Init>
 801449c:	4603      	mov	r3, r0
 801449e:	71fb      	strb	r3, [r7, #7]
 80144a0:	79fb      	ldrb	r3, [r7, #7]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d001      	beq.n	80144aa <USBPD_DPM_InitCore+0x116>
 80144a6:	79fb      	ldrb	r3, [r7, #7]
 80144a8:	e014      	b.n	80144d4 <USBPD_DPM_InitCore+0x140>
                                         &DPM_Params[_port_index], &dpmCallbacks));

  /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 80144aa:	79bb      	ldrb	r3, [r7, #6]
 80144ac:	4a0c      	ldr	r2, [pc, #48]	@ (80144e0 <USBPD_DPM_InitCore+0x14c>)
 80144ae:	009b      	lsls	r3, r3, #2
 80144b0:	4413      	add	r3, r2
 80144b2:	785a      	ldrb	r2, [r3, #1]
 80144b4:	f042 0208 	orr.w	r2, r2, #8
 80144b8:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
  USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 80144ba:	79bb      	ldrb	r3, [r7, #6]
 80144bc:	2101      	movs	r1, #1
 80144be:	4618      	mov	r0, r3
 80144c0:	f7eb fed6 	bl	8000270 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 80144c4:	79bb      	ldrb	r3, [r7, #6]
 80144c6:	3301      	adds	r3, #1
 80144c8:	71bb      	strb	r3, [r7, #6]
 80144ca:	79bb      	ldrb	r3, [r7, #6]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	f43f af74 	beq.w	80143ba <USBPD_DPM_InitCore+0x26>
  }

  return _retr;
 80144d2:	79fb      	ldrb	r3, [r7, #7]
}
 80144d4:	4618      	mov	r0, r3
 80144d6:	3708      	adds	r7, #8
 80144d8:	46bd      	mov	sp, r7
 80144da:	bd80      	pop	{r7, pc}
 80144dc:	30410002 	.word	0x30410002
 80144e0:	20005a10 	.word	0x20005a10
 80144e4:	20000104 	.word	0x20000104
 80144e8:	08017358 	.word	0x08017358
 80144ec:	08017360 	.word	0x08017360

080144f0 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  CADQueueId = osMessageCreate(osMessageQ(queueCAD), NULL);
 80144f4:	2100      	movs	r1, #0
 80144f6:	480e      	ldr	r0, [pc, #56]	@ (8014530 <USBPD_DPM_InitOS+0x40>)
 80144f8:	f7fd fa62 	bl	80119c0 <osMessageCreate>
 80144fc:	4603      	mov	r3, r0
 80144fe:	4a0d      	ldr	r2, [pc, #52]	@ (8014534 <USBPD_DPM_InitOS+0x44>)
 8014500:	6013      	str	r3, [r2, #0]
  if (osThreadCreate(osThread(CAD), NULL) == NULL)
 8014502:	2100      	movs	r1, #0
 8014504:	480c      	ldr	r0, [pc, #48]	@ (8014538 <USBPD_DPM_InitOS+0x48>)
 8014506:	f7fd fa14 	bl	8011932 <osThreadCreate>
 801450a:	4603      	mov	r3, r0
 801450c:	2b00      	cmp	r3, #0
 801450e:	d101      	bne.n	8014514 <USBPD_DPM_InitOS+0x24>
#else
  CADQueueId = osMessageQueueNew (2, sizeof(uint16_t), NULL);
  if (NULL == osThreadNew(USBPD_CAD_Task, &CADQueueId, &CAD_Thread_Atrr))
#endif /* osCMSIS < 0x20000U */
  {
    return USBPD_ERROR;
 8014510:	2302      	movs	r3, #2
 8014512:	e00a      	b.n	801452a <USBPD_DPM_InitOS+0x3a>
  }

  /* Create the queue corresponding to PE task */
#if (osCMSIS < 0x20000U)
  PEQueueId[0] = osMessageCreate(osMessageQ(queuePE), NULL);
 8014514:	2100      	movs	r1, #0
 8014516:	4809      	ldr	r0, [pc, #36]	@ (801453c <USBPD_DPM_InitOS+0x4c>)
 8014518:	f7fd fa52 	bl	80119c0 <osMessageCreate>
 801451c:	4603      	mov	r3, r0
 801451e:	4a08      	ldr	r2, [pc, #32]	@ (8014540 <USBPD_DPM_InitOS+0x50>)
 8014520:	6013      	str	r3, [r2, #0]
  PEQueueId[1] = osMessageQueueNew (1, sizeof(uint16_t), NULL);
#endif /* USBPD_PORT_COUNT == 2 */
#endif /* osCMSIS < 0x20000U */

  /* PE task to be created on attachment */
  DPM_PEThreadId_Table[USBPD_PORT_0] = NULL;
 8014522:	4b08      	ldr	r3, [pc, #32]	@ (8014544 <USBPD_DPM_InitOS+0x54>)
 8014524:	2200      	movs	r2, #0
 8014526:	601a      	str	r2, [r3, #0]
#if USBPD_PORT_COUNT == 2
  DPM_PEThreadId_Table[USBPD_PORT_1] = NULL;
#endif /* USBPD_PORT_COUNT == 2 */

  return USBPD_OK;
 8014528:	2300      	movs	r3, #0
}
 801452a:	4618      	mov	r0, r3
 801452c:	bd80      	pop	{r7, pc}
 801452e:	bf00      	nop
 8014530:	08017350 	.word	0x08017350
 8014534:	20005a04 	.word	0x20005a04
 8014538:	0801733c 	.word	0x0801733c
 801453c:	08017334 	.word	0x08017334
 8014540:	20005a0c 	.word	0x20005a0c
 8014544:	20005a08 	.word	0x20005a08

08014548 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8014548:	b580      	push	{r7, lr}
 801454a:	b082      	sub	sp, #8
 801454c:	af00      	add	r7, sp, #0
 801454e:	4603      	mov	r3, r0
 8014550:	71fb      	strb	r3, [r7, #7]
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(PEQueueId[PortNum], 0xFFFF, 0);
 8014552:	79fb      	ldrb	r3, [r7, #7]
 8014554:	4a06      	ldr	r2, [pc, #24]	@ (8014570 <USBPD_PE_TaskWakeUp+0x28>)
 8014556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801455a:	2200      	movs	r2, #0
 801455c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8014560:	4618      	mov	r0, r3
 8014562:	f7fd fa3f 	bl	80119e4 <osMessagePut>
#else
  uint32_t event = 0xFFFFU;
  (void)osMessageQueuePut(PEQueueId[PortNum], &event, 0U, 0U);
#endif /* osCMSIS < 0x20000U */
}
 8014566:	bf00      	nop
 8014568:	3708      	adds	r7, #8
 801456a:	46bd      	mov	sp, r7
 801456c:	bd80      	pop	{r7, pc}
 801456e:	bf00      	nop
 8014570:	20005a0c 	.word	0x20005a0c

08014574 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 8014574:	b580      	push	{r7, lr}
 8014576:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(CADQueueId, 0xFFFF, 0);
 8014578:	4b04      	ldr	r3, [pc, #16]	@ (801458c <USBPD_DPM_CADTaskWakeUp+0x18>)
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	2200      	movs	r2, #0
 801457e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8014582:	4618      	mov	r0, r3
 8014584:	f7fd fa2e 	bl	80119e4 <osMessagePut>
#else
  uint32_t event = 0xFFFFU;
  (void)osMessageQueuePut(CADQueueId, &event, 0U, 0U);
#endif /* osCMSIS < 0x20000U */
}
 8014588:	bf00      	nop
 801458a:	bd80      	pop	{r7, pc}
 801458c:	20005a04 	.word	0x20005a04

08014590 <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
void USBPD_PE_Task(void const *argument)
{
 8014590:	b580      	push	{r7, lr}
 8014592:	b088      	sub	sp, #32
 8014594:	af00      	add	r7, sp, #0
 8014596:	6178      	str	r0, [r7, #20]
  uint8_t _port = (uint32_t)argument;
 8014598:	697b      	ldr	r3, [r7, #20]
 801459a:	77fb      	strb	r3, [r7, #31]
  uint32_t _timing;

  for(;;)
  {
    _timing = USBPD_PE_StateMachine_SRC(_port);
 801459c:	7ffb      	ldrb	r3, [r7, #31]
 801459e:	4618      	mov	r0, r3
 80145a0:	f7ec fed2 	bl	8001348 <USBPD_PE_StateMachine_SRC>
 80145a4:	61b8      	str	r0, [r7, #24]
    osMessageGet(PEQueueId[_port],_timing);
 80145a6:	7ffb      	ldrb	r3, [r7, #31]
 80145a8:	4a04      	ldr	r2, [pc, #16]	@ (80145bc <USBPD_PE_Task+0x2c>)
 80145aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80145ae:	463b      	mov	r3, r7
 80145b0:	69ba      	ldr	r2, [r7, #24]
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7fd fa56 	bl	8011a64 <osMessageGet>
    _timing = USBPD_PE_StateMachine_SRC(_port);
 80145b8:	bf00      	nop
 80145ba:	e7ef      	b.n	801459c <USBPD_PE_Task+0xc>
 80145bc:	20005a0c 	.word	0x20005a0c

080145c0 <USBPD_CAD_Task>:
#if (osCMSIS < 0x20000U)
void USBPD_CAD_Task(void const *argument)
#else
void USBPD_CAD_Task(void *argument)
#endif /* osCMSIS < 0x20000U */
{
 80145c0:	b590      	push	{r4, r7, lr}
 80145c2:	b087      	sub	sp, #28
 80145c4:	af00      	add	r7, sp, #0
 80145c6:	6178      	str	r0, [r7, #20]
  for (;;)
  {
#if (osCMSIS < 0x20000U)
    osMessageGet(CADQueueId, USBPD_CAD_Process());
 80145c8:	4b05      	ldr	r3, [pc, #20]	@ (80145e0 <USBPD_CAD_Task+0x20>)
 80145ca:	681c      	ldr	r4, [r3, #0]
 80145cc:	f7eb fe57 	bl	800027e <USBPD_CAD_Process>
 80145d0:	4602      	mov	r2, r0
 80145d2:	463b      	mov	r3, r7
 80145d4:	4621      	mov	r1, r4
 80145d6:	4618      	mov	r0, r3
 80145d8:	f7fd fa44 	bl	8011a64 <osMessageGet>
 80145dc:	e7f4      	b.n	80145c8 <USBPD_CAD_Task+0x8>
 80145de:	bf00      	nop
 80145e0:	20005a04 	.word	0x20005a04

080145e4 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b084      	sub	sp, #16
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	4603      	mov	r3, r0
 80145ec:	603a      	str	r2, [r7, #0]
 80145ee:	71fb      	strb	r3, [r7, #7]
 80145f0:	460b      	mov	r3, r1
 80145f2:	71bb      	strb	r3, [r7, #6]

  switch (State)
 80145f4:	79bb      	ldrb	r3, [r7, #6]
 80145f6:	3b01      	subs	r3, #1
 80145f8:	2b03      	cmp	r3, #3
 80145fa:	d867      	bhi.n	80146cc <USBPD_DPM_CADCallback+0xe8>
 80145fc:	a201      	add	r2, pc, #4	@ (adr r2, 8014604 <USBPD_DPM_CADCallback+0x20>)
 80145fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014602:	bf00      	nop
 8014604:	08014631 	.word	0x08014631
 8014608:	08014623 	.word	0x08014623
 801460c:	08014631 	.word	0x08014631
 8014610:	08014615 	.word	0x08014615
    case USBPD_CAD_EVENT_ATTEMC :
    {
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnStatus = USBPD_TRUE;
#endif /* _VCONN_SUPPORT */
      DPM_ManageAttachedState(PortNum, State, Cc);
 8014614:	79b9      	ldrb	r1, [r7, #6]
 8014616:	79fb      	ldrb	r3, [r7, #7]
 8014618:	683a      	ldr	r2, [r7, #0]
 801461a:	4618      	mov	r0, r3
 801461c:	f000 f860 	bl	80146e0 <DPM_ManageAttachedState>
#ifdef _VCONN_SUPPORT
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=TRUE");
#endif /* _VCONN_SUPPORT */
      break;
 8014620:	e055      	b.n	80146ce <USBPD_DPM_CADCallback+0xea>
    }
    case USBPD_CAD_EVENT_ATTACHED :
      DPM_ManageAttachedState(PortNum, State, Cc);
 8014622:	79b9      	ldrb	r1, [r7, #6]
 8014624:	79fb      	ldrb	r3, [r7, #7]
 8014626:	683a      	ldr	r2, [r7, #0]
 8014628:	4618      	mov	r0, r3
 801462a:	f000 f859 	bl	80146e0 <DPM_ManageAttachedState>
      break;
 801462e:	e04e      	b.n	80146ce <USBPD_DPM_CADCallback+0xea>
    case USBPD_CAD_EVENT_DETACHED :
    case USBPD_CAD_EVENT_EMC :
    {
      /* The ufp is detached */
      (void)USBPD_PE_IsCableConnected(PortNum, 0);
 8014630:	79fb      	ldrb	r3, [r7, #7]
 8014632:	2100      	movs	r1, #0
 8014634:	4618      	mov	r0, r3
 8014636:	f7eb ff40 	bl	80004ba <USBPD_PE_IsCableConnected>
      /* Terminate PE task */
      if (DPM_PEThreadId_Table[PortNum] != NULL)
 801463a:	79fb      	ldrb	r3, [r7, #7]
 801463c:	4a26      	ldr	r2, [pc, #152]	@ (80146d8 <USBPD_DPM_CADCallback+0xf4>)
 801463e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d023      	beq.n	801468e <USBPD_DPM_CADCallback+0xaa>
      {
        uint8_t _timeout = 0;
 8014646:	2300      	movs	r3, #0
 8014648:	73fb      	strb	r3, [r7, #15]
        /* Let time to PE to complete the ongoing action */
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 801464a:	e008      	b.n	801465e <USBPD_DPM_CADCallback+0x7a>
        {
          osDelay(1);
 801464c:	2001      	movs	r0, #1
 801464e:	f7fd f9a3 	bl	8011998 <osDelay>
          _timeout++;
 8014652:	7bfb      	ldrb	r3, [r7, #15]
 8014654:	3301      	adds	r3, #1
 8014656:	73fb      	strb	r3, [r7, #15]
          if (_timeout > 30)
 8014658:	7bfb      	ldrb	r3, [r7, #15]
 801465a:	2b1e      	cmp	r3, #30
 801465c:	d80a      	bhi.n	8014674 <USBPD_DPM_CADCallback+0x90>
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 801465e:	79fb      	ldrb	r3, [r7, #7]
 8014660:	4a1d      	ldr	r2, [pc, #116]	@ (80146d8 <USBPD_DPM_CADCallback+0xf4>)
 8014662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014666:	4618      	mov	r0, r3
 8014668:	f7fe fbc2 	bl	8012df0 <eTaskGetState>
 801466c:	4603      	mov	r3, r0
 801466e:	2b02      	cmp	r3, #2
 8014670:	d1ec      	bne.n	801464c <USBPD_DPM_CADCallback+0x68>
 8014672:	e000      	b.n	8014676 <USBPD_DPM_CADCallback+0x92>
          {
            break;
 8014674:	bf00      	nop
          }
        };

        /* Kill PE task */
        osThreadTerminate(DPM_PEThreadId_Table[PortNum]);
 8014676:	79fb      	ldrb	r3, [r7, #7]
 8014678:	4a17      	ldr	r2, [pc, #92]	@ (80146d8 <USBPD_DPM_CADCallback+0xf4>)
 801467a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801467e:	4618      	mov	r0, r3
 8014680:	f7fd f97e 	bl	8011980 <osThreadTerminate>
        DPM_PEThreadId_Table[PortNum] = NULL;
 8014684:	79fb      	ldrb	r3, [r7, #7]
 8014686:	4a14      	ldr	r2, [pc, #80]	@ (80146d8 <USBPD_DPM_CADCallback+0xf4>)
 8014688:	2100      	movs	r1, #0
 801468a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 801468e:	79fa      	ldrb	r2, [r7, #7]
 8014690:	4912      	ldr	r1, [pc, #72]	@ (80146dc <USBPD_DPM_CADCallback+0xf8>)
 8014692:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8014696:	f36f 1304 	bfc	r3, #4, #1
 801469a:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].ActiveCCIs = CCNONE;
 801469e:	79fa      	ldrb	r2, [r7, #7]
 80146a0:	490e      	ldr	r1, [pc, #56]	@ (80146dc <USBPD_DPM_CADCallback+0xf8>)
 80146a2:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 80146a6:	f36f 1387 	bfc	r3, #6, #2
 80146aa:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 80146ae:	79fb      	ldrb	r3, [r7, #7]
 80146b0:	4a0a      	ldr	r2, [pc, #40]	@ (80146dc <USBPD_DPM_CADCallback+0xf8>)
 80146b2:	009b      	lsls	r3, r3, #2
 80146b4:	4413      	add	r3, r2
 80146b6:	785a      	ldrb	r2, [r3, #1]
 80146b8:	f36f 0202 	bfc	r2, #0, #3
 80146bc:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 80146be:	79ba      	ldrb	r2, [r7, #6]
 80146c0:	79fb      	ldrb	r3, [r7, #7]
 80146c2:	4611      	mov	r1, r2
 80146c4:	4618      	mov	r0, r3
 80146c6:	f000 f85d 	bl	8014784 <USBPD_DPM_UserCableDetection>
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnCCIs = CCNONE;
      DPM_Params[PortNum].VconnStatus = USBPD_FALSE;
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=FALSE");
#endif /* _VCONN_SUPPORT */
      break;
 80146ca:	e000      	b.n	80146ce <USBPD_DPM_CADCallback+0xea>
    }
    default :
      /* nothing to do */
      break;
 80146cc:	bf00      	nop
  }
}
 80146ce:	bf00      	nop
 80146d0:	3710      	adds	r7, #16
 80146d2:	46bd      	mov	sp, r7
 80146d4:	bd80      	pop	{r7, pc}
 80146d6:	bf00      	nop
 80146d8:	20005a08 	.word	0x20005a08
 80146dc:	20005a10 	.word	0x20005a10

080146e0 <DPM_ManageAttachedState>:

static void DPM_ManageAttachedState(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 80146e0:	b590      	push	{r4, r7, lr}
 80146e2:	b083      	sub	sp, #12
 80146e4:	af00      	add	r7, sp, #0
 80146e6:	4603      	mov	r3, r0
 80146e8:	603a      	str	r2, [r7, #0]
 80146ea:	71fb      	strb	r3, [r7, #7]
 80146ec:	460b      	mov	r3, r1
 80146ee:	71bb      	strb	r3, [r7, #6]
  if (CC2 == Cc)
  {
    DPM_Params[PortNum].VconnCCIs = CC1;
  }
#endif /* _VCONN_SUPPORT */
  DPM_Params[PortNum].ActiveCCIs = Cc;
 80146f0:	79fa      	ldrb	r2, [r7, #7]
 80146f2:	683b      	ldr	r3, [r7, #0]
 80146f4:	f003 0303 	and.w	r3, r3, #3
 80146f8:	b2d8      	uxtb	r0, r3
 80146fa:	491a      	ldr	r1, [pc, #104]	@ (8014764 <DPM_ManageAttachedState+0x84>)
 80146fc:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8014700:	f360 1387 	bfi	r3, r0, #6, #2
 8014704:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
  (void)USBPD_PE_IsCableConnected(PortNum, 1);
 8014708:	79fb      	ldrb	r3, [r7, #7]
 801470a:	2101      	movs	r1, #1
 801470c:	4618      	mov	r0, r3
 801470e:	f7eb fed4 	bl	80004ba <USBPD_PE_IsCableConnected>

  USBPD_DPM_UserCableDetection(PortNum, State);
 8014712:	79ba      	ldrb	r2, [r7, #6]
 8014714:	79fb      	ldrb	r3, [r7, #7]
 8014716:	4611      	mov	r1, r2
 8014718:	4618      	mov	r0, r3
 801471a:	f000 f833 	bl	8014784 <USBPD_DPM_UserCableDetection>

  /* Create PE task */
  if (DPM_PEThreadId_Table[PortNum] == NULL)
 801471e:	79fb      	ldrb	r3, [r7, #7]
 8014720:	4a11      	ldr	r2, [pc, #68]	@ (8014768 <DPM_ManageAttachedState+0x88>)
 8014722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d117      	bne.n	801475a <DPM_ManageAttachedState+0x7a>
  {
#if (osCMSIS < 0x20000U)
    DPM_PEThreadId_Table[PortNum] = osThreadCreate(OSTHREAD_PE(PortNum), (void *)((uint32_t)PortNum));
 801472a:	79fb      	ldrb	r3, [r7, #7]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d101      	bne.n	8014734 <DPM_ManageAttachedState+0x54>
 8014730:	4b0e      	ldr	r3, [pc, #56]	@ (801476c <DPM_ManageAttachedState+0x8c>)
 8014732:	e000      	b.n	8014736 <DPM_ManageAttachedState+0x56>
 8014734:	4b0e      	ldr	r3, [pc, #56]	@ (8014770 <DPM_ManageAttachedState+0x90>)
 8014736:	79fa      	ldrb	r2, [r7, #7]
 8014738:	79fc      	ldrb	r4, [r7, #7]
 801473a:	4611      	mov	r1, r2
 801473c:	4618      	mov	r0, r3
 801473e:	f7fd f8f8 	bl	8011932 <osThreadCreate>
 8014742:	4603      	mov	r3, r0
 8014744:	4a08      	ldr	r2, [pc, #32]	@ (8014768 <DPM_ManageAttachedState+0x88>)
 8014746:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
#else
    DPM_PEThreadId_Table[PortNum] = osThreadNew(OSTHREAD_PE(PortNum), NULL, OSTHREAD_PE_ATTR(PortNum));
#endif /* osCMSIS < 0x20000U */
    if (DPM_PEThreadId_Table[PortNum] == NULL)
 801474a:	79fb      	ldrb	r3, [r7, #7]
 801474c:	4a06      	ldr	r2, [pc, #24]	@ (8014768 <DPM_ManageAttachedState+0x88>)
 801474e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d101      	bne.n	801475a <DPM_ManageAttachedState+0x7a>
    {
      /* should not occur. May be an issue with FreeRTOS heap size too small */
      while (1);
 8014756:	bf00      	nop
 8014758:	e7fd      	b.n	8014756 <DPM_ManageAttachedState+0x76>
    }
  }
}
 801475a:	bf00      	nop
 801475c:	370c      	adds	r7, #12
 801475e:	46bd      	mov	sp, r7
 8014760:	bd90      	pop	{r4, r7, pc}
 8014762:	bf00      	nop
 8014764:	20005a10 	.word	0x20005a10
 8014768:	20005a08 	.word	0x20005a08
 801476c:	0801730c 	.word	0x0801730c
 8014770:	08017320 	.word	0x08017320

08014774 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 8014774:	b480      	push	{r7}
 8014776:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  return USBPD_OK;
 8014778:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 801477a:	4618      	mov	r0, r3
 801477c:	46bd      	mov	sp, r7
 801477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014782:	4770      	bx	lr

08014784 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 8014784:	b480      	push	{r7}
 8014786:	b083      	sub	sp, #12
 8014788:	af00      	add	r7, sp, #0
 801478a:	4603      	mov	r3, r0
 801478c:	460a      	mov	r2, r1
 801478e:	71fb      	strb	r3, [r7, #7]
 8014790:	4613      	mov	r3, r2
 8014792:	71bb      	strb	r3, [r7, #6]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 8014794:	bf00      	nop
 8014796:	370c      	adds	r7, #12
 8014798:	46bd      	mov	sp, r7
 801479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801479e:	4770      	bx	lr

080147a0 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 80147a0:	b480      	push	{r7}
 80147a2:	b083      	sub	sp, #12
 80147a4:	af00      	add	r7, sp, #0
 80147a6:	4603      	mov	r3, r0
 80147a8:	460a      	mov	r2, r1
 80147aa:	71fb      	strb	r3, [r7, #7]
 80147ac:	4613      	mov	r3, r2
 80147ae:	71bb      	strb	r3, [r7, #6]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 80147b0:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_Notification */
}
 80147b2:	bf00      	nop
 80147b4:	370c      	adds	r7, #12
 80147b6:	46bd      	mov	sp, r7
 80147b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147bc:	4770      	bx	lr

080147be <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 80147be:	b480      	push	{r7}
 80147c0:	b083      	sub	sp, #12
 80147c2:	af00      	add	r7, sp, #0
 80147c4:	4603      	mov	r3, r0
 80147c6:	6039      	str	r1, [r7, #0]
 80147c8:	71fb      	strb	r3, [r7, #7]
 80147ca:	4613      	mov	r3, r2
 80147cc:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 80147ce:	bf00      	nop
 80147d0:	370c      	adds	r7, #12
 80147d2:	46bd      	mov	sp, r7
 80147d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d8:	4770      	bx	lr

080147da <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 80147da:	b580      	push	{r7, lr}
 80147dc:	b082      	sub	sp, #8
 80147de:	af00      	add	r7, sp, #0
 80147e0:	4603      	mov	r3, r0
 80147e2:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 80147e4:	79fb      	ldrb	r3, [r7, #7]
 80147e6:	4618      	mov	r0, r3
 80147e8:	f000 f8aa 	bl	8014940 <USBPD_PWR_IF_SetProfile>
 80147ec:	4603      	mov	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 80147ee:	4618      	mov	r0, r3
 80147f0:	3708      	adds	r7, #8
 80147f2:	46bd      	mov	sp, r7
 80147f4:	bd80      	pop	{r7, pc}

080147f6 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 80147f6:	b480      	push	{r7}
 80147f8:	b085      	sub	sp, #20
 80147fa:	af00      	add	r7, sp, #0
 80147fc:	60ba      	str	r2, [r7, #8]
 80147fe:	607b      	str	r3, [r7, #4]
 8014800:	4603      	mov	r3, r0
 8014802:	73fb      	strb	r3, [r7, #15]
 8014804:	460b      	mov	r3, r1
 8014806:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 8014808:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801480a:	bf00      	nop
 801480c:	3714      	adds	r7, #20
 801480e:	46bd      	mov	sp, r7
 8014810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014814:	4770      	bx	lr

08014816 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8014816:	b480      	push	{r7}
 8014818:	b085      	sub	sp, #20
 801481a:	af00      	add	r7, sp, #0
 801481c:	60ba      	str	r2, [r7, #8]
 801481e:	607b      	str	r3, [r7, #4]
 8014820:	4603      	mov	r3, r0
 8014822:	73fb      	strb	r3, [r7, #15]
 8014824:	460b      	mov	r3, r1
 8014826:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 8014828:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 801482a:	bf00      	nop
 801482c:	3714      	adds	r7, #20
 801482e:	46bd      	mov	sp, r7
 8014830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014834:	4770      	bx	lr

08014836 <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8014836:	b480      	push	{r7}
 8014838:	b083      	sub	sp, #12
 801483a:	af00      	add	r7, sp, #0
 801483c:	4603      	mov	r3, r0
 801483e:	6039      	str	r1, [r7, #0]
 8014840:	71fb      	strb	r3, [r7, #7]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 8014842:	683b      	ldr	r3, [r7, #0]
 8014844:	2200      	movs	r2, #0
 8014846:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 8014848:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 801484a:	4618      	mov	r0, r3
 801484c:	370c      	adds	r7, #12
 801484e:	46bd      	mov	sp, r7
 8014850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014854:	4770      	bx	lr

08014856 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 8014856:	b480      	push	{r7}
 8014858:	b083      	sub	sp, #12
 801485a:	af00      	add	r7, sp, #0
 801485c:	603a      	str	r2, [r7, #0]
 801485e:	461a      	mov	r2, r3
 8014860:	4603      	mov	r3, r0
 8014862:	71fb      	strb	r3, [r7, #7]
 8014864:	460b      	mov	r3, r1
 8014866:	71bb      	strb	r3, [r7, #6]
 8014868:	4613      	mov	r3, r2
 801486a:	80bb      	strh	r3, [r7, #4]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 801486c:	bf00      	nop
 801486e:	370c      	adds	r7, #12
 8014870:	46bd      	mov	sp, r7
 8014872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014876:	4770      	bx	lr

08014878 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b082      	sub	sp, #8
 801487c:	af00      	add	r7, sp, #0
 801487e:	4603      	mov	r3, r0
 8014880:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 8014882:	79fb      	ldrb	r3, [r7, #7]
 8014884:	4618      	mov	r0, r3
 8014886:	f7eb fd8b 	bl	80003a0 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 801488a:	bf00      	nop
 801488c:	3708      	adds	r7, #8
 801488e:	46bd      	mov	sp, r7
 8014890:	bd80      	pop	{r7, pc}
	...

08014894 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8014894:	b480      	push	{r7}
 8014896:	b085      	sub	sp, #20
 8014898:	af00      	add	r7, sp, #0
 801489a:	4603      	mov	r3, r0
 801489c:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801489e:	230c      	movs	r3, #12
 80148a0:	73fb      	strb	r3, [r7, #15]
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 80148a2:	79fb      	ldrb	r3, [r7, #7]
 80148a4:	4a18      	ldr	r2, [pc, #96]	@ (8014908 <USBPD_DPM_EvaluateDataRoleSwap+0x74>)
 80148a6:	2154      	movs	r1, #84	@ 0x54
 80148a8:	fb01 f303 	mul.w	r3, r1, r3
 80148ac:	4413      	add	r3, r2
 80148ae:	781b      	ldrb	r3, [r3, #0]
 80148b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80148b4:	b2db      	uxtb	r3, r3
 80148b6:	2b01      	cmp	r3, #1
 80148b8:	d108      	bne.n	80148cc <USBPD_DPM_EvaluateDataRoleSwap+0x38>
 80148ba:	79fb      	ldrb	r3, [r7, #7]
 80148bc:	4a13      	ldr	r2, [pc, #76]	@ (801490c <USBPD_DPM_EvaluateDataRoleSwap+0x78>)
 80148be:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80148c2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80148c6:	b2db      	uxtb	r3, r3
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d014      	beq.n	80148f6 <USBPD_DPM_EvaluateDataRoleSwap+0x62>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 80148cc:	79fb      	ldrb	r3, [r7, #7]
 80148ce:	4a0e      	ldr	r2, [pc, #56]	@ (8014908 <USBPD_DPM_EvaluateDataRoleSwap+0x74>)
 80148d0:	2154      	movs	r1, #84	@ 0x54
 80148d2:	fb01 f303 	mul.w	r3, r1, r3
 80148d6:	4413      	add	r3, r2
 80148d8:	781b      	ldrb	r3, [r3, #0]
 80148da:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80148de:	b2db      	uxtb	r3, r3
 80148e0:	2b01      	cmp	r3, #1
 80148e2:	d10a      	bne.n	80148fa <USBPD_DPM_EvaluateDataRoleSwap+0x66>
 80148e4:	79fb      	ldrb	r3, [r7, #7]
 80148e6:	4a09      	ldr	r2, [pc, #36]	@ (801490c <USBPD_DPM_EvaluateDataRoleSwap+0x78>)
 80148e8:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80148ec:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80148f0:	b2db      	uxtb	r3, r3
 80148f2:	2b01      	cmp	r3, #1
 80148f4:	d101      	bne.n	80148fa <USBPD_DPM_EvaluateDataRoleSwap+0x66>
    {
      status = USBPD_ACCEPT;
 80148f6:	230a      	movs	r3, #10
 80148f8:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80148fa:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 80148fc:	4618      	mov	r0, r3
 80148fe:	3714      	adds	r7, #20
 8014900:	46bd      	mov	sp, r7
 8014902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014906:	4770      	bx	lr
 8014908:	200059b0 	.word	0x200059b0
 801490c:	20005a10 	.word	0x20005a10

08014910 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8014910:	b580      	push	{r7, lr}
 8014912:	b082      	sub	sp, #8
 8014914:	af00      	add	r7, sp, #0
 8014916:	4603      	mov	r3, r0
 8014918:	460a      	mov	r2, r1
 801491a:	71fb      	strb	r3, [r7, #7]
 801491c:	4613      	mov	r3, r2
 801491e:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 8014920:	79ba      	ldrb	r2, [r7, #6]
 8014922:	79fb      	ldrb	r3, [r7, #7]
 8014924:	4611      	mov	r1, r2
 8014926:	4618      	mov	r0, r3
 8014928:	f000 f818 	bl	801495c <USBPD_PWR_IF_SupplyReady>
 801492c:	4603      	mov	r3, r0
 801492e:	2b00      	cmp	r3, #0
 8014930:	bf0c      	ite	eq
 8014932:	2301      	moveq	r3, #1
 8014934:	2300      	movne	r3, #0
 8014936:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 8014938:	4618      	mov	r0, r3
 801493a:	3708      	adds	r7, #8
 801493c:	46bd      	mov	sp, r7
 801493e:	bd80      	pop	{r7, pc}

08014940 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 8014940:	b480      	push	{r7}
 8014942:	b085      	sub	sp, #20
 8014944:	af00      	add	r7, sp, #0
 8014946:	4603      	mov	r3, r0
 8014948:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801494a:	2302      	movs	r3, #2
 801494c:	73fb      	strb	r3, [r7, #15]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
  return _status;
 801494e:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 8014950:	4618      	mov	r0, r3
 8014952:	3714      	adds	r7, #20
 8014954:	46bd      	mov	sp, r7
 8014956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801495a:	4770      	bx	lr

0801495c <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b084      	sub	sp, #16
 8014960:	af00      	add	r7, sp, #0
 8014962:	4603      	mov	r3, r0
 8014964:	460a      	mov	r2, r1
 8014966:	71fb      	strb	r3, [r7, #7]
 8014968:	4613      	mov	r3, r2
 801496a:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 801496c:	2302      	movs	r3, #2
 801496e:	73fb      	strb	r3, [r7, #15]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 8014970:	79fb      	ldrb	r3, [r7, #7]
 8014972:	2b00      	cmp	r3, #0
 8014974:	d001      	beq.n	801497a <USBPD_PWR_IF_SupplyReady+0x1e>
  {
    return USBPD_ERROR;
 8014976:	2302      	movs	r3, #2
 8014978:	e01c      	b.n	80149b4 <USBPD_PWR_IF_SupplyReady+0x58>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801497a:	79fb      	ldrb	r3, [r7, #7]
 801497c:	f107 0208 	add.w	r2, r7, #8
 8014980:	4611      	mov	r1, r2
 8014982:	4618      	mov	r0, r3
 8014984:	f000 f890 	bl	8014aa8 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 8014988:	79bb      	ldrb	r3, [r7, #6]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d109      	bne.n	80149a2 <USBPD_PWR_IF_SupplyReady+0x46>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801498e:	68bb      	ldr	r3, [r7, #8]
 8014990:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8014994:	4293      	cmp	r3, r2
 8014996:	d801      	bhi.n	801499c <USBPD_PWR_IF_SupplyReady+0x40>
 8014998:	2300      	movs	r3, #0
 801499a:	e000      	b.n	801499e <USBPD_PWR_IF_SupplyReady+0x42>
 801499c:	2302      	movs	r3, #2
 801499e:	73fb      	strb	r3, [r7, #15]
 80149a0:	e007      	b.n	80149b2 <USBPD_PWR_IF_SupplyReady+0x56>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 80149a8:	d901      	bls.n	80149ae <USBPD_PWR_IF_SupplyReady+0x52>
 80149aa:	2300      	movs	r3, #0
 80149ac:	e000      	b.n	80149b0 <USBPD_PWR_IF_SupplyReady+0x54>
 80149ae:	2302      	movs	r3, #2
 80149b0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80149b2:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 80149b4:	4618      	mov	r0, r3
 80149b6:	3710      	adds	r7, #16
 80149b8:	46bd      	mov	sp, r7
 80149ba:	bd80      	pop	{r7, pc}

080149bc <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b084      	sub	sp, #16
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	4603      	mov	r3, r0
 80149c4:	460a      	mov	r2, r1
 80149c6:	71fb      	strb	r3, [r7, #7]
 80149c8:	4613      	mov	r3, r2
 80149ca:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 80149cc:	2300      	movs	r3, #0
 80149ce:	73fb      	strb	r3, [r7, #15]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 80149d0:	79fb      	ldrb	r3, [r7, #7]
 80149d2:	4618      	mov	r0, r3
 80149d4:	f7fc fc3a 	bl	801124c <HW_IF_PWR_GetVoltage>
 80149d8:	4603      	mov	r3, r0
 80149da:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 80149dc:	79bb      	ldrb	r3, [r7, #6]
 80149de:	2b02      	cmp	r3, #2
 80149e0:	d015      	beq.n	8014a0e <USBPD_PWR_IF_GetVBUSStatus+0x52>
 80149e2:	2b02      	cmp	r3, #2
 80149e4:	dc1a      	bgt.n	8014a1c <USBPD_PWR_IF_GetVBUSStatus+0x60>
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d002      	beq.n	80149f0 <USBPD_PWR_IF_GetVBUSStatus+0x34>
 80149ea:	2b01      	cmp	r3, #1
 80149ec:	d008      	beq.n	8014a00 <USBPD_PWR_IF_GetVBUSStatus+0x44>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 80149ee:	e015      	b.n	8014a1c <USBPD_PWR_IF_GetVBUSStatus+0x60>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 80149f0:	68bb      	ldr	r3, [r7, #8]
 80149f2:	f240 22ed 	movw	r2, #749	@ 0x2ed
 80149f6:	4293      	cmp	r3, r2
 80149f8:	d812      	bhi.n	8014a20 <USBPD_PWR_IF_GetVBUSStatus+0x64>
 80149fa:	2301      	movs	r3, #1
 80149fc:	73fb      	strb	r3, [r7, #15]
    break;
 80149fe:	e00f      	b.n	8014a20 <USBPD_PWR_IF_GetVBUSStatus+0x64>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014a00:	68bb      	ldr	r3, [r7, #8]
 8014a02:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8014a06:	d30d      	bcc.n	8014a24 <USBPD_PWR_IF_GetVBUSStatus+0x68>
 8014a08:	2301      	movs	r3, #1
 8014a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8014a0c:	e00a      	b.n	8014a24 <USBPD_PWR_IF_GetVBUSStatus+0x68>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014a0e:	68bb      	ldr	r3, [r7, #8]
 8014a10:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8014a14:	d208      	bcs.n	8014a28 <USBPD_PWR_IF_GetVBUSStatus+0x6c>
 8014a16:	2301      	movs	r3, #1
 8014a18:	73fb      	strb	r3, [r7, #15]
    break;
 8014a1a:	e005      	b.n	8014a28 <USBPD_PWR_IF_GetVBUSStatus+0x6c>
    break;
 8014a1c:	bf00      	nop
 8014a1e:	e004      	b.n	8014a2a <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8014a20:	bf00      	nop
 8014a22:	e002      	b.n	8014a2a <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8014a24:	bf00      	nop
 8014a26:	e000      	b.n	8014a2a <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8014a28:	bf00      	nop
  }
  return _status;
 8014a2a:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 8014a2c:	4618      	mov	r0, r3
 8014a2e:	3710      	adds	r7, #16
 8014a30:	46bd      	mov	sp, r7
 8014a32:	bd80      	pop	{r7, pc}

08014a34 <BSP_USBPD_PWR_Init>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8014a34:	b480      	push	{r7}
 8014a36:	b085      	sub	sp, #20
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d002      	beq.n	8014a4c <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014a46:	f06f 0301 	mvn.w	r3, #1
 8014a4a:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8014a4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8014a4e:	4618      	mov	r0, r3
 8014a50:	3714      	adds	r7, #20
 8014a52:	46bd      	mov	sp, r7
 8014a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a58:	4770      	bx	lr

08014a5a <BSP_USBPD_PWR_VBUSInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8014a5a:	b480      	push	{r7}
 8014a5c:	b085      	sub	sp, #20
 8014a5e:	af00      	add	r7, sp, #0
 8014a60:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014a62:	2300      	movs	r3, #0
 8014a64:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d002      	beq.n	8014a72 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014a6c:	f06f 0301 	mvn.w	r3, #1
 8014a70:	60fb      	str	r3, [r7, #12]
  else
  {
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 8014a72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8014a74:	4618      	mov	r0, r3
 8014a76:	3714      	adds	r7, #20
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a7e:	4770      	bx	lr

08014a80 <BSP_USBPD_PWR_VBUSDeInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 8014a80:	b480      	push	{r7}
 8014a82:	b085      	sub	sp, #20
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8014a88:	f06f 030a 	mvn.w	r3, #10
 8014a8c:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d002      	beq.n	8014a9a <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014a94:	f06f 0301 	mvn.w	r3, #1
 8014a98:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8014a9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8014a9c:	4618      	mov	r0, r3
 8014a9e:	3714      	adds	r7, #20
 8014aa0:	46bd      	mov	sp, r7
 8014aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa6:	4770      	bx	lr

08014aa8 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8014aa8:	b480      	push	{r7}
 8014aaa:	b085      	sub	sp, #20
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
 8014ab0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret;
  uint32_t val = 0U;
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	60bb      	str	r3, [r7, #8]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d102      	bne.n	8014ac2 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 8014abc:	683b      	ldr	r3, [r7, #0]
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	d103      	bne.n	8014aca <BSP_USBPD_PWR_VBUSGetVoltage+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014ac2:	f06f 0301 	mvn.w	r3, #1
 8014ac6:	60fb      	str	r3, [r7, #12]
 8014ac8:	e002      	b.n	8014ad0 <BSP_USBPD_PWR_VBUSGetVoltage+0x28>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8014aca:	f06f 030a 	mvn.w	r3, #10
 8014ace:	60fb      	str	r3, [r7, #12]
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  }
  *pVoltage = val;
 8014ad0:	683b      	ldr	r3, [r7, #0]
 8014ad2:	68ba      	ldr	r2, [r7, #8]
 8014ad4:	601a      	str	r2, [r3, #0]
  return ret;
 8014ad6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 8014ad8:	4618      	mov	r0, r3
 8014ada:	3714      	adds	r7, #20
 8014adc:	46bd      	mov	sp, r7
 8014ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ae2:	4770      	bx	lr

08014ae4 <CUSTOM_TIM_PeriodElapsedCallback>:

/*
 * We must declared here a function CUSTOM_ because main.c already use this callback
 */

void CUSTOM_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8014ae4:	b590      	push	{r4, r7, lr}
 8014ae6:	b08d      	sub	sp, #52	@ 0x34
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	60f8      	str	r0, [r7, #12]

	if (htim->Instance == TIM15) { //Every 1ms
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	4a49      	ldr	r2, [pc, #292]	@ (8014c18 <CUSTOM_TIM_PeriodElapsedCallback+0x134>)
 8014af2:	4293      	cmp	r3, r2
 8014af4:	f040 808c 	bne.w	8014c10 <CUSTOM_TIM_PeriodElapsedCallback+0x12c>
		if (isSeeIMU) {
 8014af8:	4b48      	ldr	r3, [pc, #288]	@ (8014c1c <CUSTOM_TIM_PeriodElapsedCallback+0x138>)
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	f000 8087 	beq.w	8014c10 <CUSTOM_TIM_PeriodElapsedCallback+0x12c>
			ADXL343_ReadRegister(0x00, &fifo_status, 1) != HAL_OK ?
 8014b02:	2201      	movs	r2, #1
 8014b04:	4946      	ldr	r1, [pc, #280]	@ (8014c20 <CUSTOM_TIM_PeriodElapsedCallback+0x13c>)
 8014b06:	2000      	movs	r0, #0
 8014b08:	f7f1 fc06 	bl	8006318 <ADXL343_ReadRegister>
 8014b0c:	4603      	mov	r3, r0
					debug(D_ERROR, "I2C READ in IT") : (void) 0;
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d003      	beq.n	8014b1a <CUSTOM_TIM_PeriodElapsedCallback+0x36>
 8014b12:	4944      	ldr	r1, [pc, #272]	@ (8014c24 <CUSTOM_TIM_PeriodElapsedCallback+0x140>)
 8014b14:	4844      	ldr	r0, [pc, #272]	@ (8014c28 <CUSTOM_TIM_PeriodElapsedCallback+0x144>)
 8014b16:	f000 fd97 	bl	8015648 <debug>
			if (fifo_status >> 7) {
 8014b1a:	4b41      	ldr	r3, [pc, #260]	@ (8014c20 <CUSTOM_TIM_PeriodElapsedCallback+0x13c>)
 8014b1c:	781b      	ldrb	r3, [r3, #0]
 8014b1e:	b25b      	sxtb	r3, r3
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	da75      	bge.n	8014c10 <CUSTOM_TIM_PeriodElapsedCallback+0x12c>
				XYZ_t accPREV = accXYZ;
 8014b24:	4a41      	ldr	r2, [pc, #260]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014b26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8014b2a:	6810      	ldr	r0, [r2, #0]
 8014b2c:	6018      	str	r0, [r3, #0]
 8014b2e:	8892      	ldrh	r2, [r2, #4]
 8014b30:	809a      	strh	r2, [r3, #4]
				XYZ_t vitPREV = vitXYZ;
 8014b32:	4a3f      	ldr	r2, [pc, #252]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014b34:	f107 0320 	add.w	r3, r7, #32
 8014b38:	6810      	ldr	r0, [r2, #0]
 8014b3a:	6018      	str	r0, [r3, #0]
 8014b3c:	8892      	ldrh	r2, [r2, #4]
 8014b3e:	809a      	strh	r2, [r3, #4]

				accXYZ = ADXL343_getAcc();
 8014b40:	4c3a      	ldr	r4, [pc, #232]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014b42:	463b      	mov	r3, r7
 8014b44:	4618      	mov	r0, r3
 8014b46:	f7f1 fb69 	bl	800621c <ADXL343_getAcc>
 8014b4a:	4622      	mov	r2, r4
 8014b4c:	463b      	mov	r3, r7
 8014b4e:	6819      	ldr	r1, [r3, #0]
 8014b50:	6011      	str	r1, [r2, #0]
 8014b52:	889b      	ldrh	r3, [r3, #4]
 8014b54:	8093      	strh	r3, [r2, #4]

				vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y,
 8014b56:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8014b5a:	b29a      	uxth	r2, r3
 8014b5c:	4b33      	ldr	r3, [pc, #204]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014b5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014b62:	b29b      	uxth	r3, r3
 8014b64:	1ad3      	subs	r3, r2, r3
 8014b66:	b29b      	uxth	r3, r3
 8014b68:	b218      	sxth	r0, r3
 8014b6a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8014b6e:	b29a      	uxth	r2, r3
 8014b70:	4b2e      	ldr	r3, [pc, #184]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014b72:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014b76:	b29b      	uxth	r3, r3
 8014b78:	1ad3      	subs	r3, r2, r3
 8014b7a:	b29b      	uxth	r3, r3
 8014b7c:	b219      	sxth	r1, r3
					accPREV.Z - accXYZ.Z };
 8014b7e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8014b82:	b29a      	uxth	r2, r3
 8014b84:	4b29      	ldr	r3, [pc, #164]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014b86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014b8a:	b29b      	uxth	r3, r3
 8014b8c:	1ad3      	subs	r3, r2, r3
 8014b8e:	b29b      	uxth	r3, r3
 8014b90:	b21a      	sxth	r2, r3
				vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y,
 8014b92:	4b27      	ldr	r3, [pc, #156]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014b94:	8018      	strh	r0, [r3, #0]
 8014b96:	4b26      	ldr	r3, [pc, #152]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014b98:	8059      	strh	r1, [r3, #2]
 8014b9a:	4b25      	ldr	r3, [pc, #148]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014b9c:	809a      	strh	r2, [r3, #4]
				posXYZ = (XYZ_t ) { vitPREV.X - vitPREV.X, vitPREV.Y - vitPREV.Y,
 8014b9e:	4b25      	ldr	r3, [pc, #148]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014ba0:	2200      	movs	r2, #0
 8014ba2:	801a      	strh	r2, [r3, #0]
 8014ba4:	4b23      	ldr	r3, [pc, #140]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014ba6:	2200      	movs	r2, #0
 8014ba8:	805a      	strh	r2, [r3, #2]
 8014baa:	4b22      	ldr	r3, [pc, #136]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014bac:	2200      	movs	r2, #0
 8014bae:	809a      	strh	r2, [r3, #4]
					vitPREV.Z - vitPREV.Z };

				printf("accX: %-24i|accY: %-24i|accZ: %-24i\r\n", accXYZ.X,
 8014bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014bb6:	4619      	mov	r1, r3
						accXYZ.Y, accXYZ.Z);
 8014bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014bba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				printf("accX: %-24i|accY: %-24i|accZ: %-24i\r\n", accXYZ.X,
 8014bbe:	461a      	mov	r2, r3
						accXYZ.Y, accXYZ.Z);
 8014bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8014c2c <CUSTOM_TIM_PeriodElapsedCallback+0x148>)
 8014bc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
				printf("accX: %-24i|accY: %-24i|accZ: %-24i\r\n", accXYZ.X,
 8014bc6:	481c      	ldr	r0, [pc, #112]	@ (8014c38 <CUSTOM_TIM_PeriodElapsedCallback+0x154>)
 8014bc8:	f000 ff4e 	bl	8015a68 <iprintf>
				printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n",
						vitXYZ.X, vitXYZ.Y, vitXYZ.Z);
 8014bcc:	4b18      	ldr	r3, [pc, #96]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014bce:	f9b3 3000 	ldrsh.w	r3, [r3]
				printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n",
 8014bd2:	4619      	mov	r1, r3
						vitXYZ.X, vitXYZ.Y, vitXYZ.Z);
 8014bd4:	4b16      	ldr	r3, [pc, #88]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014bd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n",
 8014bda:	461a      	mov	r2, r3
						vitXYZ.X, vitXYZ.Y, vitXYZ.Z);
 8014bdc:	4b14      	ldr	r3, [pc, #80]	@ (8014c30 <CUSTOM_TIM_PeriodElapsedCallback+0x14c>)
 8014bde:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
				printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n",
 8014be2:	4816      	ldr	r0, [pc, #88]	@ (8014c3c <CUSTOM_TIM_PeriodElapsedCallback+0x158>)
 8014be4:	f000 ff40 	bl	8015a68 <iprintf>
				printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n",
						posXYZ.X, posXYZ.Y, posXYZ.Z);
 8014be8:	4b12      	ldr	r3, [pc, #72]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014bea:	f9b3 3000 	ldrsh.w	r3, [r3]
				printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n",
 8014bee:	4619      	mov	r1, r3
						posXYZ.X, posXYZ.Y, posXYZ.Z);
 8014bf0:	4b10      	ldr	r3, [pc, #64]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014bf2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n",
 8014bf6:	461a      	mov	r2, r3
						posXYZ.X, posXYZ.Y, posXYZ.Z);
 8014bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8014c34 <CUSTOM_TIM_PeriodElapsedCallback+0x150>)
 8014bfa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
				printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n",
 8014bfe:	4810      	ldr	r0, [pc, #64]	@ (8014c40 <CUSTOM_TIM_PeriodElapsedCallback+0x15c>)
 8014c00:	f000 ff32 	bl	8015a68 <iprintf>
				printf(separator);
 8014c04:	480f      	ldr	r0, [pc, #60]	@ (8014c44 <CUSTOM_TIM_PeriodElapsedCallback+0x160>)
 8014c06:	f000 ff97 	bl	8015b38 <puts>
				fifo_status = 0;
 8014c0a:	4b05      	ldr	r3, [pc, #20]	@ (8014c20 <CUSTOM_TIM_PeriodElapsedCallback+0x13c>)
 8014c0c:	2200      	movs	r2, #0
 8014c0e:	701a      	strb	r2, [r3, #0]
		if (isASSERV) {

			// Lancer le ADC
		}
	}
}
 8014c10:	bf00      	nop
 8014c12:	3734      	adds	r7, #52	@ 0x34
 8014c14:	46bd      	mov	sp, r7
 8014c16:	bd90      	pop	{r4, r7, pc}
 8014c18:	40014000 	.word	0x40014000
 8014c1c:	20005ad8 	.word	0x20005ad8
 8014c20:	20005a18 	.word	0x20005a18
 8014c24:	08016d34 	.word	0x08016d34
 8014c28:	08016d44 	.word	0x08016d44
 8014c2c:	200009c8 	.word	0x200009c8
 8014c30:	200009d0 	.word	0x200009d0
 8014c34:	200009d8 	.word	0x200009d8
 8014c38:	08016d50 	.word	0x08016d50
 8014c3c:	08016d78 	.word	0x08016d78
 8014c40:	08016dac 	.word	0x08016dac
 8014c44:	08016de0 	.word	0x08016de0

08014c48 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	b084      	sub	sp, #16
 8014c4c:	af00      	add	r7, sp, #0
 8014c4e:	6078      	str	r0, [r7, #4]
	/** SHELL INTERRUPTIONS **/
	if (huart->Instance == USART1) {
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	681b      	ldr	r3, [r3, #0]
 8014c54:	4a0d      	ldr	r2, [pc, #52]	@ (8014c8c <HAL_UART_RxCpltCallback+0x44>)
 8014c56:	4293      	cmp	r3, r2
 8014c58:	d114      	bne.n	8014c84 <HAL_UART_RxCpltCallback+0x3c>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 8014c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8014c90 <HAL_UART_RxCpltCallback+0x48>)
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	f107 020c 	add.w	r2, r7, #12
 8014c66:	4611      	mov	r1, r2
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f7fd fa83 	bl	8012174 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d007      	beq.n	8014c84 <HAL_UART_RxCpltCallback+0x3c>
 8014c74:	4b07      	ldr	r3, [pc, #28]	@ (8014c94 <HAL_UART_RxCpltCallback+0x4c>)
 8014c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014c7a:	601a      	str	r2, [r3, #0]
 8014c7c:	f3bf 8f4f 	dsb	sy
 8014c80:	f3bf 8f6f 	isb	sy
	}
}
 8014c84:	bf00      	nop
 8014c86:	3710      	adds	r7, #16
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	bd80      	pop	{r7, pc}
 8014c8c:	40013800 	.word	0x40013800
 8014c90:	20005a14 	.word	0x20005a14
 8014c94:	e000ed04 	.word	0xe000ed04

08014c98 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8014c98:	b480      	push	{r7}
 8014c9a:	b083      	sub	sp, #12
 8014c9c:	af00      	add	r7, sp, #0
 8014c9e:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC2) {
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	4a05      	ldr	r2, [pc, #20]	@ (8014cbc <HAL_ADC_ConvCpltCallback+0x24>)
 8014ca6:	4293      	cmp	r3, r2
 8014ca8:	d102      	bne.n	8014cb0 <HAL_ADC_ConvCpltCallback+0x18>
		isADC_cplt = 1;
 8014caa:	4b05      	ldr	r3, [pc, #20]	@ (8014cc0 <HAL_ADC_ConvCpltCallback+0x28>)
 8014cac:	2201      	movs	r2, #1
 8014cae:	601a      	str	r2, [r3, #0]
	}
}
 8014cb0:	bf00      	nop
 8014cb2:	370c      	adds	r7, #12
 8014cb4:	46bd      	mov	sp, r7
 8014cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cba:	4770      	bx	lr
 8014cbc:	50000100 	.word	0x50000100
 8014cc0:	20005ae4 	.word	0x20005ae4

08014cc4 <shell_init>:
uint8_t PWMLed = 255;




void shell_init(void) {
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	af00      	add	r7, sp, #0
	memset(argv, 0, MAX_ARGS * sizeof(char*));
 8014cc8:	2220      	movs	r2, #32
 8014cca:	2100      	movs	r1, #0
 8014ccc:	481a      	ldr	r0, [pc, #104]	@ (8014d38 <shell_init+0x74>)
 8014cce:	f000 ff97 	bl	8015c00 <memset>
	memset(cmdBuffer, 0, CMD_BUFFER_SIZE * sizeof(char));
 8014cd2:	2240      	movs	r2, #64	@ 0x40
 8014cd4:	2100      	movs	r1, #0
 8014cd6:	4819      	ldr	r0, [pc, #100]	@ (8014d3c <shell_init+0x78>)
 8014cd8:	f000 ff92 	bl	8015c00 <memset>
	memset(uartRxBuffer, 0, UART_RX_BUFFER_SIZE * sizeof(char));
 8014cdc:	4b18      	ldr	r3, [pc, #96]	@ (8014d40 <shell_init+0x7c>)
 8014cde:	2200      	movs	r2, #0
 8014ce0:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, 0, UART_TX_BUFFER_SIZE * sizeof(char));
 8014ce2:	2240      	movs	r2, #64	@ 0x40
 8014ce4:	2100      	movs	r1, #0
 8014ce6:	4817      	ldr	r0, [pc, #92]	@ (8014d44 <shell_init+0x80>)
 8014ce8:	f000 ff8a 	bl	8015c00 <memset>
	sem_uart_read = xSemaphoreCreateBinary();
 8014cec:	2203      	movs	r2, #3
 8014cee:	2100      	movs	r1, #0
 8014cf0:	2001      	movs	r0, #1
 8014cf2:	f7fd f849 	bl	8011d88 <xQueueGenericCreate>
 8014cf6:	4603      	mov	r3, r0
 8014cf8:	4a13      	ldr	r2, [pc, #76]	@ (8014d48 <shell_init+0x84>)
 8014cfa:	6013      	str	r3, [r2, #0]
	sem_uart_read == NULL ? Error_Handler() : (void) 0;
 8014cfc:	4b12      	ldr	r3, [pc, #72]	@ (8014d48 <shell_init+0x84>)
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d101      	bne.n	8014d08 <shell_init+0x44>
 8014d04:	f7f0 f896 	bl	8004e34 <Error_Handler>

	HAL_UART_Transmit(&UART_DEVICE, started, strlen((char*) started),
 8014d08:	4810      	ldr	r0, [pc, #64]	@ (8014d4c <shell_init+0x88>)
 8014d0a:	f7ee fe13 	bl	8003934 <strlen>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	b29a      	uxth	r2, r3
 8014d12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014d16:	490d      	ldr	r1, [pc, #52]	@ (8014d4c <shell_init+0x88>)
 8014d18:	480d      	ldr	r0, [pc, #52]	@ (8014d50 <shell_init+0x8c>)
 8014d1a:	f7f7 fc29 	bl	800c570 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	HAL_UART_Transmit(&UART_DEVICE, prompt, strlen((char*) prompt),
 8014d1e:	480d      	ldr	r0, [pc, #52]	@ (8014d54 <shell_init+0x90>)
 8014d20:	f7ee fe08 	bl	8003934 <strlen>
 8014d24:	4603      	mov	r3, r0
 8014d26:	b29a      	uxth	r2, r3
 8014d28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014d2c:	4909      	ldr	r1, [pc, #36]	@ (8014d54 <shell_init+0x90>)
 8014d2e:	4808      	ldr	r0, [pc, #32]	@ (8014d50 <shell_init+0x8c>)
 8014d30:	f7f7 fc1e 	bl	800c570 <HAL_UART_Transmit>
			HAL_MAX_DELAY);

}
 8014d34:	bf00      	nop
 8014d36:	bd80      	pop	{r7, pc}
 8014d38:	20005aac 	.word	0x20005aac
 8014d3c:	20005a68 	.word	0x20005a68
 8014d40:	20005a1c 	.word	0x20005a1c
 8014d44:	20005a20 	.word	0x20005a20
 8014d48:	20005a14 	.word	0x20005a14
 8014d4c:	200001d0 	.word	0x200001d0
 8014d50:	200008a0 	.word	0x200008a0
 8014d54:	20000254 	.word	0x20000254

08014d58 <shell_run>:

void shell_run(void*) {
 8014d58:	b580      	push	{r7, lr}
 8014d5a:	b084      	sub	sp, #16
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8014d60:	2300      	movs	r3, #0
 8014d62:	60fb      	str	r3, [r7, #12]
	for (;;) {
		reading = 1;
 8014d64:	2301      	movs	r3, #1
 8014d66:	60fb      	str	r3, [r7, #12]
		idx_cmd = 0;
 8014d68:	4b5b      	ldr	r3, [pc, #364]	@ (8014ed8 <shell_run+0x180>)
 8014d6a:	2200      	movs	r2, #0
 8014d6c:	601a      	str	r2, [r3, #0]
		while (reading) {
 8014d6e:	e06b      	b.n	8014e48 <shell_run+0xf0>
			HAL_UART_Receive_IT(&UART_DEVICE, uartRxBuffer,
 8014d70:	2201      	movs	r2, #1
 8014d72:	495a      	ldr	r1, [pc, #360]	@ (8014edc <shell_run+0x184>)
 8014d74:	485a      	ldr	r0, [pc, #360]	@ (8014ee0 <shell_run+0x188>)
 8014d76:	f7f7 fc89 	bl	800c68c <HAL_UART_Receive_IT>
					UART_RX_BUFFER_SIZE);
			xSemaphoreTake(sem_uart_read, portMAX_DELAY);
 8014d7a:	4b5a      	ldr	r3, [pc, #360]	@ (8014ee4 <shell_run+0x18c>)
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014d82:	4618      	mov	r0, r3
 8014d84:	f7fd fb68 	bl	8012458 <xQueueSemaphoreTake>

			switch (uartRxBuffer[0]) {
 8014d88:	4b54      	ldr	r3, [pc, #336]	@ (8014edc <shell_run+0x184>)
 8014d8a:	781b      	ldrb	r3, [r3, #0]
 8014d8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8014d8e:	d035      	beq.n	8014dfc <shell_run+0xa4>
 8014d90:	2b7f      	cmp	r3, #127	@ 0x7f
 8014d92:	dc47      	bgt.n	8014e24 <shell_run+0xcc>
 8014d94:	2b08      	cmp	r3, #8
 8014d96:	d031      	beq.n	8014dfc <shell_run+0xa4>
 8014d98:	2b0d      	cmp	r3, #13
 8014d9a:	d143      	bne.n	8014e24 <shell_run+0xcc>
			case ASCII_CR: // Nouvelle ligne, instruction  traiter
				HAL_UART_Transmit(&UART_DEVICE, newline, sizeof(newline),
 8014d9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014da0:	2203      	movs	r2, #3
 8014da2:	4951      	ldr	r1, [pc, #324]	@ (8014ee8 <shell_run+0x190>)
 8014da4:	484e      	ldr	r0, [pc, #312]	@ (8014ee0 <shell_run+0x188>)
 8014da6:	f7f7 fbe3 	bl	800c570 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				//cmdBuffer[idx_cmd] = '\0';
				//On copie la commande dans l'historique
				//strcpy(cmdHistory[cmdHistory_index_save % CMD_HISTORY_SIZE], cmdBuffer);
				//cmdHistory_index_save++;
				argc = 0;
 8014daa:	4b50      	ldr	r3, [pc, #320]	@ (8014eec <shell_run+0x194>)
 8014dac:	2200      	movs	r2, #0
 8014dae:	601a      	str	r2, [r3, #0]
				token = strtok(cmdBuffer, " ");
 8014db0:	494f      	ldr	r1, [pc, #316]	@ (8014ef0 <shell_run+0x198>)
 8014db2:	4850      	ldr	r0, [pc, #320]	@ (8014ef4 <shell_run+0x19c>)
 8014db4:	f000 fec8 	bl	8015b48 <strtok>
 8014db8:	4603      	mov	r3, r0
 8014dba:	4a4f      	ldr	r2, [pc, #316]	@ (8014ef8 <shell_run+0x1a0>)
 8014dbc:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 8014dbe:	e010      	b.n	8014de2 <shell_run+0x8a>
					argv[argc++] = token;
 8014dc0:	4b4a      	ldr	r3, [pc, #296]	@ (8014eec <shell_run+0x194>)
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	1c5a      	adds	r2, r3, #1
 8014dc6:	4949      	ldr	r1, [pc, #292]	@ (8014eec <shell_run+0x194>)
 8014dc8:	600a      	str	r2, [r1, #0]
 8014dca:	4a4b      	ldr	r2, [pc, #300]	@ (8014ef8 <shell_run+0x1a0>)
 8014dcc:	6812      	ldr	r2, [r2, #0]
 8014dce:	494b      	ldr	r1, [pc, #300]	@ (8014efc <shell_run+0x1a4>)
 8014dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					token = strtok(NULL, " ");
 8014dd4:	4946      	ldr	r1, [pc, #280]	@ (8014ef0 <shell_run+0x198>)
 8014dd6:	2000      	movs	r0, #0
 8014dd8:	f000 feb6 	bl	8015b48 <strtok>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	4a46      	ldr	r2, [pc, #280]	@ (8014ef8 <shell_run+0x1a0>)
 8014de0:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 8014de2:	4b45      	ldr	r3, [pc, #276]	@ (8014ef8 <shell_run+0x1a0>)
 8014de4:	681b      	ldr	r3, [r3, #0]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d1ea      	bne.n	8014dc0 <shell_run+0x68>
				}
				idx_cmd = 0;
 8014dea:	4b3b      	ldr	r3, [pc, #236]	@ (8014ed8 <shell_run+0x180>)
 8014dec:	2200      	movs	r2, #0
 8014dee:	601a      	str	r2, [r3, #0]
				reading = 0;        //exit read loop
 8014df0:	2300      	movs	r3, #0
 8014df2:	60fb      	str	r3, [r7, #12]
				newCmdReady = 1;
 8014df4:	4b42      	ldr	r3, [pc, #264]	@ (8014f00 <shell_run+0x1a8>)
 8014df6:	2201      	movs	r2, #1
 8014df8:	601a      	str	r2, [r3, #0]
				break;
 8014dfa:	e025      	b.n	8014e48 <shell_run+0xf0>
			case ASCII_BACK:
			case ASCII_BACK_BIS: // Suppression du dernier caractre
				if (idx_cmd == 0) {
 8014dfc:	4b36      	ldr	r3, [pc, #216]	@ (8014ed8 <shell_run+0x180>)
 8014dfe:	681b      	ldr	r3, [r3, #0]
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d020      	beq.n	8014e46 <shell_run+0xee>
					break;
				}
				cmdBuffer[idx_cmd--] = '\0';
 8014e04:	4b34      	ldr	r3, [pc, #208]	@ (8014ed8 <shell_run+0x180>)
 8014e06:	681b      	ldr	r3, [r3, #0]
 8014e08:	1e5a      	subs	r2, r3, #1
 8014e0a:	4933      	ldr	r1, [pc, #204]	@ (8014ed8 <shell_run+0x180>)
 8014e0c:	600a      	str	r2, [r1, #0]
 8014e0e:	4a39      	ldr	r2, [pc, #228]	@ (8014ef4 <shell_run+0x19c>)
 8014e10:	2100      	movs	r1, #0
 8014e12:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, backspace, sizeof(backspace),
 8014e14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014e18:	2204      	movs	r2, #4
 8014e1a:	493a      	ldr	r1, [pc, #232]	@ (8014f04 <shell_run+0x1ac>)
 8014e1c:	4830      	ldr	r0, [pc, #192]	@ (8014ee0 <shell_run+0x188>)
 8014e1e:	f7f7 fba7 	bl	800c570 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				break;
 8014e22:	e011      	b.n	8014e48 <shell_run+0xf0>
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8014e24:	4b2c      	ldr	r3, [pc, #176]	@ (8014ed8 <shell_run+0x180>)
 8014e26:	681b      	ldr	r3, [r3, #0]
 8014e28:	1c5a      	adds	r2, r3, #1
 8014e2a:	492b      	ldr	r1, [pc, #172]	@ (8014ed8 <shell_run+0x180>)
 8014e2c:	600a      	str	r2, [r1, #0]
 8014e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8014edc <shell_run+0x184>)
 8014e30:	7811      	ldrb	r1, [r2, #0]
 8014e32:	4a30      	ldr	r2, [pc, #192]	@ (8014ef4 <shell_run+0x19c>)
 8014e34:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, uartRxBuffer,
 8014e36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014e3a:	2201      	movs	r2, #1
 8014e3c:	4927      	ldr	r1, [pc, #156]	@ (8014edc <shell_run+0x184>)
 8014e3e:	4828      	ldr	r0, [pc, #160]	@ (8014ee0 <shell_run+0x188>)
 8014e40:	f7f7 fb96 	bl	800c570 <HAL_UART_Transmit>
 8014e44:	e000      	b.n	8014e48 <shell_run+0xf0>
					break;
 8014e46:	bf00      	nop
		while (reading) {
 8014e48:	68fb      	ldr	r3, [r7, #12]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d190      	bne.n	8014d70 <shell_run+0x18>
						UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
			}
		}
		if (newCmdReady) {
 8014e4e:	4b2c      	ldr	r3, [pc, #176]	@ (8014f00 <shell_run+0x1a8>)
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d086      	beq.n	8014d64 <shell_run+0xc>
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8014e56:	2300      	movs	r3, #0
 8014e58:	60bb      	str	r3, [r7, #8]
 8014e5a:	e01b      	b.n	8014e94 <shell_run+0x13c>
				if (strcmp(argv[0], mapping[i].name) == 0) {
 8014e5c:	4b27      	ldr	r3, [pc, #156]	@ (8014efc <shell_run+0x1a4>)
 8014e5e:	681a      	ldr	r2, [r3, #0]
 8014e60:	4929      	ldr	r1, [pc, #164]	@ (8014f08 <shell_run+0x1b0>)
 8014e62:	68bb      	ldr	r3, [r7, #8]
 8014e64:	011b      	lsls	r3, r3, #4
 8014e66:	440b      	add	r3, r1
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	4619      	mov	r1, r3
 8014e6c:	4610      	mov	r0, r2
 8014e6e:	f7ee fd69 	bl	8003944 <strcmp>
 8014e72:	4603      	mov	r3, r0
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d10a      	bne.n	8014e8e <shell_run+0x136>
					isFind = 1;
 8014e78:	4b24      	ldr	r3, [pc, #144]	@ (8014f0c <shell_run+0x1b4>)
 8014e7a:	2201      	movs	r2, #1
 8014e7c:	601a      	str	r2, [r3, #0]
					mapping[i].funct(argv);
 8014e7e:	4a22      	ldr	r2, [pc, #136]	@ (8014f08 <shell_run+0x1b0>)
 8014e80:	68bb      	ldr	r3, [r7, #8]
 8014e82:	011b      	lsls	r3, r3, #4
 8014e84:	4413      	add	r3, r2
 8014e86:	330c      	adds	r3, #12
 8014e88:	681b      	ldr	r3, [r3, #0]
 8014e8a:	481c      	ldr	r0, [pc, #112]	@ (8014efc <shell_run+0x1a4>)
 8014e8c:	4798      	blx	r3
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8014e8e:	68bb      	ldr	r3, [r7, #8]
 8014e90:	3301      	adds	r3, #1
 8014e92:	60bb      	str	r3, [r7, #8]
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	2b0b      	cmp	r3, #11
 8014e98:	d9e0      	bls.n	8014e5c <shell_run+0x104>
				}
			}
			if (!isFind) {
 8014e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8014f0c <shell_run+0x1b4>)
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d106      	bne.n	8014eb0 <shell_run+0x158>
				HAL_UART_Transmit(&UART_DEVICE, cmdNotFound,
 8014ea2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014ea6:	2214      	movs	r2, #20
 8014ea8:	4919      	ldr	r1, [pc, #100]	@ (8014f10 <shell_run+0x1b8>)
 8014eaa:	480d      	ldr	r0, [pc, #52]	@ (8014ee0 <shell_run+0x188>)
 8014eac:	f7f7 fb60 	bl	800c570 <HAL_UART_Transmit>
						sizeof(cmdNotFound), HAL_MAX_DELAY);
			}

			HAL_UART_Transmit(&UART_DEVICE, prompt, sizeof(prompt),
 8014eb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014eb4:	2211      	movs	r2, #17
 8014eb6:	4917      	ldr	r1, [pc, #92]	@ (8014f14 <shell_run+0x1bc>)
 8014eb8:	4809      	ldr	r0, [pc, #36]	@ (8014ee0 <shell_run+0x188>)
 8014eba:	f7f7 fb59 	bl	800c570 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			newCmdReady = 0;
 8014ebe:	4b10      	ldr	r3, [pc, #64]	@ (8014f00 <shell_run+0x1a8>)
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	601a      	str	r2, [r3, #0]
			isFind = 0;
 8014ec4:	4b11      	ldr	r3, [pc, #68]	@ (8014f0c <shell_run+0x1b4>)
 8014ec6:	2200      	movs	r2, #0
 8014ec8:	601a      	str	r2, [r3, #0]
			memset(cmdBuffer, 0, MAX_ARGS * sizeof(char*));
 8014eca:	2220      	movs	r2, #32
 8014ecc:	2100      	movs	r1, #0
 8014ece:	4809      	ldr	r0, [pc, #36]	@ (8014ef4 <shell_run+0x19c>)
 8014ed0:	f000 fe96 	bl	8015c00 <memset>
		reading = 1;
 8014ed4:	e746      	b.n	8014d64 <shell_run+0xc>
 8014ed6:	bf00      	nop
 8014ed8:	20005aa8 	.word	0x20005aa8
 8014edc:	20005a1c 	.word	0x20005a1c
 8014ee0:	200008a0 	.word	0x200008a0
 8014ee4:	20005a14 	.word	0x20005a14
 8014ee8:	20000238 	.word	0x20000238
 8014eec:	20005acc 	.word	0x20005acc
 8014ef0:	08016fa4 	.word	0x08016fa4
 8014ef4:	20005a68 	.word	0x20005a68
 8014ef8:	20005ad0 	.word	0x20005ad0
 8014efc:	20005aac 	.word	0x20005aac
 8014f00:	20005ad4 	.word	0x20005ad4
 8014f04:	2000023c 	.word	0x2000023c
 8014f08:	20000110 	.word	0x20000110
 8014f0c:	20005ae0 	.word	0x20005ae0
 8014f10:	20000240 	.word	0x20000240
 8014f14:	20000254 	.word	0x20000254

08014f18 <subfunct_help>:

/*
 * ***********************************************************************************************
 * 										SUBFUNCTIONS
 *************************************************************************************************/
void subfunct_help(char **argv) {
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b088      	sub	sp, #32
 8014f1c:	af04      	add	r7, sp, #16
 8014f1e:	6078      	str	r0, [r7, #4]
	printf("%s%-15s | %-30s | %-50s\r\n%s%s", GRAS, "Fonctions", "Params",
 8014f20:	4b1a      	ldr	r3, [pc, #104]	@ (8014f8c <subfunct_help+0x74>)
 8014f22:	9302      	str	r3, [sp, #8]
 8014f24:	4b1a      	ldr	r3, [pc, #104]	@ (8014f90 <subfunct_help+0x78>)
 8014f26:	9301      	str	r3, [sp, #4]
 8014f28:	4b1a      	ldr	r3, [pc, #104]	@ (8014f94 <subfunct_help+0x7c>)
 8014f2a:	9300      	str	r3, [sp, #0]
 8014f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8014f98 <subfunct_help+0x80>)
 8014f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8014f9c <subfunct_help+0x84>)
 8014f30:	491b      	ldr	r1, [pc, #108]	@ (8014fa0 <subfunct_help+0x88>)
 8014f32:	481c      	ldr	r0, [pc, #112]	@ (8014fa4 <subfunct_help+0x8c>)
 8014f34:	f000 fd98 	bl	8015a68 <iprintf>
			"Description", D_RESET, separator);
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8014f38:	2300      	movs	r3, #0
 8014f3a:	60fb      	str	r3, [r7, #12]
 8014f3c:	e01b      	b.n	8014f76 <subfunct_help+0x5e>
		printf("%s%-15s%s | %-30s | %-50s\r\n", FUNCTION, mapping[i].name,
 8014f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8014fa8 <subfunct_help+0x90>)
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	011b      	lsls	r3, r3, #4
 8014f44:	4413      	add	r3, r2
 8014f46:	6819      	ldr	r1, [r3, #0]
 8014f48:	4a17      	ldr	r2, [pc, #92]	@ (8014fa8 <subfunct_help+0x90>)
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	011b      	lsls	r3, r3, #4
 8014f4e:	4413      	add	r3, r2
 8014f50:	3308      	adds	r3, #8
 8014f52:	681b      	ldr	r3, [r3, #0]
 8014f54:	4814      	ldr	r0, [pc, #80]	@ (8014fa8 <subfunct_help+0x90>)
 8014f56:	68fa      	ldr	r2, [r7, #12]
 8014f58:	0112      	lsls	r2, r2, #4
 8014f5a:	4402      	add	r2, r0
 8014f5c:	3204      	adds	r2, #4
 8014f5e:	6812      	ldr	r2, [r2, #0]
 8014f60:	9201      	str	r2, [sp, #4]
 8014f62:	9300      	str	r3, [sp, #0]
 8014f64:	4b0a      	ldr	r3, [pc, #40]	@ (8014f90 <subfunct_help+0x78>)
 8014f66:	460a      	mov	r2, r1
 8014f68:	4910      	ldr	r1, [pc, #64]	@ (8014fac <subfunct_help+0x94>)
 8014f6a:	4811      	ldr	r0, [pc, #68]	@ (8014fb0 <subfunct_help+0x98>)
 8014f6c:	f000 fd7c 	bl	8015a68 <iprintf>
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	3301      	adds	r3, #1
 8014f74:	60fb      	str	r3, [r7, #12]
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	2b0b      	cmp	r3, #11
 8014f7a:	d9e0      	bls.n	8014f3e <subfunct_help+0x26>
				D_RESET, mapping[i].params, mapping[i].resume);
	}
	printf(separator);
 8014f7c:	480d      	ldr	r0, [pc, #52]	@ (8014fb4 <subfunct_help+0x9c>)
 8014f7e:	f000 fddb 	bl	8015b38 <puts>
}
 8014f82:	bf00      	nop
 8014f84:	3710      	adds	r7, #16
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bd80      	pop	{r7, pc}
 8014f8a:	bf00      	nop
 8014f8c:	08016fe4 	.word	0x08016fe4
 8014f90:	08017034 	.word	0x08017034
 8014f94:	0801703c 	.word	0x0801703c
 8014f98:	08016fa8 	.word	0x08016fa8
 8014f9c:	08016fb0 	.word	0x08016fb0
 8014fa0:	08016fbc 	.word	0x08016fbc
 8014fa4:	08016fc4 	.word	0x08016fc4
 8014fa8:	20000110 	.word	0x20000110
 8014fac:	08017048 	.word	0x08017048
 8014fb0:	08017050 	.word	0x08017050
 8014fb4:	0801706c 	.word	0x0801706c

08014fb8 <subfunct_start>:
void subfunct_start(char **argv) {
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b082      	sub	sp, #8
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim15) == HAL_OK ?
 8014fc0:	481f      	ldr	r0, [pc, #124]	@ (8015040 <subfunct_start+0x88>)
 8014fc2:	f7f5 fd43 	bl	800aa4c <HAL_TIM_Base_Start_IT>
 8014fc6:	4603      	mov	r3, r0
			debug(START, "TIMER 15 - CALCUL IMU") : (void) 0;
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d103      	bne.n	8014fd4 <subfunct_start+0x1c>
 8014fcc:	491d      	ldr	r1, [pc, #116]	@ (8015044 <subfunct_start+0x8c>)
 8014fce:	481e      	ldr	r0, [pc, #120]	@ (8015048 <subfunct_start+0x90>)
 8014fd0:	f000 fb3a 	bl	8015648 <debug>
	HAL_TIM_Base_Start(&htim2) == HAL_OK ?
 8014fd4:	481d      	ldr	r0, [pc, #116]	@ (801504c <subfunct_start+0x94>)
 8014fd6:	f7f5 fcaf 	bl	800a938 <HAL_TIM_Base_Start>
 8014fda:	4603      	mov	r3, r0
			debug(START, "TIMER 2") : debug(D_ERROR, "TIMER 2");
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d104      	bne.n	8014fea <subfunct_start+0x32>
 8014fe0:	491b      	ldr	r1, [pc, #108]	@ (8015050 <subfunct_start+0x98>)
 8014fe2:	4819      	ldr	r0, [pc, #100]	@ (8015048 <subfunct_start+0x90>)
 8014fe4:	f000 fb30 	bl	8015648 <debug>
 8014fe8:	e003      	b.n	8014ff2 <subfunct_start+0x3a>
 8014fea:	4919      	ldr	r1, [pc, #100]	@ (8015050 <subfunct_start+0x98>)
 8014fec:	4819      	ldr	r0, [pc, #100]	@ (8015054 <subfunct_start+0x9c>)
 8014fee:	f000 fb2b 	bl	8015648 <debug>
	HAL_TIM_Base_Start(&htim3) == HAL_OK ?
 8014ff2:	4819      	ldr	r0, [pc, #100]	@ (8015058 <subfunct_start+0xa0>)
 8014ff4:	f7f5 fca0 	bl	800a938 <HAL_TIM_Base_Start>
 8014ff8:	4603      	mov	r3, r0
			debug(START, "TIMER 3") : debug(D_ERROR, "TIMER 3");
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d104      	bne.n	8015008 <subfunct_start+0x50>
 8014ffe:	4917      	ldr	r1, [pc, #92]	@ (801505c <subfunct_start+0xa4>)
 8015000:	4811      	ldr	r0, [pc, #68]	@ (8015048 <subfunct_start+0x90>)
 8015002:	f000 fb21 	bl	8015648 <debug>
 8015006:	e003      	b.n	8015010 <subfunct_start+0x58>
 8015008:	4914      	ldr	r1, [pc, #80]	@ (801505c <subfunct_start+0xa4>)
 801500a:	4812      	ldr	r0, [pc, #72]	@ (8015054 <subfunct_start+0x9c>)
 801500c:	f000 fb1c 	bl	8015648 <debug>
	HAL_ADCEx_Calibration_Start(&hadc2,ADC_SINGLE_ENDED) == HAL_OK ?
 8015010:	217f      	movs	r1, #127	@ 0x7f
 8015012:	4813      	ldr	r0, [pc, #76]	@ (8015060 <subfunct_start+0xa8>)
 8015014:	f7f2 fe80 	bl	8007d18 <HAL_ADCEx_Calibration_Start>
 8015018:	4603      	mov	r3, r0
			debug(START, "ADC2 CALIBRATION") : debug(D_ERROR, "ADC2 CALIBRATION");
 801501a:	2b00      	cmp	r3, #0
 801501c:	d104      	bne.n	8015028 <subfunct_start+0x70>
 801501e:	4911      	ldr	r1, [pc, #68]	@ (8015064 <subfunct_start+0xac>)
 8015020:	4809      	ldr	r0, [pc, #36]	@ (8015048 <subfunct_start+0x90>)
 8015022:	f000 fb11 	bl	8015648 <debug>
 8015026:	e003      	b.n	8015030 <subfunct_start+0x78>
 8015028:	490e      	ldr	r1, [pc, #56]	@ (8015064 <subfunct_start+0xac>)
 801502a:	480a      	ldr	r0, [pc, #40]	@ (8015054 <subfunct_start+0x9c>)
 801502c:	f000 fb0c 	bl	8015648 <debug>

	//	LP5812_Init();
	ADXL343_init();
 8015030:	f7f0 ff4a 	bl	8005ec8 <ADXL343_init>
	ZXB5210_init();
 8015034:	f7f1 f9ca 	bl	80063cc <ZXB5210_init>
	return;
 8015038:	bf00      	nop
}
 801503a:	3708      	adds	r7, #8
 801503c:	46bd      	mov	sp, r7
 801503e:	bd80      	pop	{r7, pc}
 8015040:	200007d4 	.word	0x200007d4
 8015044:	080170b8 	.word	0x080170b8
 8015048:	080170d0 	.word	0x080170d0
 801504c:	20000570 	.word	0x20000570
 8015050:	080170dc 	.word	0x080170dc
 8015054:	080170e4 	.word	0x080170e4
 8015058:	2000063c 	.word	0x2000063c
 801505c:	080170f0 	.word	0x080170f0
 8015060:	20000310 	.word	0x20000310
 8015064:	080170f8 	.word	0x080170f8

08015068 <subfunct_stop>:
void subfunct_stop(char **argv) {
 8015068:	b580      	push	{r7, lr}
 801506a:	b082      	sub	sp, #8
 801506c:	af00      	add	r7, sp, #0
 801506e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(&htim15) == HAL_OK ?
 8015070:	481e      	ldr	r0, [pc, #120]	@ (80150ec <subfunct_stop+0x84>)
 8015072:	f7f5 fcc3 	bl	800a9fc <HAL_TIM_Base_Stop>
 8015076:	4603      	mov	r3, r0
			debug(STOP, "TIMER 15 - CALCUL IMU") : (void) 0;
 8015078:	2b00      	cmp	r3, #0
 801507a:	d103      	bne.n	8015084 <subfunct_stop+0x1c>
 801507c:	491c      	ldr	r1, [pc, #112]	@ (80150f0 <subfunct_stop+0x88>)
 801507e:	481d      	ldr	r0, [pc, #116]	@ (80150f4 <subfunct_stop+0x8c>)
 8015080:	f000 fae2 	bl	8015648 <debug>
	HAL_TIM_Base_Stop(&htim2) == HAL_OK ?
 8015084:	481c      	ldr	r0, [pc, #112]	@ (80150f8 <subfunct_stop+0x90>)
 8015086:	f7f5 fcb9 	bl	800a9fc <HAL_TIM_Base_Stop>
 801508a:	4603      	mov	r3, r0
			debug(STOP, "TIMER 2") : debug(D_ERROR, "TIMER 2");
 801508c:	2b00      	cmp	r3, #0
 801508e:	d104      	bne.n	801509a <subfunct_stop+0x32>
 8015090:	491a      	ldr	r1, [pc, #104]	@ (80150fc <subfunct_stop+0x94>)
 8015092:	4818      	ldr	r0, [pc, #96]	@ (80150f4 <subfunct_stop+0x8c>)
 8015094:	f000 fad8 	bl	8015648 <debug>
 8015098:	e003      	b.n	80150a2 <subfunct_stop+0x3a>
 801509a:	4918      	ldr	r1, [pc, #96]	@ (80150fc <subfunct_stop+0x94>)
 801509c:	4818      	ldr	r0, [pc, #96]	@ (8015100 <subfunct_stop+0x98>)
 801509e:	f000 fad3 	bl	8015648 <debug>
	HAL_TIM_Base_Stop(&htim3) == HAL_OK ?
 80150a2:	4818      	ldr	r0, [pc, #96]	@ (8015104 <subfunct_stop+0x9c>)
 80150a4:	f7f5 fcaa 	bl	800a9fc <HAL_TIM_Base_Stop>
 80150a8:	4603      	mov	r3, r0
			debug(STOP, "TIMER 3") : debug(D_ERROR, "TIMER 3");
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d104      	bne.n	80150b8 <subfunct_stop+0x50>
 80150ae:	4916      	ldr	r1, [pc, #88]	@ (8015108 <subfunct_stop+0xa0>)
 80150b0:	4810      	ldr	r0, [pc, #64]	@ (80150f4 <subfunct_stop+0x8c>)
 80150b2:	f000 fac9 	bl	8015648 <debug>
 80150b6:	e003      	b.n	80150c0 <subfunct_stop+0x58>
 80150b8:	4913      	ldr	r1, [pc, #76]	@ (8015108 <subfunct_stop+0xa0>)
 80150ba:	4811      	ldr	r0, [pc, #68]	@ (8015100 <subfunct_stop+0x98>)
 80150bc:	f000 fac4 	bl	8015648 <debug>
	HAL_ADC_Stop_DMA(&hadc2) == HAL_OK ?
 80150c0:	4812      	ldr	r0, [pc, #72]	@ (801510c <subfunct_stop+0xa4>)
 80150c2:	f7f1 ff61 	bl	8006f88 <HAL_ADC_Stop_DMA>
 80150c6:	4603      	mov	r3, r0
			debug(STOP, "ADC DMA") : debug(D_ERROR, "ADC2 DMA");
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d104      	bne.n	80150d6 <subfunct_stop+0x6e>
 80150cc:	4910      	ldr	r1, [pc, #64]	@ (8015110 <subfunct_stop+0xa8>)
 80150ce:	4809      	ldr	r0, [pc, #36]	@ (80150f4 <subfunct_stop+0x8c>)
 80150d0:	f000 faba 	bl	8015648 <debug>
 80150d4:	e003      	b.n	80150de <subfunct_stop+0x76>
 80150d6:	490f      	ldr	r1, [pc, #60]	@ (8015114 <subfunct_stop+0xac>)
 80150d8:	4809      	ldr	r0, [pc, #36]	@ (8015100 <subfunct_stop+0x98>)
 80150da:	f000 fab5 	bl	8015648 <debug>
	ZXB5210_deinit();
 80150de:	f7f1 f9b3 	bl	8006448 <ZXB5210_deinit>
	return;
 80150e2:	bf00      	nop
}
 80150e4:	3708      	adds	r7, #8
 80150e6:	46bd      	mov	sp, r7
 80150e8:	bd80      	pop	{r7, pc}
 80150ea:	bf00      	nop
 80150ec:	200007d4 	.word	0x200007d4
 80150f0:	080170b8 	.word	0x080170b8
 80150f4:	0801710c 	.word	0x0801710c
 80150f8:	20000570 	.word	0x20000570
 80150fc:	080170dc 	.word	0x080170dc
 8015100:	080170e4 	.word	0x080170e4
 8015104:	2000063c 	.word	0x2000063c
 8015108:	080170f0 	.word	0x080170f0
 801510c:	20000310 	.word	0x20000310
 8015110:	08017118 	.word	0x08017118
 8015114:	08017120 	.word	0x08017120

08015118 <subfunct_speed>:
void subfunct_speed(char **argv) {
 8015118:	b580      	push	{r7, lr}
 801511a:	b084      	sub	sp, #16
 801511c:	af00      	add	r7, sp, #0
 801511e:	6078      	str	r0, [r7, #4]
	/*
	 * int:MotorID 	int:speed
	 * ex:	speed 1 90
	 */
	uint8_t alpha = (uint8_t) strtol(argv[1], NULL, 10); // Base 10
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	3304      	adds	r3, #4
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	220a      	movs	r2, #10
 8015128:	2100      	movs	r1, #0
 801512a:	4618      	mov	r0, r3
 801512c:	f000 fc74 	bl	8015a18 <strtol>
 8015130:	4603      	mov	r3, r0
 8015132:	73fb      	strb	r3, [r7, #15]
	ZXB5210_speed_REV(&htim3, alpha);
 8015134:	7bfb      	ldrb	r3, [r7, #15]
 8015136:	4619      	mov	r1, r3
 8015138:	4805      	ldr	r0, [pc, #20]	@ (8015150 <subfunct_speed+0x38>)
 801513a:	f7f1 f9e1 	bl	8006500 <ZXB5210_speed_REV>
	ZXB5210_speed_FWD(&htim2, alpha);
 801513e:	7bfb      	ldrb	r3, [r7, #15]
 8015140:	4619      	mov	r1, r3
 8015142:	4804      	ldr	r0, [pc, #16]	@ (8015154 <subfunct_speed+0x3c>)
 8015144:	f7f1 f9be 	bl	80064c4 <ZXB5210_speed_FWD>

	return;
 8015148:	bf00      	nop
}
 801514a:	3710      	adds	r7, #16
 801514c:	46bd      	mov	sp, r7
 801514e:	bd80      	pop	{r7, pc}
 8015150:	2000063c 	.word	0x2000063c
 8015154:	20000570 	.word	0x20000570

08015158 <subfunct_Iasserv>:
void subfunct_Iasserv(char **argv) {
 8015158:	b580      	push	{r7, lr}
 801515a:	b082      	sub	sp, #8
 801515c:	af00      	add	r7, sp, #0
 801515e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2,(uint32_t*)adc2_values_VAL,NUM_CHANNEL_ADC2) == HAL_OK ?
 8015160:	2202      	movs	r2, #2
 8015162:	490a      	ldr	r1, [pc, #40]	@ (801518c <subfunct_Iasserv+0x34>)
 8015164:	480a      	ldr	r0, [pc, #40]	@ (8015190 <subfunct_Iasserv+0x38>)
 8015166:	f7f1 fe5b 	bl	8006e20 <HAL_ADC_Start_DMA>
 801516a:	4603      	mov	r3, r0
			debug(START, "ADC2 DMA") : debug(D_ERROR, "ADC2 DMA");;
 801516c:	2b00      	cmp	r3, #0
 801516e:	d104      	bne.n	801517a <subfunct_Iasserv+0x22>
 8015170:	4908      	ldr	r1, [pc, #32]	@ (8015194 <subfunct_Iasserv+0x3c>)
 8015172:	4809      	ldr	r0, [pc, #36]	@ (8015198 <subfunct_Iasserv+0x40>)
 8015174:	f000 fa68 	bl	8015648 <debug>
	return;
 8015178:	e004      	b.n	8015184 <subfunct_Iasserv+0x2c>
			debug(START, "ADC2 DMA") : debug(D_ERROR, "ADC2 DMA");;
 801517a:	4906      	ldr	r1, [pc, #24]	@ (8015194 <subfunct_Iasserv+0x3c>)
 801517c:	4807      	ldr	r0, [pc, #28]	@ (801519c <subfunct_Iasserv+0x44>)
 801517e:	f000 fa63 	bl	8015648 <debug>
	return;
 8015182:	bf00      	nop
}
 8015184:	3708      	adds	r7, #8
 8015186:	46bd      	mov	sp, r7
 8015188:	bd80      	pop	{r7, pc}
 801518a:	bf00      	nop
 801518c:	20005a60 	.word	0x20005a60
 8015190:	20000310 	.word	0x20000310
 8015194:	08017120 	.word	0x08017120
 8015198:	080170d0 	.word	0x080170d0
 801519c:	080170e4 	.word	0x080170e4

080151a0 <subfunct_setLed>:
void subfunct_setLed(char **argv) {
 80151a0:	b580      	push	{r7, lr}
 80151a2:	b084      	sub	sp, #16
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	6078      	str	r0, [r7, #4]
	 * int: LedId	int: %PWM(0-255)
	 */

	//uint8_t unused = argv[0];
	//uint8_t LedID = (uint8_t) strtol(argv[1], NULL, 10); // Base 10
	uint8_t PWM = (uint8_t) strtol(argv[2], NULL, 10); // Base 10
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	3308      	adds	r3, #8
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	220a      	movs	r2, #10
 80151b0:	2100      	movs	r1, #0
 80151b2:	4618      	mov	r0, r3
 80151b4:	f000 fc30 	bl	8015a18 <strtol>
 80151b8:	4603      	mov	r3, r0
 80151ba:	73fb      	strb	r3, [r7, #15]
	/* Set chip_en = 1 to enable the device*/
	LP5812_WriteRegister(0x000, 0x01) == HAL_OK ?
 80151bc:	2101      	movs	r1, #1
 80151be:	2000      	movs	r0, #0
 80151c0:	f7f1 f8d8 	bl	8006374 <LP5812_WriteRegister>
 80151c4:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d103      	bne.n	80151d2 <subfunct_setLed+0x32>
 80151ca:	4877      	ldr	r0, [pc, #476]	@ (80153a8 <subfunct_setLed+0x208>)
 80151cc:	f000 fc4c 	bl	8015a68 <iprintf>
 80151d0:	e002      	b.n	80151d8 <subfunct_setLed+0x38>
 80151d2:	4876      	ldr	r0, [pc, #472]	@ (80153ac <subfunct_setLed+0x20c>)
 80151d4:	f000 fc48 	bl	8015a68 <iprintf>
	/* Set led_mode = 4h to configure the LED drive mode as direct drive mode*/
	LP5812_WriteRegister(0x002, 0x40) == HAL_OK ?
 80151d8:	2140      	movs	r1, #64	@ 0x40
 80151da:	2002      	movs	r0, #2
 80151dc:	f7f1 f8ca 	bl	8006374 <LP5812_WriteRegister>
 80151e0:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d103      	bne.n	80151ee <subfunct_setLed+0x4e>
 80151e6:	4870      	ldr	r0, [pc, #448]	@ (80153a8 <subfunct_setLed+0x208>)
 80151e8:	f000 fc3e 	bl	8015a68 <iprintf>
 80151ec:	e002      	b.n	80151f4 <subfunct_setLed+0x54>
 80151ee:	486f      	ldr	r0, [pc, #444]	@ (80153ac <subfunct_setLed+0x20c>)
 80151f0:	f000 fc3a 	bl	8015a68 <iprintf>
	/* Send update command to complete configuration settings*/
	LP5812_WriteRegister(0x010, 0x55) == HAL_OK ?
 80151f4:	2155      	movs	r1, #85	@ 0x55
 80151f6:	2010      	movs	r0, #16
 80151f8:	f7f1 f8bc 	bl	8006374 <LP5812_WriteRegister>
 80151fc:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d103      	bne.n	801520a <subfunct_setLed+0x6a>
 8015202:	4869      	ldr	r0, [pc, #420]	@ (80153a8 <subfunct_setLed+0x208>)
 8015204:	f000 fc30 	bl	8015a68 <iprintf>
 8015208:	e002      	b.n	8015210 <subfunct_setLed+0x70>
 801520a:	4868      	ldr	r0, [pc, #416]	@ (80153ac <subfunct_setLed+0x20c>)
 801520c:	f000 fc2c 	bl	8015a68 <iprintf>

	/* Set duty cycle for LEDs*/
	PWMLed = PWM < 255 ? 255 : 0;
 8015210:	7bfb      	ldrb	r3, [r7, #15]
 8015212:	2bff      	cmp	r3, #255	@ 0xff
 8015214:	d001      	beq.n	801521a <subfunct_setLed+0x7a>
 8015216:	22ff      	movs	r2, #255	@ 0xff
 8015218:	e000      	b.n	801521c <subfunct_setLed+0x7c>
 801521a:	2200      	movs	r2, #0
 801521c:	4b64      	ldr	r3, [pc, #400]	@ (80153b0 <subfunct_setLed+0x210>)
 801521e:	701a      	strb	r2, [r3, #0]
	LP5812_WriteRegister(0x044, PWMLed) == HAL_OK ?
 8015220:	4b63      	ldr	r3, [pc, #396]	@ (80153b0 <subfunct_setLed+0x210>)
 8015222:	781b      	ldrb	r3, [r3, #0]
 8015224:	4619      	mov	r1, r3
 8015226:	2044      	movs	r0, #68	@ 0x44
 8015228:	f7f1 f8a4 	bl	8006374 <LP5812_WriteRegister>
 801522c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801522e:	2b00      	cmp	r3, #0
 8015230:	d103      	bne.n	801523a <subfunct_setLed+0x9a>
 8015232:	485d      	ldr	r0, [pc, #372]	@ (80153a8 <subfunct_setLed+0x208>)
 8015234:	f000 fc18 	bl	8015a68 <iprintf>
 8015238:	e002      	b.n	8015240 <subfunct_setLed+0xa0>
 801523a:	485c      	ldr	r0, [pc, #368]	@ (80153ac <subfunct_setLed+0x20c>)
 801523c:	f000 fc14 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x045, PWMLed) == HAL_OK ?
 8015240:	4b5b      	ldr	r3, [pc, #364]	@ (80153b0 <subfunct_setLed+0x210>)
 8015242:	781b      	ldrb	r3, [r3, #0]
 8015244:	4619      	mov	r1, r3
 8015246:	2045      	movs	r0, #69	@ 0x45
 8015248:	f7f1 f894 	bl	8006374 <LP5812_WriteRegister>
 801524c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801524e:	2b00      	cmp	r3, #0
 8015250:	d103      	bne.n	801525a <subfunct_setLed+0xba>
 8015252:	4855      	ldr	r0, [pc, #340]	@ (80153a8 <subfunct_setLed+0x208>)
 8015254:	f000 fc08 	bl	8015a68 <iprintf>
 8015258:	e002      	b.n	8015260 <subfunct_setLed+0xc0>
 801525a:	4854      	ldr	r0, [pc, #336]	@ (80153ac <subfunct_setLed+0x20c>)
 801525c:	f000 fc04 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x046, PWMLed) == HAL_OK ?
 8015260:	4b53      	ldr	r3, [pc, #332]	@ (80153b0 <subfunct_setLed+0x210>)
 8015262:	781b      	ldrb	r3, [r3, #0]
 8015264:	4619      	mov	r1, r3
 8015266:	2046      	movs	r0, #70	@ 0x46
 8015268:	f7f1 f884 	bl	8006374 <LP5812_WriteRegister>
 801526c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801526e:	2b00      	cmp	r3, #0
 8015270:	d103      	bne.n	801527a <subfunct_setLed+0xda>
 8015272:	484d      	ldr	r0, [pc, #308]	@ (80153a8 <subfunct_setLed+0x208>)
 8015274:	f000 fbf8 	bl	8015a68 <iprintf>
 8015278:	e002      	b.n	8015280 <subfunct_setLed+0xe0>
 801527a:	484c      	ldr	r0, [pc, #304]	@ (80153ac <subfunct_setLed+0x20c>)
 801527c:	f000 fbf4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x047, PWMLed) == HAL_OK ?
 8015280:	4b4b      	ldr	r3, [pc, #300]	@ (80153b0 <subfunct_setLed+0x210>)
 8015282:	781b      	ldrb	r3, [r3, #0]
 8015284:	4619      	mov	r1, r3
 8015286:	2047      	movs	r0, #71	@ 0x47
 8015288:	f7f1 f874 	bl	8006374 <LP5812_WriteRegister>
 801528c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801528e:	2b00      	cmp	r3, #0
 8015290:	d103      	bne.n	801529a <subfunct_setLed+0xfa>
 8015292:	4845      	ldr	r0, [pc, #276]	@ (80153a8 <subfunct_setLed+0x208>)
 8015294:	f000 fbe8 	bl	8015a68 <iprintf>
 8015298:	e002      	b.n	80152a0 <subfunct_setLed+0x100>
 801529a:	4844      	ldr	r0, [pc, #272]	@ (80153ac <subfunct_setLed+0x20c>)
 801529c:	f000 fbe4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x048, PWMLed) == HAL_OK ?
 80152a0:	4b43      	ldr	r3, [pc, #268]	@ (80153b0 <subfunct_setLed+0x210>)
 80152a2:	781b      	ldrb	r3, [r3, #0]
 80152a4:	4619      	mov	r1, r3
 80152a6:	2048      	movs	r0, #72	@ 0x48
 80152a8:	f7f1 f864 	bl	8006374 <LP5812_WriteRegister>
 80152ac:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d103      	bne.n	80152ba <subfunct_setLed+0x11a>
 80152b2:	483d      	ldr	r0, [pc, #244]	@ (80153a8 <subfunct_setLed+0x208>)
 80152b4:	f000 fbd8 	bl	8015a68 <iprintf>
 80152b8:	e002      	b.n	80152c0 <subfunct_setLed+0x120>
 80152ba:	483c      	ldr	r0, [pc, #240]	@ (80153ac <subfunct_setLed+0x20c>)
 80152bc:	f000 fbd4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x049, PWMLed) == HAL_OK ?
 80152c0:	4b3b      	ldr	r3, [pc, #236]	@ (80153b0 <subfunct_setLed+0x210>)
 80152c2:	781b      	ldrb	r3, [r3, #0]
 80152c4:	4619      	mov	r1, r3
 80152c6:	2049      	movs	r0, #73	@ 0x49
 80152c8:	f7f1 f854 	bl	8006374 <LP5812_WriteRegister>
 80152cc:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d103      	bne.n	80152da <subfunct_setLed+0x13a>
 80152d2:	4835      	ldr	r0, [pc, #212]	@ (80153a8 <subfunct_setLed+0x208>)
 80152d4:	f000 fbc8 	bl	8015a68 <iprintf>
 80152d8:	e002      	b.n	80152e0 <subfunct_setLed+0x140>
 80152da:	4834      	ldr	r0, [pc, #208]	@ (80153ac <subfunct_setLed+0x20c>)
 80152dc:	f000 fbc4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04A, PWMLed) == HAL_OK ?
 80152e0:	4b33      	ldr	r3, [pc, #204]	@ (80153b0 <subfunct_setLed+0x210>)
 80152e2:	781b      	ldrb	r3, [r3, #0]
 80152e4:	4619      	mov	r1, r3
 80152e6:	204a      	movs	r0, #74	@ 0x4a
 80152e8:	f7f1 f844 	bl	8006374 <LP5812_WriteRegister>
 80152ec:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d103      	bne.n	80152fa <subfunct_setLed+0x15a>
 80152f2:	482d      	ldr	r0, [pc, #180]	@ (80153a8 <subfunct_setLed+0x208>)
 80152f4:	f000 fbb8 	bl	8015a68 <iprintf>
 80152f8:	e002      	b.n	8015300 <subfunct_setLed+0x160>
 80152fa:	482c      	ldr	r0, [pc, #176]	@ (80153ac <subfunct_setLed+0x20c>)
 80152fc:	f000 fbb4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04B, PWMLed) == HAL_OK ?
 8015300:	4b2b      	ldr	r3, [pc, #172]	@ (80153b0 <subfunct_setLed+0x210>)
 8015302:	781b      	ldrb	r3, [r3, #0]
 8015304:	4619      	mov	r1, r3
 8015306:	204b      	movs	r0, #75	@ 0x4b
 8015308:	f7f1 f834 	bl	8006374 <LP5812_WriteRegister>
 801530c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801530e:	2b00      	cmp	r3, #0
 8015310:	d103      	bne.n	801531a <subfunct_setLed+0x17a>
 8015312:	4825      	ldr	r0, [pc, #148]	@ (80153a8 <subfunct_setLed+0x208>)
 8015314:	f000 fba8 	bl	8015a68 <iprintf>
 8015318:	e002      	b.n	8015320 <subfunct_setLed+0x180>
 801531a:	4824      	ldr	r0, [pc, #144]	@ (80153ac <subfunct_setLed+0x20c>)
 801531c:	f000 fba4 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04C, PWMLed) == HAL_OK ?
 8015320:	4b23      	ldr	r3, [pc, #140]	@ (80153b0 <subfunct_setLed+0x210>)
 8015322:	781b      	ldrb	r3, [r3, #0]
 8015324:	4619      	mov	r1, r3
 8015326:	204c      	movs	r0, #76	@ 0x4c
 8015328:	f7f1 f824 	bl	8006374 <LP5812_WriteRegister>
 801532c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801532e:	2b00      	cmp	r3, #0
 8015330:	d103      	bne.n	801533a <subfunct_setLed+0x19a>
 8015332:	481d      	ldr	r0, [pc, #116]	@ (80153a8 <subfunct_setLed+0x208>)
 8015334:	f000 fb98 	bl	8015a68 <iprintf>
 8015338:	e002      	b.n	8015340 <subfunct_setLed+0x1a0>
 801533a:	481c      	ldr	r0, [pc, #112]	@ (80153ac <subfunct_setLed+0x20c>)
 801533c:	f000 fb94 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04D, PWMLed) == HAL_OK ?
 8015340:	4b1b      	ldr	r3, [pc, #108]	@ (80153b0 <subfunct_setLed+0x210>)
 8015342:	781b      	ldrb	r3, [r3, #0]
 8015344:	4619      	mov	r1, r3
 8015346:	204d      	movs	r0, #77	@ 0x4d
 8015348:	f7f1 f814 	bl	8006374 <LP5812_WriteRegister>
 801534c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801534e:	2b00      	cmp	r3, #0
 8015350:	d103      	bne.n	801535a <subfunct_setLed+0x1ba>
 8015352:	4815      	ldr	r0, [pc, #84]	@ (80153a8 <subfunct_setLed+0x208>)
 8015354:	f000 fb88 	bl	8015a68 <iprintf>
 8015358:	e002      	b.n	8015360 <subfunct_setLed+0x1c0>
 801535a:	4814      	ldr	r0, [pc, #80]	@ (80153ac <subfunct_setLed+0x20c>)
 801535c:	f000 fb84 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04E, PWMLed) == HAL_OK ?
 8015360:	4b13      	ldr	r3, [pc, #76]	@ (80153b0 <subfunct_setLed+0x210>)
 8015362:	781b      	ldrb	r3, [r3, #0]
 8015364:	4619      	mov	r1, r3
 8015366:	204e      	movs	r0, #78	@ 0x4e
 8015368:	f7f1 f804 	bl	8006374 <LP5812_WriteRegister>
 801536c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801536e:	2b00      	cmp	r3, #0
 8015370:	d103      	bne.n	801537a <subfunct_setLed+0x1da>
 8015372:	480d      	ldr	r0, [pc, #52]	@ (80153a8 <subfunct_setLed+0x208>)
 8015374:	f000 fb78 	bl	8015a68 <iprintf>
 8015378:	e002      	b.n	8015380 <subfunct_setLed+0x1e0>
 801537a:	480c      	ldr	r0, [pc, #48]	@ (80153ac <subfunct_setLed+0x20c>)
 801537c:	f000 fb74 	bl	8015a68 <iprintf>
	LP5812_WriteRegister(0x04F, PWMLed) == HAL_OK ?
 8015380:	4b0b      	ldr	r3, [pc, #44]	@ (80153b0 <subfunct_setLed+0x210>)
 8015382:	781b      	ldrb	r3, [r3, #0]
 8015384:	4619      	mov	r1, r3
 8015386:	204f      	movs	r0, #79	@ 0x4f
 8015388:	f7f0 fff4 	bl	8006374 <LP5812_WriteRegister>
 801538c:	4603      	mov	r3, r0
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801538e:	2b00      	cmp	r3, #0
 8015390:	d103      	bne.n	801539a <subfunct_setLed+0x1fa>
 8015392:	4805      	ldr	r0, [pc, #20]	@ (80153a8 <subfunct_setLed+0x208>)
 8015394:	f000 fb68 	bl	8015a68 <iprintf>
}
 8015398:	e002      	b.n	80153a0 <subfunct_setLed+0x200>
			printf("I2C Ok\r\n") : printf("I2C Error\r\n");
 801539a:	4804      	ldr	r0, [pc, #16]	@ (80153ac <subfunct_setLed+0x20c>)
 801539c:	f000 fb64 	bl	8015a68 <iprintf>
}
 80153a0:	bf00      	nop
 80153a2:	3710      	adds	r7, #16
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}
 80153a8:	0801712c 	.word	0x0801712c
 80153ac:	08017138 	.word	0x08017138
 80153b0:	20000270 	.word	0x20000270

080153b4 <subfunct_seeIMU>:
void subfunct_seeIMU(char **argv) {
 80153b4:	b480      	push	{r7}
 80153b6:	b083      	sub	sp, #12
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	isSeeIMU = isSeeIMU == 1 ? 0 : 1;
 80153bc:	4b07      	ldr	r3, [pc, #28]	@ (80153dc <subfunct_seeIMU+0x28>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	2b01      	cmp	r3, #1
 80153c2:	bf14      	ite	ne
 80153c4:	2301      	movne	r3, #1
 80153c6:	2300      	moveq	r3, #0
 80153c8:	b2db      	uxtb	r3, r3
 80153ca:	461a      	mov	r2, r3
 80153cc:	4b03      	ldr	r3, [pc, #12]	@ (80153dc <subfunct_seeIMU+0x28>)
 80153ce:	601a      	str	r2, [r3, #0]

	/* in main.c : TIM16 permet de faire calculer la vitesse et la position   */
}
 80153d0:	bf00      	nop
 80153d2:	370c      	adds	r7, #12
 80153d4:	46bd      	mov	sp, r7
 80153d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153da:	4770      	bx	lr
 80153dc:	20005ad8 	.word	0x20005ad8

080153e0 <subfunct_IMU_Update>:
void subfunct_IMU_Update(char **argv) {
 80153e0:	b580      	push	{r7, lr}
 80153e2:	b084      	sub	sp, #16
 80153e4:	af00      	add	r7, sp, #0
 80153e6:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	uint8_t startReg = 0x1D;
 80153e8:	231d      	movs	r3, #29
 80153ea:	72fb      	strb	r3, [r7, #11]
	uint8_t endReg = 0x39;
 80153ec:	2339      	movs	r3, #57	@ 0x39
 80153ee:	72bb      	strb	r3, [r7, #10]
	for (int i = 1; i <= endReg - startReg + 1; i++) {
 80153f0:	2301      	movs	r3, #1
 80153f2:	60fb      	str	r3, [r7, #12]
 80153f4:	e01d      	b.n	8015432 <subfunct_IMU_Update+0x52>
		uint8_t ret = 0;
 80153f6:	2300      	movs	r3, #0
 80153f8:	727b      	strb	r3, [r7, #9]
		ADXL343_ReadRegister(IMURegister[i].reg, &ret, 1);
 80153fa:	4a14      	ldr	r2, [pc, #80]	@ (801544c <subfunct_IMU_Update+0x6c>)
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	00db      	lsls	r3, r3, #3
 8015400:	4413      	add	r3, r2
 8015402:	791b      	ldrb	r3, [r3, #4]
 8015404:	f107 0109 	add.w	r1, r7, #9
 8015408:	2201      	movs	r2, #1
 801540a:	4618      	mov	r0, r3
 801540c:	f7f0 ff84 	bl	8006318 <ADXL343_ReadRegister>
		printf("READ - 0x%02X (%s): 0x%02X\r\n", IMURegister[i].reg,
 8015410:	4a0e      	ldr	r2, [pc, #56]	@ (801544c <subfunct_IMU_Update+0x6c>)
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	00db      	lsls	r3, r3, #3
 8015416:	4413      	add	r3, r2
 8015418:	791b      	ldrb	r3, [r3, #4]
 801541a:	4619      	mov	r1, r3
 801541c:	4a0b      	ldr	r2, [pc, #44]	@ (801544c <subfunct_IMU_Update+0x6c>)
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8015424:	7a7b      	ldrb	r3, [r7, #9]
 8015426:	480a      	ldr	r0, [pc, #40]	@ (8015450 <subfunct_IMU_Update+0x70>)
 8015428:	f000 fb1e 	bl	8015a68 <iprintf>
	for (int i = 1; i <= endReg - startReg + 1; i++) {
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	3301      	adds	r3, #1
 8015430:	60fb      	str	r3, [r7, #12]
 8015432:	7aba      	ldrb	r2, [r7, #10]
 8015434:	7afb      	ldrb	r3, [r7, #11]
 8015436:	1ad3      	subs	r3, r2, r3
 8015438:	3301      	adds	r3, #1
 801543a:	68fa      	ldr	r2, [r7, #12]
 801543c:	429a      	cmp	r2, r3
 801543e:	ddda      	ble.n	80153f6 <subfunct_IMU_Update+0x16>
				IMURegister[i].name, ret);
	}
	/* in main.c : TIM16 permet de faire calculer la vitesse et la position   */
}
 8015440:	bf00      	nop
 8015442:	bf00      	nop
 8015444:	3710      	adds	r7, #16
 8015446:	46bd      	mov	sp, r7
 8015448:	bd80      	pop	{r7, pc}
 801544a:	bf00      	nop
 801544c:	20000008 	.word	0x20000008
 8015450:	08017144 	.word	0x08017144

08015454 <subfunct_IMU_SelfTest>:
void subfunct_IMU_SelfTest(char **argv) {
 8015454:	b580      	push	{r7, lr}
 8015456:	b084      	sub	sp, #16
 8015458:	af00      	add	r7, sp, #0
 801545a:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	uint8_t ret;

	isSeeIMUFORCE = isSeeIMUFORCE == 1 ? 0 : 1;
 801545c:	4b1f      	ldr	r3, [pc, #124]	@ (80154dc <subfunct_IMU_SelfTest+0x88>)
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	2b01      	cmp	r3, #1
 8015462:	bf14      	ite	ne
 8015464:	2301      	movne	r3, #1
 8015466:	2300      	moveq	r3, #0
 8015468:	b2db      	uxtb	r3, r3
 801546a:	461a      	mov	r2, r3
 801546c:	4b1b      	ldr	r3, [pc, #108]	@ (80154dc <subfunct_IMU_SelfTest+0x88>)
 801546e:	601a      	str	r2, [r3, #0]
	char *debugType = isSeeIMUFORCE == 1 ? START : STOP;
 8015470:	4b1a      	ldr	r3, [pc, #104]	@ (80154dc <subfunct_IMU_SelfTest+0x88>)
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	2b01      	cmp	r3, #1
 8015476:	d101      	bne.n	801547c <subfunct_IMU_SelfTest+0x28>
 8015478:	4b19      	ldr	r3, [pc, #100]	@ (80154e0 <subfunct_IMU_SelfTest+0x8c>)
 801547a:	e000      	b.n	801547e <subfunct_IMU_SelfTest+0x2a>
 801547c:	4b19      	ldr	r3, [pc, #100]	@ (80154e4 <subfunct_IMU_SelfTest+0x90>)
 801547e:	60fb      	str	r3, [r7, #12]

	ADXL343_ReadRegister(0x31, &ret, 1) != HAL_OK ?
 8015480:	f107 030b 	add.w	r3, r7, #11
 8015484:	2201      	movs	r2, #1
 8015486:	4619      	mov	r1, r3
 8015488:	2031      	movs	r0, #49	@ 0x31
 801548a:	f7f0 ff45 	bl	8006318 <ADXL343_ReadRegister>
 801548e:	4603      	mov	r3, r0
			debug(D_ERROR, "I2C READ in IMUFORCE") : (void) 0;
 8015490:	2b00      	cmp	r3, #0
 8015492:	d003      	beq.n	801549c <subfunct_IMU_SelfTest+0x48>
 8015494:	4914      	ldr	r1, [pc, #80]	@ (80154e8 <subfunct_IMU_SelfTest+0x94>)
 8015496:	4815      	ldr	r0, [pc, #84]	@ (80154ec <subfunct_IMU_SelfTest+0x98>)
 8015498:	f000 f8d6 	bl	8015648 <debug>
	ADXL343_WriteRegister(0x31, ((isSeeIMUFORCE << 7) | (ret & 0x7F)))
 801549c:	4b0f      	ldr	r3, [pc, #60]	@ (80154dc <subfunct_IMU_SelfTest+0x88>)
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	01db      	lsls	r3, r3, #7
 80154a2:	b25a      	sxtb	r2, r3
 80154a4:	7afb      	ldrb	r3, [r7, #11]
 80154a6:	b25b      	sxtb	r3, r3
 80154a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80154ac:	b25b      	sxtb	r3, r3
 80154ae:	4313      	orrs	r3, r2
 80154b0:	b25b      	sxtb	r3, r3
 80154b2:	b2db      	uxtb	r3, r3
 80154b4:	4619      	mov	r1, r3
 80154b6:	2031      	movs	r0, #49	@ 0x31
 80154b8:	f7f0 ff10 	bl	80062dc <ADXL343_WriteRegister>
 80154bc:	4603      	mov	r3, r0
	!= HAL_OK ? debug(D_ERROR, "I2C WRITE in IMUFORCE") : (void) 0;
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d003      	beq.n	80154ca <subfunct_IMU_SelfTest+0x76>
 80154c2:	490b      	ldr	r1, [pc, #44]	@ (80154f0 <subfunct_IMU_SelfTest+0x9c>)
 80154c4:	4809      	ldr	r0, [pc, #36]	@ (80154ec <subfunct_IMU_SelfTest+0x98>)
 80154c6:	f000 f8bf 	bl	8015648 <debug>
	debug(debugType, "IMU FORCE - Self Test");
 80154ca:	490a      	ldr	r1, [pc, #40]	@ (80154f4 <subfunct_IMU_SelfTest+0xa0>)
 80154cc:	68f8      	ldr	r0, [r7, #12]
 80154ce:	f000 f8bb 	bl	8015648 <debug>
	/* in main.c : TIM16 permet de calculer la vitesse et la position   */
}
 80154d2:	bf00      	nop
 80154d4:	3710      	adds	r7, #16
 80154d6:	46bd      	mov	sp, r7
 80154d8:	bd80      	pop	{r7, pc}
 80154da:	bf00      	nop
 80154dc:	20005adc 	.word	0x20005adc
 80154e0:	080170d0 	.word	0x080170d0
 80154e4:	0801710c 	.word	0x0801710c
 80154e8:	08017164 	.word	0x08017164
 80154ec:	080170e4 	.word	0x080170e4
 80154f0:	0801717c 	.word	0x0801717c
 80154f4:	08017194 	.word	0x08017194

080154f8 <subfunct_IMU_GET>:
void subfunct_IMU_GET(char **argv) {
 80154f8:	b590      	push	{r4, r7, lr}
 80154fa:	b08d      	sub	sp, #52	@ 0x34
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	60f8      	str	r0, [r7, #12]
	/*
	 * argv None
	 */
	XYZ_t accPREV = accXYZ;
 8015500:	4a3b      	ldr	r2, [pc, #236]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 8015502:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015506:	6810      	ldr	r0, [r2, #0]
 8015508:	6018      	str	r0, [r3, #0]
 801550a:	8892      	ldrh	r2, [r2, #4]
 801550c:	809a      	strh	r2, [r3, #4]
	XYZ_t vitPREV = vitXYZ;
 801550e:	4a39      	ldr	r2, [pc, #228]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 8015510:	f107 0320 	add.w	r3, r7, #32
 8015514:	6810      	ldr	r0, [r2, #0]
 8015516:	6018      	str	r0, [r3, #0]
 8015518:	8892      	ldrh	r2, [r2, #4]
 801551a:	809a      	strh	r2, [r3, #4]

	accXYZ = ADXL343_getAcc();
 801551c:	4c34      	ldr	r4, [pc, #208]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 801551e:	463b      	mov	r3, r7
 8015520:	4618      	mov	r0, r3
 8015522:	f7f0 fe7b 	bl	800621c <ADXL343_getAcc>
 8015526:	4622      	mov	r2, r4
 8015528:	463b      	mov	r3, r7
 801552a:	6819      	ldr	r1, [r3, #0]
 801552c:	6011      	str	r1, [r2, #0]
 801552e:	889b      	ldrh	r3, [r3, #4]
 8015530:	8093      	strh	r3, [r2, #4]

	vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y, accPREV.Z
 8015532:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8015536:	b29a      	uxth	r2, r3
 8015538:	4b2d      	ldr	r3, [pc, #180]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 801553a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801553e:	b29b      	uxth	r3, r3
 8015540:	1ad3      	subs	r3, r2, r3
 8015542:	b29b      	uxth	r3, r3
 8015544:	b218      	sxth	r0, r3
 8015546:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 801554a:	b29a      	uxth	r2, r3
 801554c:	4b28      	ldr	r3, [pc, #160]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 801554e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8015552:	b29b      	uxth	r3, r3
 8015554:	1ad3      	subs	r3, r2, r3
 8015556:	b29b      	uxth	r3, r3
 8015558:	b219      	sxth	r1, r3
 801555a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 801555e:	b29a      	uxth	r2, r3
		- accXYZ.Z };
 8015560:	4b23      	ldr	r3, [pc, #140]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 8015562:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8015566:	b29b      	uxth	r3, r3
 8015568:	1ad3      	subs	r3, r2, r3
 801556a:	b29b      	uxth	r3, r3
 801556c:	b21a      	sxth	r2, r3
	vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y, accPREV.Z
 801556e:	4b21      	ldr	r3, [pc, #132]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 8015570:	8018      	strh	r0, [r3, #0]
 8015572:	4b20      	ldr	r3, [pc, #128]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 8015574:	8059      	strh	r1, [r3, #2]
 8015576:	4b1f      	ldr	r3, [pc, #124]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 8015578:	809a      	strh	r2, [r3, #4]
	posXYZ = (XYZ_t ) { vitPREV.X - vitPREV.X, vitPREV.Y - vitPREV.Y, vitPREV.Z
 801557a:	4b1f      	ldr	r3, [pc, #124]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 801557c:	2200      	movs	r2, #0
 801557e:	801a      	strh	r2, [r3, #0]
 8015580:	4b1d      	ldr	r3, [pc, #116]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 8015582:	2200      	movs	r2, #0
 8015584:	805a      	strh	r2, [r3, #2]
 8015586:	4b1c      	ldr	r3, [pc, #112]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 8015588:	2200      	movs	r2, #0
 801558a:	809a      	strh	r2, [r3, #4]
		- vitPREV.Z };

	printf("accX: %-24i|accY: %-24i|accZ: %-24i\r\n", accXYZ.X, accXYZ.Y,
 801558c:	4b18      	ldr	r3, [pc, #96]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 801558e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8015592:	4619      	mov	r1, r3
 8015594:	4b16      	ldr	r3, [pc, #88]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 8015596:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801559a:	461a      	mov	r2, r3
			accXYZ.Z);
 801559c:	4b14      	ldr	r3, [pc, #80]	@ (80155f0 <subfunct_IMU_GET+0xf8>)
 801559e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	printf("accX: %-24i|accY: %-24i|accZ: %-24i\r\n", accXYZ.X, accXYZ.Y,
 80155a2:	4816      	ldr	r0, [pc, #88]	@ (80155fc <subfunct_IMU_GET+0x104>)
 80155a4:	f000 fa60 	bl	8015a68 <iprintf>
	printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n", vitXYZ.X,
 80155a8:	4b12      	ldr	r3, [pc, #72]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 80155aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80155ae:	4619      	mov	r1, r3
			vitXYZ.Y, vitXYZ.Z);
 80155b0:	4b10      	ldr	r3, [pc, #64]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 80155b2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n", vitXYZ.X,
 80155b6:	461a      	mov	r2, r3
			vitXYZ.Y, vitXYZ.Z);
 80155b8:	4b0e      	ldr	r3, [pc, #56]	@ (80155f4 <subfunct_IMU_GET+0xfc>)
 80155ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	printf("1e3 vitX: %-20i|1e3 vitY: %-20i|1e3 vitZ: %-20i\r\n", vitXYZ.X,
 80155be:	4810      	ldr	r0, [pc, #64]	@ (8015600 <subfunct_IMU_GET+0x108>)
 80155c0:	f000 fa52 	bl	8015a68 <iprintf>
	printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n", posXYZ.X,
 80155c4:	4b0c      	ldr	r3, [pc, #48]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 80155c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80155ca:	4619      	mov	r1, r3
			posXYZ.Y, posXYZ.Z);
 80155cc:	4b0a      	ldr	r3, [pc, #40]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 80155ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n", posXYZ.X,
 80155d2:	461a      	mov	r2, r3
			posXYZ.Y, posXYZ.Z);
 80155d4:	4b08      	ldr	r3, [pc, #32]	@ (80155f8 <subfunct_IMU_GET+0x100>)
 80155d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	printf("1e3 posX: %-20i|1e3 posY: %-20i|1e3 posZ: %-20i\r\n", posXYZ.X,
 80155da:	480a      	ldr	r0, [pc, #40]	@ (8015604 <subfunct_IMU_GET+0x10c>)
 80155dc:	f000 fa44 	bl	8015a68 <iprintf>
	printf(separator);
 80155e0:	4809      	ldr	r0, [pc, #36]	@ (8015608 <subfunct_IMU_GET+0x110>)
 80155e2:	f000 faa9 	bl	8015b38 <puts>
}
 80155e6:	bf00      	nop
 80155e8:	3734      	adds	r7, #52	@ 0x34
 80155ea:	46bd      	mov	sp, r7
 80155ec:	bd90      	pop	{r4, r7, pc}
 80155ee:	bf00      	nop
 80155f0:	200009c8 	.word	0x200009c8
 80155f4:	200009d0 	.word	0x200009d0
 80155f8:	200009d8 	.word	0x200009d8
 80155fc:	080171ac 	.word	0x080171ac
 8015600:	080171d4 	.word	0x080171d4
 8015604:	08017208 	.word	0x08017208
 8015608:	0801706c 	.word	0x0801706c

0801560c <subfunct_MIAOU>:
void subfunct_MIAOU(char **argv) {
 801560c:	b480      	push	{r7}
 801560e:	b083      	sub	sp, #12
 8015610:	af00      	add	r7, sp, #0
 8015612:	6078      	str	r0, [r7, #4]
	return;
 8015614:	bf00      	nop
}
 8015616:	370c      	adds	r7, #12
 8015618:	46bd      	mov	sp, r7
 801561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801561e:	4770      	bx	lr

08015620 <subfunct_clear>:
void subfunct_clear(char **argv) {
 8015620:	b580      	push	{r7, lr}
 8015622:	b082      	sub	sp, #8
 8015624:	af00      	add	r7, sp, #0
 8015626:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, clear, sizeof(clear), HAL_MAX_DELAY);
 8015628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801562c:	2208      	movs	r2, #8
 801562e:	4904      	ldr	r1, [pc, #16]	@ (8015640 <subfunct_clear+0x20>)
 8015630:	4804      	ldr	r0, [pc, #16]	@ (8015644 <subfunct_clear+0x24>)
 8015632:	f7f6 ff9d 	bl	800c570 <HAL_UART_Transmit>
}
 8015636:	bf00      	nop
 8015638:	3708      	adds	r7, #8
 801563a:	46bd      	mov	sp, r7
 801563c:	bd80      	pop	{r7, pc}
 801563e:	bf00      	nop
 8015640:	20000268 	.word	0x20000268
 8015644:	200008a0 	.word	0x200008a0

08015648 <debug>:

/************************************************************************************************
 * 										DEBUG
 *************************************************************************************************/

void debug(char *debugType, char *message) {
 8015648:	b580      	push	{r7, lr}
 801564a:	b082      	sub	sp, #8
 801564c:	af00      	add	r7, sp, #0
 801564e:	6078      	str	r0, [r7, #4]
 8015650:	6039      	str	r1, [r7, #0]

	printf("%-15s%s| %s\r\n", debugType, D_RESET, message);
 8015652:	683b      	ldr	r3, [r7, #0]
 8015654:	4a04      	ldr	r2, [pc, #16]	@ (8015668 <debug+0x20>)
 8015656:	6879      	ldr	r1, [r7, #4]
 8015658:	4804      	ldr	r0, [pc, #16]	@ (801566c <debug+0x24>)
 801565a:	f000 fa05 	bl	8015a68 <iprintf>

}
 801565e:	bf00      	nop
 8015660:	3708      	adds	r7, #8
 8015662:	46bd      	mov	sp, r7
 8015664:	bd80      	pop	{r7, pc}
 8015666:	bf00      	nop
 8015668:	08017034 	.word	0x08017034
 801566c:	0801723c 	.word	0x0801723c

08015670 <malloc>:
 8015670:	4b02      	ldr	r3, [pc, #8]	@ (801567c <malloc+0xc>)
 8015672:	4601      	mov	r1, r0
 8015674:	6818      	ldr	r0, [r3, #0]
 8015676:	f000 b825 	b.w	80156c4 <_malloc_r>
 801567a:	bf00      	nop
 801567c:	20000280 	.word	0x20000280

08015680 <sbrk_aligned>:
 8015680:	b570      	push	{r4, r5, r6, lr}
 8015682:	4e0f      	ldr	r6, [pc, #60]	@ (80156c0 <sbrk_aligned+0x40>)
 8015684:	460c      	mov	r4, r1
 8015686:	6831      	ldr	r1, [r6, #0]
 8015688:	4605      	mov	r5, r0
 801568a:	b911      	cbnz	r1, 8015692 <sbrk_aligned+0x12>
 801568c:	f000 fb16 	bl	8015cbc <_sbrk_r>
 8015690:	6030      	str	r0, [r6, #0]
 8015692:	4621      	mov	r1, r4
 8015694:	4628      	mov	r0, r5
 8015696:	f000 fb11 	bl	8015cbc <_sbrk_r>
 801569a:	1c43      	adds	r3, r0, #1
 801569c:	d103      	bne.n	80156a6 <sbrk_aligned+0x26>
 801569e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80156a2:	4620      	mov	r0, r4
 80156a4:	bd70      	pop	{r4, r5, r6, pc}
 80156a6:	1cc4      	adds	r4, r0, #3
 80156a8:	f024 0403 	bic.w	r4, r4, #3
 80156ac:	42a0      	cmp	r0, r4
 80156ae:	d0f8      	beq.n	80156a2 <sbrk_aligned+0x22>
 80156b0:	1a21      	subs	r1, r4, r0
 80156b2:	4628      	mov	r0, r5
 80156b4:	f000 fb02 	bl	8015cbc <_sbrk_r>
 80156b8:	3001      	adds	r0, #1
 80156ba:	d1f2      	bne.n	80156a2 <sbrk_aligned+0x22>
 80156bc:	e7ef      	b.n	801569e <sbrk_aligned+0x1e>
 80156be:	bf00      	nop
 80156c0:	20005ae8 	.word	0x20005ae8

080156c4 <_malloc_r>:
 80156c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80156c8:	1ccd      	adds	r5, r1, #3
 80156ca:	f025 0503 	bic.w	r5, r5, #3
 80156ce:	3508      	adds	r5, #8
 80156d0:	2d0c      	cmp	r5, #12
 80156d2:	bf38      	it	cc
 80156d4:	250c      	movcc	r5, #12
 80156d6:	2d00      	cmp	r5, #0
 80156d8:	4606      	mov	r6, r0
 80156da:	db01      	blt.n	80156e0 <_malloc_r+0x1c>
 80156dc:	42a9      	cmp	r1, r5
 80156de:	d904      	bls.n	80156ea <_malloc_r+0x26>
 80156e0:	230c      	movs	r3, #12
 80156e2:	6033      	str	r3, [r6, #0]
 80156e4:	2000      	movs	r0, #0
 80156e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80156ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80157c0 <_malloc_r+0xfc>
 80156ee:	f000 f869 	bl	80157c4 <__malloc_lock>
 80156f2:	f8d8 3000 	ldr.w	r3, [r8]
 80156f6:	461c      	mov	r4, r3
 80156f8:	bb44      	cbnz	r4, 801574c <_malloc_r+0x88>
 80156fa:	4629      	mov	r1, r5
 80156fc:	4630      	mov	r0, r6
 80156fe:	f7ff ffbf 	bl	8015680 <sbrk_aligned>
 8015702:	1c43      	adds	r3, r0, #1
 8015704:	4604      	mov	r4, r0
 8015706:	d158      	bne.n	80157ba <_malloc_r+0xf6>
 8015708:	f8d8 4000 	ldr.w	r4, [r8]
 801570c:	4627      	mov	r7, r4
 801570e:	2f00      	cmp	r7, #0
 8015710:	d143      	bne.n	801579a <_malloc_r+0xd6>
 8015712:	2c00      	cmp	r4, #0
 8015714:	d04b      	beq.n	80157ae <_malloc_r+0xea>
 8015716:	6823      	ldr	r3, [r4, #0]
 8015718:	4639      	mov	r1, r7
 801571a:	4630      	mov	r0, r6
 801571c:	eb04 0903 	add.w	r9, r4, r3
 8015720:	f000 facc 	bl	8015cbc <_sbrk_r>
 8015724:	4581      	cmp	r9, r0
 8015726:	d142      	bne.n	80157ae <_malloc_r+0xea>
 8015728:	6821      	ldr	r1, [r4, #0]
 801572a:	1a6d      	subs	r5, r5, r1
 801572c:	4629      	mov	r1, r5
 801572e:	4630      	mov	r0, r6
 8015730:	f7ff ffa6 	bl	8015680 <sbrk_aligned>
 8015734:	3001      	adds	r0, #1
 8015736:	d03a      	beq.n	80157ae <_malloc_r+0xea>
 8015738:	6823      	ldr	r3, [r4, #0]
 801573a:	442b      	add	r3, r5
 801573c:	6023      	str	r3, [r4, #0]
 801573e:	f8d8 3000 	ldr.w	r3, [r8]
 8015742:	685a      	ldr	r2, [r3, #4]
 8015744:	bb62      	cbnz	r2, 80157a0 <_malloc_r+0xdc>
 8015746:	f8c8 7000 	str.w	r7, [r8]
 801574a:	e00f      	b.n	801576c <_malloc_r+0xa8>
 801574c:	6822      	ldr	r2, [r4, #0]
 801574e:	1b52      	subs	r2, r2, r5
 8015750:	d420      	bmi.n	8015794 <_malloc_r+0xd0>
 8015752:	2a0b      	cmp	r2, #11
 8015754:	d917      	bls.n	8015786 <_malloc_r+0xc2>
 8015756:	1961      	adds	r1, r4, r5
 8015758:	42a3      	cmp	r3, r4
 801575a:	6025      	str	r5, [r4, #0]
 801575c:	bf18      	it	ne
 801575e:	6059      	strne	r1, [r3, #4]
 8015760:	6863      	ldr	r3, [r4, #4]
 8015762:	bf08      	it	eq
 8015764:	f8c8 1000 	streq.w	r1, [r8]
 8015768:	5162      	str	r2, [r4, r5]
 801576a:	604b      	str	r3, [r1, #4]
 801576c:	4630      	mov	r0, r6
 801576e:	f000 f82f 	bl	80157d0 <__malloc_unlock>
 8015772:	f104 000b 	add.w	r0, r4, #11
 8015776:	1d23      	adds	r3, r4, #4
 8015778:	f020 0007 	bic.w	r0, r0, #7
 801577c:	1ac2      	subs	r2, r0, r3
 801577e:	bf1c      	itt	ne
 8015780:	1a1b      	subne	r3, r3, r0
 8015782:	50a3      	strne	r3, [r4, r2]
 8015784:	e7af      	b.n	80156e6 <_malloc_r+0x22>
 8015786:	6862      	ldr	r2, [r4, #4]
 8015788:	42a3      	cmp	r3, r4
 801578a:	bf0c      	ite	eq
 801578c:	f8c8 2000 	streq.w	r2, [r8]
 8015790:	605a      	strne	r2, [r3, #4]
 8015792:	e7eb      	b.n	801576c <_malloc_r+0xa8>
 8015794:	4623      	mov	r3, r4
 8015796:	6864      	ldr	r4, [r4, #4]
 8015798:	e7ae      	b.n	80156f8 <_malloc_r+0x34>
 801579a:	463c      	mov	r4, r7
 801579c:	687f      	ldr	r7, [r7, #4]
 801579e:	e7b6      	b.n	801570e <_malloc_r+0x4a>
 80157a0:	461a      	mov	r2, r3
 80157a2:	685b      	ldr	r3, [r3, #4]
 80157a4:	42a3      	cmp	r3, r4
 80157a6:	d1fb      	bne.n	80157a0 <_malloc_r+0xdc>
 80157a8:	2300      	movs	r3, #0
 80157aa:	6053      	str	r3, [r2, #4]
 80157ac:	e7de      	b.n	801576c <_malloc_r+0xa8>
 80157ae:	230c      	movs	r3, #12
 80157b0:	6033      	str	r3, [r6, #0]
 80157b2:	4630      	mov	r0, r6
 80157b4:	f000 f80c 	bl	80157d0 <__malloc_unlock>
 80157b8:	e794      	b.n	80156e4 <_malloc_r+0x20>
 80157ba:	6005      	str	r5, [r0, #0]
 80157bc:	e7d6      	b.n	801576c <_malloc_r+0xa8>
 80157be:	bf00      	nop
 80157c0:	20005aec 	.word	0x20005aec

080157c4 <__malloc_lock>:
 80157c4:	4801      	ldr	r0, [pc, #4]	@ (80157cc <__malloc_lock+0x8>)
 80157c6:	f000 bab4 	b.w	8015d32 <__retarget_lock_acquire_recursive>
 80157ca:	bf00      	nop
 80157cc:	20005c30 	.word	0x20005c30

080157d0 <__malloc_unlock>:
 80157d0:	4801      	ldr	r0, [pc, #4]	@ (80157d8 <__malloc_unlock+0x8>)
 80157d2:	f000 baaf 	b.w	8015d34 <__retarget_lock_release_recursive>
 80157d6:	bf00      	nop
 80157d8:	20005c30 	.word	0x20005c30

080157dc <std>:
 80157dc:	2300      	movs	r3, #0
 80157de:	b510      	push	{r4, lr}
 80157e0:	4604      	mov	r4, r0
 80157e2:	e9c0 3300 	strd	r3, r3, [r0]
 80157e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80157ea:	6083      	str	r3, [r0, #8]
 80157ec:	8181      	strh	r1, [r0, #12]
 80157ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80157f0:	81c2      	strh	r2, [r0, #14]
 80157f2:	6183      	str	r3, [r0, #24]
 80157f4:	4619      	mov	r1, r3
 80157f6:	2208      	movs	r2, #8
 80157f8:	305c      	adds	r0, #92	@ 0x5c
 80157fa:	f000 fa01 	bl	8015c00 <memset>
 80157fe:	4b0d      	ldr	r3, [pc, #52]	@ (8015834 <std+0x58>)
 8015800:	6263      	str	r3, [r4, #36]	@ 0x24
 8015802:	4b0d      	ldr	r3, [pc, #52]	@ (8015838 <std+0x5c>)
 8015804:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015806:	4b0d      	ldr	r3, [pc, #52]	@ (801583c <std+0x60>)
 8015808:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801580a:	4b0d      	ldr	r3, [pc, #52]	@ (8015840 <std+0x64>)
 801580c:	6323      	str	r3, [r4, #48]	@ 0x30
 801580e:	4b0d      	ldr	r3, [pc, #52]	@ (8015844 <std+0x68>)
 8015810:	6224      	str	r4, [r4, #32]
 8015812:	429c      	cmp	r4, r3
 8015814:	d006      	beq.n	8015824 <std+0x48>
 8015816:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801581a:	4294      	cmp	r4, r2
 801581c:	d002      	beq.n	8015824 <std+0x48>
 801581e:	33d0      	adds	r3, #208	@ 0xd0
 8015820:	429c      	cmp	r4, r3
 8015822:	d105      	bne.n	8015830 <std+0x54>
 8015824:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801582c:	f000 ba80 	b.w	8015d30 <__retarget_lock_init_recursive>
 8015830:	bd10      	pop	{r4, pc}
 8015832:	bf00      	nop
 8015834:	08016525 	.word	0x08016525
 8015838:	08016547 	.word	0x08016547
 801583c:	0801657f 	.word	0x0801657f
 8015840:	080165a3 	.word	0x080165a3
 8015844:	20005af0 	.word	0x20005af0

08015848 <stdio_exit_handler>:
 8015848:	4a02      	ldr	r2, [pc, #8]	@ (8015854 <stdio_exit_handler+0xc>)
 801584a:	4903      	ldr	r1, [pc, #12]	@ (8015858 <stdio_exit_handler+0x10>)
 801584c:	4803      	ldr	r0, [pc, #12]	@ (801585c <stdio_exit_handler+0x14>)
 801584e:	f000 b8ed 	b.w	8015a2c <_fwalk_sglue>
 8015852:	bf00      	nop
 8015854:	20000274 	.word	0x20000274
 8015858:	080164d5 	.word	0x080164d5
 801585c:	20000284 	.word	0x20000284

08015860 <cleanup_stdio>:
 8015860:	6841      	ldr	r1, [r0, #4]
 8015862:	4b0c      	ldr	r3, [pc, #48]	@ (8015894 <cleanup_stdio+0x34>)
 8015864:	4299      	cmp	r1, r3
 8015866:	b510      	push	{r4, lr}
 8015868:	4604      	mov	r4, r0
 801586a:	d001      	beq.n	8015870 <cleanup_stdio+0x10>
 801586c:	f000 fe32 	bl	80164d4 <_fflush_r>
 8015870:	68a1      	ldr	r1, [r4, #8]
 8015872:	4b09      	ldr	r3, [pc, #36]	@ (8015898 <cleanup_stdio+0x38>)
 8015874:	4299      	cmp	r1, r3
 8015876:	d002      	beq.n	801587e <cleanup_stdio+0x1e>
 8015878:	4620      	mov	r0, r4
 801587a:	f000 fe2b 	bl	80164d4 <_fflush_r>
 801587e:	68e1      	ldr	r1, [r4, #12]
 8015880:	4b06      	ldr	r3, [pc, #24]	@ (801589c <cleanup_stdio+0x3c>)
 8015882:	4299      	cmp	r1, r3
 8015884:	d004      	beq.n	8015890 <cleanup_stdio+0x30>
 8015886:	4620      	mov	r0, r4
 8015888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801588c:	f000 be22 	b.w	80164d4 <_fflush_r>
 8015890:	bd10      	pop	{r4, pc}
 8015892:	bf00      	nop
 8015894:	20005af0 	.word	0x20005af0
 8015898:	20005b58 	.word	0x20005b58
 801589c:	20005bc0 	.word	0x20005bc0

080158a0 <global_stdio_init.part.0>:
 80158a0:	b510      	push	{r4, lr}
 80158a2:	4b0b      	ldr	r3, [pc, #44]	@ (80158d0 <global_stdio_init.part.0+0x30>)
 80158a4:	4c0b      	ldr	r4, [pc, #44]	@ (80158d4 <global_stdio_init.part.0+0x34>)
 80158a6:	4a0c      	ldr	r2, [pc, #48]	@ (80158d8 <global_stdio_init.part.0+0x38>)
 80158a8:	601a      	str	r2, [r3, #0]
 80158aa:	4620      	mov	r0, r4
 80158ac:	2200      	movs	r2, #0
 80158ae:	2104      	movs	r1, #4
 80158b0:	f7ff ff94 	bl	80157dc <std>
 80158b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80158b8:	2201      	movs	r2, #1
 80158ba:	2109      	movs	r1, #9
 80158bc:	f7ff ff8e 	bl	80157dc <std>
 80158c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80158c4:	2202      	movs	r2, #2
 80158c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158ca:	2112      	movs	r1, #18
 80158cc:	f7ff bf86 	b.w	80157dc <std>
 80158d0:	20005c28 	.word	0x20005c28
 80158d4:	20005af0 	.word	0x20005af0
 80158d8:	08015849 	.word	0x08015849

080158dc <__sfp_lock_acquire>:
 80158dc:	4801      	ldr	r0, [pc, #4]	@ (80158e4 <__sfp_lock_acquire+0x8>)
 80158de:	f000 ba28 	b.w	8015d32 <__retarget_lock_acquire_recursive>
 80158e2:	bf00      	nop
 80158e4:	20005c31 	.word	0x20005c31

080158e8 <__sfp_lock_release>:
 80158e8:	4801      	ldr	r0, [pc, #4]	@ (80158f0 <__sfp_lock_release+0x8>)
 80158ea:	f000 ba23 	b.w	8015d34 <__retarget_lock_release_recursive>
 80158ee:	bf00      	nop
 80158f0:	20005c31 	.word	0x20005c31

080158f4 <__sinit>:
 80158f4:	b510      	push	{r4, lr}
 80158f6:	4604      	mov	r4, r0
 80158f8:	f7ff fff0 	bl	80158dc <__sfp_lock_acquire>
 80158fc:	6a23      	ldr	r3, [r4, #32]
 80158fe:	b11b      	cbz	r3, 8015908 <__sinit+0x14>
 8015900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015904:	f7ff bff0 	b.w	80158e8 <__sfp_lock_release>
 8015908:	4b04      	ldr	r3, [pc, #16]	@ (801591c <__sinit+0x28>)
 801590a:	6223      	str	r3, [r4, #32]
 801590c:	4b04      	ldr	r3, [pc, #16]	@ (8015920 <__sinit+0x2c>)
 801590e:	681b      	ldr	r3, [r3, #0]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d1f5      	bne.n	8015900 <__sinit+0xc>
 8015914:	f7ff ffc4 	bl	80158a0 <global_stdio_init.part.0>
 8015918:	e7f2      	b.n	8015900 <__sinit+0xc>
 801591a:	bf00      	nop
 801591c:	08015861 	.word	0x08015861
 8015920:	20005c28 	.word	0x20005c28

08015924 <_strtol_l.constprop.0>:
 8015924:	2b24      	cmp	r3, #36	@ 0x24
 8015926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801592a:	4686      	mov	lr, r0
 801592c:	4690      	mov	r8, r2
 801592e:	d801      	bhi.n	8015934 <_strtol_l.constprop.0+0x10>
 8015930:	2b01      	cmp	r3, #1
 8015932:	d106      	bne.n	8015942 <_strtol_l.constprop.0+0x1e>
 8015934:	f000 f9d2 	bl	8015cdc <__errno>
 8015938:	2316      	movs	r3, #22
 801593a:	6003      	str	r3, [r0, #0]
 801593c:	2000      	movs	r0, #0
 801593e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015942:	4834      	ldr	r0, [pc, #208]	@ (8015a14 <_strtol_l.constprop.0+0xf0>)
 8015944:	460d      	mov	r5, r1
 8015946:	462a      	mov	r2, r5
 8015948:	f815 4b01 	ldrb.w	r4, [r5], #1
 801594c:	5d06      	ldrb	r6, [r0, r4]
 801594e:	f016 0608 	ands.w	r6, r6, #8
 8015952:	d1f8      	bne.n	8015946 <_strtol_l.constprop.0+0x22>
 8015954:	2c2d      	cmp	r4, #45	@ 0x2d
 8015956:	d12d      	bne.n	80159b4 <_strtol_l.constprop.0+0x90>
 8015958:	782c      	ldrb	r4, [r5, #0]
 801595a:	2601      	movs	r6, #1
 801595c:	1c95      	adds	r5, r2, #2
 801595e:	f033 0210 	bics.w	r2, r3, #16
 8015962:	d109      	bne.n	8015978 <_strtol_l.constprop.0+0x54>
 8015964:	2c30      	cmp	r4, #48	@ 0x30
 8015966:	d12a      	bne.n	80159be <_strtol_l.constprop.0+0x9a>
 8015968:	782a      	ldrb	r2, [r5, #0]
 801596a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801596e:	2a58      	cmp	r2, #88	@ 0x58
 8015970:	d125      	bne.n	80159be <_strtol_l.constprop.0+0x9a>
 8015972:	786c      	ldrb	r4, [r5, #1]
 8015974:	2310      	movs	r3, #16
 8015976:	3502      	adds	r5, #2
 8015978:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801597c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8015980:	2200      	movs	r2, #0
 8015982:	fbbc f9f3 	udiv	r9, ip, r3
 8015986:	4610      	mov	r0, r2
 8015988:	fb03 ca19 	mls	sl, r3, r9, ip
 801598c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015990:	2f09      	cmp	r7, #9
 8015992:	d81b      	bhi.n	80159cc <_strtol_l.constprop.0+0xa8>
 8015994:	463c      	mov	r4, r7
 8015996:	42a3      	cmp	r3, r4
 8015998:	dd27      	ble.n	80159ea <_strtol_l.constprop.0+0xc6>
 801599a:	1c57      	adds	r7, r2, #1
 801599c:	d007      	beq.n	80159ae <_strtol_l.constprop.0+0x8a>
 801599e:	4581      	cmp	r9, r0
 80159a0:	d320      	bcc.n	80159e4 <_strtol_l.constprop.0+0xc0>
 80159a2:	d101      	bne.n	80159a8 <_strtol_l.constprop.0+0x84>
 80159a4:	45a2      	cmp	sl, r4
 80159a6:	db1d      	blt.n	80159e4 <_strtol_l.constprop.0+0xc0>
 80159a8:	fb00 4003 	mla	r0, r0, r3, r4
 80159ac:	2201      	movs	r2, #1
 80159ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80159b2:	e7eb      	b.n	801598c <_strtol_l.constprop.0+0x68>
 80159b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80159b6:	bf04      	itt	eq
 80159b8:	782c      	ldrbeq	r4, [r5, #0]
 80159ba:	1c95      	addeq	r5, r2, #2
 80159bc:	e7cf      	b.n	801595e <_strtol_l.constprop.0+0x3a>
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d1da      	bne.n	8015978 <_strtol_l.constprop.0+0x54>
 80159c2:	2c30      	cmp	r4, #48	@ 0x30
 80159c4:	bf0c      	ite	eq
 80159c6:	2308      	moveq	r3, #8
 80159c8:	230a      	movne	r3, #10
 80159ca:	e7d5      	b.n	8015978 <_strtol_l.constprop.0+0x54>
 80159cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80159d0:	2f19      	cmp	r7, #25
 80159d2:	d801      	bhi.n	80159d8 <_strtol_l.constprop.0+0xb4>
 80159d4:	3c37      	subs	r4, #55	@ 0x37
 80159d6:	e7de      	b.n	8015996 <_strtol_l.constprop.0+0x72>
 80159d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80159dc:	2f19      	cmp	r7, #25
 80159de:	d804      	bhi.n	80159ea <_strtol_l.constprop.0+0xc6>
 80159e0:	3c57      	subs	r4, #87	@ 0x57
 80159e2:	e7d8      	b.n	8015996 <_strtol_l.constprop.0+0x72>
 80159e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80159e8:	e7e1      	b.n	80159ae <_strtol_l.constprop.0+0x8a>
 80159ea:	1c53      	adds	r3, r2, #1
 80159ec:	d108      	bne.n	8015a00 <_strtol_l.constprop.0+0xdc>
 80159ee:	2322      	movs	r3, #34	@ 0x22
 80159f0:	f8ce 3000 	str.w	r3, [lr]
 80159f4:	4660      	mov	r0, ip
 80159f6:	f1b8 0f00 	cmp.w	r8, #0
 80159fa:	d0a0      	beq.n	801593e <_strtol_l.constprop.0+0x1a>
 80159fc:	1e69      	subs	r1, r5, #1
 80159fe:	e006      	b.n	8015a0e <_strtol_l.constprop.0+0xea>
 8015a00:	b106      	cbz	r6, 8015a04 <_strtol_l.constprop.0+0xe0>
 8015a02:	4240      	negs	r0, r0
 8015a04:	f1b8 0f00 	cmp.w	r8, #0
 8015a08:	d099      	beq.n	801593e <_strtol_l.constprop.0+0x1a>
 8015a0a:	2a00      	cmp	r2, #0
 8015a0c:	d1f6      	bne.n	80159fc <_strtol_l.constprop.0+0xd8>
 8015a0e:	f8c8 1000 	str.w	r1, [r8]
 8015a12:	e794      	b.n	801593e <_strtol_l.constprop.0+0x1a>
 8015a14:	08017412 	.word	0x08017412

08015a18 <strtol>:
 8015a18:	4613      	mov	r3, r2
 8015a1a:	460a      	mov	r2, r1
 8015a1c:	4601      	mov	r1, r0
 8015a1e:	4802      	ldr	r0, [pc, #8]	@ (8015a28 <strtol+0x10>)
 8015a20:	6800      	ldr	r0, [r0, #0]
 8015a22:	f7ff bf7f 	b.w	8015924 <_strtol_l.constprop.0>
 8015a26:	bf00      	nop
 8015a28:	20000280 	.word	0x20000280

08015a2c <_fwalk_sglue>:
 8015a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a30:	4607      	mov	r7, r0
 8015a32:	4688      	mov	r8, r1
 8015a34:	4614      	mov	r4, r2
 8015a36:	2600      	movs	r6, #0
 8015a38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015a3c:	f1b9 0901 	subs.w	r9, r9, #1
 8015a40:	d505      	bpl.n	8015a4e <_fwalk_sglue+0x22>
 8015a42:	6824      	ldr	r4, [r4, #0]
 8015a44:	2c00      	cmp	r4, #0
 8015a46:	d1f7      	bne.n	8015a38 <_fwalk_sglue+0xc>
 8015a48:	4630      	mov	r0, r6
 8015a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a4e:	89ab      	ldrh	r3, [r5, #12]
 8015a50:	2b01      	cmp	r3, #1
 8015a52:	d907      	bls.n	8015a64 <_fwalk_sglue+0x38>
 8015a54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015a58:	3301      	adds	r3, #1
 8015a5a:	d003      	beq.n	8015a64 <_fwalk_sglue+0x38>
 8015a5c:	4629      	mov	r1, r5
 8015a5e:	4638      	mov	r0, r7
 8015a60:	47c0      	blx	r8
 8015a62:	4306      	orrs	r6, r0
 8015a64:	3568      	adds	r5, #104	@ 0x68
 8015a66:	e7e9      	b.n	8015a3c <_fwalk_sglue+0x10>

08015a68 <iprintf>:
 8015a68:	b40f      	push	{r0, r1, r2, r3}
 8015a6a:	b507      	push	{r0, r1, r2, lr}
 8015a6c:	4906      	ldr	r1, [pc, #24]	@ (8015a88 <iprintf+0x20>)
 8015a6e:	ab04      	add	r3, sp, #16
 8015a70:	6808      	ldr	r0, [r1, #0]
 8015a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a76:	6881      	ldr	r1, [r0, #8]
 8015a78:	9301      	str	r3, [sp, #4]
 8015a7a:	f000 fa01 	bl	8015e80 <_vfiprintf_r>
 8015a7e:	b003      	add	sp, #12
 8015a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8015a84:	b004      	add	sp, #16
 8015a86:	4770      	bx	lr
 8015a88:	20000280 	.word	0x20000280

08015a8c <_puts_r>:
 8015a8c:	6a03      	ldr	r3, [r0, #32]
 8015a8e:	b570      	push	{r4, r5, r6, lr}
 8015a90:	6884      	ldr	r4, [r0, #8]
 8015a92:	4605      	mov	r5, r0
 8015a94:	460e      	mov	r6, r1
 8015a96:	b90b      	cbnz	r3, 8015a9c <_puts_r+0x10>
 8015a98:	f7ff ff2c 	bl	80158f4 <__sinit>
 8015a9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015a9e:	07db      	lsls	r3, r3, #31
 8015aa0:	d405      	bmi.n	8015aae <_puts_r+0x22>
 8015aa2:	89a3      	ldrh	r3, [r4, #12]
 8015aa4:	0598      	lsls	r0, r3, #22
 8015aa6:	d402      	bmi.n	8015aae <_puts_r+0x22>
 8015aa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015aaa:	f000 f942 	bl	8015d32 <__retarget_lock_acquire_recursive>
 8015aae:	89a3      	ldrh	r3, [r4, #12]
 8015ab0:	0719      	lsls	r1, r3, #28
 8015ab2:	d502      	bpl.n	8015aba <_puts_r+0x2e>
 8015ab4:	6923      	ldr	r3, [r4, #16]
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d135      	bne.n	8015b26 <_puts_r+0x9a>
 8015aba:	4621      	mov	r1, r4
 8015abc:	4628      	mov	r0, r5
 8015abe:	f000 fdc5 	bl	801664c <__swsetup_r>
 8015ac2:	b380      	cbz	r0, 8015b26 <_puts_r+0x9a>
 8015ac4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015ac8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015aca:	07da      	lsls	r2, r3, #31
 8015acc:	d405      	bmi.n	8015ada <_puts_r+0x4e>
 8015ace:	89a3      	ldrh	r3, [r4, #12]
 8015ad0:	059b      	lsls	r3, r3, #22
 8015ad2:	d402      	bmi.n	8015ada <_puts_r+0x4e>
 8015ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015ad6:	f000 f92d 	bl	8015d34 <__retarget_lock_release_recursive>
 8015ada:	4628      	mov	r0, r5
 8015adc:	bd70      	pop	{r4, r5, r6, pc}
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	da04      	bge.n	8015aec <_puts_r+0x60>
 8015ae2:	69a2      	ldr	r2, [r4, #24]
 8015ae4:	429a      	cmp	r2, r3
 8015ae6:	dc17      	bgt.n	8015b18 <_puts_r+0x8c>
 8015ae8:	290a      	cmp	r1, #10
 8015aea:	d015      	beq.n	8015b18 <_puts_r+0x8c>
 8015aec:	6823      	ldr	r3, [r4, #0]
 8015aee:	1c5a      	adds	r2, r3, #1
 8015af0:	6022      	str	r2, [r4, #0]
 8015af2:	7019      	strb	r1, [r3, #0]
 8015af4:	68a3      	ldr	r3, [r4, #8]
 8015af6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015afa:	3b01      	subs	r3, #1
 8015afc:	60a3      	str	r3, [r4, #8]
 8015afe:	2900      	cmp	r1, #0
 8015b00:	d1ed      	bne.n	8015ade <_puts_r+0x52>
 8015b02:	2b00      	cmp	r3, #0
 8015b04:	da11      	bge.n	8015b2a <_puts_r+0x9e>
 8015b06:	4622      	mov	r2, r4
 8015b08:	210a      	movs	r1, #10
 8015b0a:	4628      	mov	r0, r5
 8015b0c:	f000 fd60 	bl	80165d0 <__swbuf_r>
 8015b10:	3001      	adds	r0, #1
 8015b12:	d0d7      	beq.n	8015ac4 <_puts_r+0x38>
 8015b14:	250a      	movs	r5, #10
 8015b16:	e7d7      	b.n	8015ac8 <_puts_r+0x3c>
 8015b18:	4622      	mov	r2, r4
 8015b1a:	4628      	mov	r0, r5
 8015b1c:	f000 fd58 	bl	80165d0 <__swbuf_r>
 8015b20:	3001      	adds	r0, #1
 8015b22:	d1e7      	bne.n	8015af4 <_puts_r+0x68>
 8015b24:	e7ce      	b.n	8015ac4 <_puts_r+0x38>
 8015b26:	3e01      	subs	r6, #1
 8015b28:	e7e4      	b.n	8015af4 <_puts_r+0x68>
 8015b2a:	6823      	ldr	r3, [r4, #0]
 8015b2c:	1c5a      	adds	r2, r3, #1
 8015b2e:	6022      	str	r2, [r4, #0]
 8015b30:	220a      	movs	r2, #10
 8015b32:	701a      	strb	r2, [r3, #0]
 8015b34:	e7ee      	b.n	8015b14 <_puts_r+0x88>
	...

08015b38 <puts>:
 8015b38:	4b02      	ldr	r3, [pc, #8]	@ (8015b44 <puts+0xc>)
 8015b3a:	4601      	mov	r1, r0
 8015b3c:	6818      	ldr	r0, [r3, #0]
 8015b3e:	f7ff bfa5 	b.w	8015a8c <_puts_r>
 8015b42:	bf00      	nop
 8015b44:	20000280 	.word	0x20000280

08015b48 <strtok>:
 8015b48:	4b16      	ldr	r3, [pc, #88]	@ (8015ba4 <strtok+0x5c>)
 8015b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b4e:	681f      	ldr	r7, [r3, #0]
 8015b50:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8015b52:	4605      	mov	r5, r0
 8015b54:	460e      	mov	r6, r1
 8015b56:	b9ec      	cbnz	r4, 8015b94 <strtok+0x4c>
 8015b58:	2050      	movs	r0, #80	@ 0x50
 8015b5a:	f7ff fd89 	bl	8015670 <malloc>
 8015b5e:	4602      	mov	r2, r0
 8015b60:	6478      	str	r0, [r7, #68]	@ 0x44
 8015b62:	b920      	cbnz	r0, 8015b6e <strtok+0x26>
 8015b64:	4b10      	ldr	r3, [pc, #64]	@ (8015ba8 <strtok+0x60>)
 8015b66:	4811      	ldr	r0, [pc, #68]	@ (8015bac <strtok+0x64>)
 8015b68:	215b      	movs	r1, #91	@ 0x5b
 8015b6a:	f000 f8f7 	bl	8015d5c <__assert_func>
 8015b6e:	e9c0 4400 	strd	r4, r4, [r0]
 8015b72:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8015b76:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8015b7a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8015b7e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8015b82:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8015b86:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8015b8a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8015b8e:	6184      	str	r4, [r0, #24]
 8015b90:	7704      	strb	r4, [r0, #28]
 8015b92:	6244      	str	r4, [r0, #36]	@ 0x24
 8015b94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015b96:	4631      	mov	r1, r6
 8015b98:	4628      	mov	r0, r5
 8015b9a:	2301      	movs	r3, #1
 8015b9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015ba0:	f000 b806 	b.w	8015bb0 <__strtok_r>
 8015ba4:	20000280 	.word	0x20000280
 8015ba8:	080173a0 	.word	0x080173a0
 8015bac:	080173b7 	.word	0x080173b7

08015bb0 <__strtok_r>:
 8015bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015bb2:	4604      	mov	r4, r0
 8015bb4:	b908      	cbnz	r0, 8015bba <__strtok_r+0xa>
 8015bb6:	6814      	ldr	r4, [r2, #0]
 8015bb8:	b144      	cbz	r4, 8015bcc <__strtok_r+0x1c>
 8015bba:	4620      	mov	r0, r4
 8015bbc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8015bc0:	460f      	mov	r7, r1
 8015bc2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8015bc6:	b91e      	cbnz	r6, 8015bd0 <__strtok_r+0x20>
 8015bc8:	b965      	cbnz	r5, 8015be4 <__strtok_r+0x34>
 8015bca:	6015      	str	r5, [r2, #0]
 8015bcc:	2000      	movs	r0, #0
 8015bce:	e005      	b.n	8015bdc <__strtok_r+0x2c>
 8015bd0:	42b5      	cmp	r5, r6
 8015bd2:	d1f6      	bne.n	8015bc2 <__strtok_r+0x12>
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d1f0      	bne.n	8015bba <__strtok_r+0xa>
 8015bd8:	6014      	str	r4, [r2, #0]
 8015bda:	7003      	strb	r3, [r0, #0]
 8015bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015bde:	461c      	mov	r4, r3
 8015be0:	e00c      	b.n	8015bfc <__strtok_r+0x4c>
 8015be2:	b915      	cbnz	r5, 8015bea <__strtok_r+0x3a>
 8015be4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015be8:	460e      	mov	r6, r1
 8015bea:	f816 5b01 	ldrb.w	r5, [r6], #1
 8015bee:	42ab      	cmp	r3, r5
 8015bf0:	d1f7      	bne.n	8015be2 <__strtok_r+0x32>
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d0f3      	beq.n	8015bde <__strtok_r+0x2e>
 8015bf6:	2300      	movs	r3, #0
 8015bf8:	f804 3c01 	strb.w	r3, [r4, #-1]
 8015bfc:	6014      	str	r4, [r2, #0]
 8015bfe:	e7ed      	b.n	8015bdc <__strtok_r+0x2c>

08015c00 <memset>:
 8015c00:	4402      	add	r2, r0
 8015c02:	4603      	mov	r3, r0
 8015c04:	4293      	cmp	r3, r2
 8015c06:	d100      	bne.n	8015c0a <memset+0xa>
 8015c08:	4770      	bx	lr
 8015c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8015c0e:	e7f9      	b.n	8015c04 <memset+0x4>

08015c10 <_reclaim_reent>:
 8015c10:	4b29      	ldr	r3, [pc, #164]	@ (8015cb8 <_reclaim_reent+0xa8>)
 8015c12:	681b      	ldr	r3, [r3, #0]
 8015c14:	4283      	cmp	r3, r0
 8015c16:	b570      	push	{r4, r5, r6, lr}
 8015c18:	4604      	mov	r4, r0
 8015c1a:	d04b      	beq.n	8015cb4 <_reclaim_reent+0xa4>
 8015c1c:	69c3      	ldr	r3, [r0, #28]
 8015c1e:	b1ab      	cbz	r3, 8015c4c <_reclaim_reent+0x3c>
 8015c20:	68db      	ldr	r3, [r3, #12]
 8015c22:	b16b      	cbz	r3, 8015c40 <_reclaim_reent+0x30>
 8015c24:	2500      	movs	r5, #0
 8015c26:	69e3      	ldr	r3, [r4, #28]
 8015c28:	68db      	ldr	r3, [r3, #12]
 8015c2a:	5959      	ldr	r1, [r3, r5]
 8015c2c:	2900      	cmp	r1, #0
 8015c2e:	d13b      	bne.n	8015ca8 <_reclaim_reent+0x98>
 8015c30:	3504      	adds	r5, #4
 8015c32:	2d80      	cmp	r5, #128	@ 0x80
 8015c34:	d1f7      	bne.n	8015c26 <_reclaim_reent+0x16>
 8015c36:	69e3      	ldr	r3, [r4, #28]
 8015c38:	4620      	mov	r0, r4
 8015c3a:	68d9      	ldr	r1, [r3, #12]
 8015c3c:	f000 f8ac 	bl	8015d98 <_free_r>
 8015c40:	69e3      	ldr	r3, [r4, #28]
 8015c42:	6819      	ldr	r1, [r3, #0]
 8015c44:	b111      	cbz	r1, 8015c4c <_reclaim_reent+0x3c>
 8015c46:	4620      	mov	r0, r4
 8015c48:	f000 f8a6 	bl	8015d98 <_free_r>
 8015c4c:	6961      	ldr	r1, [r4, #20]
 8015c4e:	b111      	cbz	r1, 8015c56 <_reclaim_reent+0x46>
 8015c50:	4620      	mov	r0, r4
 8015c52:	f000 f8a1 	bl	8015d98 <_free_r>
 8015c56:	69e1      	ldr	r1, [r4, #28]
 8015c58:	b111      	cbz	r1, 8015c60 <_reclaim_reent+0x50>
 8015c5a:	4620      	mov	r0, r4
 8015c5c:	f000 f89c 	bl	8015d98 <_free_r>
 8015c60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015c62:	b111      	cbz	r1, 8015c6a <_reclaim_reent+0x5a>
 8015c64:	4620      	mov	r0, r4
 8015c66:	f000 f897 	bl	8015d98 <_free_r>
 8015c6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015c6c:	b111      	cbz	r1, 8015c74 <_reclaim_reent+0x64>
 8015c6e:	4620      	mov	r0, r4
 8015c70:	f000 f892 	bl	8015d98 <_free_r>
 8015c74:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8015c76:	b111      	cbz	r1, 8015c7e <_reclaim_reent+0x6e>
 8015c78:	4620      	mov	r0, r4
 8015c7a:	f000 f88d 	bl	8015d98 <_free_r>
 8015c7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015c80:	b111      	cbz	r1, 8015c88 <_reclaim_reent+0x78>
 8015c82:	4620      	mov	r0, r4
 8015c84:	f000 f888 	bl	8015d98 <_free_r>
 8015c88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015c8a:	b111      	cbz	r1, 8015c92 <_reclaim_reent+0x82>
 8015c8c:	4620      	mov	r0, r4
 8015c8e:	f000 f883 	bl	8015d98 <_free_r>
 8015c92:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015c94:	b111      	cbz	r1, 8015c9c <_reclaim_reent+0x8c>
 8015c96:	4620      	mov	r0, r4
 8015c98:	f000 f87e 	bl	8015d98 <_free_r>
 8015c9c:	6a23      	ldr	r3, [r4, #32]
 8015c9e:	b14b      	cbz	r3, 8015cb4 <_reclaim_reent+0xa4>
 8015ca0:	4620      	mov	r0, r4
 8015ca2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015ca6:	4718      	bx	r3
 8015ca8:	680e      	ldr	r6, [r1, #0]
 8015caa:	4620      	mov	r0, r4
 8015cac:	f000 f874 	bl	8015d98 <_free_r>
 8015cb0:	4631      	mov	r1, r6
 8015cb2:	e7bb      	b.n	8015c2c <_reclaim_reent+0x1c>
 8015cb4:	bd70      	pop	{r4, r5, r6, pc}
 8015cb6:	bf00      	nop
 8015cb8:	20000280 	.word	0x20000280

08015cbc <_sbrk_r>:
 8015cbc:	b538      	push	{r3, r4, r5, lr}
 8015cbe:	4d06      	ldr	r5, [pc, #24]	@ (8015cd8 <_sbrk_r+0x1c>)
 8015cc0:	2300      	movs	r3, #0
 8015cc2:	4604      	mov	r4, r0
 8015cc4:	4608      	mov	r0, r1
 8015cc6:	602b      	str	r3, [r5, #0]
 8015cc8:	f7ef fa5a 	bl	8005180 <_sbrk>
 8015ccc:	1c43      	adds	r3, r0, #1
 8015cce:	d102      	bne.n	8015cd6 <_sbrk_r+0x1a>
 8015cd0:	682b      	ldr	r3, [r5, #0]
 8015cd2:	b103      	cbz	r3, 8015cd6 <_sbrk_r+0x1a>
 8015cd4:	6023      	str	r3, [r4, #0]
 8015cd6:	bd38      	pop	{r3, r4, r5, pc}
 8015cd8:	20005c2c 	.word	0x20005c2c

08015cdc <__errno>:
 8015cdc:	4b01      	ldr	r3, [pc, #4]	@ (8015ce4 <__errno+0x8>)
 8015cde:	6818      	ldr	r0, [r3, #0]
 8015ce0:	4770      	bx	lr
 8015ce2:	bf00      	nop
 8015ce4:	20000280 	.word	0x20000280

08015ce8 <__libc_init_array>:
 8015ce8:	b570      	push	{r4, r5, r6, lr}
 8015cea:	4d0d      	ldr	r5, [pc, #52]	@ (8015d20 <__libc_init_array+0x38>)
 8015cec:	4c0d      	ldr	r4, [pc, #52]	@ (8015d24 <__libc_init_array+0x3c>)
 8015cee:	1b64      	subs	r4, r4, r5
 8015cf0:	10a4      	asrs	r4, r4, #2
 8015cf2:	2600      	movs	r6, #0
 8015cf4:	42a6      	cmp	r6, r4
 8015cf6:	d109      	bne.n	8015d0c <__libc_init_array+0x24>
 8015cf8:	4d0b      	ldr	r5, [pc, #44]	@ (8015d28 <__libc_init_array+0x40>)
 8015cfa:	4c0c      	ldr	r4, [pc, #48]	@ (8015d2c <__libc_init_array+0x44>)
 8015cfc:	f000 fe58 	bl	80169b0 <_init>
 8015d00:	1b64      	subs	r4, r4, r5
 8015d02:	10a4      	asrs	r4, r4, #2
 8015d04:	2600      	movs	r6, #0
 8015d06:	42a6      	cmp	r6, r4
 8015d08:	d105      	bne.n	8015d16 <__libc_init_array+0x2e>
 8015d0a:	bd70      	pop	{r4, r5, r6, pc}
 8015d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d10:	4798      	blx	r3
 8015d12:	3601      	adds	r6, #1
 8015d14:	e7ee      	b.n	8015cf4 <__libc_init_array+0xc>
 8015d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d1a:	4798      	blx	r3
 8015d1c:	3601      	adds	r6, #1
 8015d1e:	e7f2      	b.n	8015d06 <__libc_init_array+0x1e>
 8015d20:	0801758c 	.word	0x0801758c
 8015d24:	0801758c 	.word	0x0801758c
 8015d28:	0801758c 	.word	0x0801758c
 8015d2c:	08017590 	.word	0x08017590

08015d30 <__retarget_lock_init_recursive>:
 8015d30:	4770      	bx	lr

08015d32 <__retarget_lock_acquire_recursive>:
 8015d32:	4770      	bx	lr

08015d34 <__retarget_lock_release_recursive>:
 8015d34:	4770      	bx	lr

08015d36 <__aeabi_memclr>:
 8015d36:	2200      	movs	r2, #0
 8015d38:	f7ed bdaf 	b.w	800389a <__aeabi_memset>

08015d3c <memcpy>:
 8015d3c:	440a      	add	r2, r1
 8015d3e:	4291      	cmp	r1, r2
 8015d40:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8015d44:	d100      	bne.n	8015d48 <memcpy+0xc>
 8015d46:	4770      	bx	lr
 8015d48:	b510      	push	{r4, lr}
 8015d4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015d4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015d52:	4291      	cmp	r1, r2
 8015d54:	d1f9      	bne.n	8015d4a <memcpy+0xe>
 8015d56:	bd10      	pop	{r4, pc}

08015d58 <__aeabi_memcpy>:
 8015d58:	f7ff bff0 	b.w	8015d3c <memcpy>

08015d5c <__assert_func>:
 8015d5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015d5e:	4614      	mov	r4, r2
 8015d60:	461a      	mov	r2, r3
 8015d62:	4b09      	ldr	r3, [pc, #36]	@ (8015d88 <__assert_func+0x2c>)
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	4605      	mov	r5, r0
 8015d68:	68d8      	ldr	r0, [r3, #12]
 8015d6a:	b954      	cbnz	r4, 8015d82 <__assert_func+0x26>
 8015d6c:	4b07      	ldr	r3, [pc, #28]	@ (8015d8c <__assert_func+0x30>)
 8015d6e:	461c      	mov	r4, r3
 8015d70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015d74:	9100      	str	r1, [sp, #0]
 8015d76:	462b      	mov	r3, r5
 8015d78:	4905      	ldr	r1, [pc, #20]	@ (8015d90 <__assert_func+0x34>)
 8015d7a:	f000 fc17 	bl	80165ac <fiprintf>
 8015d7e:	f000 fd85 	bl	801688c <abort>
 8015d82:	4b04      	ldr	r3, [pc, #16]	@ (8015d94 <__assert_func+0x38>)
 8015d84:	e7f4      	b.n	8015d70 <__assert_func+0x14>
 8015d86:	bf00      	nop
 8015d88:	20000280 	.word	0x20000280
 8015d8c:	0801754d 	.word	0x0801754d
 8015d90:	0801751f 	.word	0x0801751f
 8015d94:	08017512 	.word	0x08017512

08015d98 <_free_r>:
 8015d98:	b538      	push	{r3, r4, r5, lr}
 8015d9a:	4605      	mov	r5, r0
 8015d9c:	2900      	cmp	r1, #0
 8015d9e:	d041      	beq.n	8015e24 <_free_r+0x8c>
 8015da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015da4:	1f0c      	subs	r4, r1, #4
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	bfb8      	it	lt
 8015daa:	18e4      	addlt	r4, r4, r3
 8015dac:	f7ff fd0a 	bl	80157c4 <__malloc_lock>
 8015db0:	4a1d      	ldr	r2, [pc, #116]	@ (8015e28 <_free_r+0x90>)
 8015db2:	6813      	ldr	r3, [r2, #0]
 8015db4:	b933      	cbnz	r3, 8015dc4 <_free_r+0x2c>
 8015db6:	6063      	str	r3, [r4, #4]
 8015db8:	6014      	str	r4, [r2, #0]
 8015dba:	4628      	mov	r0, r5
 8015dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015dc0:	f7ff bd06 	b.w	80157d0 <__malloc_unlock>
 8015dc4:	42a3      	cmp	r3, r4
 8015dc6:	d908      	bls.n	8015dda <_free_r+0x42>
 8015dc8:	6820      	ldr	r0, [r4, #0]
 8015dca:	1821      	adds	r1, r4, r0
 8015dcc:	428b      	cmp	r3, r1
 8015dce:	bf01      	itttt	eq
 8015dd0:	6819      	ldreq	r1, [r3, #0]
 8015dd2:	685b      	ldreq	r3, [r3, #4]
 8015dd4:	1809      	addeq	r1, r1, r0
 8015dd6:	6021      	streq	r1, [r4, #0]
 8015dd8:	e7ed      	b.n	8015db6 <_free_r+0x1e>
 8015dda:	461a      	mov	r2, r3
 8015ddc:	685b      	ldr	r3, [r3, #4]
 8015dde:	b10b      	cbz	r3, 8015de4 <_free_r+0x4c>
 8015de0:	42a3      	cmp	r3, r4
 8015de2:	d9fa      	bls.n	8015dda <_free_r+0x42>
 8015de4:	6811      	ldr	r1, [r2, #0]
 8015de6:	1850      	adds	r0, r2, r1
 8015de8:	42a0      	cmp	r0, r4
 8015dea:	d10b      	bne.n	8015e04 <_free_r+0x6c>
 8015dec:	6820      	ldr	r0, [r4, #0]
 8015dee:	4401      	add	r1, r0
 8015df0:	1850      	adds	r0, r2, r1
 8015df2:	4283      	cmp	r3, r0
 8015df4:	6011      	str	r1, [r2, #0]
 8015df6:	d1e0      	bne.n	8015dba <_free_r+0x22>
 8015df8:	6818      	ldr	r0, [r3, #0]
 8015dfa:	685b      	ldr	r3, [r3, #4]
 8015dfc:	6053      	str	r3, [r2, #4]
 8015dfe:	4408      	add	r0, r1
 8015e00:	6010      	str	r0, [r2, #0]
 8015e02:	e7da      	b.n	8015dba <_free_r+0x22>
 8015e04:	d902      	bls.n	8015e0c <_free_r+0x74>
 8015e06:	230c      	movs	r3, #12
 8015e08:	602b      	str	r3, [r5, #0]
 8015e0a:	e7d6      	b.n	8015dba <_free_r+0x22>
 8015e0c:	6820      	ldr	r0, [r4, #0]
 8015e0e:	1821      	adds	r1, r4, r0
 8015e10:	428b      	cmp	r3, r1
 8015e12:	bf04      	itt	eq
 8015e14:	6819      	ldreq	r1, [r3, #0]
 8015e16:	685b      	ldreq	r3, [r3, #4]
 8015e18:	6063      	str	r3, [r4, #4]
 8015e1a:	bf04      	itt	eq
 8015e1c:	1809      	addeq	r1, r1, r0
 8015e1e:	6021      	streq	r1, [r4, #0]
 8015e20:	6054      	str	r4, [r2, #4]
 8015e22:	e7ca      	b.n	8015dba <_free_r+0x22>
 8015e24:	bd38      	pop	{r3, r4, r5, pc}
 8015e26:	bf00      	nop
 8015e28:	20005aec 	.word	0x20005aec

08015e2c <__sfputc_r>:
 8015e2c:	6893      	ldr	r3, [r2, #8]
 8015e2e:	3b01      	subs	r3, #1
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	b410      	push	{r4}
 8015e34:	6093      	str	r3, [r2, #8]
 8015e36:	da08      	bge.n	8015e4a <__sfputc_r+0x1e>
 8015e38:	6994      	ldr	r4, [r2, #24]
 8015e3a:	42a3      	cmp	r3, r4
 8015e3c:	db01      	blt.n	8015e42 <__sfputc_r+0x16>
 8015e3e:	290a      	cmp	r1, #10
 8015e40:	d103      	bne.n	8015e4a <__sfputc_r+0x1e>
 8015e42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e46:	f000 bbc3 	b.w	80165d0 <__swbuf_r>
 8015e4a:	6813      	ldr	r3, [r2, #0]
 8015e4c:	1c58      	adds	r0, r3, #1
 8015e4e:	6010      	str	r0, [r2, #0]
 8015e50:	7019      	strb	r1, [r3, #0]
 8015e52:	4608      	mov	r0, r1
 8015e54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e58:	4770      	bx	lr

08015e5a <__sfputs_r>:
 8015e5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e5c:	4606      	mov	r6, r0
 8015e5e:	460f      	mov	r7, r1
 8015e60:	4614      	mov	r4, r2
 8015e62:	18d5      	adds	r5, r2, r3
 8015e64:	42ac      	cmp	r4, r5
 8015e66:	d101      	bne.n	8015e6c <__sfputs_r+0x12>
 8015e68:	2000      	movs	r0, #0
 8015e6a:	e007      	b.n	8015e7c <__sfputs_r+0x22>
 8015e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e70:	463a      	mov	r2, r7
 8015e72:	4630      	mov	r0, r6
 8015e74:	f7ff ffda 	bl	8015e2c <__sfputc_r>
 8015e78:	1c43      	adds	r3, r0, #1
 8015e7a:	d1f3      	bne.n	8015e64 <__sfputs_r+0xa>
 8015e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015e80 <_vfiprintf_r>:
 8015e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e84:	460d      	mov	r5, r1
 8015e86:	b09d      	sub	sp, #116	@ 0x74
 8015e88:	4614      	mov	r4, r2
 8015e8a:	4698      	mov	r8, r3
 8015e8c:	4606      	mov	r6, r0
 8015e8e:	b118      	cbz	r0, 8015e98 <_vfiprintf_r+0x18>
 8015e90:	6a03      	ldr	r3, [r0, #32]
 8015e92:	b90b      	cbnz	r3, 8015e98 <_vfiprintf_r+0x18>
 8015e94:	f7ff fd2e 	bl	80158f4 <__sinit>
 8015e98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015e9a:	07d9      	lsls	r1, r3, #31
 8015e9c:	d405      	bmi.n	8015eaa <_vfiprintf_r+0x2a>
 8015e9e:	89ab      	ldrh	r3, [r5, #12]
 8015ea0:	059a      	lsls	r2, r3, #22
 8015ea2:	d402      	bmi.n	8015eaa <_vfiprintf_r+0x2a>
 8015ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ea6:	f7ff ff44 	bl	8015d32 <__retarget_lock_acquire_recursive>
 8015eaa:	89ab      	ldrh	r3, [r5, #12]
 8015eac:	071b      	lsls	r3, r3, #28
 8015eae:	d501      	bpl.n	8015eb4 <_vfiprintf_r+0x34>
 8015eb0:	692b      	ldr	r3, [r5, #16]
 8015eb2:	b99b      	cbnz	r3, 8015edc <_vfiprintf_r+0x5c>
 8015eb4:	4629      	mov	r1, r5
 8015eb6:	4630      	mov	r0, r6
 8015eb8:	f000 fbc8 	bl	801664c <__swsetup_r>
 8015ebc:	b170      	cbz	r0, 8015edc <_vfiprintf_r+0x5c>
 8015ebe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015ec0:	07dc      	lsls	r4, r3, #31
 8015ec2:	d504      	bpl.n	8015ece <_vfiprintf_r+0x4e>
 8015ec4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015ec8:	b01d      	add	sp, #116	@ 0x74
 8015eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ece:	89ab      	ldrh	r3, [r5, #12]
 8015ed0:	0598      	lsls	r0, r3, #22
 8015ed2:	d4f7      	bmi.n	8015ec4 <_vfiprintf_r+0x44>
 8015ed4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ed6:	f7ff ff2d 	bl	8015d34 <__retarget_lock_release_recursive>
 8015eda:	e7f3      	b.n	8015ec4 <_vfiprintf_r+0x44>
 8015edc:	2300      	movs	r3, #0
 8015ede:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ee0:	2320      	movs	r3, #32
 8015ee2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015ee6:	f8cd 800c 	str.w	r8, [sp, #12]
 8015eea:	2330      	movs	r3, #48	@ 0x30
 8015eec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801609c <_vfiprintf_r+0x21c>
 8015ef0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015ef4:	f04f 0901 	mov.w	r9, #1
 8015ef8:	4623      	mov	r3, r4
 8015efa:	469a      	mov	sl, r3
 8015efc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f00:	b10a      	cbz	r2, 8015f06 <_vfiprintf_r+0x86>
 8015f02:	2a25      	cmp	r2, #37	@ 0x25
 8015f04:	d1f9      	bne.n	8015efa <_vfiprintf_r+0x7a>
 8015f06:	ebba 0b04 	subs.w	fp, sl, r4
 8015f0a:	d00b      	beq.n	8015f24 <_vfiprintf_r+0xa4>
 8015f0c:	465b      	mov	r3, fp
 8015f0e:	4622      	mov	r2, r4
 8015f10:	4629      	mov	r1, r5
 8015f12:	4630      	mov	r0, r6
 8015f14:	f7ff ffa1 	bl	8015e5a <__sfputs_r>
 8015f18:	3001      	adds	r0, #1
 8015f1a:	f000 80a7 	beq.w	801606c <_vfiprintf_r+0x1ec>
 8015f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f20:	445a      	add	r2, fp
 8015f22:	9209      	str	r2, [sp, #36]	@ 0x24
 8015f24:	f89a 3000 	ldrb.w	r3, [sl]
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	f000 809f 	beq.w	801606c <_vfiprintf_r+0x1ec>
 8015f2e:	2300      	movs	r3, #0
 8015f30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015f34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015f38:	f10a 0a01 	add.w	sl, sl, #1
 8015f3c:	9304      	str	r3, [sp, #16]
 8015f3e:	9307      	str	r3, [sp, #28]
 8015f40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015f44:	931a      	str	r3, [sp, #104]	@ 0x68
 8015f46:	4654      	mov	r4, sl
 8015f48:	2205      	movs	r2, #5
 8015f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f4e:	4853      	ldr	r0, [pc, #332]	@ (801609c <_vfiprintf_r+0x21c>)
 8015f50:	f7ed fd06 	bl	8003960 <memchr>
 8015f54:	9a04      	ldr	r2, [sp, #16]
 8015f56:	b9d8      	cbnz	r0, 8015f90 <_vfiprintf_r+0x110>
 8015f58:	06d1      	lsls	r1, r2, #27
 8015f5a:	bf44      	itt	mi
 8015f5c:	2320      	movmi	r3, #32
 8015f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f62:	0713      	lsls	r3, r2, #28
 8015f64:	bf44      	itt	mi
 8015f66:	232b      	movmi	r3, #43	@ 0x2b
 8015f68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f6c:	f89a 3000 	ldrb.w	r3, [sl]
 8015f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f72:	d015      	beq.n	8015fa0 <_vfiprintf_r+0x120>
 8015f74:	9a07      	ldr	r2, [sp, #28]
 8015f76:	4654      	mov	r4, sl
 8015f78:	2000      	movs	r0, #0
 8015f7a:	f04f 0c0a 	mov.w	ip, #10
 8015f7e:	4621      	mov	r1, r4
 8015f80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f84:	3b30      	subs	r3, #48	@ 0x30
 8015f86:	2b09      	cmp	r3, #9
 8015f88:	d94b      	bls.n	8016022 <_vfiprintf_r+0x1a2>
 8015f8a:	b1b0      	cbz	r0, 8015fba <_vfiprintf_r+0x13a>
 8015f8c:	9207      	str	r2, [sp, #28]
 8015f8e:	e014      	b.n	8015fba <_vfiprintf_r+0x13a>
 8015f90:	eba0 0308 	sub.w	r3, r0, r8
 8015f94:	fa09 f303 	lsl.w	r3, r9, r3
 8015f98:	4313      	orrs	r3, r2
 8015f9a:	9304      	str	r3, [sp, #16]
 8015f9c:	46a2      	mov	sl, r4
 8015f9e:	e7d2      	b.n	8015f46 <_vfiprintf_r+0xc6>
 8015fa0:	9b03      	ldr	r3, [sp, #12]
 8015fa2:	1d19      	adds	r1, r3, #4
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	9103      	str	r1, [sp, #12]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	bfbb      	ittet	lt
 8015fac:	425b      	neglt	r3, r3
 8015fae:	f042 0202 	orrlt.w	r2, r2, #2
 8015fb2:	9307      	strge	r3, [sp, #28]
 8015fb4:	9307      	strlt	r3, [sp, #28]
 8015fb6:	bfb8      	it	lt
 8015fb8:	9204      	strlt	r2, [sp, #16]
 8015fba:	7823      	ldrb	r3, [r4, #0]
 8015fbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015fbe:	d10a      	bne.n	8015fd6 <_vfiprintf_r+0x156>
 8015fc0:	7863      	ldrb	r3, [r4, #1]
 8015fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015fc4:	d132      	bne.n	801602c <_vfiprintf_r+0x1ac>
 8015fc6:	9b03      	ldr	r3, [sp, #12]
 8015fc8:	1d1a      	adds	r2, r3, #4
 8015fca:	681b      	ldr	r3, [r3, #0]
 8015fcc:	9203      	str	r2, [sp, #12]
 8015fce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015fd2:	3402      	adds	r4, #2
 8015fd4:	9305      	str	r3, [sp, #20]
 8015fd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80160ac <_vfiprintf_r+0x22c>
 8015fda:	7821      	ldrb	r1, [r4, #0]
 8015fdc:	2203      	movs	r2, #3
 8015fde:	4650      	mov	r0, sl
 8015fe0:	f7ed fcbe 	bl	8003960 <memchr>
 8015fe4:	b138      	cbz	r0, 8015ff6 <_vfiprintf_r+0x176>
 8015fe6:	9b04      	ldr	r3, [sp, #16]
 8015fe8:	eba0 000a 	sub.w	r0, r0, sl
 8015fec:	2240      	movs	r2, #64	@ 0x40
 8015fee:	4082      	lsls	r2, r0
 8015ff0:	4313      	orrs	r3, r2
 8015ff2:	3401      	adds	r4, #1
 8015ff4:	9304      	str	r3, [sp, #16]
 8015ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ffa:	4829      	ldr	r0, [pc, #164]	@ (80160a0 <_vfiprintf_r+0x220>)
 8015ffc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016000:	2206      	movs	r2, #6
 8016002:	f7ed fcad 	bl	8003960 <memchr>
 8016006:	2800      	cmp	r0, #0
 8016008:	d03f      	beq.n	801608a <_vfiprintf_r+0x20a>
 801600a:	4b26      	ldr	r3, [pc, #152]	@ (80160a4 <_vfiprintf_r+0x224>)
 801600c:	bb1b      	cbnz	r3, 8016056 <_vfiprintf_r+0x1d6>
 801600e:	9b03      	ldr	r3, [sp, #12]
 8016010:	3307      	adds	r3, #7
 8016012:	f023 0307 	bic.w	r3, r3, #7
 8016016:	3308      	adds	r3, #8
 8016018:	9303      	str	r3, [sp, #12]
 801601a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801601c:	443b      	add	r3, r7
 801601e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016020:	e76a      	b.n	8015ef8 <_vfiprintf_r+0x78>
 8016022:	fb0c 3202 	mla	r2, ip, r2, r3
 8016026:	460c      	mov	r4, r1
 8016028:	2001      	movs	r0, #1
 801602a:	e7a8      	b.n	8015f7e <_vfiprintf_r+0xfe>
 801602c:	2300      	movs	r3, #0
 801602e:	3401      	adds	r4, #1
 8016030:	9305      	str	r3, [sp, #20]
 8016032:	4619      	mov	r1, r3
 8016034:	f04f 0c0a 	mov.w	ip, #10
 8016038:	4620      	mov	r0, r4
 801603a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801603e:	3a30      	subs	r2, #48	@ 0x30
 8016040:	2a09      	cmp	r2, #9
 8016042:	d903      	bls.n	801604c <_vfiprintf_r+0x1cc>
 8016044:	2b00      	cmp	r3, #0
 8016046:	d0c6      	beq.n	8015fd6 <_vfiprintf_r+0x156>
 8016048:	9105      	str	r1, [sp, #20]
 801604a:	e7c4      	b.n	8015fd6 <_vfiprintf_r+0x156>
 801604c:	fb0c 2101 	mla	r1, ip, r1, r2
 8016050:	4604      	mov	r4, r0
 8016052:	2301      	movs	r3, #1
 8016054:	e7f0      	b.n	8016038 <_vfiprintf_r+0x1b8>
 8016056:	ab03      	add	r3, sp, #12
 8016058:	9300      	str	r3, [sp, #0]
 801605a:	462a      	mov	r2, r5
 801605c:	4b12      	ldr	r3, [pc, #72]	@ (80160a8 <_vfiprintf_r+0x228>)
 801605e:	a904      	add	r1, sp, #16
 8016060:	4630      	mov	r0, r6
 8016062:	f3af 8000 	nop.w
 8016066:	4607      	mov	r7, r0
 8016068:	1c78      	adds	r0, r7, #1
 801606a:	d1d6      	bne.n	801601a <_vfiprintf_r+0x19a>
 801606c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801606e:	07d9      	lsls	r1, r3, #31
 8016070:	d405      	bmi.n	801607e <_vfiprintf_r+0x1fe>
 8016072:	89ab      	ldrh	r3, [r5, #12]
 8016074:	059a      	lsls	r2, r3, #22
 8016076:	d402      	bmi.n	801607e <_vfiprintf_r+0x1fe>
 8016078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801607a:	f7ff fe5b 	bl	8015d34 <__retarget_lock_release_recursive>
 801607e:	89ab      	ldrh	r3, [r5, #12]
 8016080:	065b      	lsls	r3, r3, #25
 8016082:	f53f af1f 	bmi.w	8015ec4 <_vfiprintf_r+0x44>
 8016086:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016088:	e71e      	b.n	8015ec8 <_vfiprintf_r+0x48>
 801608a:	ab03      	add	r3, sp, #12
 801608c:	9300      	str	r3, [sp, #0]
 801608e:	462a      	mov	r2, r5
 8016090:	4b05      	ldr	r3, [pc, #20]	@ (80160a8 <_vfiprintf_r+0x228>)
 8016092:	a904      	add	r1, sp, #16
 8016094:	4630      	mov	r0, r6
 8016096:	f000 f879 	bl	801618c <_printf_i>
 801609a:	e7e4      	b.n	8016066 <_vfiprintf_r+0x1e6>
 801609c:	0801754e 	.word	0x0801754e
 80160a0:	08017558 	.word	0x08017558
 80160a4:	00000000 	.word	0x00000000
 80160a8:	08015e5b 	.word	0x08015e5b
 80160ac:	08017554 	.word	0x08017554

080160b0 <_printf_common>:
 80160b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160b4:	4616      	mov	r6, r2
 80160b6:	4698      	mov	r8, r3
 80160b8:	688a      	ldr	r2, [r1, #8]
 80160ba:	690b      	ldr	r3, [r1, #16]
 80160bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80160c0:	4293      	cmp	r3, r2
 80160c2:	bfb8      	it	lt
 80160c4:	4613      	movlt	r3, r2
 80160c6:	6033      	str	r3, [r6, #0]
 80160c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80160cc:	4607      	mov	r7, r0
 80160ce:	460c      	mov	r4, r1
 80160d0:	b10a      	cbz	r2, 80160d6 <_printf_common+0x26>
 80160d2:	3301      	adds	r3, #1
 80160d4:	6033      	str	r3, [r6, #0]
 80160d6:	6823      	ldr	r3, [r4, #0]
 80160d8:	0699      	lsls	r1, r3, #26
 80160da:	bf42      	ittt	mi
 80160dc:	6833      	ldrmi	r3, [r6, #0]
 80160de:	3302      	addmi	r3, #2
 80160e0:	6033      	strmi	r3, [r6, #0]
 80160e2:	6825      	ldr	r5, [r4, #0]
 80160e4:	f015 0506 	ands.w	r5, r5, #6
 80160e8:	d106      	bne.n	80160f8 <_printf_common+0x48>
 80160ea:	f104 0a19 	add.w	sl, r4, #25
 80160ee:	68e3      	ldr	r3, [r4, #12]
 80160f0:	6832      	ldr	r2, [r6, #0]
 80160f2:	1a9b      	subs	r3, r3, r2
 80160f4:	42ab      	cmp	r3, r5
 80160f6:	dc26      	bgt.n	8016146 <_printf_common+0x96>
 80160f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80160fc:	6822      	ldr	r2, [r4, #0]
 80160fe:	3b00      	subs	r3, #0
 8016100:	bf18      	it	ne
 8016102:	2301      	movne	r3, #1
 8016104:	0692      	lsls	r2, r2, #26
 8016106:	d42b      	bmi.n	8016160 <_printf_common+0xb0>
 8016108:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801610c:	4641      	mov	r1, r8
 801610e:	4638      	mov	r0, r7
 8016110:	47c8      	blx	r9
 8016112:	3001      	adds	r0, #1
 8016114:	d01e      	beq.n	8016154 <_printf_common+0xa4>
 8016116:	6823      	ldr	r3, [r4, #0]
 8016118:	6922      	ldr	r2, [r4, #16]
 801611a:	f003 0306 	and.w	r3, r3, #6
 801611e:	2b04      	cmp	r3, #4
 8016120:	bf02      	ittt	eq
 8016122:	68e5      	ldreq	r5, [r4, #12]
 8016124:	6833      	ldreq	r3, [r6, #0]
 8016126:	1aed      	subeq	r5, r5, r3
 8016128:	68a3      	ldr	r3, [r4, #8]
 801612a:	bf0c      	ite	eq
 801612c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016130:	2500      	movne	r5, #0
 8016132:	4293      	cmp	r3, r2
 8016134:	bfc4      	itt	gt
 8016136:	1a9b      	subgt	r3, r3, r2
 8016138:	18ed      	addgt	r5, r5, r3
 801613a:	2600      	movs	r6, #0
 801613c:	341a      	adds	r4, #26
 801613e:	42b5      	cmp	r5, r6
 8016140:	d11a      	bne.n	8016178 <_printf_common+0xc8>
 8016142:	2000      	movs	r0, #0
 8016144:	e008      	b.n	8016158 <_printf_common+0xa8>
 8016146:	2301      	movs	r3, #1
 8016148:	4652      	mov	r2, sl
 801614a:	4641      	mov	r1, r8
 801614c:	4638      	mov	r0, r7
 801614e:	47c8      	blx	r9
 8016150:	3001      	adds	r0, #1
 8016152:	d103      	bne.n	801615c <_printf_common+0xac>
 8016154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801615c:	3501      	adds	r5, #1
 801615e:	e7c6      	b.n	80160ee <_printf_common+0x3e>
 8016160:	18e1      	adds	r1, r4, r3
 8016162:	1c5a      	adds	r2, r3, #1
 8016164:	2030      	movs	r0, #48	@ 0x30
 8016166:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801616a:	4422      	add	r2, r4
 801616c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016170:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016174:	3302      	adds	r3, #2
 8016176:	e7c7      	b.n	8016108 <_printf_common+0x58>
 8016178:	2301      	movs	r3, #1
 801617a:	4622      	mov	r2, r4
 801617c:	4641      	mov	r1, r8
 801617e:	4638      	mov	r0, r7
 8016180:	47c8      	blx	r9
 8016182:	3001      	adds	r0, #1
 8016184:	d0e6      	beq.n	8016154 <_printf_common+0xa4>
 8016186:	3601      	adds	r6, #1
 8016188:	e7d9      	b.n	801613e <_printf_common+0x8e>
	...

0801618c <_printf_i>:
 801618c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016190:	7e0f      	ldrb	r7, [r1, #24]
 8016192:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016194:	2f78      	cmp	r7, #120	@ 0x78
 8016196:	4691      	mov	r9, r2
 8016198:	4680      	mov	r8, r0
 801619a:	460c      	mov	r4, r1
 801619c:	469a      	mov	sl, r3
 801619e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80161a2:	d807      	bhi.n	80161b4 <_printf_i+0x28>
 80161a4:	2f62      	cmp	r7, #98	@ 0x62
 80161a6:	d80a      	bhi.n	80161be <_printf_i+0x32>
 80161a8:	2f00      	cmp	r7, #0
 80161aa:	f000 80d2 	beq.w	8016352 <_printf_i+0x1c6>
 80161ae:	2f58      	cmp	r7, #88	@ 0x58
 80161b0:	f000 80b9 	beq.w	8016326 <_printf_i+0x19a>
 80161b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80161b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80161bc:	e03a      	b.n	8016234 <_printf_i+0xa8>
 80161be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80161c2:	2b15      	cmp	r3, #21
 80161c4:	d8f6      	bhi.n	80161b4 <_printf_i+0x28>
 80161c6:	a101      	add	r1, pc, #4	@ (adr r1, 80161cc <_printf_i+0x40>)
 80161c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80161cc:	08016225 	.word	0x08016225
 80161d0:	08016239 	.word	0x08016239
 80161d4:	080161b5 	.word	0x080161b5
 80161d8:	080161b5 	.word	0x080161b5
 80161dc:	080161b5 	.word	0x080161b5
 80161e0:	080161b5 	.word	0x080161b5
 80161e4:	08016239 	.word	0x08016239
 80161e8:	080161b5 	.word	0x080161b5
 80161ec:	080161b5 	.word	0x080161b5
 80161f0:	080161b5 	.word	0x080161b5
 80161f4:	080161b5 	.word	0x080161b5
 80161f8:	08016339 	.word	0x08016339
 80161fc:	08016263 	.word	0x08016263
 8016200:	080162f3 	.word	0x080162f3
 8016204:	080161b5 	.word	0x080161b5
 8016208:	080161b5 	.word	0x080161b5
 801620c:	0801635b 	.word	0x0801635b
 8016210:	080161b5 	.word	0x080161b5
 8016214:	08016263 	.word	0x08016263
 8016218:	080161b5 	.word	0x080161b5
 801621c:	080161b5 	.word	0x080161b5
 8016220:	080162fb 	.word	0x080162fb
 8016224:	6833      	ldr	r3, [r6, #0]
 8016226:	1d1a      	adds	r2, r3, #4
 8016228:	681b      	ldr	r3, [r3, #0]
 801622a:	6032      	str	r2, [r6, #0]
 801622c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016230:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016234:	2301      	movs	r3, #1
 8016236:	e09d      	b.n	8016374 <_printf_i+0x1e8>
 8016238:	6833      	ldr	r3, [r6, #0]
 801623a:	6820      	ldr	r0, [r4, #0]
 801623c:	1d19      	adds	r1, r3, #4
 801623e:	6031      	str	r1, [r6, #0]
 8016240:	0606      	lsls	r6, r0, #24
 8016242:	d501      	bpl.n	8016248 <_printf_i+0xbc>
 8016244:	681d      	ldr	r5, [r3, #0]
 8016246:	e003      	b.n	8016250 <_printf_i+0xc4>
 8016248:	0645      	lsls	r5, r0, #25
 801624a:	d5fb      	bpl.n	8016244 <_printf_i+0xb8>
 801624c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016250:	2d00      	cmp	r5, #0
 8016252:	da03      	bge.n	801625c <_printf_i+0xd0>
 8016254:	232d      	movs	r3, #45	@ 0x2d
 8016256:	426d      	negs	r5, r5
 8016258:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801625c:	4859      	ldr	r0, [pc, #356]	@ (80163c4 <_printf_i+0x238>)
 801625e:	230a      	movs	r3, #10
 8016260:	e011      	b.n	8016286 <_printf_i+0xfa>
 8016262:	6821      	ldr	r1, [r4, #0]
 8016264:	6833      	ldr	r3, [r6, #0]
 8016266:	0608      	lsls	r0, r1, #24
 8016268:	f853 5b04 	ldr.w	r5, [r3], #4
 801626c:	d402      	bmi.n	8016274 <_printf_i+0xe8>
 801626e:	0649      	lsls	r1, r1, #25
 8016270:	bf48      	it	mi
 8016272:	b2ad      	uxthmi	r5, r5
 8016274:	2f6f      	cmp	r7, #111	@ 0x6f
 8016276:	4853      	ldr	r0, [pc, #332]	@ (80163c4 <_printf_i+0x238>)
 8016278:	6033      	str	r3, [r6, #0]
 801627a:	bf14      	ite	ne
 801627c:	230a      	movne	r3, #10
 801627e:	2308      	moveq	r3, #8
 8016280:	2100      	movs	r1, #0
 8016282:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016286:	6866      	ldr	r6, [r4, #4]
 8016288:	60a6      	str	r6, [r4, #8]
 801628a:	2e00      	cmp	r6, #0
 801628c:	bfa2      	ittt	ge
 801628e:	6821      	ldrge	r1, [r4, #0]
 8016290:	f021 0104 	bicge.w	r1, r1, #4
 8016294:	6021      	strge	r1, [r4, #0]
 8016296:	b90d      	cbnz	r5, 801629c <_printf_i+0x110>
 8016298:	2e00      	cmp	r6, #0
 801629a:	d04b      	beq.n	8016334 <_printf_i+0x1a8>
 801629c:	4616      	mov	r6, r2
 801629e:	fbb5 f1f3 	udiv	r1, r5, r3
 80162a2:	fb03 5711 	mls	r7, r3, r1, r5
 80162a6:	5dc7      	ldrb	r7, [r0, r7]
 80162a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80162ac:	462f      	mov	r7, r5
 80162ae:	42bb      	cmp	r3, r7
 80162b0:	460d      	mov	r5, r1
 80162b2:	d9f4      	bls.n	801629e <_printf_i+0x112>
 80162b4:	2b08      	cmp	r3, #8
 80162b6:	d10b      	bne.n	80162d0 <_printf_i+0x144>
 80162b8:	6823      	ldr	r3, [r4, #0]
 80162ba:	07df      	lsls	r7, r3, #31
 80162bc:	d508      	bpl.n	80162d0 <_printf_i+0x144>
 80162be:	6923      	ldr	r3, [r4, #16]
 80162c0:	6861      	ldr	r1, [r4, #4]
 80162c2:	4299      	cmp	r1, r3
 80162c4:	bfde      	ittt	le
 80162c6:	2330      	movle	r3, #48	@ 0x30
 80162c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80162cc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80162d0:	1b92      	subs	r2, r2, r6
 80162d2:	6122      	str	r2, [r4, #16]
 80162d4:	f8cd a000 	str.w	sl, [sp]
 80162d8:	464b      	mov	r3, r9
 80162da:	aa03      	add	r2, sp, #12
 80162dc:	4621      	mov	r1, r4
 80162de:	4640      	mov	r0, r8
 80162e0:	f7ff fee6 	bl	80160b0 <_printf_common>
 80162e4:	3001      	adds	r0, #1
 80162e6:	d14a      	bne.n	801637e <_printf_i+0x1f2>
 80162e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162ec:	b004      	add	sp, #16
 80162ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162f2:	6823      	ldr	r3, [r4, #0]
 80162f4:	f043 0320 	orr.w	r3, r3, #32
 80162f8:	6023      	str	r3, [r4, #0]
 80162fa:	4833      	ldr	r0, [pc, #204]	@ (80163c8 <_printf_i+0x23c>)
 80162fc:	2778      	movs	r7, #120	@ 0x78
 80162fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016302:	6823      	ldr	r3, [r4, #0]
 8016304:	6831      	ldr	r1, [r6, #0]
 8016306:	061f      	lsls	r7, r3, #24
 8016308:	f851 5b04 	ldr.w	r5, [r1], #4
 801630c:	d402      	bmi.n	8016314 <_printf_i+0x188>
 801630e:	065f      	lsls	r7, r3, #25
 8016310:	bf48      	it	mi
 8016312:	b2ad      	uxthmi	r5, r5
 8016314:	6031      	str	r1, [r6, #0]
 8016316:	07d9      	lsls	r1, r3, #31
 8016318:	bf44      	itt	mi
 801631a:	f043 0320 	orrmi.w	r3, r3, #32
 801631e:	6023      	strmi	r3, [r4, #0]
 8016320:	b11d      	cbz	r5, 801632a <_printf_i+0x19e>
 8016322:	2310      	movs	r3, #16
 8016324:	e7ac      	b.n	8016280 <_printf_i+0xf4>
 8016326:	4827      	ldr	r0, [pc, #156]	@ (80163c4 <_printf_i+0x238>)
 8016328:	e7e9      	b.n	80162fe <_printf_i+0x172>
 801632a:	6823      	ldr	r3, [r4, #0]
 801632c:	f023 0320 	bic.w	r3, r3, #32
 8016330:	6023      	str	r3, [r4, #0]
 8016332:	e7f6      	b.n	8016322 <_printf_i+0x196>
 8016334:	4616      	mov	r6, r2
 8016336:	e7bd      	b.n	80162b4 <_printf_i+0x128>
 8016338:	6833      	ldr	r3, [r6, #0]
 801633a:	6825      	ldr	r5, [r4, #0]
 801633c:	6961      	ldr	r1, [r4, #20]
 801633e:	1d18      	adds	r0, r3, #4
 8016340:	6030      	str	r0, [r6, #0]
 8016342:	062e      	lsls	r6, r5, #24
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	d501      	bpl.n	801634c <_printf_i+0x1c0>
 8016348:	6019      	str	r1, [r3, #0]
 801634a:	e002      	b.n	8016352 <_printf_i+0x1c6>
 801634c:	0668      	lsls	r0, r5, #25
 801634e:	d5fb      	bpl.n	8016348 <_printf_i+0x1bc>
 8016350:	8019      	strh	r1, [r3, #0]
 8016352:	2300      	movs	r3, #0
 8016354:	6123      	str	r3, [r4, #16]
 8016356:	4616      	mov	r6, r2
 8016358:	e7bc      	b.n	80162d4 <_printf_i+0x148>
 801635a:	6833      	ldr	r3, [r6, #0]
 801635c:	1d1a      	adds	r2, r3, #4
 801635e:	6032      	str	r2, [r6, #0]
 8016360:	681e      	ldr	r6, [r3, #0]
 8016362:	6862      	ldr	r2, [r4, #4]
 8016364:	2100      	movs	r1, #0
 8016366:	4630      	mov	r0, r6
 8016368:	f7ed fafa 	bl	8003960 <memchr>
 801636c:	b108      	cbz	r0, 8016372 <_printf_i+0x1e6>
 801636e:	1b80      	subs	r0, r0, r6
 8016370:	6060      	str	r0, [r4, #4]
 8016372:	6863      	ldr	r3, [r4, #4]
 8016374:	6123      	str	r3, [r4, #16]
 8016376:	2300      	movs	r3, #0
 8016378:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801637c:	e7aa      	b.n	80162d4 <_printf_i+0x148>
 801637e:	6923      	ldr	r3, [r4, #16]
 8016380:	4632      	mov	r2, r6
 8016382:	4649      	mov	r1, r9
 8016384:	4640      	mov	r0, r8
 8016386:	47d0      	blx	sl
 8016388:	3001      	adds	r0, #1
 801638a:	d0ad      	beq.n	80162e8 <_printf_i+0x15c>
 801638c:	6823      	ldr	r3, [r4, #0]
 801638e:	079b      	lsls	r3, r3, #30
 8016390:	d413      	bmi.n	80163ba <_printf_i+0x22e>
 8016392:	68e0      	ldr	r0, [r4, #12]
 8016394:	9b03      	ldr	r3, [sp, #12]
 8016396:	4298      	cmp	r0, r3
 8016398:	bfb8      	it	lt
 801639a:	4618      	movlt	r0, r3
 801639c:	e7a6      	b.n	80162ec <_printf_i+0x160>
 801639e:	2301      	movs	r3, #1
 80163a0:	4632      	mov	r2, r6
 80163a2:	4649      	mov	r1, r9
 80163a4:	4640      	mov	r0, r8
 80163a6:	47d0      	blx	sl
 80163a8:	3001      	adds	r0, #1
 80163aa:	d09d      	beq.n	80162e8 <_printf_i+0x15c>
 80163ac:	3501      	adds	r5, #1
 80163ae:	68e3      	ldr	r3, [r4, #12]
 80163b0:	9903      	ldr	r1, [sp, #12]
 80163b2:	1a5b      	subs	r3, r3, r1
 80163b4:	42ab      	cmp	r3, r5
 80163b6:	dcf2      	bgt.n	801639e <_printf_i+0x212>
 80163b8:	e7eb      	b.n	8016392 <_printf_i+0x206>
 80163ba:	2500      	movs	r5, #0
 80163bc:	f104 0619 	add.w	r6, r4, #25
 80163c0:	e7f5      	b.n	80163ae <_printf_i+0x222>
 80163c2:	bf00      	nop
 80163c4:	0801755f 	.word	0x0801755f
 80163c8:	08017570 	.word	0x08017570

080163cc <__sflush_r>:
 80163cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80163d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163d4:	0716      	lsls	r6, r2, #28
 80163d6:	4605      	mov	r5, r0
 80163d8:	460c      	mov	r4, r1
 80163da:	d454      	bmi.n	8016486 <__sflush_r+0xba>
 80163dc:	684b      	ldr	r3, [r1, #4]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	dc02      	bgt.n	80163e8 <__sflush_r+0x1c>
 80163e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	dd48      	ble.n	801647a <__sflush_r+0xae>
 80163e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80163ea:	2e00      	cmp	r6, #0
 80163ec:	d045      	beq.n	801647a <__sflush_r+0xae>
 80163ee:	2300      	movs	r3, #0
 80163f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80163f4:	682f      	ldr	r7, [r5, #0]
 80163f6:	6a21      	ldr	r1, [r4, #32]
 80163f8:	602b      	str	r3, [r5, #0]
 80163fa:	d030      	beq.n	801645e <__sflush_r+0x92>
 80163fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80163fe:	89a3      	ldrh	r3, [r4, #12]
 8016400:	0759      	lsls	r1, r3, #29
 8016402:	d505      	bpl.n	8016410 <__sflush_r+0x44>
 8016404:	6863      	ldr	r3, [r4, #4]
 8016406:	1ad2      	subs	r2, r2, r3
 8016408:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801640a:	b10b      	cbz	r3, 8016410 <__sflush_r+0x44>
 801640c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801640e:	1ad2      	subs	r2, r2, r3
 8016410:	2300      	movs	r3, #0
 8016412:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016414:	6a21      	ldr	r1, [r4, #32]
 8016416:	4628      	mov	r0, r5
 8016418:	47b0      	blx	r6
 801641a:	1c43      	adds	r3, r0, #1
 801641c:	89a3      	ldrh	r3, [r4, #12]
 801641e:	d106      	bne.n	801642e <__sflush_r+0x62>
 8016420:	6829      	ldr	r1, [r5, #0]
 8016422:	291d      	cmp	r1, #29
 8016424:	d82b      	bhi.n	801647e <__sflush_r+0xb2>
 8016426:	4a2a      	ldr	r2, [pc, #168]	@ (80164d0 <__sflush_r+0x104>)
 8016428:	410a      	asrs	r2, r1
 801642a:	07d6      	lsls	r6, r2, #31
 801642c:	d427      	bmi.n	801647e <__sflush_r+0xb2>
 801642e:	2200      	movs	r2, #0
 8016430:	6062      	str	r2, [r4, #4]
 8016432:	04d9      	lsls	r1, r3, #19
 8016434:	6922      	ldr	r2, [r4, #16]
 8016436:	6022      	str	r2, [r4, #0]
 8016438:	d504      	bpl.n	8016444 <__sflush_r+0x78>
 801643a:	1c42      	adds	r2, r0, #1
 801643c:	d101      	bne.n	8016442 <__sflush_r+0x76>
 801643e:	682b      	ldr	r3, [r5, #0]
 8016440:	b903      	cbnz	r3, 8016444 <__sflush_r+0x78>
 8016442:	6560      	str	r0, [r4, #84]	@ 0x54
 8016444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016446:	602f      	str	r7, [r5, #0]
 8016448:	b1b9      	cbz	r1, 801647a <__sflush_r+0xae>
 801644a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801644e:	4299      	cmp	r1, r3
 8016450:	d002      	beq.n	8016458 <__sflush_r+0x8c>
 8016452:	4628      	mov	r0, r5
 8016454:	f7ff fca0 	bl	8015d98 <_free_r>
 8016458:	2300      	movs	r3, #0
 801645a:	6363      	str	r3, [r4, #52]	@ 0x34
 801645c:	e00d      	b.n	801647a <__sflush_r+0xae>
 801645e:	2301      	movs	r3, #1
 8016460:	4628      	mov	r0, r5
 8016462:	47b0      	blx	r6
 8016464:	4602      	mov	r2, r0
 8016466:	1c50      	adds	r0, r2, #1
 8016468:	d1c9      	bne.n	80163fe <__sflush_r+0x32>
 801646a:	682b      	ldr	r3, [r5, #0]
 801646c:	2b00      	cmp	r3, #0
 801646e:	d0c6      	beq.n	80163fe <__sflush_r+0x32>
 8016470:	2b1d      	cmp	r3, #29
 8016472:	d001      	beq.n	8016478 <__sflush_r+0xac>
 8016474:	2b16      	cmp	r3, #22
 8016476:	d11e      	bne.n	80164b6 <__sflush_r+0xea>
 8016478:	602f      	str	r7, [r5, #0]
 801647a:	2000      	movs	r0, #0
 801647c:	e022      	b.n	80164c4 <__sflush_r+0xf8>
 801647e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016482:	b21b      	sxth	r3, r3
 8016484:	e01b      	b.n	80164be <__sflush_r+0xf2>
 8016486:	690f      	ldr	r7, [r1, #16]
 8016488:	2f00      	cmp	r7, #0
 801648a:	d0f6      	beq.n	801647a <__sflush_r+0xae>
 801648c:	0793      	lsls	r3, r2, #30
 801648e:	680e      	ldr	r6, [r1, #0]
 8016490:	bf08      	it	eq
 8016492:	694b      	ldreq	r3, [r1, #20]
 8016494:	600f      	str	r7, [r1, #0]
 8016496:	bf18      	it	ne
 8016498:	2300      	movne	r3, #0
 801649a:	eba6 0807 	sub.w	r8, r6, r7
 801649e:	608b      	str	r3, [r1, #8]
 80164a0:	f1b8 0f00 	cmp.w	r8, #0
 80164a4:	dde9      	ble.n	801647a <__sflush_r+0xae>
 80164a6:	6a21      	ldr	r1, [r4, #32]
 80164a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80164aa:	4643      	mov	r3, r8
 80164ac:	463a      	mov	r2, r7
 80164ae:	4628      	mov	r0, r5
 80164b0:	47b0      	blx	r6
 80164b2:	2800      	cmp	r0, #0
 80164b4:	dc08      	bgt.n	80164c8 <__sflush_r+0xfc>
 80164b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80164ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80164be:	81a3      	strh	r3, [r4, #12]
 80164c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80164c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164c8:	4407      	add	r7, r0
 80164ca:	eba8 0800 	sub.w	r8, r8, r0
 80164ce:	e7e7      	b.n	80164a0 <__sflush_r+0xd4>
 80164d0:	dfbffffe 	.word	0xdfbffffe

080164d4 <_fflush_r>:
 80164d4:	b538      	push	{r3, r4, r5, lr}
 80164d6:	690b      	ldr	r3, [r1, #16]
 80164d8:	4605      	mov	r5, r0
 80164da:	460c      	mov	r4, r1
 80164dc:	b913      	cbnz	r3, 80164e4 <_fflush_r+0x10>
 80164de:	2500      	movs	r5, #0
 80164e0:	4628      	mov	r0, r5
 80164e2:	bd38      	pop	{r3, r4, r5, pc}
 80164e4:	b118      	cbz	r0, 80164ee <_fflush_r+0x1a>
 80164e6:	6a03      	ldr	r3, [r0, #32]
 80164e8:	b90b      	cbnz	r3, 80164ee <_fflush_r+0x1a>
 80164ea:	f7ff fa03 	bl	80158f4 <__sinit>
 80164ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d0f3      	beq.n	80164de <_fflush_r+0xa>
 80164f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80164f8:	07d0      	lsls	r0, r2, #31
 80164fa:	d404      	bmi.n	8016506 <_fflush_r+0x32>
 80164fc:	0599      	lsls	r1, r3, #22
 80164fe:	d402      	bmi.n	8016506 <_fflush_r+0x32>
 8016500:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016502:	f7ff fc16 	bl	8015d32 <__retarget_lock_acquire_recursive>
 8016506:	4628      	mov	r0, r5
 8016508:	4621      	mov	r1, r4
 801650a:	f7ff ff5f 	bl	80163cc <__sflush_r>
 801650e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016510:	07da      	lsls	r2, r3, #31
 8016512:	4605      	mov	r5, r0
 8016514:	d4e4      	bmi.n	80164e0 <_fflush_r+0xc>
 8016516:	89a3      	ldrh	r3, [r4, #12]
 8016518:	059b      	lsls	r3, r3, #22
 801651a:	d4e1      	bmi.n	80164e0 <_fflush_r+0xc>
 801651c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801651e:	f7ff fc09 	bl	8015d34 <__retarget_lock_release_recursive>
 8016522:	e7dd      	b.n	80164e0 <_fflush_r+0xc>

08016524 <__sread>:
 8016524:	b510      	push	{r4, lr}
 8016526:	460c      	mov	r4, r1
 8016528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801652c:	f000 f98a 	bl	8016844 <_read_r>
 8016530:	2800      	cmp	r0, #0
 8016532:	bfab      	itete	ge
 8016534:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016536:	89a3      	ldrhlt	r3, [r4, #12]
 8016538:	181b      	addge	r3, r3, r0
 801653a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801653e:	bfac      	ite	ge
 8016540:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016542:	81a3      	strhlt	r3, [r4, #12]
 8016544:	bd10      	pop	{r4, pc}

08016546 <__swrite>:
 8016546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801654a:	461f      	mov	r7, r3
 801654c:	898b      	ldrh	r3, [r1, #12]
 801654e:	05db      	lsls	r3, r3, #23
 8016550:	4605      	mov	r5, r0
 8016552:	460c      	mov	r4, r1
 8016554:	4616      	mov	r6, r2
 8016556:	d505      	bpl.n	8016564 <__swrite+0x1e>
 8016558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801655c:	2302      	movs	r3, #2
 801655e:	2200      	movs	r2, #0
 8016560:	f000 f95e 	bl	8016820 <_lseek_r>
 8016564:	89a3      	ldrh	r3, [r4, #12]
 8016566:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801656a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801656e:	81a3      	strh	r3, [r4, #12]
 8016570:	4632      	mov	r2, r6
 8016572:	463b      	mov	r3, r7
 8016574:	4628      	mov	r0, r5
 8016576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801657a:	f000 b975 	b.w	8016868 <_write_r>

0801657e <__sseek>:
 801657e:	b510      	push	{r4, lr}
 8016580:	460c      	mov	r4, r1
 8016582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016586:	f000 f94b 	bl	8016820 <_lseek_r>
 801658a:	1c43      	adds	r3, r0, #1
 801658c:	89a3      	ldrh	r3, [r4, #12]
 801658e:	bf15      	itete	ne
 8016590:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016592:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016596:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801659a:	81a3      	strheq	r3, [r4, #12]
 801659c:	bf18      	it	ne
 801659e:	81a3      	strhne	r3, [r4, #12]
 80165a0:	bd10      	pop	{r4, pc}

080165a2 <__sclose>:
 80165a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80165a6:	f000 b909 	b.w	80167bc <_close_r>
	...

080165ac <fiprintf>:
 80165ac:	b40e      	push	{r1, r2, r3}
 80165ae:	b503      	push	{r0, r1, lr}
 80165b0:	4601      	mov	r1, r0
 80165b2:	ab03      	add	r3, sp, #12
 80165b4:	4805      	ldr	r0, [pc, #20]	@ (80165cc <fiprintf+0x20>)
 80165b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80165ba:	6800      	ldr	r0, [r0, #0]
 80165bc:	9301      	str	r3, [sp, #4]
 80165be:	f7ff fc5f 	bl	8015e80 <_vfiprintf_r>
 80165c2:	b002      	add	sp, #8
 80165c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80165c8:	b003      	add	sp, #12
 80165ca:	4770      	bx	lr
 80165cc:	20000280 	.word	0x20000280

080165d0 <__swbuf_r>:
 80165d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165d2:	460e      	mov	r6, r1
 80165d4:	4614      	mov	r4, r2
 80165d6:	4605      	mov	r5, r0
 80165d8:	b118      	cbz	r0, 80165e2 <__swbuf_r+0x12>
 80165da:	6a03      	ldr	r3, [r0, #32]
 80165dc:	b90b      	cbnz	r3, 80165e2 <__swbuf_r+0x12>
 80165de:	f7ff f989 	bl	80158f4 <__sinit>
 80165e2:	69a3      	ldr	r3, [r4, #24]
 80165e4:	60a3      	str	r3, [r4, #8]
 80165e6:	89a3      	ldrh	r3, [r4, #12]
 80165e8:	071a      	lsls	r2, r3, #28
 80165ea:	d501      	bpl.n	80165f0 <__swbuf_r+0x20>
 80165ec:	6923      	ldr	r3, [r4, #16]
 80165ee:	b943      	cbnz	r3, 8016602 <__swbuf_r+0x32>
 80165f0:	4621      	mov	r1, r4
 80165f2:	4628      	mov	r0, r5
 80165f4:	f000 f82a 	bl	801664c <__swsetup_r>
 80165f8:	b118      	cbz	r0, 8016602 <__swbuf_r+0x32>
 80165fa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80165fe:	4638      	mov	r0, r7
 8016600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016602:	6823      	ldr	r3, [r4, #0]
 8016604:	6922      	ldr	r2, [r4, #16]
 8016606:	1a98      	subs	r0, r3, r2
 8016608:	6963      	ldr	r3, [r4, #20]
 801660a:	b2f6      	uxtb	r6, r6
 801660c:	4283      	cmp	r3, r0
 801660e:	4637      	mov	r7, r6
 8016610:	dc05      	bgt.n	801661e <__swbuf_r+0x4e>
 8016612:	4621      	mov	r1, r4
 8016614:	4628      	mov	r0, r5
 8016616:	f7ff ff5d 	bl	80164d4 <_fflush_r>
 801661a:	2800      	cmp	r0, #0
 801661c:	d1ed      	bne.n	80165fa <__swbuf_r+0x2a>
 801661e:	68a3      	ldr	r3, [r4, #8]
 8016620:	3b01      	subs	r3, #1
 8016622:	60a3      	str	r3, [r4, #8]
 8016624:	6823      	ldr	r3, [r4, #0]
 8016626:	1c5a      	adds	r2, r3, #1
 8016628:	6022      	str	r2, [r4, #0]
 801662a:	701e      	strb	r6, [r3, #0]
 801662c:	6962      	ldr	r2, [r4, #20]
 801662e:	1c43      	adds	r3, r0, #1
 8016630:	429a      	cmp	r2, r3
 8016632:	d004      	beq.n	801663e <__swbuf_r+0x6e>
 8016634:	89a3      	ldrh	r3, [r4, #12]
 8016636:	07db      	lsls	r3, r3, #31
 8016638:	d5e1      	bpl.n	80165fe <__swbuf_r+0x2e>
 801663a:	2e0a      	cmp	r6, #10
 801663c:	d1df      	bne.n	80165fe <__swbuf_r+0x2e>
 801663e:	4621      	mov	r1, r4
 8016640:	4628      	mov	r0, r5
 8016642:	f7ff ff47 	bl	80164d4 <_fflush_r>
 8016646:	2800      	cmp	r0, #0
 8016648:	d0d9      	beq.n	80165fe <__swbuf_r+0x2e>
 801664a:	e7d6      	b.n	80165fa <__swbuf_r+0x2a>

0801664c <__swsetup_r>:
 801664c:	b538      	push	{r3, r4, r5, lr}
 801664e:	4b29      	ldr	r3, [pc, #164]	@ (80166f4 <__swsetup_r+0xa8>)
 8016650:	4605      	mov	r5, r0
 8016652:	6818      	ldr	r0, [r3, #0]
 8016654:	460c      	mov	r4, r1
 8016656:	b118      	cbz	r0, 8016660 <__swsetup_r+0x14>
 8016658:	6a03      	ldr	r3, [r0, #32]
 801665a:	b90b      	cbnz	r3, 8016660 <__swsetup_r+0x14>
 801665c:	f7ff f94a 	bl	80158f4 <__sinit>
 8016660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016664:	0719      	lsls	r1, r3, #28
 8016666:	d422      	bmi.n	80166ae <__swsetup_r+0x62>
 8016668:	06da      	lsls	r2, r3, #27
 801666a:	d407      	bmi.n	801667c <__swsetup_r+0x30>
 801666c:	2209      	movs	r2, #9
 801666e:	602a      	str	r2, [r5, #0]
 8016670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016674:	81a3      	strh	r3, [r4, #12]
 8016676:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801667a:	e033      	b.n	80166e4 <__swsetup_r+0x98>
 801667c:	0758      	lsls	r0, r3, #29
 801667e:	d512      	bpl.n	80166a6 <__swsetup_r+0x5a>
 8016680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016682:	b141      	cbz	r1, 8016696 <__swsetup_r+0x4a>
 8016684:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016688:	4299      	cmp	r1, r3
 801668a:	d002      	beq.n	8016692 <__swsetup_r+0x46>
 801668c:	4628      	mov	r0, r5
 801668e:	f7ff fb83 	bl	8015d98 <_free_r>
 8016692:	2300      	movs	r3, #0
 8016694:	6363      	str	r3, [r4, #52]	@ 0x34
 8016696:	89a3      	ldrh	r3, [r4, #12]
 8016698:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801669c:	81a3      	strh	r3, [r4, #12]
 801669e:	2300      	movs	r3, #0
 80166a0:	6063      	str	r3, [r4, #4]
 80166a2:	6923      	ldr	r3, [r4, #16]
 80166a4:	6023      	str	r3, [r4, #0]
 80166a6:	89a3      	ldrh	r3, [r4, #12]
 80166a8:	f043 0308 	orr.w	r3, r3, #8
 80166ac:	81a3      	strh	r3, [r4, #12]
 80166ae:	6923      	ldr	r3, [r4, #16]
 80166b0:	b94b      	cbnz	r3, 80166c6 <__swsetup_r+0x7a>
 80166b2:	89a3      	ldrh	r3, [r4, #12]
 80166b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80166b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80166bc:	d003      	beq.n	80166c6 <__swsetup_r+0x7a>
 80166be:	4621      	mov	r1, r4
 80166c0:	4628      	mov	r0, r5
 80166c2:	f000 f83f 	bl	8016744 <__smakebuf_r>
 80166c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80166ca:	f013 0201 	ands.w	r2, r3, #1
 80166ce:	d00a      	beq.n	80166e6 <__swsetup_r+0x9a>
 80166d0:	2200      	movs	r2, #0
 80166d2:	60a2      	str	r2, [r4, #8]
 80166d4:	6962      	ldr	r2, [r4, #20]
 80166d6:	4252      	negs	r2, r2
 80166d8:	61a2      	str	r2, [r4, #24]
 80166da:	6922      	ldr	r2, [r4, #16]
 80166dc:	b942      	cbnz	r2, 80166f0 <__swsetup_r+0xa4>
 80166de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80166e2:	d1c5      	bne.n	8016670 <__swsetup_r+0x24>
 80166e4:	bd38      	pop	{r3, r4, r5, pc}
 80166e6:	0799      	lsls	r1, r3, #30
 80166e8:	bf58      	it	pl
 80166ea:	6962      	ldrpl	r2, [r4, #20]
 80166ec:	60a2      	str	r2, [r4, #8]
 80166ee:	e7f4      	b.n	80166da <__swsetup_r+0x8e>
 80166f0:	2000      	movs	r0, #0
 80166f2:	e7f7      	b.n	80166e4 <__swsetup_r+0x98>
 80166f4:	20000280 	.word	0x20000280

080166f8 <__swhatbuf_r>:
 80166f8:	b570      	push	{r4, r5, r6, lr}
 80166fa:	460c      	mov	r4, r1
 80166fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016700:	2900      	cmp	r1, #0
 8016702:	b096      	sub	sp, #88	@ 0x58
 8016704:	4615      	mov	r5, r2
 8016706:	461e      	mov	r6, r3
 8016708:	da0d      	bge.n	8016726 <__swhatbuf_r+0x2e>
 801670a:	89a3      	ldrh	r3, [r4, #12]
 801670c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016710:	f04f 0100 	mov.w	r1, #0
 8016714:	bf14      	ite	ne
 8016716:	2340      	movne	r3, #64	@ 0x40
 8016718:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801671c:	2000      	movs	r0, #0
 801671e:	6031      	str	r1, [r6, #0]
 8016720:	602b      	str	r3, [r5, #0]
 8016722:	b016      	add	sp, #88	@ 0x58
 8016724:	bd70      	pop	{r4, r5, r6, pc}
 8016726:	466a      	mov	r2, sp
 8016728:	f000 f858 	bl	80167dc <_fstat_r>
 801672c:	2800      	cmp	r0, #0
 801672e:	dbec      	blt.n	801670a <__swhatbuf_r+0x12>
 8016730:	9901      	ldr	r1, [sp, #4]
 8016732:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016736:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801673a:	4259      	negs	r1, r3
 801673c:	4159      	adcs	r1, r3
 801673e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016742:	e7eb      	b.n	801671c <__swhatbuf_r+0x24>

08016744 <__smakebuf_r>:
 8016744:	898b      	ldrh	r3, [r1, #12]
 8016746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016748:	079d      	lsls	r5, r3, #30
 801674a:	4606      	mov	r6, r0
 801674c:	460c      	mov	r4, r1
 801674e:	d507      	bpl.n	8016760 <__smakebuf_r+0x1c>
 8016750:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016754:	6023      	str	r3, [r4, #0]
 8016756:	6123      	str	r3, [r4, #16]
 8016758:	2301      	movs	r3, #1
 801675a:	6163      	str	r3, [r4, #20]
 801675c:	b003      	add	sp, #12
 801675e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016760:	ab01      	add	r3, sp, #4
 8016762:	466a      	mov	r2, sp
 8016764:	f7ff ffc8 	bl	80166f8 <__swhatbuf_r>
 8016768:	9f00      	ldr	r7, [sp, #0]
 801676a:	4605      	mov	r5, r0
 801676c:	4639      	mov	r1, r7
 801676e:	4630      	mov	r0, r6
 8016770:	f7fe ffa8 	bl	80156c4 <_malloc_r>
 8016774:	b948      	cbnz	r0, 801678a <__smakebuf_r+0x46>
 8016776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801677a:	059a      	lsls	r2, r3, #22
 801677c:	d4ee      	bmi.n	801675c <__smakebuf_r+0x18>
 801677e:	f023 0303 	bic.w	r3, r3, #3
 8016782:	f043 0302 	orr.w	r3, r3, #2
 8016786:	81a3      	strh	r3, [r4, #12]
 8016788:	e7e2      	b.n	8016750 <__smakebuf_r+0xc>
 801678a:	89a3      	ldrh	r3, [r4, #12]
 801678c:	6020      	str	r0, [r4, #0]
 801678e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016792:	81a3      	strh	r3, [r4, #12]
 8016794:	9b01      	ldr	r3, [sp, #4]
 8016796:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801679a:	b15b      	cbz	r3, 80167b4 <__smakebuf_r+0x70>
 801679c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167a0:	4630      	mov	r0, r6
 80167a2:	f000 f82d 	bl	8016800 <_isatty_r>
 80167a6:	b128      	cbz	r0, 80167b4 <__smakebuf_r+0x70>
 80167a8:	89a3      	ldrh	r3, [r4, #12]
 80167aa:	f023 0303 	bic.w	r3, r3, #3
 80167ae:	f043 0301 	orr.w	r3, r3, #1
 80167b2:	81a3      	strh	r3, [r4, #12]
 80167b4:	89a3      	ldrh	r3, [r4, #12]
 80167b6:	431d      	orrs	r5, r3
 80167b8:	81a5      	strh	r5, [r4, #12]
 80167ba:	e7cf      	b.n	801675c <__smakebuf_r+0x18>

080167bc <_close_r>:
 80167bc:	b538      	push	{r3, r4, r5, lr}
 80167be:	4d06      	ldr	r5, [pc, #24]	@ (80167d8 <_close_r+0x1c>)
 80167c0:	2300      	movs	r3, #0
 80167c2:	4604      	mov	r4, r0
 80167c4:	4608      	mov	r0, r1
 80167c6:	602b      	str	r3, [r5, #0]
 80167c8:	f7ee fca6 	bl	8005118 <_close>
 80167cc:	1c43      	adds	r3, r0, #1
 80167ce:	d102      	bne.n	80167d6 <_close_r+0x1a>
 80167d0:	682b      	ldr	r3, [r5, #0]
 80167d2:	b103      	cbz	r3, 80167d6 <_close_r+0x1a>
 80167d4:	6023      	str	r3, [r4, #0]
 80167d6:	bd38      	pop	{r3, r4, r5, pc}
 80167d8:	20005c2c 	.word	0x20005c2c

080167dc <_fstat_r>:
 80167dc:	b538      	push	{r3, r4, r5, lr}
 80167de:	4d07      	ldr	r5, [pc, #28]	@ (80167fc <_fstat_r+0x20>)
 80167e0:	2300      	movs	r3, #0
 80167e2:	4604      	mov	r4, r0
 80167e4:	4608      	mov	r0, r1
 80167e6:	4611      	mov	r1, r2
 80167e8:	602b      	str	r3, [r5, #0]
 80167ea:	f7ee fca1 	bl	8005130 <_fstat>
 80167ee:	1c43      	adds	r3, r0, #1
 80167f0:	d102      	bne.n	80167f8 <_fstat_r+0x1c>
 80167f2:	682b      	ldr	r3, [r5, #0]
 80167f4:	b103      	cbz	r3, 80167f8 <_fstat_r+0x1c>
 80167f6:	6023      	str	r3, [r4, #0]
 80167f8:	bd38      	pop	{r3, r4, r5, pc}
 80167fa:	bf00      	nop
 80167fc:	20005c2c 	.word	0x20005c2c

08016800 <_isatty_r>:
 8016800:	b538      	push	{r3, r4, r5, lr}
 8016802:	4d06      	ldr	r5, [pc, #24]	@ (801681c <_isatty_r+0x1c>)
 8016804:	2300      	movs	r3, #0
 8016806:	4604      	mov	r4, r0
 8016808:	4608      	mov	r0, r1
 801680a:	602b      	str	r3, [r5, #0]
 801680c:	f7ee fca0 	bl	8005150 <_isatty>
 8016810:	1c43      	adds	r3, r0, #1
 8016812:	d102      	bne.n	801681a <_isatty_r+0x1a>
 8016814:	682b      	ldr	r3, [r5, #0]
 8016816:	b103      	cbz	r3, 801681a <_isatty_r+0x1a>
 8016818:	6023      	str	r3, [r4, #0]
 801681a:	bd38      	pop	{r3, r4, r5, pc}
 801681c:	20005c2c 	.word	0x20005c2c

08016820 <_lseek_r>:
 8016820:	b538      	push	{r3, r4, r5, lr}
 8016822:	4d07      	ldr	r5, [pc, #28]	@ (8016840 <_lseek_r+0x20>)
 8016824:	4604      	mov	r4, r0
 8016826:	4608      	mov	r0, r1
 8016828:	4611      	mov	r1, r2
 801682a:	2200      	movs	r2, #0
 801682c:	602a      	str	r2, [r5, #0]
 801682e:	461a      	mov	r2, r3
 8016830:	f7ee fc99 	bl	8005166 <_lseek>
 8016834:	1c43      	adds	r3, r0, #1
 8016836:	d102      	bne.n	801683e <_lseek_r+0x1e>
 8016838:	682b      	ldr	r3, [r5, #0]
 801683a:	b103      	cbz	r3, 801683e <_lseek_r+0x1e>
 801683c:	6023      	str	r3, [r4, #0]
 801683e:	bd38      	pop	{r3, r4, r5, pc}
 8016840:	20005c2c 	.word	0x20005c2c

08016844 <_read_r>:
 8016844:	b538      	push	{r3, r4, r5, lr}
 8016846:	4d07      	ldr	r5, [pc, #28]	@ (8016864 <_read_r+0x20>)
 8016848:	4604      	mov	r4, r0
 801684a:	4608      	mov	r0, r1
 801684c:	4611      	mov	r1, r2
 801684e:	2200      	movs	r2, #0
 8016850:	602a      	str	r2, [r5, #0]
 8016852:	461a      	mov	r2, r3
 8016854:	f7ee fc27 	bl	80050a6 <_read>
 8016858:	1c43      	adds	r3, r0, #1
 801685a:	d102      	bne.n	8016862 <_read_r+0x1e>
 801685c:	682b      	ldr	r3, [r5, #0]
 801685e:	b103      	cbz	r3, 8016862 <_read_r+0x1e>
 8016860:	6023      	str	r3, [r4, #0]
 8016862:	bd38      	pop	{r3, r4, r5, pc}
 8016864:	20005c2c 	.word	0x20005c2c

08016868 <_write_r>:
 8016868:	b538      	push	{r3, r4, r5, lr}
 801686a:	4d07      	ldr	r5, [pc, #28]	@ (8016888 <_write_r+0x20>)
 801686c:	4604      	mov	r4, r0
 801686e:	4608      	mov	r0, r1
 8016870:	4611      	mov	r1, r2
 8016872:	2200      	movs	r2, #0
 8016874:	602a      	str	r2, [r5, #0]
 8016876:	461a      	mov	r2, r3
 8016878:	f7ee fc32 	bl	80050e0 <_write>
 801687c:	1c43      	adds	r3, r0, #1
 801687e:	d102      	bne.n	8016886 <_write_r+0x1e>
 8016880:	682b      	ldr	r3, [r5, #0]
 8016882:	b103      	cbz	r3, 8016886 <_write_r+0x1e>
 8016884:	6023      	str	r3, [r4, #0]
 8016886:	bd38      	pop	{r3, r4, r5, pc}
 8016888:	20005c2c 	.word	0x20005c2c

0801688c <abort>:
 801688c:	b508      	push	{r3, lr}
 801688e:	2006      	movs	r0, #6
 8016890:	f000 f82c 	bl	80168ec <raise>
 8016894:	2001      	movs	r0, #1
 8016896:	f7ee fbfb 	bl	8005090 <_exit>

0801689a <_raise_r>:
 801689a:	291f      	cmp	r1, #31
 801689c:	b538      	push	{r3, r4, r5, lr}
 801689e:	4605      	mov	r5, r0
 80168a0:	460c      	mov	r4, r1
 80168a2:	d904      	bls.n	80168ae <_raise_r+0x14>
 80168a4:	2316      	movs	r3, #22
 80168a6:	6003      	str	r3, [r0, #0]
 80168a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80168ac:	bd38      	pop	{r3, r4, r5, pc}
 80168ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80168b0:	b112      	cbz	r2, 80168b8 <_raise_r+0x1e>
 80168b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80168b6:	b94b      	cbnz	r3, 80168cc <_raise_r+0x32>
 80168b8:	4628      	mov	r0, r5
 80168ba:	f000 f831 	bl	8016920 <_getpid_r>
 80168be:	4622      	mov	r2, r4
 80168c0:	4601      	mov	r1, r0
 80168c2:	4628      	mov	r0, r5
 80168c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168c8:	f000 b818 	b.w	80168fc <_kill_r>
 80168cc:	2b01      	cmp	r3, #1
 80168ce:	d00a      	beq.n	80168e6 <_raise_r+0x4c>
 80168d0:	1c59      	adds	r1, r3, #1
 80168d2:	d103      	bne.n	80168dc <_raise_r+0x42>
 80168d4:	2316      	movs	r3, #22
 80168d6:	6003      	str	r3, [r0, #0]
 80168d8:	2001      	movs	r0, #1
 80168da:	e7e7      	b.n	80168ac <_raise_r+0x12>
 80168dc:	2100      	movs	r1, #0
 80168de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80168e2:	4620      	mov	r0, r4
 80168e4:	4798      	blx	r3
 80168e6:	2000      	movs	r0, #0
 80168e8:	e7e0      	b.n	80168ac <_raise_r+0x12>
	...

080168ec <raise>:
 80168ec:	4b02      	ldr	r3, [pc, #8]	@ (80168f8 <raise+0xc>)
 80168ee:	4601      	mov	r1, r0
 80168f0:	6818      	ldr	r0, [r3, #0]
 80168f2:	f7ff bfd2 	b.w	801689a <_raise_r>
 80168f6:	bf00      	nop
 80168f8:	20000280 	.word	0x20000280

080168fc <_kill_r>:
 80168fc:	b538      	push	{r3, r4, r5, lr}
 80168fe:	4d07      	ldr	r5, [pc, #28]	@ (801691c <_kill_r+0x20>)
 8016900:	2300      	movs	r3, #0
 8016902:	4604      	mov	r4, r0
 8016904:	4608      	mov	r0, r1
 8016906:	4611      	mov	r1, r2
 8016908:	602b      	str	r3, [r5, #0]
 801690a:	f7ee fbb1 	bl	8005070 <_kill>
 801690e:	1c43      	adds	r3, r0, #1
 8016910:	d102      	bne.n	8016918 <_kill_r+0x1c>
 8016912:	682b      	ldr	r3, [r5, #0]
 8016914:	b103      	cbz	r3, 8016918 <_kill_r+0x1c>
 8016916:	6023      	str	r3, [r4, #0]
 8016918:	bd38      	pop	{r3, r4, r5, pc}
 801691a:	bf00      	nop
 801691c:	20005c2c 	.word	0x20005c2c

08016920 <_getpid_r>:
 8016920:	f7ee bb9e 	b.w	8005060 <_getpid>

08016924 <round>:
 8016924:	ec51 0b10 	vmov	r0, r1, d0
 8016928:	b570      	push	{r4, r5, r6, lr}
 801692a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801692e:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8016932:	2a13      	cmp	r2, #19
 8016934:	460b      	mov	r3, r1
 8016936:	4605      	mov	r5, r0
 8016938:	dc1b      	bgt.n	8016972 <round+0x4e>
 801693a:	2a00      	cmp	r2, #0
 801693c:	da0b      	bge.n	8016956 <round+0x32>
 801693e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8016942:	3201      	adds	r2, #1
 8016944:	bf04      	itt	eq
 8016946:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801694a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 801694e:	2200      	movs	r2, #0
 8016950:	4619      	mov	r1, r3
 8016952:	4610      	mov	r0, r2
 8016954:	e015      	b.n	8016982 <round+0x5e>
 8016956:	4c15      	ldr	r4, [pc, #84]	@ (80169ac <round+0x88>)
 8016958:	4114      	asrs	r4, r2
 801695a:	ea04 0601 	and.w	r6, r4, r1
 801695e:	4306      	orrs	r6, r0
 8016960:	d00f      	beq.n	8016982 <round+0x5e>
 8016962:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8016966:	fa41 f202 	asr.w	r2, r1, r2
 801696a:	4413      	add	r3, r2
 801696c:	ea23 0304 	bic.w	r3, r3, r4
 8016970:	e7ed      	b.n	801694e <round+0x2a>
 8016972:	2a33      	cmp	r2, #51	@ 0x33
 8016974:	dd08      	ble.n	8016988 <round+0x64>
 8016976:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801697a:	d102      	bne.n	8016982 <round+0x5e>
 801697c:	4602      	mov	r2, r0
 801697e:	f7ed f845 	bl	8003a0c <__adddf3>
 8016982:	ec41 0b10 	vmov	d0, r0, r1
 8016986:	bd70      	pop	{r4, r5, r6, pc}
 8016988:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 801698c:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8016990:	40f4      	lsrs	r4, r6
 8016992:	4204      	tst	r4, r0
 8016994:	d0f5      	beq.n	8016982 <round+0x5e>
 8016996:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801699a:	2201      	movs	r2, #1
 801699c:	408a      	lsls	r2, r1
 801699e:	1952      	adds	r2, r2, r5
 80169a0:	bf28      	it	cs
 80169a2:	3301      	addcs	r3, #1
 80169a4:	ea22 0204 	bic.w	r2, r2, r4
 80169a8:	e7d2      	b.n	8016950 <round+0x2c>
 80169aa:	bf00      	nop
 80169ac:	000fffff 	.word	0x000fffff

080169b0 <_init>:
 80169b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169b2:	bf00      	nop
 80169b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169b6:	bc08      	pop	{r3}
 80169b8:	469e      	mov	lr, r3
 80169ba:	4770      	bx	lr

080169bc <_fini>:
 80169bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169be:	bf00      	nop
 80169c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169c2:	bc08      	pop	{r3}
 80169c4:	469e      	mov	lr, r3
 80169c6:	4770      	bx	lr
