/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// HARDWARE_SEMAPHORE peripheral register templates
// Total unique registers: 10

// hardware_semaphore_c2icr_v1: C2ICR (version 1)
// Used by: HSEM.C2ICR@stm32wb10cm4, HSEM.C2ICR@stm32wb15cm4, HSEM.C2ICR@stm32wb30cm4, HSEM.C2ICR@stm32wb35cm4, HSEM.C2ICR@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2icr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"iscm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2ier0_v1: C2IER0 (version 1)
// Used by: HSEM.C2IER0@stm32wb10cm4, HSEM.C2IER0@stm32wb15cm4, HSEM.C2IER0@stm32wb30cm4, HSEM.C2IER0@stm32wb35cm4, HSEM.C2IER0@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2ier0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"isem", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2isr_v1: C2ISR (version 1)
// Used by: HSEM.C2ISR@stm32wb10cm4, HSEM.C2ISR@stm32wb15cm4, HSEM.C2ISR@stm32wb30cm4, HSEM.C2ISR@stm32wb35cm4, HSEM.C2ISR@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2isr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"isfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2misr_v1: C2MISR (version 1)
// Used by: HSEM.C2MISR@stm32wb10cm4, HSEM.C2MISR@stm32wb15cm4, HSEM.C2MISR@stm32wb30cm4, HSEM.C2MISR@stm32wb35cm4, HSEM.C2MISR@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2misr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"misfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_cr_v1: CR (version 1)
// Used by: HSEM.CR@stm32wb10cm4, HSEM.CR@stm32wb15cm4, HSEM.CR@stm32wb30cm4, HSEM.CR@stm32wb35cm4, HSEM.CR@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"key", std::uint16_t, 31, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 12, access::ro>,
             groov::field<"coreid", std::uint8_t, 11, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// hardware_semaphore_hwcfgr1_v1: HWCFGR1 (version 1)
// Used by: HSEM.HWCFGR1@stm32wb10cm4, HSEM.HWCFGR1@stm32wb15cm4, HSEM.HWCFGR1@stm32wb30cm4, HSEM.HWCFGR1@stm32wb35cm4, HSEM.HWCFGR1@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_hwcfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 12>,
             groov::field<"nbint", std::uint8_t, 11, 8>,
             groov::field<"nbsem", std::uint8_t, 7, 0>>;

// hardware_semaphore_hwcfgr2_v1: HWCFGR2 (version 1)
// Used by: HSEM.HWCFGR2@stm32wb10cm4, HSEM.HWCFGR2@stm32wb15cm4, HSEM.HWCFGR2@stm32wb30cm4, HSEM.HWCFGR2@stm32wb35cm4, HSEM.HWCFGR2@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_hwcfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 16>,
             groov::field<"masterid4", std::uint8_t, 15, 12>,
             groov::field<"masterid3", std::uint8_t, 11, 8>,
             groov::field<"masterid2", std::uint8_t, 7, 4>,
             groov::field<"masterid1", std::uint8_t, 3, 0>>;

// hardware_semaphore_keyr_v1: KEYR (version 1)
// Used by: HSEM.KEYR@stm32wb10cm4, HSEM.KEYR@stm32wb15cm4, HSEM.KEYR@stm32wb30cm4, HSEM.KEYR@stm32wb35cm4, HSEM.KEYR@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_keyr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"key", std::uint16_t, 31, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// hardware_semaphore_r31_v1: R31 (version 1)
// Used by: HSEM.R31@stm32wb10cm4, HSEM.R31@stm32wb15cm4, HSEM.R31@stm32wb30cm4, HSEM.R31@stm32wb35cm4, HSEM.R31@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r31_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"lock", bool, 31, 31>,
             groov::field<"reserved0", std::uint32_t, 30, 12, access::ro>,
             groov::field<"coreid", std::uint8_t, 11, 8>,
             groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr31_v1: RLR31 (version 1)
// Used by: HSEM.RLR31@stm32wb10cm4, HSEM.RLR31@stm32wb15cm4, HSEM.RLR31@stm32wb30cm4, HSEM.RLR31@stm32wb35cm4, HSEM.RLR31@stm32wb50cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr31_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"lock", bool, 31, 31>,
             groov::field<"reserved0", std::uint32_t, 30, 12>,
             groov::field<"coreid", std::uint8_t, 11, 8>,
             groov::field<"procid", std::uint8_t, 7, 0>>;

} // namespace stm32::registers
