Analysis & Synthesis report for xillydemo
Thu Mar 05 18:38:16 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |xillydemo|current_state
 11. State Machine - |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state
 12. State Machine - |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state
 13. State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 14. State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 15. State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for xillybus:xillybus_ins|xillybus_core:xillybus_core_ins
 23. Source assignments for xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes
 24. Source assignments for xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component
 25. Source assignments for xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio
 26. Source assignments for scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1
 27. Source assignments for scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1
 28. Parameter Settings for User Entity Instance: altpll:clkpll
 29. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes
 30. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component
 31. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0
 32. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb
 33. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
 34. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
 35. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
 36. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
 37. Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
 38. Parameter Settings for User Entity Instance: scfifo:fifo_32
 39. Parameter Settings for User Entity Instance: scfifo:fifo_8
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. altpll Parameter Settings by Entity Instance
 42. scfifo Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "dummy_svr:CSI"
 44. Port Connectivity Checks: "debouncer:d2"
 45. Port Connectivity Checks: "debouncer:d1"
 46. Port Connectivity Checks: "xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip"
 47. Port Connectivity Checks: "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig"
 48. Port Connectivity Checks: "xillybus:xillybus_ins|pcie_c4_1x:pcie"
 49. Port Connectivity Checks: "xillybus:xillybus_ins"
 50. SignalTap II Logic Analyzer Settings
 51. Elapsed Time Per Partition
 52. Connections to In-System Debugging Instance "auto_signaltap_0"
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 05 18:38:15 2015         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; xillydemo                                     ;
; Top-level Entity Name              ; xillydemo                                     ;
; Family                             ; Cyclone IV GX                                 ;
; Total logic elements               ; 9,702                                         ;
;     Total combinational functions  ; 6,647                                         ;
;     Dedicated logic registers      ; 6,101                                         ;
; Total registers                    ; 6101                                          ;
; Total pins                         ; 15                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 751,200                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total GXB Receiver Channel PCS     ; 1                                             ;
; Total GXB Receiver Channel PMA     ; 1                                             ;
; Total GXB Transmitter Channel PCS  ; 1                                             ;
; Total GXB Transmitter Channel PMA  ; 1                                             ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30CF23C7     ;                    ;
; Top-level entity name                                                      ; xillydemo          ; xillydemo          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                                          ; Library ;
+--------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/dummy_svr.v                                                          ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/dummy_svr.v                                               ;         ;
; src/debouncer.v                                                          ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/debouncer.v                                               ;         ;
; src/xillybus.v                                                           ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v                                                ;         ;
; src/xillydemo.v                                                          ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v                                               ;         ;
; ../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v   ; yes             ; Encrypted User Verilog HDL File  ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v   ;         ;
; ../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v ; yes             ; User Wizard-Generated File       ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v ;         ;
; ../pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v     ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v     ;         ;
; ../pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v        ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v        ;         ;
; ../pcie_core/pcie_c4_1x_serdes.v                                         ; yes             ; User Wizard-Generated File       ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v                                         ;         ;
; ../core/xillybus_core.qxp                                                ; yes             ; User File                        ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/core/xillybus_core.qxp                                                ;         ;
; ../pcie_core/pcie_c4_1x.v                                                ; yes             ; User Wizard-Generated File       ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v                                                ;         ;
; ../pcie_core/pcie_c4_1x_core.v                                           ; yes             ; User Verilog HDL File            ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v                                           ;         ;
; altpll.tdf                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf                                                                                                          ;         ;
; aglobal121.inc                                                           ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                                                                                      ;         ;
; stratix_pll.inc                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                     ;         ;
; stratixii_pll.inc                                                        ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                   ;         ;
; cycloneii_pll.inc                                                        ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                   ;         ;
; db/pll_altpll.v                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/pll_altpll.v                                               ;         ;
; db/altpll_nn81.tdf                                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf                                            ;         ;
; alt_cal_c3gxb.v                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_cal_c3gxb.v                                                                                                     ;         ;
; lpm_mux.tdf                                                              ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                         ;         ;
; muxlut.inc                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/muxlut.inc                                                                                                          ;         ;
; bypassff.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                                        ;         ;
; altshift.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                                                                                                        ;         ;
; db/mux_4vc.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/mux_4vc.tdf                                                ;         ;
; lpm_compare.tdf                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                     ;         ;
; comptree.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/comptree.inc                                                                                                        ;         ;
; db/cmpr_87e.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_87e.tdf                                               ;         ;
; db/cmpr_kae.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_kae.tdf                                               ;         ;
; db/cmpr_usd.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_usd.tdf                                               ;         ;
; lpm_counter.tdf                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                     ;         ;
; lpm_constant.inc                                                         ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                    ;         ;
; lpm_decode.inc                                                           ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;         ;
; lpm_add_sub.inc                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                     ;         ;
; cmpconst.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                        ;         ;
; lpm_compare.inc                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                     ;         ;
; lpm_counter.inc                                                          ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                     ;         ;
; dffeea.inc                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/dffeea.inc                                                                                                          ;         ;
; alt_counter_stratix.inc                                                  ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                             ;         ;
; db/cntr_29h.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_29h.tdf                                               ;         ;
; lpm_decode.tdf                                                           ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                      ;         ;
; declut.inc                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/declut.inc                                                                                                          ;         ;
; db/decode_8ff.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/decode_8ff.tdf                                             ;         ;
; scfifo.tdf                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                          ;         ;
; a_regfifo.inc                                                            ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                       ;         ;
; a_dpfifo.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                        ;         ;
; a_i2fifo.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                        ;         ;
; a_fffifo.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                        ;         ;
; a_f2fifo.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                        ;         ;
; db/scfifo_hd11.tdf                                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_hd11.tdf                                            ;         ;
; db/a_dpfifo_2vv.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_2vv.tdf                                           ;         ;
; db/a_fefifo_t7e.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_t7e.tdf                                           ;         ;
; db/cntr_as7.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_as7.tdf                                               ;         ;
; db/dpram_vrt.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_vrt.tdf                                              ;         ;
; db/altsyncram_m7k1.tdf                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altsyncram_m7k1.tdf                                        ;         ;
; db/cntr_urb.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_urb.tdf                                               ;         ;
; db/scfifo_1901.tdf                                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_1901.tdf                                            ;         ;
; db/a_dpfifo_k001.tdf                                                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_k001.tdf                                          ;         ;
; db/a_fefifo_sae.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_sae.tdf                                           ;         ;
; db/cntr_jt7.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_jt7.tdf                                               ;         ;
; db/dpram_rrt.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_rrt.tdf                                              ;         ;
; db/altsyncram_87k1.tdf                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altsyncram_87k1.tdf                                        ;         ;
; db/cntr_7tb.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_7tb.tdf                                               ;         ;
; sld_signaltap.vhd                                                        ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                   ;         ;
; sld_signaltap_impl.vhd                                                   ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                              ;         ;
; sld_ela_control.vhd                                                      ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                 ;         ;
; lpm_shiftreg.tdf                                                         ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                    ;         ;
; sld_mbpmg.vhd                                                            ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                       ;         ;
; sld_ela_trigger_flow_mgr.vhd                                             ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                        ;         ;
; sld_buffer_manager.vhd                                                   ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                              ;         ;
; altsyncram.tdf                                                           ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;         ;
; stratix_ram_block.inc                                                    ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;         ;
; lpm_mux.inc                                                              ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;         ;
; a_rdenreg.inc                                                            ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;         ;
; altrom.inc                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;         ;
; altram.inc                                                               ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                                                                                                          ;         ;
; altdpram.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;         ;
; db/altsyncram_a624.tdf                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altsyncram_a624.tdf                                        ;         ;
; altdpram.tdf                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                        ;         ;
; memmodes.inc                                                             ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                      ;         ;
; a_hdffe.inc                                                              ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                         ;         ;
; alt_le_rden_reg.inc                                                      ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                 ;         ;
; altsyncram.inc                                                           ; yes             ; Megafunction                     ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                      ;         ;
; db/mux_q0d.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/mux_q0d.tdf                                                ;         ;
; db/decode_73g.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/decode_73g.tdf                                             ;         ;
; db/cntr_eli.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_eli.tdf                                               ;         ;
; db/cmpr_nkc.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_nkc.tdf                                               ;         ;
; db/cntr_idj.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_idj.tdf                                               ;         ;
; db/cntr_iki.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_iki.tdf                                               ;         ;
; db/cmpr_lkc.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_lkc.tdf                                               ;         ;
; db/cntr_s6j.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_s6j.tdf                                               ;         ;
; db/cmpr_hkc.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_hkc.tdf                                               ;         ;
; sld_rom_sr.vhd                                                           ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                      ;         ;
; sld_hub.vhd                                                              ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                         ;         ;
; sld_jtag_hub.vhd                                                         ; yes             ; Encrypted Megafunction           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                    ;         ;
; ../../debouncer.v                                                        ; yes             ; User Verilog HDL File            ; ../../debouncer.v                                                                                                                                                     ;         ;
; ../../dummy_svr.v                                                        ; yes             ; User Verilog HDL File            ; ../../dummy_svr.v                                                                                                                                                     ;         ;
+--------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 15               ;
; Total memory bits        ; 751200           ;
; DSP block 9-bit elements ; 0                ;
; Total PLLs               ; 2                ;
;     -- PLLs              ; 2                ;
;                          ;                  ;
; Maximum fan-out          ; 4843             ;
; Total fan-out            ; 47373            ;
; Average fan-out          ; 3.58             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |xillydemo                                                                                                     ; 6647 (70)         ; 6101 (9)     ; 751200      ; 0            ; 0       ; 0         ; 0         ; 15   ; 0            ; |xillydemo                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |altpll:clkpll|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|altpll:clkpll                                                                                                                                                                                                                                                                                                                        ;              ;
;       |pll_altpll:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|altpll:clkpll|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                              ;              ;
;    |debouncer:d2|                                                                                              ; 30 (30)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|debouncer:d2                                                                                                                                                                                                                                                                                                                         ;              ;
;    |dummy_svr:CSI|                                                                                             ; 106 (106)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|dummy_svr:CSI                                                                                                                                                                                                                                                                                                                        ;              ;
;    |scfifo:fifo_32|                                                                                            ; 52 (0)            ; 29 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32                                                                                                                                                                                                                                                                                                                       ;              ;
;       |scfifo_hd11:auto_generated|                                                                             ; 52 (0)            ; 29 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated                                                                                                                                                                                                                                                                                            ;              ;
;          |a_dpfifo_2vv:dpfifo|                                                                                 ; 52 (10)           ; 29 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo                                                                                                                                                                                                                                                                        ;              ;
;             |a_fefifo_t7e:fifo_state|                                                                          ; 23 (13)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state                                                                                                                                                                                                                                                ;              ;
;                |cntr_as7:count_usedw|                                                                          ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw                                                                                                                                                                                                                           ;              ;
;             |cntr_urb:rd_ptr_count|                                                                            ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:rd_ptr_count                                                                                                                                                                                                                                                  ;              ;
;             |cntr_urb:wr_ptr|                                                                                  ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr                                                                                                                                                                                                                                                        ;              ;
;             |dpram_vrt:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram                                                                                                                                                                                                                                                      ;              ;
;                |altsyncram_m7k1:altsyncram1|                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1                                                                                                                                                                                                                          ;              ;
;    |scfifo:fifo_8|                                                                                             ; 59 (0)            ; 35 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8                                                                                                                                                                                                                                                                                                                        ;              ;
;       |scfifo_1901:auto_generated|                                                                             ; 59 (0)            ; 35 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated                                                                                                                                                                                                                                                                                             ;              ;
;          |a_dpfifo_k001:dpfifo|                                                                                ; 59 (13)           ; 35 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo                                                                                                                                                                                                                                                                        ;              ;
;             |a_fefifo_sae:fifo_state|                                                                          ; 23 (11)           ; 13 (2)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                                                                                                                                ;              ;
;                |cntr_jt7:count_usedw|                                                                          ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|cntr_jt7:count_usedw                                                                                                                                                                                                                           ;              ;
;             |cntr_7tb:rd_ptr_count|                                                                            ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:rd_ptr_count                                                                                                                                                                                                                                                  ;              ;
;             |cntr_7tb:wr_ptr|                                                                                  ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr                                                                                                                                                                                                                                                        ;              ;
;             |dpram_rrt:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram                                                                                                                                                                                                                                                      ;              ;
;                |altsyncram_87k1:altsyncram1|                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                          ; 141 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 140 (102)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                            ; 563 (1)           ; 1336 (168)   ; 688128      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                  ; 562 (0)           ; 1168 (0)     ; 688128      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                              ; 562 (19)          ; 1168 (374)   ; 688128      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                   ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_73g:auto_generated|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_73g:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                                   ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_q0d:auto_generated|                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_q0d:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                  ; 0 (0)             ; 0 (0)        ; 688128      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_a624:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 688128      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a624:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                   ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                       ; 101 (101)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                                      ; 198 (1)           ; 436 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|        ; 168 (0)           ; 420 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                 ; 0 (0)             ; 252 (252)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                             ; 168 (0)           ; 168 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                 ; 29 (29)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                 ; 180 (10)          ; 164 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                     ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_eli:auto_generated|                                                                    ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eli:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                              ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_idj:auto_generated|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_idj:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_iki:auto_generated|                                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_iki:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_s6j:auto_generated|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                              ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                               ; 84 (84)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                            ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                            ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |xillybus:xillybus_ins|                                                                                     ; 5626 (1)          ; 4540 (0)     ; 30304       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins                                                                                                                                                                                                                                                                                                                ;              ;
;       |altpcie_reconfig_3cgx:reconfig|                                                                         ; 227 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig                                                                                                                                                                                                                                                                                 ;              ;
;          |altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component| ; 227 (2)           ; 196 (12)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component                                                                                                                                                                             ;              ;
;             |alt_cal_c3gxb:calibration_c3gxb|                                                                  ; 117 (117)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb                                                                                                                                             ;              ;
;             |altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|                                                        ; 108 (100)         ; 108 (102)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio                                                                                                                                   ;              ;
;                |lpm_compare:pre_amble_cmpr|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                                                                                                        ;              ;
;                   |cmpr_87e:auto_generated|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated                                                                                ;              ;
;                |lpm_counter:state_mc_counter|                                                                  ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                                                                                                      ;              ;
;                   |cntr_29h:auto_generated|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated                                                                              ;              ;
;       |pcie_c4_1x:pcie|                                                                                        ; 106 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie                                                                                                                                                                                                                                                                                                ;              ;
;          |altpcie_rs_serdes:rs_serdes|                                                                         ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                                                                    ;              ;
;          |pcie_c4_1x_core:wrapper|                                                                             ; 29 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper                                                                                                                                                                                                                                                                        ;              ;
;             |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                     ; 29 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                           ;              ;
;                |altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|                                                  ; 29 (29)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst                                                                                                                                                                              ;              ;
;          |pcie_c4_1x_serdes:serdes|                                                                            ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes                                                                                                                                                                                                                                                                       ;              ;
;             |pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component                                                                                                                                                                                           ;              ;
;                |altpll:pll0|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0                                                                                                                                                                               ;              ;
;                   |altpll_nn81:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0|altpll_nn81:auto_generated                                                                                                                                                    ;              ;
;       |pcie_c4_1x_rs_hip:rs_hip|                                                                               ; 22 (22)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip                                                                                                                                                                                                                                                                                       ;              ;
;       |xillybus_core:xillybus_core_ins|                                                                        ; 5270 (2)          ; 4232 (0)     ; 30304       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins                                                                                                                                                                                                                                                                                ;              ;
;          |bar_registers:bar_registers_ins|                                                                     ; 52 (52)           ; 158 (158)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins                                                                                                                                                                                                                                                ;              ;
;          |idt:idt_ins|                                                                                         ; 70 (70)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins                                                                                                                                                                                                                                                                    ;              ;
;          |messages:messages_ins|                                                                               ; 228 (228)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins                                                                                                                                                                                                                                                          ;              ;
;          |misc:misc_ins|                                                                                       ; 137 (137)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins                                                                                                                                                                                                                                                                  ;              ;
;          |msg_buf:msg_buf_ins|                                                                                 ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:mem_rtl_0|                                                                             ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_60h1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated                                                                                                                                                                                                        ;              ;
;          |pcie_4c_request:pcie_4c_request_ins|                                                                 ; 813 (51)          ; 706 (58)     ; 17936       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins                                                                                                                                                                                                                                            ;              ;
;             |tlp_compose:tlp_compose|                                                                          ; 329 (329)         ; 164 (164)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose                                                                                                                                                                                                                    ;              ;
;             |tlp_dissect:tlp_dissect|                                                                          ; 96 (96)           ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect                                                                                                                                                                                                                    ;              ;
;             |xillybus_avalon_rx_bridge:rx_bridge|                                                              ; 135 (38)          ; 156 (3)      ; 1040        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge                                                                                                                                                                                                        ;              ;
;                |xillybus_fifo:fifo|                                                                            ; 97 (97)           ; 153 (153)    ; 1040        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo                                                                                                                                                                                     ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 1040        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0                                                                                                                                                           ;              ;
;                      |altsyncram_m0h1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1040        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated                                                                                                                            ;              ;
;             |xillybus_avalon_tx_bridge:tx_bridge|                                                              ; 202 (75)          ; 236 (61)     ; 16896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge                                                                                                                                                                                                        ;              ;
;                |xillybus_fifo:fifo|                                                                            ; 127 (127)         ; 175 (175)    ; 16896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo                                                                                                                                                                                     ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 16896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0                                                                                                                                                           ;              ;
;                      |altsyncram_c4h1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 16896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated                                                                                                                            ;              ;
;          |pcie_recv_dma:pcie_recv_dma_ins|                                                                     ; 983 (983)         ; 783 (783)    ; 3968        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:rd_dma_address_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 3968        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0                                                                                                                                                                                                                ;              ;
;                |altsyncram_1gi1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 3968        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated                                                                                                                                                                                 ;              ;
;          |pcie_send_dma:pcie_send_dma_ins|                                                                     ; 1359 (1201)       ; 980 (785)    ; 8064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:dma_address_rtl_0|                                                                     ; 0 (0)             ; 0 (0)        ; 3968        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0                                                                                                                                                                                                                   ;              ;
;                |altsyncram_1gi1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 3968        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated                                                                                                                                                                                    ;              ;
;             |xillybus_wr_fifo:xillybus_wr_fifo|                                                                ; 158 (106)         ; 195 (103)    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo                                                                                                                                                                                                              ;              ;
;                |xillybus_wr_fifo_ram:ram0|                                                                     ; 13 (13)           ; 23 (23)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0                                                                                                                                                                                    ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0                                                                                                                                                          ;              ;
;                      |altsyncram_6hc1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated                                                                                                                           ;              ;
;                |xillybus_wr_fifo_ram:ram1|                                                                     ; 13 (13)           ; 23 (23)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1                                                                                                                                                                                    ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0                                                                                                                                                          ;              ;
;                      |altsyncram_6hc1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated                                                                                                                           ;              ;
;                |xillybus_wr_fifo_ram:ram2|                                                                     ; 13 (13)           ; 23 (23)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2                                                                                                                                                                                    ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0                                                                                                                                                          ;              ;
;                      |altsyncram_6hc1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated                                                                                                                           ;              ;
;                |xillybus_wr_fifo_ram:ram3|                                                                     ; 13 (13)           ; 23 (23)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3                                                                                                                                                                                    ;              ;
;                   |altsyncram:fifo_ram_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0                                                                                                                                                          ;              ;
;                      |altsyncram_6hc1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated                                                                                                                           ;              ;
;          |pcie_slave:pcie_slave_ins|                                                                           ; 60 (60)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_slave:pcie_slave_ins                                                                                                                                                                                                                                                      ;              ;
;          |rd_arbiter:rd_arbiter_ins|                                                                           ; 107 (107)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins                                                                                                                                                                                                                                                      ;              ;
;          |unitr_2:unitr_2_ins|                                                                                 ; 615 (615)         ; 708 (708)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins                                                                                                                                                                                                                                                            ;              ;
;          |unitr_4:unitr_4_ins|                                                                                 ; 69 (69)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins                                                                                                                                                                                                                                                            ;              ;
;          |unitr_5:unitr_5_ins|                                                                                 ; 71 (71)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins                                                                                                                                                                                                                                                            ;              ;
;          |unitw_1:unitw_1_ins|                                                                                 ; 185 (185)         ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins                                                                                                                                                                                                                                                            ;              ;
;          |unitw_3:unitw_3_ins|                                                                                 ; 144 (144)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins                                                                                                                                                                                                                                                            ;              ;
;          |unitw_5:unitw_5_ins|                                                                                 ; 148 (148)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins                                                                                                                                                                                                                                                            ;              ;
;          |wr_arbiter:wr_arbiter_ins|                                                                           ; 227 (227)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins                                                                                                                                                                                                                                                      ;              ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a624:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8192         ; 84           ; 8192         ; 84           ; 688128 ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 16           ; 21           ; 16           ; 21           ; 336    ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 65           ; 16           ; 65           ; 1040   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 66           ; 256          ; 66           ; 16896  ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 64           ; 62           ; 64           ; 62           ; 3968   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 62           ; 64           ; 62           ; 3968   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                       ; IP Include File                                                                                                                                                       ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; IP Compiler for PCI Express      ; 12.1    ; N/A          ; N/A          ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie                                                                      ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v                                                ;
; Altera ; ALTGX                            ; N/A     ; N/A          ; N/A          ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes                                             ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v                                         ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; Nov 2012     ; Licensed     ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v   ;
; Altera ; ALTGX_RECONFIG                   ; N/A     ; N/A          ; N/A          ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig                                                       ; C:/Users/Chicho/Documents/GitHub/old/RTL/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|current_state                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------------+---------------------------+-----------------------------+---------------------------+----------------------------+-------------------------+----------------------------+-----------------------------+--------------------------+--------------------+
; Name                        ; current_state.S_15 ; current_state.S_14 ; current_state.S_13 ; current_state.S_12 ; current_state.S_11 ; current_state.S_0 ; current_state.WRITE_FULL ; current_state.WAIT_FOR_FS ; current_state.DATA_TRANSFER ; current_state.READ_ENABLE ; current_state.READ_COLUMNS ; current_state.READ_ROWS ; current_state.WRITE_ENABLE ; current_state.WRITE_COLUMNS ; current_state.WRITE_ROWS ; current_state.WAIT ;
+-----------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------------+---------------------------+-----------------------------+---------------------------+----------------------------+-------------------------+----------------------------+-----------------------------+--------------------------+--------------------+
; current_state.WAIT          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 0                  ;
; current_state.WRITE_ROWS    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 1                        ; 1                  ;
; current_state.WRITE_COLUMNS ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 1                           ; 0                        ; 1                  ;
; current_state.WRITE_ENABLE  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 1                          ; 0                           ; 0                        ; 1                  ;
; current_state.READ_ROWS     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 1                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.READ_COLUMNS  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 1                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.READ_ENABLE   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 1                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.DATA_TRANSFER ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 1                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.WAIT_FOR_FS   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 1                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.WRITE_FULL    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_0           ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_11          ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_12          ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_13          ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_14          ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
; current_state.S_15          ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                        ; 0                         ; 0                           ; 0                         ; 0                          ; 0                       ; 0                          ; 0                           ; 0                        ; 1                  ;
+-----------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------------+---------------------------+-----------------------------+---------------------------+----------------------------+-------------------------+----------------------------+-----------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+--------------------------------------------------------------------------------------+
; Name                      ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_RD ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ; ret_state.CAL_RX_WR                                                                  ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+--------------------------------------------------------------------------------------+
; ret_state.IDLE            ; 0                ; 0                    ; 0                   ; 0                         ; 0              ; 0                                                                                    ;
; ret_state.OFFSETS_PDEN_WR ; 0                ; 0                    ; 0                   ; 1                         ; 1              ; 0                                                                                    ;
; ret_state.CAL_RX_RD       ; 0                ; 0                    ; 1                   ; 0                         ; 1              ; 0                                                                                    ;
; ret_state.CAL_RX_WR       ; 0                ; 0                    ; 0                   ; 0                         ; 1              ; 1                                                                                    ;
; ret_state.DPRIO_WAIT      ; 0                ; 1                    ; 0                   ; 0                         ; 1              ; 0                                                                                    ;
; ret_state.CH_ADV          ; 1                ; 0                    ; 0                   ; 0                         ; 1              ; 0                                                                                    ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+--------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state                                                ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                           ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                              ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                              ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                              ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                              ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                                   ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+--------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                         ;
+---------------------------------------------+--------------------+--------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                          ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                          ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 0                                          ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 1                                          ;
+---------------------------------------------+--------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                              ; Reason for Removal                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; dummy_svr:CSI|rows[1,2,6,11..15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                             ;
; dummy_svr:CSI|columns[1,2,6,11..15]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                             ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|p0addr            ; Stuck at VCC due to stuck port data_in                                                             ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid      ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]                  ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                        ; Stuck at VCC due to stuck port preset                                                              ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]                 ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                              ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                         ; Stuck at VCC due to stuck port preset                                                              ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                            ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                           ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                          ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_detect                                                                                                                             ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1..7]                                                                                                               ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[0..4]                                                                                                                            ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                                   ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                              ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                          ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0..7]                                                                                                                        ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0..7]                                                                                                                        ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0..19]                                                                                                                     ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                              ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[2..9]     ; Stuck at GND due to stuck port data_in                                                             ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[10,11]    ; Stuck at VCC due to stuck port data_in                                                             ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[7]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]   ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]   ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|crst0                                                                                                                                                       ; Merged with xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                   ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|crst                                                                                                                                                        ; Merged with xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                    ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[1..7]                                                                                                                   ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]  ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[1..7]                                                                                                                  ; Merged with xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0] ;
; dummy_svr:CSI|rows[8,9]                                                                                                                                                                                    ; Merged with dummy_svr:CSI|rows[7]                                                                  ;
; dummy_svr:CSI|rows[4,5]                                                                                                                                                                                    ; Merged with dummy_svr:CSI|rows[3]                                                                  ;
; dummy_svr:CSI|columns[8,9]                                                                                                                                                                                 ; Merged with dummy_svr:CSI|columns[7]                                                               ;
; dummy_svr:CSI|columns[4,5]                                                                                                                                                                                 ; Merged with dummy_svr:CSI|columns[3]                                                               ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc            ; Stuck at GND due to stuck port data_in                                                             ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0..4] ; Stuck at GND due to stuck port data_in                                                             ;
; dummy_svr:CSI|columns[3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                             ;
; dummy_svr:CSI|rows[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                             ;
; current_state.S_0                                                                                                                                                                                          ; Lost fanout                                                                                        ;
; current_state.S_11                                                                                                                                                                                         ; Lost fanout                                                                                        ;
; current_state.S_12                                                                                                                                                                                         ; Lost fanout                                                                                        ;
; current_state.S_13                                                                                                                                                                                         ; Lost fanout                                                                                        ;
; current_state.S_14                                                                                                                                                                                         ; Lost fanout                                                                                        ;
; current_state.S_15                                                                                                                                                                                         ; Lost fanout                                                                                        ;
; current_state.WRITE_ENABLE                                                                                                                                                                                 ; Lost fanout                                                                                        ;
; current_state~2                                                                                                                                                                                            ; Lost fanout                                                                                        ;
; current_state~3                                                                                                                                                                                            ; Lost fanout                                                                                        ;
; current_state~4                                                                                                                                                                                            ; Lost fanout                                                                                        ;
; current_state~5                                                                                                                                                                                            ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3       ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4       ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5       ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~8           ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~9           ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~10          ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~11          ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                         ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                         ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                             ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                             ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                             ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                             ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR                 ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE                ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ                 ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END                  ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                       ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST                 ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST              ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                    ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                        ; Lost fanout                                                                                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                 ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST                   ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                   ; Stuck at GND due to stuck port clear                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                 ; Lost fanout                                                                                        ;
; Total Number of Removed Registers = 227                                                                                                                                                                    ;                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[6]          ; Stuck at GND              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[29],                 ;
;                                                                                                                                                                                                 ; due to stuck port clear   ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[28],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[15],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[14],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[13],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[12],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[11],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[10],                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[9],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[8],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[7],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[6],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[5],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[4],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[3],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[2],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[1],                  ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0]                   ;
; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|p0addr ; Stuck at VCC              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc,         ;
;                                                                                                                                                                                                 ; due to stuck port data_in ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0], ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[1], ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[2], ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[3], ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[4]  ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                   ; Lost Fanouts              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7],                                                                                                                        ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6],                                                                                                                        ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7],                                                                                                                        ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19],                                                                                                                     ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[17],                                                                                                                     ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_detect                                                                                                                  ; Lost Fanouts              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[4],                                                                                                                            ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[3],                                                                                                                            ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[2],                                                                                                                            ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[1],                                                                                                                            ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ltssm_r[0]                                                                                                                             ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                  ; Lost Fanouts              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST,                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST,                 ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST,                     ;
;                                                                                                                                                                                                 ;                           ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[31]         ; Stuck at GND              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin,                           ;
;                                                                                                                                                                                                 ; due to stuck port clear   ; dummy_svr:CSI|columns[3], dummy_svr:CSI|rows[7]                                                                                                                                                          ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg             ; Stuck at VCC              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle,                        ;
;                                                                                                                                                                                                 ; due to stuck port preset  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                        ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST            ; Stuck at GND              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST,              ;
;                                                                                                                                                                                                 ; due to stuck port clear   ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST      ; Stuck at GND              ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST,                ;
;                                                                                                                                                                                                 ; due to stuck port clear   ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6101  ;
; Number of registers using Synchronous Clear  ; 608   ;
; Number of registers using Synchronous Load   ; 510   ;
; Number of registers using Asynchronous Clear ; 650   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3842  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dummy_svr:CSI|rows[10]                                                                                                                                                         ; 5       ;
; dummy_svr:CSI|columns[10]                                                                                                                                                      ; 5       ;
; dummy_svr:CSI|rows[3]                                                                                                                                                          ; 5       ;
; dummy_svr:CSI|columns[7]                                                                                                                                                       ; 3       ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                                                                                                            ; 37      ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                             ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                             ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                    ; 52      ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                    ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                    ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                    ; 22      ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                          ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                           ; 2       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                    ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                                                                                                     ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                                                                                                   ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                                                                                                       ; 1       ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 54                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[13]                             ;
; 3:1                ; 53 bits   ; 106 LEs       ; 53 LEs               ; 53 LEs                 ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[43]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xillydemo|writedata[7]                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |xillydemo|dummy_svr:CSI|readdata[7]                                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |xillydemo|output_fifo                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |xillydemo|Selector1                                                                                                                                                                                            ;
; 16:1               ; 14 bits   ; 140 LEs       ; 112 LEs              ; 28 LEs                 ; No         ; |xillydemo|current_state                                                                                                                                                                                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; No         ; |xillydemo|current_state                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |xillydemo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for xillybus:xillybus_ins|xillybus_core:xillybus_core_ins                                    ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; speed              ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIXII                                                ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAXII                                                    ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_CYCLONE                                                  ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS                                                          ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIX                                                  ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+------------------------------------------------------------------------------------------+
; Source assignments for xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+-----------------------------------------+
; Assignment               ; Value        ; From ; To                                      ;
+--------------------------+--------------+------+-----------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                        ;
+--------------------------+--------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                                         ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                                         ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                                          ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                                          ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                   ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                 ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                      ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                      ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                             ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:clkpll             ;
+-------------------------------+-----------------------+----------------+
; Parameter Name                ; Value                 ; Type           ;
+-------------------------------+-----------------------+----------------+
; OPERATION_MODE                ; NO_COMPENSATION       ; Untyped        ;
; PLL_TYPE                      ; AUTO                  ; Untyped        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped        ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped        ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped        ;
; SCAN_CHAIN                    ; LONG                  ; Untyped        ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped        ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped        ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped        ;
; LOCK_HIGH                     ; 1                     ; Untyped        ;
; LOCK_LOW                      ; 1                     ; Untyped        ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped        ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped        ;
; SKIP_VCO                      ; OFF                   ; Untyped        ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped        ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped        ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped        ;
; BANDWIDTH                     ; 0                     ; Untyped        ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped        ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped        ;
; DOWN_SPREAD                   ; 0                     ; Untyped        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped        ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped        ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped        ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped        ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped        ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped        ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped        ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped        ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped        ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped        ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped        ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped        ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped        ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped        ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped        ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped        ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped        ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped        ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped        ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped        ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped        ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped        ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped        ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped        ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped        ;
; DPA_DIVIDER                   ; 0                     ; Untyped        ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped        ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped        ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped        ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped        ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped        ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped        ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped        ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped        ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped        ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped        ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped        ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped        ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped        ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped        ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped        ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped        ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped        ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped        ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped        ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped        ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped        ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped        ;
; VCO_MIN                       ; 0                     ; Untyped        ;
; VCO_MAX                       ; 0                     ; Untyped        ;
; VCO_CENTER                    ; 0                     ; Untyped        ;
; PFD_MIN                       ; 0                     ; Untyped        ;
; PFD_MAX                       ; 0                     ; Untyped        ;
; M_INITIAL                     ; 0                     ; Untyped        ;
; M                             ; 0                     ; Untyped        ;
; N                             ; 1                     ; Untyped        ;
; M2                            ; 1                     ; Untyped        ;
; N2                            ; 1                     ; Untyped        ;
; SS                            ; 1                     ; Untyped        ;
; C0_HIGH                       ; 0                     ; Untyped        ;
; C1_HIGH                       ; 0                     ; Untyped        ;
; C2_HIGH                       ; 0                     ; Untyped        ;
; C3_HIGH                       ; 0                     ; Untyped        ;
; C4_HIGH                       ; 0                     ; Untyped        ;
; C5_HIGH                       ; 0                     ; Untyped        ;
; C6_HIGH                       ; 0                     ; Untyped        ;
; C7_HIGH                       ; 0                     ; Untyped        ;
; C8_HIGH                       ; 0                     ; Untyped        ;
; C9_HIGH                       ; 0                     ; Untyped        ;
; C0_LOW                        ; 0                     ; Untyped        ;
; C1_LOW                        ; 0                     ; Untyped        ;
; C2_LOW                        ; 0                     ; Untyped        ;
; C3_LOW                        ; 0                     ; Untyped        ;
; C4_LOW                        ; 0                     ; Untyped        ;
; C5_LOW                        ; 0                     ; Untyped        ;
; C6_LOW                        ; 0                     ; Untyped        ;
; C7_LOW                        ; 0                     ; Untyped        ;
; C8_LOW                        ; 0                     ; Untyped        ;
; C9_LOW                        ; 0                     ; Untyped        ;
; C0_INITIAL                    ; 0                     ; Untyped        ;
; C1_INITIAL                    ; 0                     ; Untyped        ;
; C2_INITIAL                    ; 0                     ; Untyped        ;
; C3_INITIAL                    ; 0                     ; Untyped        ;
; C4_INITIAL                    ; 0                     ; Untyped        ;
; C5_INITIAL                    ; 0                     ; Untyped        ;
; C6_INITIAL                    ; 0                     ; Untyped        ;
; C7_INITIAL                    ; 0                     ; Untyped        ;
; C8_INITIAL                    ; 0                     ; Untyped        ;
; C9_INITIAL                    ; 0                     ; Untyped        ;
; C0_MODE                       ; BYPASS                ; Untyped        ;
; C1_MODE                       ; BYPASS                ; Untyped        ;
; C2_MODE                       ; BYPASS                ; Untyped        ;
; C3_MODE                       ; BYPASS                ; Untyped        ;
; C4_MODE                       ; BYPASS                ; Untyped        ;
; C5_MODE                       ; BYPASS                ; Untyped        ;
; C6_MODE                       ; BYPASS                ; Untyped        ;
; C7_MODE                       ; BYPASS                ; Untyped        ;
; C8_MODE                       ; BYPASS                ; Untyped        ;
; C9_MODE                       ; BYPASS                ; Untyped        ;
; C0_PH                         ; 0                     ; Untyped        ;
; C1_PH                         ; 0                     ; Untyped        ;
; C2_PH                         ; 0                     ; Untyped        ;
; C3_PH                         ; 0                     ; Untyped        ;
; C4_PH                         ; 0                     ; Untyped        ;
; C5_PH                         ; 0                     ; Untyped        ;
; C6_PH                         ; 0                     ; Untyped        ;
; C7_PH                         ; 0                     ; Untyped        ;
; C8_PH                         ; 0                     ; Untyped        ;
; C9_PH                         ; 0                     ; Untyped        ;
; L0_HIGH                       ; 1                     ; Untyped        ;
; L1_HIGH                       ; 1                     ; Untyped        ;
; G0_HIGH                       ; 1                     ; Untyped        ;
; G1_HIGH                       ; 1                     ; Untyped        ;
; G2_HIGH                       ; 1                     ; Untyped        ;
; G3_HIGH                       ; 1                     ; Untyped        ;
; E0_HIGH                       ; 1                     ; Untyped        ;
; E1_HIGH                       ; 1                     ; Untyped        ;
; E2_HIGH                       ; 1                     ; Untyped        ;
; E3_HIGH                       ; 1                     ; Untyped        ;
; L0_LOW                        ; 1                     ; Untyped        ;
; L1_LOW                        ; 1                     ; Untyped        ;
; G0_LOW                        ; 1                     ; Untyped        ;
; G1_LOW                        ; 1                     ; Untyped        ;
; G2_LOW                        ; 1                     ; Untyped        ;
; G3_LOW                        ; 1                     ; Untyped        ;
; E0_LOW                        ; 1                     ; Untyped        ;
; E1_LOW                        ; 1                     ; Untyped        ;
; E2_LOW                        ; 1                     ; Untyped        ;
; E3_LOW                        ; 1                     ; Untyped        ;
; L0_INITIAL                    ; 1                     ; Untyped        ;
; L1_INITIAL                    ; 1                     ; Untyped        ;
; G0_INITIAL                    ; 1                     ; Untyped        ;
; G1_INITIAL                    ; 1                     ; Untyped        ;
; G2_INITIAL                    ; 1                     ; Untyped        ;
; G3_INITIAL                    ; 1                     ; Untyped        ;
; E0_INITIAL                    ; 1                     ; Untyped        ;
; E1_INITIAL                    ; 1                     ; Untyped        ;
; E2_INITIAL                    ; 1                     ; Untyped        ;
; E3_INITIAL                    ; 1                     ; Untyped        ;
; L0_MODE                       ; BYPASS                ; Untyped        ;
; L1_MODE                       ; BYPASS                ; Untyped        ;
; G0_MODE                       ; BYPASS                ; Untyped        ;
; G1_MODE                       ; BYPASS                ; Untyped        ;
; G2_MODE                       ; BYPASS                ; Untyped        ;
; G3_MODE                       ; BYPASS                ; Untyped        ;
; E0_MODE                       ; BYPASS                ; Untyped        ;
; E1_MODE                       ; BYPASS                ; Untyped        ;
; E2_MODE                       ; BYPASS                ; Untyped        ;
; E3_MODE                       ; BYPASS                ; Untyped        ;
; L0_PH                         ; 0                     ; Untyped        ;
; L1_PH                         ; 0                     ; Untyped        ;
; G0_PH                         ; 0                     ; Untyped        ;
; G1_PH                         ; 0                     ; Untyped        ;
; G2_PH                         ; 0                     ; Untyped        ;
; G3_PH                         ; 0                     ; Untyped        ;
; E0_PH                         ; 0                     ; Untyped        ;
; E1_PH                         ; 0                     ; Untyped        ;
; E2_PH                         ; 0                     ; Untyped        ;
; E3_PH                         ; 0                     ; Untyped        ;
; M_PH                          ; 0                     ; Untyped        ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped        ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped        ;
; CLK0_COUNTER                  ; G0                    ; Untyped        ;
; CLK1_COUNTER                  ; G0                    ; Untyped        ;
; CLK2_COUNTER                  ; G0                    ; Untyped        ;
; CLK3_COUNTER                  ; G0                    ; Untyped        ;
; CLK4_COUNTER                  ; G0                    ; Untyped        ;
; CLK5_COUNTER                  ; G0                    ; Untyped        ;
; CLK6_COUNTER                  ; E0                    ; Untyped        ;
; CLK7_COUNTER                  ; E1                    ; Untyped        ;
; CLK8_COUNTER                  ; E2                    ; Untyped        ;
; CLK9_COUNTER                  ; E3                    ; Untyped        ;
; L0_TIME_DELAY                 ; 0                     ; Untyped        ;
; L1_TIME_DELAY                 ; 0                     ; Untyped        ;
; G0_TIME_DELAY                 ; 0                     ; Untyped        ;
; G1_TIME_DELAY                 ; 0                     ; Untyped        ;
; G2_TIME_DELAY                 ; 0                     ; Untyped        ;
; G3_TIME_DELAY                 ; 0                     ; Untyped        ;
; E0_TIME_DELAY                 ; 0                     ; Untyped        ;
; E1_TIME_DELAY                 ; 0                     ; Untyped        ;
; E2_TIME_DELAY                 ; 0                     ; Untyped        ;
; E3_TIME_DELAY                 ; 0                     ; Untyped        ;
; M_TIME_DELAY                  ; 0                     ; Untyped        ;
; N_TIME_DELAY                  ; 0                     ; Untyped        ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped        ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped        ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped        ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped        ;
; ENABLE0_COUNTER               ; L0                    ; Untyped        ;
; ENABLE1_COUNTER               ; L0                    ; Untyped        ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped        ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped        ;
; LOOP_FILTER_C                 ; 5                     ; Untyped        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped        ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped        ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped        ;
; VCO_POST_SCALE                ; 0                     ; Untyped        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV            ; Untyped        ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK0                     ; PORT_USED             ; Untyped        ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped        ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped        ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped        ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped        ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped        ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped        ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped        ;
; PORT_ARESET                   ; PORT_USED             ; Untyped        ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped        ;
; PORT_FBOUT                    ; PORT_UNUSED           ; Untyped        ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped        ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped        ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped        ;
; M_TEST_SOURCE                 ; 5                     ; Untyped        ;
; C0_TEST_SOURCE                ; 5                     ; Untyped        ;
; C1_TEST_SOURCE                ; 5                     ; Untyped        ;
; C2_TEST_SOURCE                ; 5                     ; Untyped        ;
; C3_TEST_SOURCE                ; 5                     ; Untyped        ;
; C4_TEST_SOURCE                ; 5                     ; Untyped        ;
; C5_TEST_SOURCE                ; 5                     ; Untyped        ;
; C6_TEST_SOURCE                ; 5                     ; Untyped        ;
; C7_TEST_SOURCE                ; 5                     ; Untyped        ;
; C8_TEST_SOURCE                ; 5                     ; Untyped        ;
; C9_TEST_SOURCE                ; 5                     ; Untyped        ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped        ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped        ;
; WIDTH_CLOCK                   ; 10                    ; Signed Integer ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped        ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped        ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE ;
+-------------------------------+-----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes ;
+-------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                      ;
+-------------------------+-------+---------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                            ;
+-------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                  ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0 ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                            ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                         ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                  ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                  ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                         ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                  ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                         ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                  ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                         ;
; M                             ; 0                 ; Untyped                                                                                                                                         ;
; N                             ; 1                 ; Untyped                                                                                                                                         ;
; M2                            ; 1                 ; Untyped                                                                                                                                         ;
; N2                            ; 1                 ; Untyped                                                                                                                                         ;
; SS                            ; 1                 ; Untyped                                                                                                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                         ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                          ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE         ; String                                                                                                                                                                                        ;
; lpm_type              ; alt_cal_c3gxb ; String                                                                                                                                                                                        ;
; lpm_hint              ; UNUSED        ; String                                                                                                                                                                                        ;
; number_of_channels    ; 4             ; Signed Integer                                                                                                                                                                                ;
; channel_address_width ; 2             ; Signed Integer                                                                                                                                                                                ;
; sample_length         ; 01100100      ; Unsigned Binary                                                                                                                                                                               ;
; IDLE                  ; 0000          ; Unsigned Binary                                                                                                                                                                               ;
; CH_WAIT               ; 0001          ; Unsigned Binary                                                                                                                                                                               ;
; TESTBUS_SET           ; 0010          ; Unsigned Binary                                                                                                                                                                               ;
; OFFSETS_PDEN_RD       ; 0011          ; Unsigned Binary                                                                                                                                                                               ;
; OFFSETS_PDEN_WR       ; 0100          ; Unsigned Binary                                                                                                                                                                               ;
; CAL_PD_WR             ; 0101          ; Unsigned Binary                                                                                                                                                                               ;
; CAL_RX_RD             ; 0110          ; Unsigned Binary                                                                                                                                                                               ;
; CAL_RX_WR             ; 0111          ; Unsigned Binary                                                                                                                                                                               ;
; DPRIO_WAIT            ; 1000          ; Unsigned Binary                                                                                                                                                                               ;
; SAMPLE_TB             ; 1001          ; Unsigned Binary                                                                                                                                                                               ;
; TEST_INPUT            ; 1010          ; Unsigned Binary                                                                                                                                                                               ;
; CH_ADV                ; 1100          ; Unsigned Binary                                                                                                                                                                               ;
; DPRIO_READ            ; 1110          ; Unsigned Binary                                                                                                                                                                               ;
; DPRIO_WRITE           ; 1111          ; Unsigned Binary                                                                                                                                                                               ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                           ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_87e      ; Untyped                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                   ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                                ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_kae      ; Untyped                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                         ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                             ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                          ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                          ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                               ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; cmpr_usd      ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                      ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                                                                             ;
; LPM_MODULUS            ; 0             ; Untyped                                                                                                                                                                                                                             ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                                                             ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                  ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                                             ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                                             ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; cntr_29h      ; Untyped                                                                                                                                                                                                                             ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3             ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_DECODES            ; 8             ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; decode_8ff    ; Untyped                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scfifo:fifo_32 ;
+-------------------------+---------------+-------------------+
; Parameter Name          ; Value         ; Type              ;
+-------------------------+---------------+-------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE    ;
; lpm_width               ; 32            ; Signed Integer    ;
; LPM_NUMWORDS            ; 512           ; Signed Integer    ;
; LPM_WIDTHU              ; 9             ; Signed Integer    ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped           ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped           ;
; OVERFLOW_CHECKING       ; ON            ; Untyped           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped           ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped           ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped           ;
; USE_EAB                 ; ON            ; Untyped           ;
; MAXIMIZE_SPEED          ; 5             ; Untyped           ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped           ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped           ;
; CBXI_PARAMETER          ; scfifo_hd11   ; Untyped           ;
+-------------------------+---------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scfifo:fifo_8 ;
+-------------------------+---------------+------------------+
; Parameter Name          ; Value         ; Type             ;
+-------------------------+---------------+------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE   ;
; lpm_width               ; 8             ; Signed Integer   ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer   ;
; LPM_WIDTHU              ; 11            ; Signed Integer   ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped          ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped          ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped          ;
; USE_EAB                 ; ON            ; Untyped          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped          ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped          ;
; CBXI_PARAMETER          ; scfifo_1901   ; Untyped          ;
+-------------------------+---------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 84                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 84                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 64576                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 24620                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 279                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                  ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                      ;
; Entity Instance               ; altpll:clkpll                                                                                                                                          ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                                                                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                      ;
; Entity Instance               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; scfifo Parameter Settings by Entity Instance ;
+----------------------------+-----------------+
; Name                       ; Value           ;
+----------------------------+-----------------+
; Number of entity instances ; 2               ;
; Entity Instance            ; scfifo:fifo_32  ;
;     -- FIFO Type           ; Single Clock    ;
;     -- lpm_width           ; 32              ;
;     -- LPM_NUMWORDS        ; 512             ;
;     -- LPM_SHOWAHEAD       ; OFF             ;
;     -- USE_EAB             ; ON              ;
; Entity Instance            ; scfifo:fifo_8   ;
;     -- FIFO Type           ; Single Clock    ;
;     -- lpm_width           ; 8               ;
;     -- LPM_NUMWORDS        ; 2048            ;
;     -- LPM_SHOWAHEAD       ; OFF             ;
;     -- USE_EAB             ; ON              ;
+----------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dummy_svr:CSI"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; svr_channel_id    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; svr_ls            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; svr_le            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; svr_data_type     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; svr_cpu_int       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; address[5..2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:d2"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:d1"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; held    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip" ;
+----------+--------+----------+---------------------------------------------+
; Port     ; Type   ; Severity ; Details                                     ;
+----------+--------+----------+---------------------------------------------+
; app_rstn ; Output ; Info     ; Explicitly unconnected                      ;
; test_sim ; Input  ; Info     ; Stuck at GND                                ;
+----------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig" ;
+---------------------------+-------+----------+-----------------------------------+
; Port                      ; Type  ; Severity ; Details                           ;
+---------------------------+-------+----------+-----------------------------------+
; offset_cancellation_reset ; Input ; Info     ; Stuck at GND                      ;
+---------------------------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xillybus:xillybus_ins|pcie_c4_1x:pcie"                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; app_clk            ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; app_int_ack        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; app_int_sts        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; app_msi_num        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; app_msi_tc         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; clk250_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; clk500_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; cpl_err            ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "cpl_err[6..6]" will be connected to GND. ;
; cpl_err            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; hpg_ctrler         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; lane_act           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; lmi_ack            ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; lmi_addr           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; lmi_din            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; lmi_dout           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; lmi_rden           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; lmi_wren           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pclk_in            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pex_msi_num        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pipe_mode          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pm_auxpwr          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pm_data            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pm_event           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; rx_st_bardec0      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; rx_st_be0          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; test_in            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; phystatus_ext      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rx_st_mask0        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rxdata0_ext        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rxdatak0_ext       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rxelecidle0_ext    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rxstatus0_ext      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; rxvalid0_ext       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; derr_cor_ext_rcv0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; derr_cor_ext_rpl   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; derr_rpl           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; ko_cpl_spc_vc0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; powerdown_ext      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; r2c_err0           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; rate_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; rc_rx_digitalreset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; reset_status       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; rx_fifo_empty0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; rx_fifo_full0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; rxpolarity0_ext    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; suc_spd_neg        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; tx_fifo_full0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; txcompl0_ext       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; txdata0_ext        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; txdatak0_ext       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; txdetectrx_ext     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; txelecidle0_ext    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xillybus:xillybus_ins"                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; user_r_mem_8_rden      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_r_mem_8_empty     ; Input  ; Info     ; Stuck at GND                                                                        ;
; user_r_mem_8_eof       ; Input  ; Info     ; Stuck at GND                                                                        ;
; user_r_mem_8_open      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_w_mem_8_wren      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_w_mem_8_full      ; Input  ; Info     ; Stuck at GND                                                                        ;
; user_w_mem_8_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_w_mem_8_open      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_mem_8_addr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_mem_8_addr_update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_r_read_32_eof     ; Input  ; Info     ; Stuck at GND                                                                        ;
; user_w_write_32_wren   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_w_write_32_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; user_r_read_8_eof      ; Input  ; Info     ; Stuck at GND                                                                        ;
; quiesce                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 84                  ; 84               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+-------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                        ; Details ;
+-------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------+---------+
; current_state.DATA_TRANSFER   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.DATA_TRANSFER                              ; N/A     ;
; current_state.DATA_TRANSFER   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.DATA_TRANSFER                              ; N/A     ;
; current_state.READ_COLUMNS    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_COLUMNS                               ; N/A     ;
; current_state.READ_COLUMNS    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_COLUMNS                               ; N/A     ;
; current_state.READ_ENABLE     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_ENABLE                                ; N/A     ;
; current_state.READ_ENABLE     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_ENABLE                                ; N/A     ;
; current_state.READ_ROWS       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_ROWS                                  ; N/A     ;
; current_state.READ_ROWS       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.READ_ROWS                                  ; N/A     ;
; current_state.WAIT            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT~_wirecell                             ; N/A     ;
; current_state.WAIT            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT~_wirecell                             ; N/A     ;
; current_state.WAIT_FOR_FS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_FOR_FS                                ; N/A     ;
; current_state.WAIT_FOR_FS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_FOR_FS                                ; N/A     ;
; current_state.WRITE_COLUMNS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_COLUMNS                              ; N/A     ;
; current_state.WRITE_COLUMNS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_COLUMNS                              ; N/A     ;
; current_state.WRITE_ENABLE    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; current_state.WRITE_ENABLE    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; current_state.WRITE_FULL      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_FULL                                 ; N/A     ;
; current_state.WRITE_FULL      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_FULL                                 ; N/A     ;
; current_state.WRITE_ROWS      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_ROWS                                 ; N/A     ;
; current_state.WRITE_ROWS      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WRITE_ROWS                                 ; N/A     ;
; dummy_svr:CSI|address[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]~0                                             ; N/A     ;
; dummy_svr:CSI|address[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]~0                                             ; N/A     ;
; dummy_svr:CSI|address[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]~1                                             ; N/A     ;
; dummy_svr:CSI|address[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]~1                                             ; N/A     ;
; dummy_svr:CSI|address[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|address[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|enable          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|enable                                     ; N/A     ;
; dummy_svr:CSI|enable          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|enable                                     ; N/A     ;
; dummy_svr:CSI|read            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read~1                                                   ; N/A     ;
; dummy_svr:CSI|read            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read~1                                                   ; N/A     ;
; dummy_svr:CSI|readdata[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata~9                                 ; N/A     ;
; dummy_svr:CSI|readdata[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata~9                                 ; N/A     ;
; dummy_svr:CSI|readdata[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[10]~10                            ; N/A     ;
; dummy_svr:CSI|readdata[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[10]~10                            ; N/A     ;
; dummy_svr:CSI|readdata[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[3]~7                              ; N/A     ;
; dummy_svr:CSI|readdata[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|readdata[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|readdata[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|readdata[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|readdata[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|readdata[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|readdata[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dummy_svr:CSI|readdata[7]~8                              ; N/A     ;
; dummy_svr:CSI|reset_n         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced~_wirecell                  ; N/A     ;
; dummy_svr:CSI|reset_n         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced~_wirecell                  ; N/A     ;
; dummy_svr:CSI|write           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Selector0~1                                              ; N/A     ;
; dummy_svr:CSI|write           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Selector0~1                                              ; N/A     ;
; dummy_svr:CSI|writedata[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Selector1~3                                              ; N/A     ;
; dummy_svr:CSI|writedata[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Selector1~3                                              ; N/A     ;
; dummy_svr:CSI|writedata[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[10]~0                                          ; N/A     ;
; dummy_svr:CSI|writedata[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[10]~0                                          ; N/A     ;
; dummy_svr:CSI|writedata[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[3]~1                                           ; N/A     ;
; dummy_svr:CSI|writedata[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                      ; N/A     ;
; dummy_svr:CSI|writedata[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; dummy_svr:CSI|writedata[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; dummy_svr:CSI|writedata[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; dummy_svr:CSI|writedata[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; dummy_svr:CSI|writedata[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; dummy_svr:CSI|writedata[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]~2                                           ; N/A     ;
; xillybus:xillybus_ins|clk_125 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altpll:clkpll|pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
+-------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 05 18:37:24 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xillydemo -c xillydemo
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/dummy_svr.v
    Info (12023): Found entity 1: dummy_svr
Info (12021): Found 1 design units, including 1 entities, in source file src/debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file src/xillybus.v
    Info (12023): Found entity 1: xillybus
Info (12021): Found 1 design units, including 1 entities, in source file src/xillydemo.v
    Info (12023): Found entity 1: xillydemo
Info (12021): Found 5 design units, including 5 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b
    Info (12023): Found entity 2: alt4gxb_reset_controller
    Info (12023): Found entity 3: altpcie_txcred_patch
    Info (12023): Found entity 4: altpcie_tl_cfg_pipe
    Info (12023): Found entity 5: altpcie_pcie_reconfig_bridge
Info (12021): Found 3 design units, including 3 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v
    Info (12023): Found entity 1: altpcie_reconfig_3cgx_alt_dprio_v5k
    Info (12023): Found entity 2: altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp
    Info (12023): Found entity 3: altpcie_reconfig_3cgx
Info (12021): Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes
Info (12021): Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v
    Info (12023): Found entity 1: pcie_c4_1x_rs_hip
Info (12021): Found 2 design units, including 2 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v
    Info (12023): Found entity 1: pcie_c4_1x_serdes_alt_c3gxb_7cf8
    Info (12023): Found entity 2: pcie_c4_1x_serdes
Info (12021): Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/core/xillybus_core.qxp
    Info (12023): Found entity 1: xillybus_core
Info (12021): Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v
    Info (12023): Found entity 1: pcie_c4_1x
Info (12021): Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/old/rtl/dummy_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v
    Info (12023): Found entity 1: pcie_c4_1x_core
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(191): created implicit net for "svr_channel"
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(194): created implicit net for "enable_2"
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(195): created implicit net for "enable_hs_clk"
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(196): created implicit net for "enable_hs_lane1"
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(197): created implicit net for "enable_hs_lane2"
Warning (10236): Verilog HDL Implicit Net warning at dummy_svr.v(198): created implicit net for "svr_enable"
Info (12127): Elaborating entity "xillydemo" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:clkpll"
Info (12130): Elaborated megafunction instantiation "altpll:clkpll"
Info (12133): Instantiated megafunction "altpll:clkpll" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "altpll:clkpll|pll_altpll:auto_generated"
Info (12128): Elaborating entity "xillybus" for hierarchy "xillybus:xillybus_ins"
Info (12128): Elaborating entity "pcie_c4_1x" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie"
Info (12128): Elaborating entity "pcie_c4_1x_serdes" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes"
Info (12128): Elaborating entity "pcie_c4_1x_serdes_alt_c3gxb_7cf8" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component"
Warning (10034): Output port "rx_patterndetect[0]" at pcie_c4_1x_serdes.v(105) has no driver
Warning (10034): Output port "rx_syncstatus[0]" at pcie_c4_1x_serdes.v(106) has no driver
Info (12128): Elaborating entity "altpll" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "20"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "dpa_divide_by" = "2"
    Info (12134): Parameter "dpa_multiply_by" = "25"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "operation_mode" = "no_compensation"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info (12023): Found entity 1: altpll_nn81
Info (12128): Elaborating entity "altpll_nn81" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0|altpll_nn81:auto_generated"
Info (12128): Elaborating entity "altpcie_rs_serdes" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes"
Info (12128): Elaborating entity "pcie_c4_1x_core" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper"
Info (12128): Elaborating entity "altpcie_hip_pipen1b" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"
Info (12128): Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0"
Info (12128): Elaborating entity "altpcie_tl_cfg_pipe" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst"
Info (12128): Elaborating entity "altpcie_reconfig_3cgx" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig"
Info (12128): Elaborating entity "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component"
Info (12128): Elaborating entity "alt_cal_c3gxb" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb" with the following parameter:
    Info (12134): Parameter "channel_address_width" = "2"
    Info (12134): Parameter "number_of_channels" = "4"
    Info (12134): Parameter "sim_model_mode" = "FALSE"
    Info (12134): Parameter "lpm_type" = "alt_cal_c3gxb"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux"
Info (12131): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux", which is child of megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf
    Info (12023): Found entity 1: mux_4vc
Info (12128): Elaborating entity "mux_4vc" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_4vc:auto_generated"
Info (12128): Elaborating entity "altpcie_reconfig_3cgx_alt_dprio_v5k" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf
    Info (12023): Found entity 1: cmpr_87e
Info (12128): Elaborating entity "cmpr_87e" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf
    Info (12023): Found entity 1: cmpr_kae
Info (12128): Elaborating entity "cmpr_kae" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_kae:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf
    Info (12023): Found entity 1: cmpr_usd
Info (12128): Elaborating entity "cmpr_usd" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_usd:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" with the following parameter:
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf
    Info (12023): Found entity 1: cntr_29h
Info (12128): Elaborating entity "cntr_29h" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info (12130): Elaborated megafunction instantiation "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info (12133): Instantiated megafunction "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "8"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf
    Info (12023): Found entity 1: decode_8ff
Info (12128): Elaborating entity "decode_8ff" for hierarchy "xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_8ff:auto_generated"
Info (12128): Elaborating entity "pcie_c4_1x_rs_hip" for hierarchy "xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip"
Info (12128): Elaborating entity "xillybus_core" for hierarchy "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:d1"
Warning (10230): Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "dummy_svr" for hierarchy "dummy_svr:CSI"
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(191): object "svr_channel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(194): object "enable_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(195): object "enable_hs_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(196): object "enable_hs_lane1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(197): object "enable_hs_lane2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dummy_svr.v(198): object "svr_enable" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at dummy_svr.v(191): truncated value with size 2 to match size of target (1)
Warning (10034): Output port "svr_channel_id" at dummy_svr.v(56) has no driver
Info (12128): Elaborating entity "scfifo" for hierarchy "scfifo:fifo_32"
Info (12130): Elaborated megafunction instantiation "scfifo:fifo_32"
Info (12133): Instantiated megafunction "scfifo:fifo_32" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_hd11.tdf
    Info (12023): Found entity 1: scfifo_hd11
Info (12128): Elaborating entity "scfifo_hd11" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2vv.tdf
    Info (12023): Found entity 1: a_dpfifo_2vv
Info (12128): Elaborating entity "a_dpfifo_2vv" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf
    Info (12023): Found entity 1: a_fefifo_t7e
Info (12128): Elaborating entity "a_fefifo_t7e" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf
    Info (12023): Found entity 1: cntr_as7
Info (12128): Elaborating entity "cntr_as7" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_vrt.tdf
    Info (12023): Found entity 1: dpram_vrt
Info (12128): Elaborating entity "dpram_vrt" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7k1.tdf
    Info (12023): Found entity 1: altsyncram_m7k1
Info (12128): Elaborating entity "altsyncram_m7k1" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf
    Info (12023): Found entity 1: cntr_urb
Info (12128): Elaborating entity "cntr_urb" for hierarchy "scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:rd_ptr_count"
Info (12128): Elaborating entity "scfifo" for hierarchy "scfifo:fifo_8"
Info (12130): Elaborated megafunction instantiation "scfifo:fifo_8"
Info (12133): Instantiated megafunction "scfifo:fifo_8" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1901.tdf
    Info (12023): Found entity 1: scfifo_1901
Info (12128): Elaborating entity "scfifo_1901" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k001.tdf
    Info (12023): Found entity 1: a_dpfifo_k001
Info (12128): Elaborating entity "a_dpfifo_k001" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf
    Info (12023): Found entity 1: a_fefifo_sae
Info (12128): Elaborating entity "a_fefifo_sae" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jt7.tdf
    Info (12023): Found entity 1: cntr_jt7
Info (12128): Elaborating entity "cntr_jt7" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|cntr_jt7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_rrt.tdf
    Info (12023): Found entity 1: dpram_rrt
Info (12128): Elaborating entity "dpram_rrt" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87k1.tdf
    Info (12023): Found entity 1: altsyncram_87k1
Info (12128): Elaborating entity "altsyncram_87k1" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf
    Info (12023): Found entity 1: cntr_7tb
Info (12128): Elaborating entity "cntr_7tb" for hierarchy "scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:rd_ptr_count"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset_n_but" is missing source, defaulting to GND
Warning (12010): Port "TxsAddress_i" on the entity instantiation of "altpcie_hip_pipen1b_inst" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset_n_but" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset_n_but" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a624.tdf
    Info (12023): Found entity 1: altsyncram_a624
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q0d.tdf
    Info (12023): Found entity 1: mux_q0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eli.tdf
    Info (12023): Found entity 1: cntr_eli
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf
    Info (12023): Found entity 1: cmpr_nkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf
    Info (12023): Found entity 1: cntr_idj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iki.tdf
    Info (12023): Found entity 1: cntr_iki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 107 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 844 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[16]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[24]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_rden_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[26]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_wren_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[9]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[29]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[18]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_wren_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[28]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[14]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[10]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[8]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[12]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[27]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[13]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[17]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[22]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[19]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[23]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[15]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[25]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[30]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[11]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[21]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[31]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_rden_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|quiesce_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[20]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_mask0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|app_msi_req_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_sop0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[32]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[35]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_empty0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_fifo_empty0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_valid0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_ready0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_rden_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[33]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_wren_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[34]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|recv_dma_idle_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_open_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[9]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[8]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[7]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[6]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[5]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[4]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[3]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[2]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[1]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[0]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_wren_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_rden_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_eop0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[1]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[0]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[52]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[55]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[54]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[22]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_ready0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[50]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[51]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[2]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[1]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[3]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[3]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|recv_dma_idle_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[24]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_update_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[0]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_valid0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[2]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[4]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[35]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[27]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[36]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[49]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[33]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[37]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[41]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[29]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[40]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[42]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[30]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[38]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[43]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[26]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[39]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[45]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[31]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[47]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[48]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[4]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[62]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[34]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[32]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[28]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[44]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[5]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[6]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[7]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[8]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[9]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[10]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[11]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[12]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[13]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[14]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[15]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[16]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[17]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[18]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[19]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[20]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[21]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_mask0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|app_msi_req_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[25]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[63]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_err0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_sop0_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[57]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[56]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[53]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[23]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[61]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[60]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[46]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[58]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[59]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[26]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[14]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[29]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[30]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[55]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[21]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[25]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[9]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[54]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[12]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[53]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[18]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[42]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[28]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[8]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[43]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[22]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[10]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[24]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[28]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[23]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[48]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[18]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[31]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[13]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[20]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[16]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[49]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[50]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[17]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[17]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[31]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[63]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[52]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_perstn_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[40]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[8]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[21]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[15]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[16]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_wr_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[44]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[22]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[27]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[12]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[11]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[20]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[22]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[23]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[11]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[10]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[35]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[12]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[38]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_wr_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[19]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[21]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[39]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[33]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[51]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[9]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[8]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[41]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[23]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[37]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[19]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[30]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[10]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[29]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[9]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[11]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[15]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_eop0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_sop0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[24]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[13]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[56]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[60]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[45]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[51]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_valid0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|app_msi_ack_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_full_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_ready0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[24]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[23]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_eof_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[15]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[25]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bus_clk_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[31]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[30]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[28]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[29]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[27]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[26]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[22]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[20]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[21]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[19]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[18]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[17]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[16]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[15]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[14]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[13]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[12]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[11]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[10]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[9]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[8]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[5]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[58]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[28]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[26]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_empty_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_full_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_eof_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_empty_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_full_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_eof_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_empty_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[52]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[50]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[3]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[24]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[62]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[30]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[2]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[32]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[20]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[34]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[17]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[18]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[61]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[25]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[19]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[48]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[49]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_err0_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[42]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[44]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[45]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[46]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[47]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[43]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[41]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[27]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[35]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[1]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[0]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[39]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[32]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[38]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[33]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[36]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[40]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[37]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[34]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[31]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[26]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[13]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[47]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[16]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[4]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[36]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[29]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[6]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[59]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[25]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[27]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[46]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[14]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[14]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|trn_terr_drop_n_w~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[7]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[57]~input"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[10]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[1]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[0]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[14]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[23]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_wren_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[11]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[7]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[5]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[2]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|quiesce_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[21]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[1]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[5]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[2]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[6]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[4]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[22]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[19]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[24]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[25]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[29]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[17]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[6]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[30]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_rden_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[20]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_data_w[3]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[15]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[0]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[26]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[27]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[31]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[28]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_wren_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[3]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[7]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[13]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_open_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[16]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[12]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_rden_w~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_data_w[4]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_data_w[18]~output"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|trn_terr_drop_n_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_err0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_eop0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_be0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_bardec0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_fifo_empty0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_empty0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[35]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[34]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[33]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[32]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_cred0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[53]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[44]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[50]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[54]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[48]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[33]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[43]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[55]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[39]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[63]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[41]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[40]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_wr_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[51]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[38]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[52]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[49]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_data_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_perstn_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[42]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[35]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[37]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[36]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[62]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[58]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_valid0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[45]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_sop0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[51]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_8_full_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[37]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[34]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[40]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[33]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_eof_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[41]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[56]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|app_msi_ack_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[34]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[38]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_empty_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[60]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[32]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[47]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[42]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[39]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_empty_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_add_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_rdptr0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[44]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_fifo_wrptr0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[50]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[36]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[59]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_ready0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[47]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[32]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_mem_8_full_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[24]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[48]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[61]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[49]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[46]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bus_clk_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[35]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_w_write_32_full_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[57]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_mem_8_eof_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[45]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[43]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_sts_w[52]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_8_eof_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_empty_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[46]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rx_st_data0_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[60]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_err0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[55]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[37]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[43]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[40]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[34]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[42]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[41]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[20]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[31]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[5]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[26]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[59]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[39]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[19]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[22]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[21]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[38]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[29]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[54]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[48]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[44]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[61]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tl_cfg_ctl_wr_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[56]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[13]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[8]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_update_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[50]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_r_read_32_data_w[14]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[47]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[62]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[7]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[0]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_eop0_w"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[45]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[49]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[6]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[36]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[4]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[46]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[52]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[3]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[53]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[63]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|user_mem_8_addr_w[1]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[15]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[28]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[57]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[30]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[9]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[51]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[16]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[32]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[17]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[25]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[10]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[11]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[58]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[2]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[33]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[12]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[18]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[23]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[35]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[27]"
    Info (35027): Removed I/O cell "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|tx_st_data0_w[24]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 557 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[13]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[14]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[15]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[16]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[17]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[18]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[20]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[24]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[25]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[26]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[27]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[31]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[0]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[1]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[2]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[3]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[4]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[5]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[6]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[7]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[8]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[9]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[10]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[11]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[12]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[13]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[14]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[15]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[16]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[17]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[18]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[19]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[20]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[21]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[22]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[23]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[24]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[25]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[26]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[27]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[28]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[29]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[30]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[31]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[32]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[33]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[34]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[35]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[36]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[37]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[38]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[39]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[40]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[41]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[42]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[43]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[44]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[45]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[46]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[47]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[48]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[49]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[50]"
    Info (35004): Node: "xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[52]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|altsyncram:fifo_ram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_2[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_1[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_0[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer_3[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[8]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[9]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[10]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[11]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[12]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[13]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[14]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[15]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[16]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[17]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[18]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[19]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[20]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[21]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[22]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[23]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[24]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[25]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[26]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[27]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[28]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[29]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[30]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|client_wr_data[31]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unit_addr_5:unit_addr_5_ins|unit_5_addr_changed"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_wren"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[7]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[8]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[9]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[10]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[11]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[12]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[13]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[14]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[15]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[16]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[17]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[18]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[19]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[20]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[21]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[22]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[23]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[24]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[25]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[26]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[27]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[28]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[29]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[30]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|user_w_write_32_data[31]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_5_data[7]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wren_d"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_pointer[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_segment[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|wr_segment[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|rd_pointer[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[7]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[8]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[9]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[10]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[11]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[12]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[13]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[14]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[15]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[16]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[17]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[18]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[19]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[20]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[21]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[22]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[23]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[24]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[25]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[26]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[27]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[28]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[29]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[30]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|data_d[31]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[0]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_wren"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[1]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[2]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[3]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[4]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[5]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[6]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[7]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[8]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[9]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[10]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[11]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[12]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[13]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[14]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[15]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[16]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[17]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[18]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[19]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[20]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[21]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[22]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[23]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[24]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[25]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[26]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[27]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[28]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[29]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[30]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_2_data[31]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[8]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[9]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[10]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[11]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[12]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[13]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[14]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[15]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[16]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[17]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[18]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[19]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[20]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[21]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[22]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[23]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[24]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[25]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[26]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[27]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[28]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[29]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[30]"
    Info (35004): Node: "xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[31]"
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "user_buttons[0]"
Info (21057): Implemented 10368 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 9907 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Thu Mar 05 18:38:16 2015
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:45


