
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.020012                       # Number of seconds simulated
sim_ticks                                 20011809730                       # Number of ticks simulated
final_tick                                20011809730                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 331679                       # Simulator instruction rate (inst/s)
host_op_rate                                   339812                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              494872304                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650340                       # Number of bytes of host memory used
host_seconds                                    40.44                       # Real time elapsed on the host
sim_insts                                    13412524                       # Number of instructions simulated
sim_ops                                      13741412                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           74048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              236480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        74048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          74048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        25664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            25664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3695                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           401                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 401                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3700215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8116807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11817022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3700215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3700215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1282443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1282443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1282443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3700215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8116807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              13099465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1157.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2533.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.020281714574                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            22                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            22                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 8974                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 363                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3695                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         401                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  236160                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    24448                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   236480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 25664                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                315                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                378                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                345                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                281                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               183                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                31                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 3                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    20011759735                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3695                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   401                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3540                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      142                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1201                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     215.713572                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    131.394139                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    254.395751                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           655     54.54%     54.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          196     16.32%     70.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          100      8.33%     79.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          101      8.41%     87.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           39      3.25%     90.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31      2.58%     93.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      1.00%     94.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      0.67%     95.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           59      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1201                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      167.590909                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      35.863042                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     631.609483                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             21     95.45%     95.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2944-3071            1      4.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             22                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           22                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.363636                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.337908                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.953463                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7     31.82%     31.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                15     68.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             22                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        74048                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162112                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        24448                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 3700215.072952324990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 8100816.577172203921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1221678.615270344075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1157                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2538                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          401                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     46173943                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    278596866                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 252206406757                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39908.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    109770.24                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 628943657.75                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     255583309                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                324770809                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18450000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      69263.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 88013.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         11.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       12.65                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2552                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      313                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.16                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.05                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4885683.53                       # Average gap between requests
system.mem_ctrl.pageHitRate                     70.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   4555320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   2409825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16114980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 1628640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          279046560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              92440320                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              16185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        956721630                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        469260480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        4005777540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              5844422505                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             292.048674                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           19766081392                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      31426441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      118040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   16446212712                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1222021554                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       95971550                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   2098137473                       # Time in different power states
system.mem_ctrl_1.actEnergy                   4062660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2147970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10231620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  365400                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          466511760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             113333100                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              37782720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1323641460                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1053379680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3521943900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              6533784210                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             326.496419                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           19663983344                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      82093726                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      197340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14018123814                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   2743183148                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       68322948                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2902746094                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1076653                       # Number of BP lookups
system.cpu.branchPred.condPredicted            781955                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41654                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               863379                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  849920                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.441125                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  112698                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 66                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2903                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2386                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          835                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         18012430                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13412524                       # Number of instructions committed
system.cpu.committedOps                      13741412                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        109306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.342956                       # CPI: cycles per instruction
system.cpu.ipc                               0.744626                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6251106     45.49%     45.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                    317      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     45.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                5932400     43.17%     88.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1557573     11.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 13741412                       # Class of committed instruction
system.cpu.tickCycles                        16906014                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1106416                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            5461799                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions           6118855                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1434955                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.005978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7204802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7924                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            909.238011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.005978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28842644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28842644                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5652732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5652732                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1544046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1544046                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      7196778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7196778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7196778                       # number of overall hits
system.cpu.dcache.overall_hits::total         7196778                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4354                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7448                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11802                       # number of overall misses
system.cpu.dcache.overall_misses::total         11802                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    207484805                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    207484805                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    894574978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    894574978                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1102059783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1102059783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1102059783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1102059783                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5657086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5657086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1551494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1551494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7208580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7208580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7208580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7208580                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000770                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004801                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001637                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47653.836702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47653.836702                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120109.422395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120109.422395                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93379.069903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93379.069903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93379.069903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93379.069903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7008                       # number of writebacks
system.cpu.dcache.writebacks::total              7008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3292                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3878                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3768                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4156                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7924                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7924                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    173312667                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    173312667                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    525394122                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    525394122                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    698706789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    698706789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    698706789                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    698706789                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001099                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45995.930732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45995.930732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126418.219923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126418.219923                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88176.020823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88176.020823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88176.020823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88176.020823                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7412                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.454320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3474062                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2567.673319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.454320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6949479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6949479                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3472709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3472709                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3472709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3472709                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3472709                       # number of overall hits
system.cpu.icache.overall_hits::total         3472709                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1354                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1354                       # number of overall misses
system.cpu.icache.overall_misses::total          1354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159965113                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159965113                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    159965113                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159965113                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159965113                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159965113                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3474063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3474063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3474063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3474063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3474063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3474063                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000390                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000390                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000390                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000390                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000390                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000390                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 118142.624077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 118142.624077                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 118142.624077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 118142.624077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 118142.624077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 118142.624077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156958747                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156958747                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156958747                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156958747                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156958747                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156958747                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115922.265140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115922.265140                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115922.265140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115922.265140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115922.265140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115922.265140                       # average overall mshr miss latency
system.cpu.icache.replacements                    850                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1925.357335                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              16270                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             3702                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.394922                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     4.638431                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   469.578097                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  1451.140807                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.002265                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.229286                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.708565                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.940116                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          769                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           133990                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          133990                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks         7008                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         7008                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data         2051                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         2051                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst          196                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         3320                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         3516                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst          196                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         5371                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            5567                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst          196                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         5371                       # number of overall hits
system.cpu.l2cache.overall_hits::total           5567                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         2105                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         2105                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst         1158                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          448                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1606                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst         1158                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         2553                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          3711                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst         1158                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         2553                       # number of overall misses
system.cpu.l2cache.overall_misses::total         3711                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    443104574                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    443104574                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst    144738858                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     52959148                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    197698006                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst    144738858                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    496063722                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    640802580                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst    144738858                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    496063722                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    640802580                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         7008                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         7008                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data         4156                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         4156                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst         1354                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         3768                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         5122                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst         1354                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         7924                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         9278                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst         1354                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         7924                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         9278                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.506497                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.506497                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.855244                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.118896                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.313549                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.855244                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.322186                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.399978                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.855244                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.322186                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.399978                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 210500.985273                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 210500.985273                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 124990.378238                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 118212.383929                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 123099.630137                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 124990.378238                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 194306.197415                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 172676.523848                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 124990.378238                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 194306.197415                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 172676.523848                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks          401                       # number of writebacks
system.cpu.l2cache.writebacks::total              401                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           15                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         2105                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         2105                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1158                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          433                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1591                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst         1158                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         2538                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         3696                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst         1158                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         2538                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         3696                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    396331474                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    396331474                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119030318                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     41761379                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    160791697                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst    119030318                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    438092853                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    557123171                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst    119030318                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    438092853                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    557123171                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.506497                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.506497                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.855244                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.114915                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.310621                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.855244                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.320293                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.398362                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.855244                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.320293                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.398362                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 188280.985273                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 188280.985273                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 102789.566494                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96446.602771                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101063.291640                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 102789.566494                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 172613.417258                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 150736.788690                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 102789.566494                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 172613.417258                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 150736.788690                       # average overall mshr miss latency
system.cpu.l2cache.replacements                  1654                       # number of replacements
system.l2bus.snoop_filter.tot_requests          17540                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         8278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              536                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5121                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7409                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2507                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4156                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4156                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5122                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         3557                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        23260                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   26817                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        86592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       955648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1042240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1654                       # Total snoops (count)
system.l2bus.snoopTraffic                       25664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              10932                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.061014                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.239366                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    10265     93.90%     93.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                      667      6.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                10932                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             50630492                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7515915                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            44035580                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          4813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  20011809730                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          401                       # Transaction distribution
system.membus.trans_dist::CleanEvict              717                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2105                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1590                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         8508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  262144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3695                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7129287                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           22943661                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
