Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  2 23:44:11 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.445        0.000                      0                 1607        0.041        0.000                      0                 1607        3.750        0.000                       0                   688  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.445        0.000                      0                 1607        0.041        0.000                      0                 1607        3.750        0.000                       0                   688  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 1.846ns (19.947%)  route 7.408ns (80.053%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           0.458    11.264    U_Core/U_ControlUnit/q_reg[8]_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.326    11.590 r  U_Core/U_ControlUnit/q[9]_i_3/O
                         net (fo=1, routed)           0.670    12.260    U_Core/U_ControlUnit/q[9]_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.124    12.384 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           1.109    13.493    U_Core/U_ControlUnit/q_reg[30][7]
    SLICE_X7Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.617 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.720    14.337    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.782    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 1.846ns (20.006%)  route 7.381ns (79.994%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           1.003    11.808    U_Core/U_ControlUnit/q_reg[8]_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.326    12.134 r  U_Core/U_ControlUnit/q[8]_i_3/O
                         net (fo=1, routed)           0.403    12.537    U_Core/U_ControlUnit/q[8]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.661 r  U_Core/U_ControlUnit/q[8]_i_1/O
                         net (fo=2, routed)           0.945    13.606    U_Core/U_ControlUnit/q_reg[30][6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.579    14.310    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.510    14.851    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.891    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.846ns (20.212%)  route 7.287ns (79.788%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           1.003    11.808    U_Core/U_ControlUnit/q_reg[8]_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.326    12.134 r  U_Core/U_ControlUnit/q[8]_i_3/O
                         net (fo=1, routed)           0.403    12.537    U_Core/U_ControlUnit/q[8]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.661 r  U_Core/U_ControlUnit/q[8]_i_1/O
                         net (fo=2, routed)           0.945    13.606    U_Core/U_ControlUnit/q_reg[30][6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.485    14.215    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.825    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 1.616ns (17.993%)  route 7.365ns (82.007%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_7/O
                         net (fo=2, routed)           1.225    12.003    U_Core/U_ControlUnit/q_reg[6]_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.127 r  U_Core/U_ControlUnit/q[7]_i_3/O
                         net (fo=1, routed)           0.451    12.578    U_Core/U_ControlUnit/q[7]_i_3_n_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.702 r  U_Core/U_ControlUnit/q[7]_i_1/O
                         net (fo=2, routed)           0.696    13.399    U_Core/U_ControlUnit/q_reg[30][5]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.523 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.541    14.064    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.752    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.616ns (17.927%)  route 7.399ns (82.073%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_7/O
                         net (fo=2, routed)           1.225    12.003    U_Core/U_ControlUnit/q_reg[6]_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.127 r  U_Core/U_ControlUnit/q[7]_i_3/O
                         net (fo=1, routed)           0.451    12.578    U_Core/U_ControlUnit/q[7]_i_3_n_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.702 r  U_Core/U_ControlUnit/q[7]_i_1/O
                         net (fo=2, routed)           0.696    13.399    U_Core/U_ControlUnit/q_reg[30][5]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.523 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.574    14.097    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.510    14.851    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.818    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.324ns (14.652%)  route 7.713ns (85.348%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=107, routed)         1.374     6.981    U_Core/U_DataPath/U_PC/q_reg[31]_0[5]
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.105 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.846     7.951    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=11, routed)          1.039     9.114    U_Core/U_DataPath/U_PC/q_reg[2]_4
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.238 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.662     9.900    U_Core/U_ControlUnit/q_reg[30]_5
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.024 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.493    11.517    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  U_Core/U_ControlUnit/q[30]_i_6__0/O
                         net (fo=1, routed)           0.859    12.500    U_Core/U_ControlUnit/q[30]_i_6__0_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.624 r  U_Core/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.882    13.506    U_Core/U_ControlUnit/q_reg[30][28]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124    13.630 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.558    14.188    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X2Y23          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.504    14.845    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y23          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 1.616ns (17.772%)  route 7.477ns (82.228%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_7/O
                         net (fo=2, routed)           0.950    11.727    U_Core/U_ControlUnit/q_reg[6]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.851 r  U_Core/U_ControlUnit/q[6]_i_3/O
                         net (fo=1, routed)           0.689    12.540    U_Core/U_ControlUnit/q[6]_i_3_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.664 r  U_Core/U_ControlUnit/q[6]_i_1/O
                         net (fo=2, routed)           0.821    13.486    U_Core/U_ControlUnit/q_reg[30][4]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.610 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.565    14.175    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.510    14.851    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.915    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.846ns (20.462%)  route 7.176ns (79.538%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.277     8.345    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13/O
                         net (fo=1, routed)           0.824     9.319    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_13_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328     9.647 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12/O
                         net (fo=2, routed)           1.007    10.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_12_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[9]_i_7/O
                         net (fo=2, routed)           0.458    11.264    U_Core/U_ControlUnit/q_reg[8]_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.326    11.590 r  U_Core/U_ControlUnit/q[9]_i_3/O
                         net (fo=1, routed)           0.670    12.260    U_Core/U_ControlUnit/q[9]_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.124    12.384 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           1.109    13.493    U_Core/U_ControlUnit/q_reg[30][7]
    SLICE_X7Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.617 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.487    14.104    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.510    14.851    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.848    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 1.324ns (14.721%)  route 7.670ns (85.279%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=107, routed)         1.374     6.981    U_Core/U_DataPath/U_PC/q_reg[31]_0[5]
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.105 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.846     7.951    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=11, routed)          1.039     9.114    U_Core/U_DataPath/U_PC/q_reg[2]_4
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.238 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.662     9.900    U_Core/U_ControlUnit/q_reg[30]_5
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.024 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.493    11.517    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  U_Core/U_ControlUnit/q[30]_i_6__0/O
                         net (fo=1, routed)           0.859    12.500    U_Core/U_ControlUnit/q[30]_i_6__0_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.624 r  U_Core/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.882    13.506    U_Core/U_ControlUnit/q_reg[30][28]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124    13.630 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.516    14.145    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.507    14.848    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.912    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.842ns (20.368%)  route 7.202ns (79.632%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          1.344     6.944    U_Core/U_ControlUnit/Q[1]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=122, routed)         1.243     8.311    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__2/i__carry__2[4]
    SLICE_X15Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.461 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_14/O
                         net (fo=1, routed)           0.546     9.007    U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_14_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I0_O)        0.326     9.333 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_12/O
                         net (fo=2, routed)           1.055    10.389    U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_12_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.148    10.537 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[5]_i_7/O
                         net (fo=2, routed)           1.097    11.633    U_Core/U_ControlUnit/q_reg[4]_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.961 r  U_Core/U_ControlUnit/q[4]_i_3/O
                         net (fo=1, routed)           0.466    12.427    U_Core/U_ControlUnit/q[4]_i_3_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.551 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           0.911    13.463    U_Core/U_ControlUnit/q_reg[30][2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.587 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.539    14.126    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.512    14.853    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.903    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.581%)  route 0.192ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.148     1.595 r  U_APB_Master/temp_wdata_reg_reg[6]/Q
                         net (fo=5, routed)           0.192     1.787    U_RAM/D[6]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.746    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.158     1.769    U_RAM/mem_reg_0[6]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.158     1.769    U_RAM/mem_reg_0[3]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.593     1.476    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.054     1.671    u_fnd_pp/U_APB_Intf_GPIO/slv_reg0[22]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.045     1.716 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     1.716    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[22]
    SLICE_X2Y10          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.864     1.991    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[22]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.610    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.852%)  route 0.316ns (69.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.589     1.472    U_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_APB_Master/temp_wdata_reg_reg[26]/Q
                         net (fo=4, routed)           0.316     1.929    U_RAM/D[26]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.819    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.594     1.477    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_GP_UART/u_uart/U_Rx/data_reg[6]/Q
                         net (fo=1, routed)           0.110     1.751    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/DIA0
    SLICE_X2Y8           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y8           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.640    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.592     1.475    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_GP_UART/u_uart/U_Rx/data_reg[0]/Q
                         net (fo=1, routed)           0.112     1.751    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/DIA0
    SLICE_X6Y8           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.863     1.990    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.214     1.800    U_RAM/mem_reg_0[5]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.478%)  route 0.322ns (69.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.591     1.474    U_APB_Master/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_APB_Master/temp_wdata_reg_reg[27]/Q
                         net (fo=4, routed)           0.322     1.937    U_RAM/D[27]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.819    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.161%)  route 0.283ns (68.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.591     1.474    U_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_APB_Master/temp_wdata_reg_reg[4]/Q
                         net (fo=5, routed)           0.283     1.885    U_RAM/D[4]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.873     2.001    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.766    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y22    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y21    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y22    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y22    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[20]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK



