{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 00:31:31 2024 " "Info: Processing started: Wed Dec 04 00:31:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ir -c ir --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ir -c ir --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 2 -1 0 } } { "e:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "x\[1\]~reg0 a\[1\] clk 5.231 ns register " "Info: tsu for register \"x\[1\]~reg0\" (data pin = \"a\[1\]\", clock pin = \"clk\") is 5.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.210 ns + Longest pin register " "Info: + Longest pin to register delay is 8.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns a\[1\] 1 PIN PIN_122 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'a\[1\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.952 ns) + CELL(0.206 ns) 8.102 ns x\[1\]~reg0feeder 2 COMB LCCOMB_X2_Y1_N26 1 " "Info: 2: + IC(6.952 ns) + CELL(0.206 ns) = 8.102 ns; Loc. = LCCOMB_X2_Y1_N26; Fanout = 1; COMB Node = 'x\[1\]~reg0feeder'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { a[1] x[1]~reg0feeder } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.210 ns x\[1\]~reg0 3 REG LCFF_X2_Y1_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.210 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'x\[1\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { x[1]~reg0feeder x[1]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 15.32 % ) " "Info: Total cell delay = 1.258 ns ( 15.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.952 ns ( 84.68 % ) " "Info: Total interconnect delay = 6.952 ns ( 84.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { a[1] x[1]~reg0feeder x[1]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { a[1] {} a[1]~combout {} x[1]~reg0feeder {} x[1]~reg0 {} } { 0.000ns 0.000ns 6.952ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.939 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.666 ns) 2.939 ns x\[1\]~reg0 2 REG LCFF_X2_Y1_N27 1 " "Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'x\[1\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { clk x[1]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 55.12 % ) " "Info: Total cell delay = 1.620 ns ( 55.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 44.88 % ) " "Info: Total interconnect delay = 1.319 ns ( 44.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[1]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[1]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { a[1] x[1]~reg0feeder x[1]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { a[1] {} a[1]~combout {} x[1]~reg0feeder {} x[1]~reg0 {} } { 0.000ns 0.000ns 6.952ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[1]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[1]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk x\[3\] x\[3\]~reg0 8.505 ns register " "Info: tco from clock \"clk\" to destination pin \"x\[3\]\" through register \"x\[3\]~reg0\" is 8.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.939 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.666 ns) 2.939 ns x\[3\]~reg0 2 REG LCFF_X2_Y1_N7 1 " "Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 1; REG Node = 'x\[3\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { clk x[3]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 55.12 % ) " "Info: Total cell delay = 1.620 ns ( 55.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 44.88 % ) " "Info: Total interconnect delay = 1.319 ns ( 44.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[3]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[3]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.262 ns + Longest register pin " "Info: + Longest register to pin delay is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x\[3\]~reg0 1 REG LCFF_X2_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 1; REG Node = 'x\[3\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(3.256 ns) 5.262 ns x\[3\] 2 PIN PIN_143 0 " "Info: 2: + IC(2.006 ns) + CELL(3.256 ns) = 5.262 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'x\[3\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { x[3]~reg0 x[3] } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 61.88 % ) " "Info: Total cell delay = 3.256 ns ( 61.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.006 ns ( 38.12 % ) " "Info: Total interconnect delay = 2.006 ns ( 38.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { x[3]~reg0 x[3] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { x[3]~reg0 {} x[3] {} } { 0.000ns 2.006ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[3]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[3]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { x[3]~reg0 x[3] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { x[3]~reg0 {} x[3] {} } { 0.000ns 2.006ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "x\[6\]~reg0 a\[6\] clk -0.739 ns register " "Info: th for register \"x\[6\]~reg0\" (data pin = \"a\[6\]\", clock pin = \"clk\") is -0.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.939 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.666 ns) 2.939 ns x\[6\]~reg0 2 REG LCFF_X2_Y1_N29 1 " "Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 1; REG Node = 'x\[6\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { clk x[6]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 55.12 % ) " "Info: Total cell delay = 1.620 ns ( 55.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 44.88 % ) " "Info: Total interconnect delay = 1.319 ns ( 44.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[6]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[6]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.984 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns a\[6\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'a\[6\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(0.460 ns) 3.984 ns x\[6\]~reg0 2 REG LCFF_X2_Y1_N29 1 " "Info: 2: + IC(2.414 ns) + CELL(0.460 ns) = 3.984 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 1; REG Node = 'x\[6\]~reg0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { a[6] x[6]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/QuartusProject/ir/ir.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 39.41 % ) " "Info: Total cell delay = 1.570 ns ( 39.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 60.59 % ) " "Info: Total interconnect delay = 2.414 ns ( 60.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { a[6] x[6]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { a[6] {} a[6]~combout {} x[6]~reg0 {} } { 0.000ns 0.000ns 2.414ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk x[6]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} x[6]~reg0 {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.954ns 0.666ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { a[6] x[6]~reg0 } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { a[6] {} a[6]~combout {} x[6]~reg0 {} } { 0.000ns 0.000ns 2.414ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 00:31:32 2024 " "Info: Processing ended: Wed Dec 04 00:31:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
