// Seed: 1537296395
module module_0 (
    output tri id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8
    , id_14,
    output tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12
);
  logic id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri0 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output wor id_11,
    input tri0 id_12,
    output tri id_13,
    input supply1 id_14,
    output tri0 id_15,
    output wor id_16
);
  assign id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_15,
      id_5,
      id_10,
      id_12,
      id_2,
      id_7,
      id_4,
      id_14,
      id_10
  );
  assign modCall_1.id_5 = 0;
endmodule
