LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY PROJETO IS
	PORT(
		
		ENTRADA_1: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		ENTRADA_2: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		
		SAIDA_RESULTADO: OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
		SAIDA_OPERACAO_DISPLAY: OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
		
		SAIDA_OPERACAO_LEDS: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		
		PUSH_RESULTADO: IN STD_LOGIC;
		PUSH_OPERACAO: IN STD_LOGIC
	);
END PROJETO;

ARCHITECTURE MODELO OF PROJETO IS 


END MODELO;