TimeQuest Timing Analyzer report for BB_SYSTEM
Tue Feb 27 07:39:21 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; BB_SYSTEM                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-4         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                 ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock Name         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; BB_SYSTEM_CLOCK_50 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BB_SYSTEM_CLOCK_50 } ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 198.18 MHz ; 198.18 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------+
; Slow 1200mV 85C Model Setup Summary         ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; -4.046 ; -47.360       ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Hold Summary         ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.358 ; 0.000         ;
+--------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+--------+---------------------+
; Clock              ; Slack  ; End Point TNS       ;
+--------------------+--------+---------------------+
; BB_SYSTEM_CLOCK_50 ; -3.000 ; -42.000             ;
+--------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -4.046 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.979      ;
; -4.046 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.979      ;
; -4.017 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.950      ;
; -3.989 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.922      ;
; -3.928 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.861      ;
; -3.870 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.803      ;
; -3.777 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.710      ;
; -3.658 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.591      ;
; -3.514 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 4.446      ;
; -3.480 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 4.412      ;
; -3.426 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.359      ;
; -3.372 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 4.304      ;
; -3.178 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.111      ;
; -3.122 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.055      ;
; -3.122 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.055      ;
; -3.093 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.026      ;
; -3.090 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 4.023      ;
; -3.066 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.999      ;
; -3.065 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.998      ;
; -3.004 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.937      ;
; -2.946 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.879      ;
; -2.866 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.061     ; 3.800      ;
; -2.866 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.798      ;
; -2.859 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.061     ; 3.793      ;
; -2.857 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.789      ;
; -2.853 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.786      ;
; -2.838 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.771      ;
; -2.821 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.754      ;
; -2.752 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.685      ;
; -2.746 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.679      ;
; -2.734 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.667      ;
; -2.734 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.667      ;
; -2.728 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.660      ;
; -2.708 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.641      ;
; -2.701 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.634      ;
; -2.695 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.628      ;
; -2.686 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.619      ;
; -2.679 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.612      ;
; -2.641 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.574      ;
; -2.634 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.567      ;
; -2.634 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.567      ;
; -2.634 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.567      ;
; -2.634 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.567      ;
; -2.634 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.567      ;
; -2.618 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.551      ;
; -2.611 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.544      ;
; -2.605 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.538      ;
; -2.601 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.533      ;
; -2.593 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.526      ;
; -2.590 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.522      ;
; -2.589 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.522      ;
; -2.589 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.522      ;
; -2.583 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.516      ;
; -2.577 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.510      ;
; -2.556 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.488      ;
; -2.544 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.477      ;
; -2.544 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.477      ;
; -2.530 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.463      ;
; -2.522 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.454      ;
; -2.503 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.436      ;
; -2.502 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.435      ;
; -2.496 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.429      ;
; -2.473 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.406      ;
; -2.458 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.391      ;
; -2.451 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.384      ;
; -2.448 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.380      ;
; -2.445 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.378      ;
; -2.432 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.365      ;
; -2.424 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.357      ;
; -2.410 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.343      ;
; -2.410 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.343      ;
; -2.406 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.339      ;
; -2.405 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.337      ;
; -2.365 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.298      ;
; -2.365 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.298      ;
; -2.363 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.296      ;
; -2.344 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.277      ;
; -2.343 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.276      ;
; -2.342 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.275      ;
; -2.317 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.249      ;
; -2.304 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.237      ;
; -2.295 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.227      ;
; -2.286 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.219      ;
; -2.281 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.214      ;
; -2.259 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.061     ; 3.193      ;
; -2.254 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.187      ;
; -2.246 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.179      ;
; -2.238 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.170      ;
; -2.233 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.166      ;
; -2.229 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.162      ;
; -2.227 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.159      ;
; -2.227 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.160      ;
; -2.226 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.159      ;
; -2.223 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.156      ;
; -2.219 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.151      ;
; -2.216 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.148      ;
; -2.207 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.062     ; 3.140      ;
; -2.186 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.118      ;
; -2.175 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.107      ;
; -2.175 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.063     ; 3.107      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.358 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.377 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.597      ;
; 0.519 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.738      ;
; 0.523 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.742      ;
; 0.537 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.757      ;
; 0.538 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.757      ;
; 0.542 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.761      ;
; 0.544 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.763      ;
; 0.549 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.769      ;
; 0.682 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.902      ;
; 0.683 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.903      ;
; 0.697 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.917      ;
; 0.704 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.923      ;
; 0.705 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.924      ;
; 0.712 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.931      ;
; 0.720 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.940      ;
; 0.735 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.953      ;
; 0.746 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.966      ;
; 0.834 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.053      ;
; 0.836 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.055      ;
; 0.837 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.056      ;
; 0.849 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.068      ;
; 0.862 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 1.080      ;
; 0.884 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.103      ;
; 0.905 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.124      ;
; 0.992 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.211      ;
; 1.085 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.306      ;
; 1.118 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.337      ;
; 1.120 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.339      ;
; 1.122 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.341      ;
; 1.156 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.375      ;
; 1.160 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.380      ;
; 1.164 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.383      ;
; 1.172 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.391      ;
; 1.201 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.420      ;
; 1.202 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.421      ;
; 1.209 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.428      ;
; 1.214 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.433      ;
; 1.229 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.448      ;
; 1.229 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.448      ;
; 1.245 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.464      ;
; 1.258 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.477      ;
; 1.260 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.479      ;
; 1.271 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.490      ;
; 1.272 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.491      ;
; 1.274 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.493      ;
; 1.274 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.493      ;
; 1.296 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.515      ;
; 1.305 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.524      ;
; 1.311 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.530      ;
; 1.312 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.531      ;
; 1.319 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.538      ;
; 1.331 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.550      ;
; 1.332 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.551      ;
; 1.372 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.591      ;
; 1.373 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.593      ;
; 1.390 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.609      ;
; 1.390 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.609      ;
; 1.391 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.611      ;
; 1.398 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.617      ;
; 1.401 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.620      ;
; 1.401 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.620      ;
; 1.401 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.620      ;
; 1.402 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.621      ;
; 1.402 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.621      ;
; 1.409 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.628      ;
; 1.409 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.628      ;
; 1.416 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.635      ;
; 1.417 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.636      ;
; 1.421 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.640      ;
; 1.422 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.641      ;
; 1.424 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.643      ;
; 1.427 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.646      ;
; 1.431 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.650      ;
; 1.433 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.652      ;
; 1.437 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.656      ;
; 1.440 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.659      ;
; 1.440 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.659      ;
; 1.441 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.660      ;
; 1.444 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.664      ;
; 1.462 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.681      ;
; 1.466 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.686      ;
; 1.466 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.686      ;
; 1.466 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 1.686      ;
; 1.471 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.690      ;
; 1.471 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.690      ;
; 1.472 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.691      ;
; 1.485 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.704      ;
; 1.500 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.719      ;
; 1.501 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.720      ;
; 1.512 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.731      ;
; 1.515 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.734      ;
; 1.516 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.735      ;
; 1.543 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.762      ;
; 1.544 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.763      ;
; 1.549 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 1.768      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 221.19 MHz ; 221.19 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; -3.521 ; -39.397       ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.312 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; BB_SYSTEM_CLOCK_50 ; -3.000 ; -42.000            ;
+--------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -3.521 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.461      ;
; -3.521 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.461      ;
; -3.499 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.439      ;
; -3.473 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.413      ;
; -3.403 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.343      ;
; -3.369 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.309      ;
; -3.274 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.214      ;
; -3.179 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 4.119      ;
; -3.004 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.943      ;
; -2.974 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.913      ;
; -2.903 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.843      ;
; -2.853 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.792      ;
; -2.722 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.662      ;
; -2.716 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.656      ;
; -2.716 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.656      ;
; -2.694 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.634      ;
; -2.668 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.608      ;
; -2.635 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.575      ;
; -2.598 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.538      ;
; -2.580 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.520      ;
; -2.564 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.504      ;
; -2.473 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.412      ;
; -2.469 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.409      ;
; -2.466 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.054     ; 3.407      ;
; -2.465 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.404      ;
; -2.455 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.054     ; 3.396      ;
; -2.404 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.344      ;
; -2.377 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.317      ;
; -2.374 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.314      ;
; -2.356 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.295      ;
; -2.354 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.294      ;
; -2.350 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.290      ;
; -2.321 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.261      ;
; -2.303 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.243      ;
; -2.300 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.240      ;
; -2.297 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.237      ;
; -2.294 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.234      ;
; -2.290 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.230      ;
; -2.288 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.228      ;
; -2.282 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.222      ;
; -2.280 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.220      ;
; -2.280 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.220      ;
; -2.258 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.198      ;
; -2.248 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.188      ;
; -2.242 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.182      ;
; -2.239 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.178      ;
; -2.238 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.178      ;
; -2.234 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.174      ;
; -2.233 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.173      ;
; -2.232 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.172      ;
; -2.221 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.161      ;
; -2.218 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.158      ;
; -2.211 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.151      ;
; -2.199 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.138      ;
; -2.178 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.118      ;
; -2.175 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.115      ;
; -2.172 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.112      ;
; -2.166 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.106      ;
; -2.163 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.102      ;
; -2.163 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.103      ;
; -2.157 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.096      ;
; -2.128 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.068      ;
; -2.116 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.056      ;
; -2.112 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.052      ;
; -2.107 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.047      ;
; -2.086 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.026      ;
; -2.080 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.020      ;
; -2.075 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.015      ;
; -2.068 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 3.007      ;
; -2.062 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 3.002      ;
; -2.059 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.999      ;
; -2.047 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.987      ;
; -2.036 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.975      ;
; -2.033 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.973      ;
; -2.014 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.954      ;
; -2.012 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.952      ;
; -2.007 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.947      ;
; -1.980 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.920      ;
; -1.974 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.914      ;
; -1.969 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.909      ;
; -1.958 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.898      ;
; -1.946 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.886      ;
; -1.938 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.878      ;
; -1.937 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.877      ;
; -1.927 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.866      ;
; -1.917 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.857      ;
; -1.912 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.851      ;
; -1.912 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.852      ;
; -1.903 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.054     ; 2.844      ;
; -1.895 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.834      ;
; -1.891 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.831      ;
; -1.885 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.825      ;
; -1.872 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.811      ;
; -1.864 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.803      ;
; -1.858 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.798      ;
; -1.856 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.796      ;
; -1.851 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.791      ;
; -1.849 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.788      ;
; -1.841 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.055     ; 2.781      ;
; -1.834 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.056     ; 2.773      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.312 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.335 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.470 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.669      ;
; 0.478 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.677      ;
; 0.485 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.684      ;
; 0.490 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.689      ;
; 0.494 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.693      ;
; 0.499 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.698      ;
; 0.504 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.704      ;
; 0.625 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.825      ;
; 0.626 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.826      ;
; 0.635 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.835      ;
; 0.648 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.847      ;
; 0.649 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.848      ;
; 0.654 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.853      ;
; 0.664 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.864      ;
; 0.677 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.875      ;
; 0.681 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.881      ;
; 0.748 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.949      ;
; 0.770 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.969      ;
; 0.780 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.979      ;
; 0.792 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.990      ;
; 0.812 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.011      ;
; 0.813 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.012      ;
; 0.907 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.106      ;
; 0.980 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.179      ;
; 0.985 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.184      ;
; 1.013 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.212      ;
; 1.020 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.219      ;
; 1.028 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.227      ;
; 1.036 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.235      ;
; 1.041 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.241      ;
; 1.055 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.254      ;
; 1.071 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.270      ;
; 1.098 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.297      ;
; 1.099 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.298      ;
; 1.100 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.299      ;
; 1.102 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.301      ;
; 1.111 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.310      ;
; 1.113 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.312      ;
; 1.126 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.325      ;
; 1.133 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.332      ;
; 1.135 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.334      ;
; 1.140 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.339      ;
; 1.161 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.360      ;
; 1.162 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.361      ;
; 1.163 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.362      ;
; 1.169 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.368      ;
; 1.174 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.373      ;
; 1.188 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.387      ;
; 1.191 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.390      ;
; 1.192 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.391      ;
; 1.213 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.412      ;
; 1.230 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.429      ;
; 1.230 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.429      ;
; 1.248 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.447      ;
; 1.248 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.447      ;
; 1.254 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.454      ;
; 1.258 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.457      ;
; 1.260 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.459      ;
; 1.260 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.459      ;
; 1.261 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.460      ;
; 1.261 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.460      ;
; 1.263 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.462      ;
; 1.268 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.468      ;
; 1.272 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.471      ;
; 1.275 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.474      ;
; 1.278 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.477      ;
; 1.280 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.479      ;
; 1.280 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.479      ;
; 1.286 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.485      ;
; 1.287 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.486      ;
; 1.289 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.488      ;
; 1.290 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.489      ;
; 1.291 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.490      ;
; 1.294 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.493      ;
; 1.295 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.494      ;
; 1.295 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.494      ;
; 1.309 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.508      ;
; 1.317 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.517      ;
; 1.330 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.530      ;
; 1.330 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.530      ;
; 1.330 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 1.530      ;
; 1.346 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.545      ;
; 1.348 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.547      ;
; 1.349 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.548      ;
; 1.349 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.548      ;
; 1.372 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.571      ;
; 1.374 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.573      ;
; 1.375 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.574      ;
; 1.375 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.574      ;
; 1.376 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.575      ;
; 1.377 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.576      ;
; 1.384 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.583      ;
; 1.385 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 1.584      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------+
; Fast 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; -1.797 ; -13.808       ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Fast 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.186 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; BB_SYSTEM_CLOCK_50 ; -3.000 ; -52.781            ;
+--------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -1.797 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.748      ;
; -1.793 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.744      ;
; -1.758 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.709      ;
; -1.753 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.704      ;
; -1.728 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.679      ;
; -1.664 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.615      ;
; -1.627 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.578      ;
; -1.588 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.539      ;
; -1.556 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.506      ;
; -1.510 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.460      ;
; -1.504 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.455      ;
; -1.478 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.428      ;
; -1.343 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.294      ;
; -1.304 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.255      ;
; -1.272 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.222      ;
; -1.270 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.221      ;
; -1.268 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.218      ;
; -1.233 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.183      ;
; -1.228 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.178      ;
; -1.203 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.153      ;
; -1.176 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.127      ;
; -1.161 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.111      ;
; -1.160 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.111      ;
; -1.155 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.105      ;
; -1.143 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.094      ;
; -1.139 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.089      ;
; -1.136 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.087      ;
; -1.102 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.052      ;
; -1.097 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.048      ;
; -1.096 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.047      ;
; -1.092 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.043      ;
; -1.084 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.034      ;
; -1.063 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 2.013      ;
; -1.062 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.013      ;
; -1.057 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.008      ;
; -1.057 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.008      ;
; -1.054 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.005      ;
; -1.052 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 2.003      ;
; -1.031 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.038     ; 1.980      ;
; -1.030 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.981      ;
; -1.029 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.980      ;
; -1.022 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.972      ;
; -1.019 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.969      ;
; -1.017 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.967      ;
; -1.016 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.966      ;
; -1.015 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.966      ;
; -1.014 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.964      ;
; -0.992 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.943      ;
; -0.990 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.940      ;
; -0.989 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.939      ;
; -0.988 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.939      ;
; -0.987 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.937      ;
; -0.987 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.938      ;
; -0.986 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.936      ;
; -0.985 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.038     ; 1.934      ;
; -0.984 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.935      ;
; -0.979 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.929      ;
; -0.971 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.921      ;
; -0.953 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.038     ; 1.902      ;
; -0.949 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.900      ;
; -0.943 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.894      ;
; -0.922 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.873      ;
; -0.911 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.861      ;
; -0.910 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.860      ;
; -0.906 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.856      ;
; -0.904 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.855      ;
; -0.903 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.853      ;
; -0.902 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.853      ;
; -0.900 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.851      ;
; -0.899 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.850      ;
; -0.893 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.843      ;
; -0.889 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.839      ;
; -0.887 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.838      ;
; -0.879 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.830      ;
; -0.864 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.814      ;
; -0.861 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.811      ;
; -0.860 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.810      ;
; -0.857 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.807      ;
; -0.856 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.807      ;
; -0.855 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.805      ;
; -0.851 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.802      ;
; -0.846 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.796      ;
; -0.842 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.793      ;
; -0.828 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.778      ;
; -0.820 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.038     ; 1.769      ;
; -0.818 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.768      ;
; -0.817 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.038     ; 1.766      ;
; -0.814 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.764      ;
; -0.809 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.759      ;
; -0.808 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.759      ;
; -0.803 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.754      ;
; -0.801 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.751      ;
; -0.796 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.746      ;
; -0.794 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.745      ;
; -0.793 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.743      ;
; -0.790 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.740      ;
; -0.782 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.732      ;
; -0.779 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.729      ;
; -0.779 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.036     ; 1.730      ;
; -0.777 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1.000        ; -0.037     ; 1.727      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.186 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.202 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.323      ;
; 0.268 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.403      ;
; 0.351 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_1 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.472      ;
; 0.354 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.475      ;
; 0.360 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.481      ;
; 0.366 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.486      ;
; 0.373 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.038      ; 0.495      ;
; 0.378 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.038      ; 0.505      ;
; 0.433 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.553      ;
; 0.439 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.560      ;
; 0.442 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.562      ;
; 0.444 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.565      ;
; 0.467 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.587      ;
; 0.482 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.603      ;
; 0.512 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_2 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.632      ;
; 0.574 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.695      ;
; 0.584 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.706      ;
; 0.594 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.715      ;
; 0.605 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.725      ;
; 0.608 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.038      ; 0.730      ;
; 0.618 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.738      ;
; 0.619 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.740      ;
; 0.628 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_END_0                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.749      ;
; 0.632 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.753      ;
; 0.636 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.756      ;
; 0.643 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.764      ;
; 0.644 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.764      ;
; 0.651 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.772      ;
; 0.664 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.784      ;
; 0.671 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.791      ;
; 0.673 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.793      ;
; 0.675 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.795      ;
; 0.676 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.796      ;
; 0.691 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.811      ;
; 0.693 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.813      ;
; 0.698 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_0         ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.818      ;
; 0.707 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.827      ;
; 0.709 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.829      ;
; 0.719 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.839      ;
; 0.725 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.845      ;
; 0.729 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[6]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.850      ;
; 0.731 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[7]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.851      ;
; 0.733 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.853      ;
; 0.734 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.854      ;
; 0.740 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.860      ;
; 0.745 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.865      ;
; 0.745 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.865      ;
; 0.746 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[5]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.866      ;
; 0.752 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.873      ;
; 0.756 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.876      ;
; 0.759 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_START_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.879      ;
; 0.760 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[4]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.880      ;
; 0.763 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.883      ;
; 0.770 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.890      ;
; 0.772 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.893      ;
; 0.772 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.893      ;
; 0.772 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.893      ;
; 0.772 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.892      ;
; 0.775 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.895      ;
; 0.776 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.896      ;
; 0.776 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.896      ;
; 0.776 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.896      ;
; 0.777 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.897      ;
; 0.779 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.899      ;
; 0.782 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.902      ;
; 0.784 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.904      ;
; 0.788 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_0         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.908      ;
; 0.789 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.910      ;
; 0.791 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.911      ;
; 0.792 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.912      ;
; 0.796 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.916      ;
; 0.798 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.918      ;
; 0.800 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[3]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_2         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN3_RegFIX0_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.920      ;
; 0.800 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_RESET_0                       ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.920      ;
; 0.804 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.924      ;
; 0.805 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_ADD_RegGEN3_RegGEN3_RegFIX0_0 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.925      ;
; 0.818 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u3|RegGENERAL_Register[2]          ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.939      ;
; 0.818 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_MOV_RegGEN2_RegFIX1_1         ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.938      ;
; 0.830 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[0]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.950      ;
; 0.830 ; WB_SYSTEM:WB_SYSTEM_u0|SC_STATEMACHINE:SC_STATEMACHINE_u0|State_Register.State_DEC_RegGEN2_2                 ; WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|SC_RegGENERAL:SC_RegGENERAL_u2|RegGENERAL_Register[1]          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.950      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+---------------------+---------+-------+----------+---------+---------------------+
; Clock               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack    ; -4.046  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  BB_SYSTEM_CLOCK_50 ; -4.046  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS     ; -47.36  ; 0.0   ; 0.0      ; 0.0     ; -52.781             ;
;  BB_SYSTEM_CLOCK_50 ; -47.360 ; 0.000 ; N/A      ; N/A     ; -52.781             ;
+---------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BB_SYSTEM_CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_Reset_InHigh  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Setup Transfers                                                                     ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 2108     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------+
; Hold Transfers                                                                      ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 2108     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------+
; Clock Status Summary                                         ;
+--------------------+--------------------+------+-------------+
; Target             ; Clock              ; Type ; Status      ;
+--------------------+--------------------+------+-------------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; Base ; Constrained ;
+--------------------+--------------------+------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                     ;
+------------------------+--------------------------------------------------------------------------------------+
; Input Port             ; Comment                                                                              ;
+------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_Reset_InHigh ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------+
; Output Port                     ; Comment                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                     ;
+------------------------+--------------------------------------------------------------------------------------+
; Input Port             ; Comment                                                                              ;
+------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_Reset_InHigh ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------+
; Output Port                     ; Comment                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_DataBUSDisplay_Out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_DataBUSDisplay_Out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 27 07:39:19 2018
Info: Command: quartus_sta BB_SYSTEM -c BB_SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BB_SYSTEM.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name BB_SYSTEM_CLOCK_50 BB_SYSTEM_CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.046             -47.360 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.000 BB_SYSTEM_CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.521             -39.397 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.000 BB_SYSTEM_CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.797             -13.808 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.781 BB_SYSTEM_CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 857 megabytes
    Info: Processing ended: Tue Feb 27 07:39:21 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


