# Im
The verilog HDL is used to try to realize the control and calculation logic of IM, which is mainly realized by synchronous logic, and functions such as table lookup are not realized, and the upper-level main control system needs to be added.
