// Seed: 2965664558
module module_0 ();
  always id_1 <= 1;
  reg  id_2;
  wire id_3;
  wand id_4;
  id_5(
      -1 - 1, id_4, 1
  );
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    input wire id_10,
    input uwire id_11,
    output wand id_12,
    id_17,
    input tri id_13,
    input logic id_14,
    output logic id_15
);
  logic id_18 = id_14;
  assign (pull1, supply0) id_4 = id_1;
  wire id_19, id_20 = id_9;
  always id_15 <= -1'b0;
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_22;
  always id_18 <= id_18 >= -1'b0;
endmodule
