// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Mar 31 15:34:37 2025
// Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu50-fsvh2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "8'b00000001" *) (* ap_ST_fsm_state2 = "8'b00000010" *) (* ap_ST_fsm_state3 = "8'b00000100" *) 
(* ap_ST_fsm_state4 = "8'b00001000" *) (* ap_ST_fsm_state5 = "8'b00010000" *) (* ap_ST_fsm_state6 = "8'b00100000" *) 
(* ap_ST_fsm_state7 = "8'b01000000" *) (* ap_ST_fsm_state8 = "8'b10000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_ce0,
    indata_we0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_ce1,
    indata_we1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_ce0,
    LARc_we0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_ce1,
    LARc_we1,
    LARc_d1,
    LARc_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [7:0]indata_address0;
  output indata_ce0;
  output indata_we0;
  output [15:0]indata_d0;
  input [15:0]indata_q0;
  output [7:0]indata_address1;
  output indata_ce1;
  output indata_we1;
  output [15:0]indata_d1;
  input [15:0]indata_q1;
  output [2:0]LARc_address0;
  output LARc_ce0;
  output LARc_we0;
  output [15:0]LARc_d0;
  input [15:0]LARc_q0;
  output [2:0]LARc_address1;
  output LARc_ce1;
  output LARc_we1;
  output [15:0]LARc_d1;
  input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_address0;
  wire [2:1]\^LARc_address1 ;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire L_ACF_U_n_11;
  wire L_ACF_U_n_12;
  wire L_ACF_U_n_13;
  wire L_ACF_U_n_14;
  wire L_ACF_U_n_15;
  wire L_ACF_U_n_16;
  wire L_ACF_U_n_17;
  wire L_ACF_U_n_18;
  wire L_ACF_U_n_19;
  wire L_ACF_U_n_20;
  wire L_ACF_U_n_204;
  wire L_ACF_U_n_205;
  wire L_ACF_U_n_206;
  wire L_ACF_U_n_207;
  wire L_ACF_U_n_208;
  wire L_ACF_U_n_209;
  wire L_ACF_U_n_21;
  wire L_ACF_U_n_210;
  wire L_ACF_U_n_211;
  wire L_ACF_U_n_212;
  wire L_ACF_U_n_213;
  wire L_ACF_U_n_214;
  wire L_ACF_U_n_215;
  wire L_ACF_U_n_216;
  wire L_ACF_U_n_217;
  wire L_ACF_U_n_218;
  wire L_ACF_U_n_219;
  wire L_ACF_U_n_22;
  wire L_ACF_U_n_220;
  wire L_ACF_U_n_224;
  wire L_ACF_U_n_225;
  wire L_ACF_U_n_226;
  wire L_ACF_U_n_227;
  wire L_ACF_U_n_228;
  wire L_ACF_U_n_229;
  wire L_ACF_U_n_23;
  wire L_ACF_U_n_230;
  wire L_ACF_U_n_231;
  wire L_ACF_U_n_232;
  wire L_ACF_U_n_233;
  wire L_ACF_U_n_234;
  wire L_ACF_U_n_235;
  wire L_ACF_U_n_236;
  wire L_ACF_U_n_237;
  wire L_ACF_U_n_238;
  wire L_ACF_U_n_239;
  wire L_ACF_U_n_24;
  wire L_ACF_U_n_240;
  wire L_ACF_U_n_241;
  wire L_ACF_U_n_242;
  wire L_ACF_U_n_243;
  wire L_ACF_U_n_244;
  wire L_ACF_U_n_245;
  wire L_ACF_U_n_246;
  wire L_ACF_U_n_247;
  wire L_ACF_U_n_248;
  wire L_ACF_U_n_249;
  wire L_ACF_U_n_25;
  wire L_ACF_U_n_250;
  wire L_ACF_U_n_251;
  wire L_ACF_U_n_252;
  wire L_ACF_U_n_253;
  wire L_ACF_U_n_254;
  wire L_ACF_U_n_255;
  wire L_ACF_U_n_256;
  wire L_ACF_U_n_26;
  wire L_ACF_U_n_27;
  wire L_ACF_U_n_273;
  wire L_ACF_U_n_274;
  wire L_ACF_U_n_275;
  wire L_ACF_U_n_276;
  wire L_ACF_U_n_277;
  wire L_ACF_U_n_278;
  wire L_ACF_U_n_279;
  wire L_ACF_U_n_28;
  wire L_ACF_U_n_280;
  wire L_ACF_U_n_281;
  wire L_ACF_U_n_282;
  wire L_ACF_U_n_283;
  wire L_ACF_U_n_284;
  wire L_ACF_U_n_285;
  wire L_ACF_U_n_286;
  wire L_ACF_U_n_287;
  wire L_ACF_U_n_288;
  wire L_ACF_U_n_29;
  wire L_ACF_U_n_30;
  wire L_ACF_U_n_31;
  wire L_ACF_U_n_32;
  wire L_ACF_U_n_33;
  wire L_ACF_U_n_34;
  wire L_ACF_U_n_35;
  wire L_ACF_U_n_36;
  wire L_ACF_U_n_37;
  wire L_ACF_U_n_38;
  wire L_ACF_U_n_39;
  wire L_ACF_U_n_40;
  wire L_ACF_U_n_41;
  wire L_ACF_U_n_42;
  wire L_ACF_U_n_43;
  wire L_ACF_U_n_44;
  wire L_ACF_U_n_45;
  wire L_ACF_U_n_46;
  wire L_ACF_U_n_47;
  wire L_ACF_U_n_48;
  wire L_ACF_U_n_49;
  wire L_ACF_U_n_50;
  wire L_ACF_U_n_51;
  wire L_ACF_U_n_52;
  wire L_ACF_U_n_53;
  wire L_ACF_U_n_54;
  wire L_ACF_U_n_55;
  wire L_ACF_U_n_56;
  wire L_ACF_U_n_57;
  wire L_ACF_U_n_58;
  wire L_ACF_U_n_59;
  wire L_ACF_U_n_60;
  wire L_ACF_U_n_61;
  wire L_ACF_U_n_62;
  wire L_ACF_U_n_63;
  wire L_ACF_U_n_64;
  wire L_ACF_U_n_65;
  wire L_ACF_U_n_66;
  wire L_ACF_U_n_67;
  wire L_ACF_U_n_68;
  wire L_ACF_U_n_69;
  wire L_ACF_U_n_70;
  wire L_ACF_U_n_71;
  wire L_ACF_U_n_72;
  wire L_ACF_U_n_73;
  wire L_ACF_U_n_74;
  wire [3:0]L_ACF_address0;
  wire L_ACF_ce0;
  wire L_ACF_ce1;
  wire [63:0]L_ACF_q0;
  wire [63:0]L_ACF_q1;
  wire L_ACF_we0;
  wire L_ACF_we1;
  wire and_ln107_4_fu_678_p2;
  wire and_ln107_4_reg_1568;
  wire and_ln107_8_reg_2026;
  wire and_ln107_fu_642_p2;
  wire and_ln107_reg_1562;
  wire and_ln107_reg_2020;
  wire \ap_CS_fsm_reg_n_11_[0] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_1;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:0]ap_NS_fsm;
  wire [21:2]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire [14:13]b_assign_fu_1008_p2;
  wire bitoff_U_n_17;
  wire bitoff_U_n_18;
  wire bitoff_U_n_26;
  wire bitoff_U_n_27;
  wire bitoff_ce0;
  wire bitoff_ce3;
  wire [0:0]bitoff_q0;
  wire [0:0]bitoff_q1;
  wire [0:0]bitoff_q2;
  wire [0:0]bitoff_q3;
  wire [15:0]d0;
  wire [2:2]grp_Autocorrelation_fu_40_L_ACF_address0;
  wire [3:0]grp_Autocorrelation_fu_40_L_ACF_address1;
  wire grp_Autocorrelation_fu_40_L_ACF_ce0;
  wire [63:0]grp_Autocorrelation_fu_40_L_ACF_d0;
  wire [63:0]grp_Autocorrelation_fu_40_L_ACF_d1;
  wire grp_Autocorrelation_fu_40_ap_start_reg;
  wire [6:0]grp_Autocorrelation_fu_40_bitoff_address0;
  wire grp_Autocorrelation_fu_40_bitoff_ce0;
  wire grp_Autocorrelation_fu_40_n_16;
  wire grp_Autocorrelation_fu_40_n_170;
  wire grp_Autocorrelation_fu_40_n_171;
  wire grp_Autocorrelation_fu_40_n_211;
  wire grp_Quantization_and_coding_fu_65_ap_start_reg;
  wire grp_Quantization_and_coding_fu_65_n_32;
  wire grp_Quantization_and_coding_fu_65_n_34;
  wire grp_Quantization_and_coding_fu_65_n_35;
  wire grp_Reflection_coefficients_fu_50_ap_start_reg;
  wire grp_Reflection_coefficients_fu_50_bitoff_ce3;
  wire grp_Reflection_coefficients_fu_50_n_11;
  wire grp_Reflection_coefficients_fu_50_n_12;
  wire grp_Reflection_coefficients_fu_50_n_29;
  wire grp_Reflection_coefficients_fu_50_n_30;
  wire grp_Reflection_coefficients_fu_50_n_31;
  wire grp_Reflection_coefficients_fu_50_n_32;
  wire grp_Reflection_coefficients_fu_50_n_33;
  wire grp_Reflection_coefficients_fu_50_n_34;
  wire grp_Reflection_coefficients_fu_50_n_35;
  wire grp_Reflection_coefficients_fu_50_n_36;
  wire grp_Reflection_coefficients_fu_50_n_40;
  wire grp_Reflection_coefficients_fu_50_n_41;
  wire grp_Reflection_coefficients_fu_50_n_54;
  wire grp_Reflection_coefficients_fu_50_n_55;
  wire grp_Reflection_coefficients_fu_50_n_56;
  wire grp_Reflection_coefficients_fu_50_n_57;
  wire grp_Reflection_coefficients_fu_50_n_58;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_LARc_we0;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_14;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_15;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_16;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_17;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_20;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_23;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_24;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_25;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_26;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_27;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_28;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_29;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_30;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_31;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_32;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_33;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_n_34;
  wire [3:0]i_fu_162_reg;
  wire icmp_ln107_fu_466_p2;
  wire icmp_ln107_reg_1537;
  wire icmp_ln172_fu_460_p2;
  wire icmp_ln62_1_fu_994_p2;
  wire icmp_ln62_fu_972_p2;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire or_ln107_2_fu_769_p2__1;
  wire or_ln107_fu_684_p2;
  wire or_ln107_reg_1573;
  wire [4:1]sel0;
  wire sh_prom_cast_cast_cast_cast_reg_15790;
  wire [5:1]sh_prom_cast_cast_cast_fu_782_p1;
  wire [23:16]trunc_ln105_4_fu_681_p3;

  assign LARc_address1[2:1] = \^LARc_address1 [2:1];
  assign LARc_address1[0] = \<const0> ;
  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  assign ap_ready = ap_done;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W L_ACF_U
       (.CO(icmp_ln107_fu_466_p2),
        .D({L_ACF_U_n_11,L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74}),
        .DI(L_ACF_U_n_220),
        .Q(ap_CS_fsm_state14),
        .S({L_ACF_U_n_204,L_ACF_U_n_205,L_ACF_U_n_206,L_ACF_U_n_207,L_ACF_U_n_208,L_ACF_U_n_209,L_ACF_U_n_210,L_ACF_U_n_211}),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0(L_ACF_address0),
        .address1(grp_Autocorrelation_fu_40_L_ACF_address1),
        .and_ln107_4_fu_678_p2(and_ln107_4_fu_678_p2),
        .and_ln107_fu_642_p2(and_ln107_fu_642_p2),
        .\ap_CS_fsm_reg[1] ({ap_NS_fsm_0[21],ap_NS_fsm_0[2]}),
        .\ap_CS_fsm_reg[21] (grp_Reflection_coefficients_fu_50_n_30),
        .\ap_CS_fsm_reg[2] (grp_Reflection_coefficients_fu_50_bitoff_ce3),
        .ap_clk(ap_clk),
        .ce0(L_ACF_ce0),
        .ce1(L_ACF_ce1),
        .d0(d0),
        .d1(grp_Autocorrelation_fu_40_L_ACF_d1),
        .icmp_ln172_fu_460_p2(icmp_ln172_fu_460_p2),
        .or_ln107_fu_684_p2(or_ln107_fu_684_p2),
        .q0(L_ACF_q0),
        .\q0_reg[15] ({sh_prom_cast_cast_cast_cast_reg_15790,grp_Reflection_coefficients_fu_50_n_54,grp_Reflection_coefficients_fu_50_n_55,grp_Reflection_coefficients_fu_50_n_56,grp_Reflection_coefficients_fu_50_n_57,grp_Reflection_coefficients_fu_50_n_58}),
        .\q0_reg[3] ({grp_Autocorrelation_fu_40_bitoff_address0,trunc_ln105_4_fu_681_p3}),
        .q1(L_ACF_q1),
        .\q2_reg[2] (ap_CS_fsm_state4),
        .ram_reg_bram_0_0({L_ACF_U_n_212,L_ACF_U_n_213,L_ACF_U_n_214,L_ACF_U_n_215,L_ACF_U_n_216,L_ACF_U_n_217,L_ACF_U_n_218,L_ACF_U_n_219}),
        .ram_reg_bram_0_1(L_ACF_U_n_224),
        .ram_reg_bram_0_2({L_ACF_U_n_277,L_ACF_U_n_278,L_ACF_U_n_279,L_ACF_U_n_280}),
        .ram_reg_bram_0_3({L_ACF_U_n_281,L_ACF_U_n_282,L_ACF_U_n_283,L_ACF_U_n_284}),
        .ram_reg_bram_1_0({L_ACF_U_n_225,L_ACF_U_n_226,L_ACF_U_n_227,L_ACF_U_n_228,L_ACF_U_n_229,L_ACF_U_n_230,L_ACF_U_n_231,L_ACF_U_n_232}),
        .ram_reg_bram_1_1({L_ACF_U_n_233,L_ACF_U_n_234,L_ACF_U_n_235,L_ACF_U_n_236,L_ACF_U_n_237,L_ACF_U_n_238,L_ACF_U_n_239,L_ACF_U_n_240}),
        .ram_reg_bram_1_2({L_ACF_U_n_241,L_ACF_U_n_242,L_ACF_U_n_243,L_ACF_U_n_244,L_ACF_U_n_245,L_ACF_U_n_246,L_ACF_U_n_247,L_ACF_U_n_248}),
        .ram_reg_bram_1_3({L_ACF_U_n_249,L_ACF_U_n_250,L_ACF_U_n_251,L_ACF_U_n_252,L_ACF_U_n_253,L_ACF_U_n_254,L_ACF_U_n_255,L_ACF_U_n_256}),
        .ram_reg_bram_1_4(grp_Autocorrelation_fu_40_L_ACF_d0),
        .\smax_fu_156_reg[11] ({L_ACF_U_n_285,L_ACF_U_n_286,L_ACF_U_n_287,L_ACF_U_n_288}),
        .\smax_fu_156_reg[5] ({L_ACF_U_n_273,L_ACF_U_n_274,L_ACF_U_n_275,L_ACF_U_n_276}));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_11_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_11_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R bitoff_U
       (.D(b_assign_fu_1008_p2),
        .E(bitoff_ce0),
        .Q(bitoff_q1),
        .and_ln107_4_reg_1568(and_ln107_4_reg_1568),
        .and_ln107_8_reg_2026(and_ln107_8_reg_2026),
        .and_ln107_reg_1562(and_ln107_reg_1562),
        .and_ln107_reg_2020(and_ln107_reg_2020),
        .ap_clk(ap_clk),
        .\b_assign_reg_2055_reg[14] (grp_Autocorrelation_fu_40_n_170),
        .icmp_ln107_reg_1537(icmp_ln107_reg_1537),
        .\icmp_ln57_reg_1995_reg[0] ({bitoff_U_n_26,bitoff_U_n_27}),
        .icmp_ln62_1_fu_994_p2(icmp_ln62_1_fu_994_p2),
        .\icmp_ln62_1_reg_2051_reg[0] (grp_Autocorrelation_fu_40_n_171),
        .icmp_ln62_fu_972_p2(icmp_ln62_fu_972_p2),
        .or_ln107_2_fu_769_p2__1(or_ln107_2_fu_769_p2__1),
        .or_ln107_reg_1573(or_ln107_reg_1573),
        .\q0_reg[0]_0 (bitoff_q0),
        .\q0_reg[1]_0 (bitoff_U_n_17),
        .\q0_reg[3]_0 (sh_prom_cast_cast_cast_fu_782_p1),
        .\q0_reg[3]_1 ({L_ACF_U_n_285,L_ACF_U_n_286,L_ACF_U_n_287,L_ACF_U_n_288}),
        .\q1_reg[3]_0 ({L_ACF_U_n_273,L_ACF_U_n_274,L_ACF_U_n_275,L_ACF_U_n_276}),
        .\q2_reg[0]_0 (bitoff_q2),
        .\q2_reg[0]_1 (bitoff_U_n_18),
        .\q2_reg[3]_0 ({L_ACF_U_n_277,L_ACF_U_n_278,L_ACF_U_n_279,L_ACF_U_n_280}),
        .\q3_reg[0]_0 (bitoff_q3),
        .\q3_reg[3]_0 (bitoff_ce3),
        .\q3_reg[3]_1 ({L_ACF_U_n_281,L_ACF_U_n_282,L_ACF_U_n_283,L_ACF_U_n_284}),
        .\scalauto_2_reg_2042_reg[2] (grp_Autocorrelation_fu_40_n_16),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[3] (grp_Reflection_coefficients_fu_50_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation grp_Autocorrelation_fu_40
       (.D(L_ACF_q1),
        .Q({indata_we1,ap_CS_fsm_state14,grp_Autocorrelation_fu_40_bitoff_ce0}),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0({L_ACF_address0[3],L_ACF_address0[1:0]}),
        .address1(grp_Autocorrelation_fu_40_L_ACF_address1),
        .and_ln107_8_reg_2026(and_ln107_8_reg_2026),
        .and_ln107_reg_2020(and_ln107_reg_2020),
        .\and_ln107_reg_2020_reg[0]_0 (grp_Autocorrelation_fu_40_n_171),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[27]_0 (grp_Autocorrelation_fu_40_n_211),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .\b_assign_reg_2055_reg[11]_0 (bitoff_U_n_18),
        .\b_assign_reg_2055_reg[12]_0 (bitoff_U_n_17),
        .\b_assign_reg_2055_reg[14]_0 (b_assign_fu_1008_p2),
        .ce1(L_ACF_ce1),
        .d1(grp_Autocorrelation_fu_40_L_ACF_d1),
        .\empty_87_fu_200_reg[63]_0 (grp_Autocorrelation_fu_40_L_ACF_d0),
        .grp_Autocorrelation_fu_40_L_ACF_address0(grp_Autocorrelation_fu_40_L_ACF_address0),
        .grp_Autocorrelation_fu_40_L_ACF_ce0(grp_Autocorrelation_fu_40_L_ACF_ce0),
        .grp_Autocorrelation_fu_40_ap_start_reg(grp_Autocorrelation_fu_40_ap_start_reg),
        .\icmp_ln57_reg_1995_reg[0]_0 (grp_Autocorrelation_fu_40_n_16),
        .\icmp_ln57_reg_1995_reg[0]_1 (grp_Autocorrelation_fu_40_n_170),
        .icmp_ln62_1_fu_994_p2(icmp_ln62_1_fu_994_p2),
        .icmp_ln62_fu_972_p2(icmp_ln62_fu_972_p2),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .q0(L_ACF_q0),
        .ram_reg_bram_1({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_11_[0] }),
        .ram_reg_bram_1_0(ap_CS_fsm_state4_1),
        .ram_reg_bram_1_1({i_fu_162_reg[3],i_fu_162_reg[1:0]}),
        .\reg_593_reg[63]_0 ({L_ACF_U_n_11,L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74}),
        .\scalauto_2_reg_2042_reg[0]_0 (bitoff_q2),
        .\scalauto_2_reg_2042_reg[0]_1 (bitoff_q1),
        .\scalauto_2_reg_2042_reg[0]_2 (bitoff_q0),
        .\scalauto_2_reg_2042_reg[2]_0 ({bitoff_U_n_26,bitoff_U_n_27}),
        .\smax_fu_156_reg[14]_0 ({grp_Autocorrelation_fu_40_bitoff_address0,trunc_ln105_4_fu_681_p3}));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_fu_40_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_40_n_211),
        .Q(grp_Autocorrelation_fu_40_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding grp_Quantization_and_coding_fu_65
       (.D({ap_NS_fsm[7],ap_NS_fsm[0]}),
        .LARc_address0(LARc_address0[2:1]),
        .\LARc_address0[1]_0 (grp_Reflection_coefficients_fu_50_n_32),
        .\LARc_address0[2] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_29),
        .\LARc_address0[2]_0 (grp_Reflection_coefficients_fu_50_n_31),
        .LARc_address0_1_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_30),
        .LARc_address1(\^LARc_address1 ),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0(grp_Reflection_coefficients_fu_50_n_36),
        .LARc_ce1(LARc_ce1),
        .LARc_d0({LARc_d0[6],LARc_d0[3:0]}),
        .\LARc_d0[6] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_20),
        .LARc_d0_0_sp_1(grp_Reflection_coefficients_fu_50_n_34),
        .LARc_d0_1_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_14),
        .LARc_d0_2_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_16),
        .LARc_d0_3_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_17),
        .LARc_d1(\^LARc_d1 ),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we0_0(grp_Reflection_coefficients_fu_50_n_29),
        .LARc_we1(LARc_we1),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_11_[0] }),
        .\ap_CS_fsm_reg[6]_0 (grp_Quantization_and_coding_fu_65_n_34),
        .\ap_CS_fsm_reg[7]_0 (grp_Quantization_and_coding_fu_65_n_32),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Quantization_and_coding_fu_65_ap_start_reg(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .\select_ln290_1_reg_1458_reg[4]_0 (grp_Quantization_and_coding_fu_65_n_35));
  FDRE #(
    .INIT(1'b0)) 
    grp_Quantization_and_coding_fu_65_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Quantization_and_coding_fu_65_n_32),
        .Q(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients grp_Reflection_coefficients_fu_50
       (.B({grp_Reflection_coefficients_fu_50_n_11,grp_Reflection_coefficients_fu_50_n_12,sel0}),
        .CO(icmp_ln107_fu_466_p2),
        .D({ap_NS_fsm_0[21],ap_NS_fsm_0[2]}),
        .DI(L_ACF_U_n_220),
        .E(bitoff_ce0),
        .LARc_d0(LARc_d0[15:7]),
        .\LARc_d0[10] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_34),
        .\LARc_d0[11] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_33),
        .\LARc_d0[12] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_32),
        .\LARc_d0[13] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_26),
        .\LARc_d0[14] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_27),
        .\LARc_d0[15] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_28),
        .\LARc_d0[7] ({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\LARc_d0[7]_0 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_23),
        .\LARc_d0[9] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_25),
        .LARc_d0_0_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_15),
        .LARc_d0_8_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_24),
        .LARc_we0({grp_Transformation_to_Log_Area_Ratios_fu_59_LARc_we0,ap_CS_fsm_state2_2}),
        .Q({ap_CS_fsm_state4_1,grp_Reflection_coefficients_fu_50_bitoff_ce3}),
        .S({L_ACF_U_n_204,L_ACF_U_n_205,L_ACF_U_n_206,L_ACF_U_n_207,L_ACF_U_n_208,L_ACF_U_n_209,L_ACF_U_n_210,L_ACF_U_n_211}),
        .address0(L_ACF_address0[2]),
        .and_ln107_4_fu_678_p2(and_ln107_4_fu_678_p2),
        .and_ln107_4_reg_1568(and_ln107_4_reg_1568),
        .and_ln107_fu_642_p2(and_ln107_fu_642_p2),
        .and_ln107_reg_1562(and_ln107_reg_1562),
        .\and_ln107_reg_1562_reg[0]_0 (grp_Reflection_coefficients_fu_50_n_40),
        .\ap_CS_fsm_reg[1]_0 (bitoff_ce3),
        .\ap_CS_fsm_reg[21]_0 (grp_Reflection_coefficients_fu_50_n_35),
        .\ap_CS_fsm_reg[2]_0 (grp_Reflection_coefficients_fu_50_n_29),
        .\ap_CS_fsm_reg[2]_1 (grp_Reflection_coefficients_fu_50_n_41),
        .\ap_CS_fsm_reg[3]_0 (grp_Reflection_coefficients_fu_50_n_36),
        .\ap_CS_fsm_reg[5]_0 (grp_Reflection_coefficients_fu_50_n_34),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ce0(L_ACF_ce0),
        .d0(d0),
        .grp_Autocorrelation_fu_40_L_ACF_address0(grp_Autocorrelation_fu_40_L_ACF_address0),
        .grp_Autocorrelation_fu_40_L_ACF_ce0(grp_Autocorrelation_fu_40_L_ACF_ce0),
        .grp_Reflection_coefficients_fu_50_ap_start_reg(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .grp_Reflection_coefficients_fu_50_ap_start_reg_reg(ap_NS_fsm[4:3]),
        .\i_fu_162_reg[0]_0 (grp_Reflection_coefficients_fu_50_n_30),
        .\i_fu_162_reg[0]_1 (grp_Reflection_coefficients_fu_50_n_33),
        .\i_fu_162_reg[1]_0 (grp_Reflection_coefficients_fu_50_n_32),
        .\i_fu_162_reg[2]_0 (grp_Reflection_coefficients_fu_50_n_31),
        .\i_fu_162_reg[3]_0 ({i_fu_162_reg[3],i_fu_162_reg[1:0]}),
        .icmp_ln107_fu_466_p2_carry__1_0(L_ACF_U_n_224),
        .icmp_ln107_fu_466_p2_carry__1_1({L_ACF_U_n_212,L_ACF_U_n_213,L_ACF_U_n_214,L_ACF_U_n_215,L_ACF_U_n_216,L_ACF_U_n_217,L_ACF_U_n_218,L_ACF_U_n_219}),
        .icmp_ln107_reg_1537(icmp_ln107_reg_1537),
        .\icmp_ln107_reg_1537_reg[0]_0 ({L_ACF_U_n_225,L_ACF_U_n_226,L_ACF_U_n_227,L_ACF_U_n_228,L_ACF_U_n_229,L_ACF_U_n_230,L_ACF_U_n_231,L_ACF_U_n_232}),
        .\icmp_ln107_reg_1537_reg[0]_1 ({L_ACF_U_n_233,L_ACF_U_n_234,L_ACF_U_n_235,L_ACF_U_n_236,L_ACF_U_n_237,L_ACF_U_n_238,L_ACF_U_n_239,L_ACF_U_n_240}),
        .\icmp_ln107_reg_1537_reg[0]_2 ({L_ACF_U_n_241,L_ACF_U_n_242,L_ACF_U_n_243,L_ACF_U_n_244,L_ACF_U_n_245,L_ACF_U_n_246,L_ACF_U_n_247,L_ACF_U_n_248}),
        .\icmp_ln107_reg_1537_reg[0]_3 ({L_ACF_U_n_249,L_ACF_U_n_250,L_ACF_U_n_251,L_ACF_U_n_252,L_ACF_U_n_253,L_ACF_U_n_254,L_ACF_U_n_255,L_ACF_U_n_256}),
        .icmp_ln172_fu_460_p2(icmp_ln172_fu_460_p2),
        .or_ln107_2_fu_769_p2__1(or_ln107_2_fu_769_p2__1),
        .or_ln107_fu_684_p2(or_ln107_fu_684_p2),
        .or_ln107_reg_1573(or_ln107_reg_1573),
        .\q0_reg[3] (grp_Autocorrelation_fu_40_bitoff_ce0),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_0 (bitoff_q0),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_1 (bitoff_q3),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_2 (bitoff_q2),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_3 (bitoff_q1),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 ({sh_prom_cast_cast_cast_cast_reg_15790,grp_Reflection_coefficients_fu_50_n_54,grp_Reflection_coefficients_fu_50_n_55,grp_Reflection_coefficients_fu_50_n_56,grp_Reflection_coefficients_fu_50_n_57,grp_Reflection_coefficients_fu_50_n_58}),
        .\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 (sh_prom_cast_cast_cast_fu_782_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_Reflection_coefficients_fu_50_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_50_n_41),
        .Q(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios grp_Transformation_to_Log_Area_Ratios_fu_59
       (.B({grp_Reflection_coefficients_fu_50_n_11,grp_Reflection_coefficients_fu_50_n_12,sel0}),
        .D(ap_NS_fsm[6:5]),
        .\LARc_addr_reg_266_reg[1]_0 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_30),
        .\LARc_addr_reg_266_reg[2]_0 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_29),
        .LARc_address0(LARc_address0[0]),
        .\LARc_address0[0]_0 ({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .LARc_address0_0_sp_1(grp_Reflection_coefficients_fu_50_n_33),
        .LARc_d0(LARc_d0[5:4]),
        .\LARc_d0[4] (grp_Quantization_and_coding_fu_65_n_35),
        .\LARc_d0[5] (grp_Quantization_and_coding_fu_65_n_34),
        .LARc_d0_1_sp_1(grp_Reflection_coefficients_fu_50_n_35),
        .LARc_q0(LARc_q0),
        .\LARc_q0[15]_0 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_15),
        .\LARc_q0[15]_1 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_16),
        .\LARc_q0[15]_10 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_32),
        .\LARc_q0[15]_11 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_33),
        .\LARc_q0[15]_12 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_34),
        .\LARc_q0[15]_2 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_17),
        .\LARc_q0[15]_3 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_20),
        .\LARc_q0[15]_4 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_23),
        .\LARc_q0[15]_5 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_24),
        .\LARc_q0[15]_6 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_25),
        .\LARc_q0[15]_7 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_26),
        .\LARc_q0[15]_8 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_27),
        .\LARc_q0[15]_9 (grp_Transformation_to_Log_Area_Ratios_fu_59_n_28),
        .LARc_q0_15_sp_1(grp_Transformation_to_Log_Area_Ratios_fu_59_n_14),
        .Q({grp_Transformation_to_Log_Area_Ratios_fu_59_LARc_we0,ap_CS_fsm_state2_2}),
        .\ap_CS_fsm_reg[4] (grp_Transformation_to_Log_Area_Ratios_fu_59_n_31),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Transformation_to_Log_Area_Ratios_fu_59_n_31),
        .Q(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation
   (and_ln107_reg_2020,
    Q,
    and_ln107_8_reg_2026,
    \icmp_ln57_reg_1995_reg[0]_0 ,
    indata_address1,
    indata_ce1,
    indata_ce0,
    indata_we0,
    indata_address0,
    grp_Autocorrelation_fu_40_L_ACF_address0,
    grp_Autocorrelation_fu_40_L_ACF_ce0,
    d1,
    address1,
    \empty_87_fu_200_reg[63]_0 ,
    \icmp_ln57_reg_1995_reg[0]_1 ,
    \and_ln107_reg_2020_reg[0]_0 ,
    \smax_fu_156_reg[14]_0 ,
    indata_d1,
    \ap_CS_fsm_reg[1]_0 ,
    WEBWE,
    WEA,
    address0,
    ce1,
    \ap_CS_fsm_reg[27]_0 ,
    indata_d0,
    ap_clk,
    icmp_ln62_1_fu_994_p2,
    icmp_ln62_fu_972_p2,
    indata_q0,
    indata_q1,
    ap_rst,
    grp_Autocorrelation_fu_40_ap_start_reg,
    D,
    \b_assign_reg_2055_reg[14]_0 ,
    \b_assign_reg_2055_reg[12]_0 ,
    \b_assign_reg_2055_reg[11]_0 ,
    q0,
    ram_reg_bram_1,
    ap_start,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    \scalauto_2_reg_2042_reg[0]_0 ,
    \scalauto_2_reg_2042_reg[0]_1 ,
    \scalauto_2_reg_2042_reg[0]_2 ,
    \scalauto_2_reg_2042_reg[2]_0 ,
    \reg_593_reg[63]_0 );
  output and_ln107_reg_2020;
  output [2:0]Q;
  output and_ln107_8_reg_2026;
  output \icmp_ln57_reg_1995_reg[0]_0 ;
  output [7:0]indata_address1;
  output indata_ce1;
  output indata_ce0;
  output indata_we0;
  output [7:0]indata_address0;
  output [0:0]grp_Autocorrelation_fu_40_L_ACF_address0;
  output grp_Autocorrelation_fu_40_L_ACF_ce0;
  output [63:0]d1;
  output [3:0]address1;
  output [63:0]\empty_87_fu_200_reg[63]_0 ;
  output [0:0]\icmp_ln57_reg_1995_reg[0]_1 ;
  output \and_ln107_reg_2020_reg[0]_0 ;
  output [14:0]\smax_fu_156_reg[14]_0 ;
  output [15:0]indata_d1;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]WEBWE;
  output [0:0]WEA;
  output [2:0]address0;
  output ce1;
  output \ap_CS_fsm_reg[27]_0 ;
  output [15:0]indata_d0;
  input ap_clk;
  input icmp_ln62_1_fu_994_p2;
  input icmp_ln62_fu_972_p2;
  input [15:0]indata_q0;
  input [15:0]indata_q1;
  input ap_rst;
  input grp_Autocorrelation_fu_40_ap_start_reg;
  input [63:0]D;
  input [1:0]\b_assign_reg_2055_reg[14]_0 ;
  input \b_assign_reg_2055_reg[12]_0 ;
  input \b_assign_reg_2055_reg[11]_0 ;
  input [63:0]q0;
  input [2:0]ram_reg_bram_1;
  input ap_start;
  input [0:0]ram_reg_bram_1_0;
  input [2:0]ram_reg_bram_1_1;
  input [0:0]\scalauto_2_reg_2042_reg[0]_0 ;
  input [0:0]\scalauto_2_reg_2042_reg[0]_1 ;
  input [0:0]\scalauto_2_reg_2042_reg[0]_2 ;
  input [1:0]\scalauto_2_reg_2042_reg[2]_0 ;
  input [63:0]\reg_593_reg[63]_0 ;

  wire [63:0]D;
  wire [3:0]L_ACF_addr_11_reg_2539;
  wire [63:0]L_ACF_load_1_reg_2288;
  wire [63:0]L_ACF_load_2_reg_2293;
  wire [63:0]L_ACF_load_3_reg_2327;
  wire [63:0]L_ACF_load_4_reg_2332;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [63:0]add_ln119_1_fu_1233_p2;
  wire [63:0]add_ln119_1_reg_2414;
  wire \add_ln119_1_reg_2414[39]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[47]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[55]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[63]_i_9_n_11 ;
  wire [7:0]add_ln139_fu_1438_p2;
  wire [7:0]add_ln139_reg_2469;
  wire \add_ln139_reg_2469[7]_i_2_n_11 ;
  wire [4:0]add_ln144_fu_1779_p2;
  wire [7:0]add_ln152_fu_1818_p2;
  wire [7:0]add_ln49_fu_617_p2;
  wire [4:2]add_ln79_fu_1036_p2;
  wire [2:0]address0;
  wire [3:0]address1;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_11;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U30_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U39_n_75;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_11;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_11;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_11;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_11;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_11;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_47;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_48;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_49;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_50;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_51;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_52;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_53;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_54;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_55;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_56;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_57;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_58;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_59;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_60;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_61;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_62;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_63;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_64;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_65;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_66;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_67;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_68;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_69;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_70;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_71;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_72;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_73;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_74;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_75;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_76;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_77;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_78;
  wire and_ln107_8_fu_814_p2;
  wire and_ln107_8_reg_2026;
  wire \and_ln107_8_reg_2026[0]_i_2_n_11 ;
  wire and_ln107_fu_784_p2;
  wire and_ln107_reg_2020;
  wire \and_ln107_reg_2020[0]_i_2_n_11 ;
  wire \and_ln107_reg_2020[0]_i_3_n_11 ;
  wire \and_ln107_reg_2020_reg[0]_0 ;
  wire \ap_CS_fsm[21]_i_1_n_11 ;
  wire \ap_CS_fsm[21]_i_2_n_11 ;
  wire \ap_CS_fsm[28]_i_2_n_11 ;
  wire \ap_CS_fsm[28]_i_3_n_11 ;
  wire \ap_CS_fsm[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__0_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__1_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__2_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__3_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__4_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__5_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep__6_n_11 ;
  wire \ap_CS_fsm_reg[14]_rep_n_11 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[22]_rep_n_11 ;
  wire \ap_CS_fsm_reg[23]_rep__0_n_11 ;
  wire \ap_CS_fsm_reg[23]_rep_n_11 ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire \ap_CS_fsm_reg_n_11_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [28:1]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst;
  wire ap_start;
  wire [12:11]b_assign_fu_1008_p2;
  wire [14:11]b_assign_reg_2055;
  wire \b_assign_reg_2055_reg[11]_0 ;
  wire \b_assign_reg_2055_reg[12]_0 ;
  wire [1:0]\b_assign_reg_2055_reg[14]_0 ;
  wire ce1;
  wire [63:0]d1;
  wire [63:0]empty_81_fu_176;
  wire \empty_81_fu_176[15]_i_19_n_11 ;
  wire \empty_81_fu_176[15]_i_20_n_11 ;
  wire \empty_81_fu_176[15]_i_21_n_11 ;
  wire \empty_81_fu_176[15]_i_22_n_11 ;
  wire \empty_81_fu_176[15]_i_23_n_11 ;
  wire \empty_81_fu_176[15]_i_24_n_11 ;
  wire \empty_81_fu_176[15]_i_25_n_11 ;
  wire \empty_81_fu_176[15]_i_26_n_11 ;
  wire \empty_81_fu_176[23]_i_19_n_11 ;
  wire \empty_81_fu_176[23]_i_20_n_11 ;
  wire \empty_81_fu_176[23]_i_21_n_11 ;
  wire \empty_81_fu_176[23]_i_22_n_11 ;
  wire \empty_81_fu_176[23]_i_23_n_11 ;
  wire \empty_81_fu_176[23]_i_24_n_11 ;
  wire \empty_81_fu_176[23]_i_25_n_11 ;
  wire \empty_81_fu_176[23]_i_26_n_11 ;
  wire \empty_81_fu_176[31]_i_19_n_11 ;
  wire \empty_81_fu_176[31]_i_20_n_11 ;
  wire \empty_81_fu_176[31]_i_21_n_11 ;
  wire \empty_81_fu_176[31]_i_22_n_11 ;
  wire \empty_81_fu_176[31]_i_23_n_11 ;
  wire \empty_81_fu_176[31]_i_24_n_11 ;
  wire \empty_81_fu_176[31]_i_25_n_11 ;
  wire \empty_81_fu_176[31]_i_26_n_11 ;
  wire \empty_81_fu_176[39]_i_10_n_11 ;
  wire \empty_81_fu_176[39]_i_11_n_11 ;
  wire \empty_81_fu_176[39]_i_12_n_11 ;
  wire \empty_81_fu_176[39]_i_13_n_11 ;
  wire \empty_81_fu_176[39]_i_19_n_11 ;
  wire \empty_81_fu_176[39]_i_21_n_11 ;
  wire \empty_81_fu_176[39]_i_22_n_11 ;
  wire \empty_81_fu_176[39]_i_2_n_11 ;
  wire \empty_81_fu_176[39]_i_3_n_11 ;
  wire \empty_81_fu_176[39]_i_4_n_11 ;
  wire \empty_81_fu_176[39]_i_5_n_11 ;
  wire \empty_81_fu_176[47]_i_10_n_11 ;
  wire \empty_81_fu_176[47]_i_11_n_11 ;
  wire \empty_81_fu_176[47]_i_12_n_11 ;
  wire \empty_81_fu_176[47]_i_13_n_11 ;
  wire \empty_81_fu_176[47]_i_14_n_11 ;
  wire \empty_81_fu_176[47]_i_15_n_11 ;
  wire \empty_81_fu_176[47]_i_16_n_11 ;
  wire \empty_81_fu_176[47]_i_17_n_11 ;
  wire \empty_81_fu_176[47]_i_2_n_11 ;
  wire \empty_81_fu_176[47]_i_3_n_11 ;
  wire \empty_81_fu_176[47]_i_4_n_11 ;
  wire \empty_81_fu_176[47]_i_5_n_11 ;
  wire \empty_81_fu_176[47]_i_6_n_11 ;
  wire \empty_81_fu_176[47]_i_7_n_11 ;
  wire \empty_81_fu_176[47]_i_8_n_11 ;
  wire \empty_81_fu_176[47]_i_9_n_11 ;
  wire \empty_81_fu_176[55]_i_10_n_11 ;
  wire \empty_81_fu_176[55]_i_11_n_11 ;
  wire \empty_81_fu_176[55]_i_12_n_11 ;
  wire \empty_81_fu_176[55]_i_13_n_11 ;
  wire \empty_81_fu_176[55]_i_14_n_11 ;
  wire \empty_81_fu_176[55]_i_15_n_11 ;
  wire \empty_81_fu_176[55]_i_16_n_11 ;
  wire \empty_81_fu_176[55]_i_17_n_11 ;
  wire \empty_81_fu_176[55]_i_2_n_11 ;
  wire \empty_81_fu_176[55]_i_3_n_11 ;
  wire \empty_81_fu_176[55]_i_4_n_11 ;
  wire \empty_81_fu_176[55]_i_5_n_11 ;
  wire \empty_81_fu_176[55]_i_6_n_11 ;
  wire \empty_81_fu_176[55]_i_7_n_11 ;
  wire \empty_81_fu_176[55]_i_8_n_11 ;
  wire \empty_81_fu_176[55]_i_9_n_11 ;
  wire \empty_81_fu_176[63]_i_10_n_11 ;
  wire \empty_81_fu_176[63]_i_11_n_11 ;
  wire \empty_81_fu_176[63]_i_12_n_11 ;
  wire \empty_81_fu_176[63]_i_13_n_11 ;
  wire \empty_81_fu_176[63]_i_14_n_11 ;
  wire \empty_81_fu_176[63]_i_15_n_11 ;
  wire \empty_81_fu_176[63]_i_16_n_11 ;
  wire \empty_81_fu_176[63]_i_2_n_11 ;
  wire \empty_81_fu_176[63]_i_3_n_11 ;
  wire \empty_81_fu_176[63]_i_4_n_11 ;
  wire \empty_81_fu_176[63]_i_5_n_11 ;
  wire \empty_81_fu_176[63]_i_6_n_11 ;
  wire \empty_81_fu_176[63]_i_7_n_11 ;
  wire \empty_81_fu_176[63]_i_8_n_11 ;
  wire \empty_81_fu_176[63]_i_9_n_11 ;
  wire \empty_81_fu_176[7]_i_17_n_11 ;
  wire \empty_81_fu_176[7]_i_18_n_11 ;
  wire \empty_81_fu_176[7]_i_19_n_11 ;
  wire \empty_81_fu_176[7]_i_20_n_11 ;
  wire \empty_81_fu_176[7]_i_21_n_11 ;
  wire \empty_81_fu_176[7]_i_22_n_11 ;
  wire \empty_81_fu_176[7]_i_23_n_11 ;
  wire \empty_81_fu_176_reg_n_11_[0] ;
  wire \empty_81_fu_176_reg_n_11_[10] ;
  wire \empty_81_fu_176_reg_n_11_[11] ;
  wire \empty_81_fu_176_reg_n_11_[12] ;
  wire \empty_81_fu_176_reg_n_11_[13] ;
  wire \empty_81_fu_176_reg_n_11_[14] ;
  wire \empty_81_fu_176_reg_n_11_[15] ;
  wire \empty_81_fu_176_reg_n_11_[16] ;
  wire \empty_81_fu_176_reg_n_11_[17] ;
  wire \empty_81_fu_176_reg_n_11_[18] ;
  wire \empty_81_fu_176_reg_n_11_[19] ;
  wire \empty_81_fu_176_reg_n_11_[1] ;
  wire \empty_81_fu_176_reg_n_11_[20] ;
  wire \empty_81_fu_176_reg_n_11_[21] ;
  wire \empty_81_fu_176_reg_n_11_[22] ;
  wire \empty_81_fu_176_reg_n_11_[23] ;
  wire \empty_81_fu_176_reg_n_11_[24] ;
  wire \empty_81_fu_176_reg_n_11_[25] ;
  wire \empty_81_fu_176_reg_n_11_[26] ;
  wire \empty_81_fu_176_reg_n_11_[27] ;
  wire \empty_81_fu_176_reg_n_11_[28] ;
  wire \empty_81_fu_176_reg_n_11_[29] ;
  wire \empty_81_fu_176_reg_n_11_[2] ;
  wire \empty_81_fu_176_reg_n_11_[30] ;
  wire \empty_81_fu_176_reg_n_11_[31] ;
  wire \empty_81_fu_176_reg_n_11_[32] ;
  wire \empty_81_fu_176_reg_n_11_[33] ;
  wire \empty_81_fu_176_reg_n_11_[34] ;
  wire \empty_81_fu_176_reg_n_11_[35] ;
  wire \empty_81_fu_176_reg_n_11_[36] ;
  wire \empty_81_fu_176_reg_n_11_[37] ;
  wire \empty_81_fu_176_reg_n_11_[38] ;
  wire \empty_81_fu_176_reg_n_11_[39] ;
  wire \empty_81_fu_176_reg_n_11_[3] ;
  wire \empty_81_fu_176_reg_n_11_[40] ;
  wire \empty_81_fu_176_reg_n_11_[41] ;
  wire \empty_81_fu_176_reg_n_11_[42] ;
  wire \empty_81_fu_176_reg_n_11_[43] ;
  wire \empty_81_fu_176_reg_n_11_[44] ;
  wire \empty_81_fu_176_reg_n_11_[45] ;
  wire \empty_81_fu_176_reg_n_11_[46] ;
  wire \empty_81_fu_176_reg_n_11_[47] ;
  wire \empty_81_fu_176_reg_n_11_[48] ;
  wire \empty_81_fu_176_reg_n_11_[49] ;
  wire \empty_81_fu_176_reg_n_11_[4] ;
  wire \empty_81_fu_176_reg_n_11_[50] ;
  wire \empty_81_fu_176_reg_n_11_[51] ;
  wire \empty_81_fu_176_reg_n_11_[52] ;
  wire \empty_81_fu_176_reg_n_11_[53] ;
  wire \empty_81_fu_176_reg_n_11_[54] ;
  wire \empty_81_fu_176_reg_n_11_[55] ;
  wire \empty_81_fu_176_reg_n_11_[56] ;
  wire \empty_81_fu_176_reg_n_11_[57] ;
  wire \empty_81_fu_176_reg_n_11_[58] ;
  wire \empty_81_fu_176_reg_n_11_[59] ;
  wire \empty_81_fu_176_reg_n_11_[5] ;
  wire \empty_81_fu_176_reg_n_11_[60] ;
  wire \empty_81_fu_176_reg_n_11_[61] ;
  wire \empty_81_fu_176_reg_n_11_[62] ;
  wire \empty_81_fu_176_reg_n_11_[63] ;
  wire \empty_81_fu_176_reg_n_11_[6] ;
  wire \empty_81_fu_176_reg_n_11_[7] ;
  wire \empty_81_fu_176_reg_n_11_[8] ;
  wire \empty_81_fu_176_reg_n_11_[9] ;
  wire [63:0]empty_82_fu_180;
  wire \empty_82_fu_180[39]_i_10_n_11 ;
  wire \empty_82_fu_180[39]_i_11_n_11 ;
  wire \empty_82_fu_180[39]_i_12_n_11 ;
  wire \empty_82_fu_180[39]_i_13_n_11 ;
  wire \empty_82_fu_180[39]_i_2_n_11 ;
  wire \empty_82_fu_180[39]_i_3_n_11 ;
  wire \empty_82_fu_180[39]_i_4_n_11 ;
  wire \empty_82_fu_180[39]_i_5_n_11 ;
  wire \empty_82_fu_180[47]_i_10_n_11 ;
  wire \empty_82_fu_180[47]_i_11_n_11 ;
  wire \empty_82_fu_180[47]_i_12_n_11 ;
  wire \empty_82_fu_180[47]_i_13_n_11 ;
  wire \empty_82_fu_180[47]_i_14_n_11 ;
  wire \empty_82_fu_180[47]_i_15_n_11 ;
  wire \empty_82_fu_180[47]_i_16_n_11 ;
  wire \empty_82_fu_180[47]_i_17_n_11 ;
  wire \empty_82_fu_180[47]_i_2_n_11 ;
  wire \empty_82_fu_180[47]_i_3_n_11 ;
  wire \empty_82_fu_180[47]_i_4_n_11 ;
  wire \empty_82_fu_180[47]_i_5_n_11 ;
  wire \empty_82_fu_180[47]_i_6_n_11 ;
  wire \empty_82_fu_180[47]_i_7_n_11 ;
  wire \empty_82_fu_180[47]_i_8_n_11 ;
  wire \empty_82_fu_180[47]_i_9_n_11 ;
  wire \empty_82_fu_180[55]_i_10_n_11 ;
  wire \empty_82_fu_180[55]_i_11_n_11 ;
  wire \empty_82_fu_180[55]_i_12_n_11 ;
  wire \empty_82_fu_180[55]_i_13_n_11 ;
  wire \empty_82_fu_180[55]_i_14_n_11 ;
  wire \empty_82_fu_180[55]_i_15_n_11 ;
  wire \empty_82_fu_180[55]_i_16_n_11 ;
  wire \empty_82_fu_180[55]_i_17_n_11 ;
  wire \empty_82_fu_180[55]_i_2_n_11 ;
  wire \empty_82_fu_180[55]_i_3_n_11 ;
  wire \empty_82_fu_180[55]_i_4_n_11 ;
  wire \empty_82_fu_180[55]_i_5_n_11 ;
  wire \empty_82_fu_180[55]_i_6_n_11 ;
  wire \empty_82_fu_180[55]_i_7_n_11 ;
  wire \empty_82_fu_180[55]_i_8_n_11 ;
  wire \empty_82_fu_180[55]_i_9_n_11 ;
  wire \empty_82_fu_180[63]_i_10_n_11 ;
  wire \empty_82_fu_180[63]_i_11_n_11 ;
  wire \empty_82_fu_180[63]_i_12_n_11 ;
  wire \empty_82_fu_180[63]_i_13_n_11 ;
  wire \empty_82_fu_180[63]_i_14_n_11 ;
  wire \empty_82_fu_180[63]_i_15_n_11 ;
  wire \empty_82_fu_180[63]_i_16_n_11 ;
  wire \empty_82_fu_180[63]_i_2_n_11 ;
  wire \empty_82_fu_180[63]_i_3_n_11 ;
  wire \empty_82_fu_180[63]_i_4_n_11 ;
  wire \empty_82_fu_180[63]_i_5_n_11 ;
  wire \empty_82_fu_180[63]_i_6_n_11 ;
  wire \empty_82_fu_180[63]_i_7_n_11 ;
  wire \empty_82_fu_180[63]_i_8_n_11 ;
  wire \empty_82_fu_180[63]_i_9_n_11 ;
  wire \empty_82_fu_180_reg_n_11_[0] ;
  wire \empty_82_fu_180_reg_n_11_[10] ;
  wire \empty_82_fu_180_reg_n_11_[11] ;
  wire \empty_82_fu_180_reg_n_11_[12] ;
  wire \empty_82_fu_180_reg_n_11_[13] ;
  wire \empty_82_fu_180_reg_n_11_[14] ;
  wire \empty_82_fu_180_reg_n_11_[15] ;
  wire \empty_82_fu_180_reg_n_11_[16] ;
  wire \empty_82_fu_180_reg_n_11_[17] ;
  wire \empty_82_fu_180_reg_n_11_[18] ;
  wire \empty_82_fu_180_reg_n_11_[19] ;
  wire \empty_82_fu_180_reg_n_11_[1] ;
  wire \empty_82_fu_180_reg_n_11_[20] ;
  wire \empty_82_fu_180_reg_n_11_[21] ;
  wire \empty_82_fu_180_reg_n_11_[22] ;
  wire \empty_82_fu_180_reg_n_11_[23] ;
  wire \empty_82_fu_180_reg_n_11_[24] ;
  wire \empty_82_fu_180_reg_n_11_[25] ;
  wire \empty_82_fu_180_reg_n_11_[26] ;
  wire \empty_82_fu_180_reg_n_11_[27] ;
  wire \empty_82_fu_180_reg_n_11_[28] ;
  wire \empty_82_fu_180_reg_n_11_[29] ;
  wire \empty_82_fu_180_reg_n_11_[2] ;
  wire \empty_82_fu_180_reg_n_11_[30] ;
  wire \empty_82_fu_180_reg_n_11_[31] ;
  wire \empty_82_fu_180_reg_n_11_[32] ;
  wire \empty_82_fu_180_reg_n_11_[33] ;
  wire \empty_82_fu_180_reg_n_11_[34] ;
  wire \empty_82_fu_180_reg_n_11_[35] ;
  wire \empty_82_fu_180_reg_n_11_[36] ;
  wire \empty_82_fu_180_reg_n_11_[37] ;
  wire \empty_82_fu_180_reg_n_11_[38] ;
  wire \empty_82_fu_180_reg_n_11_[39] ;
  wire \empty_82_fu_180_reg_n_11_[3] ;
  wire \empty_82_fu_180_reg_n_11_[40] ;
  wire \empty_82_fu_180_reg_n_11_[41] ;
  wire \empty_82_fu_180_reg_n_11_[42] ;
  wire \empty_82_fu_180_reg_n_11_[43] ;
  wire \empty_82_fu_180_reg_n_11_[44] ;
  wire \empty_82_fu_180_reg_n_11_[45] ;
  wire \empty_82_fu_180_reg_n_11_[46] ;
  wire \empty_82_fu_180_reg_n_11_[47] ;
  wire \empty_82_fu_180_reg_n_11_[48] ;
  wire \empty_82_fu_180_reg_n_11_[49] ;
  wire \empty_82_fu_180_reg_n_11_[4] ;
  wire \empty_82_fu_180_reg_n_11_[50] ;
  wire \empty_82_fu_180_reg_n_11_[51] ;
  wire \empty_82_fu_180_reg_n_11_[52] ;
  wire \empty_82_fu_180_reg_n_11_[53] ;
  wire \empty_82_fu_180_reg_n_11_[54] ;
  wire \empty_82_fu_180_reg_n_11_[55] ;
  wire \empty_82_fu_180_reg_n_11_[56] ;
  wire \empty_82_fu_180_reg_n_11_[57] ;
  wire \empty_82_fu_180_reg_n_11_[58] ;
  wire \empty_82_fu_180_reg_n_11_[59] ;
  wire \empty_82_fu_180_reg_n_11_[5] ;
  wire \empty_82_fu_180_reg_n_11_[60] ;
  wire \empty_82_fu_180_reg_n_11_[61] ;
  wire \empty_82_fu_180_reg_n_11_[62] ;
  wire \empty_82_fu_180_reg_n_11_[63] ;
  wire \empty_82_fu_180_reg_n_11_[6] ;
  wire \empty_82_fu_180_reg_n_11_[7] ;
  wire \empty_82_fu_180_reg_n_11_[8] ;
  wire \empty_82_fu_180_reg_n_11_[9] ;
  wire empty_83_fu_184;
  wire [63:0]empty_83_fu_1840_in;
  wire \empty_83_fu_184[39]_i_10_n_11 ;
  wire \empty_83_fu_184[39]_i_11_n_11 ;
  wire \empty_83_fu_184[39]_i_12_n_11 ;
  wire \empty_83_fu_184[39]_i_13_n_11 ;
  wire \empty_83_fu_184[39]_i_2_n_11 ;
  wire \empty_83_fu_184[39]_i_3_n_11 ;
  wire \empty_83_fu_184[39]_i_4_n_11 ;
  wire \empty_83_fu_184[39]_i_5_n_11 ;
  wire \empty_83_fu_184[47]_i_10_n_11 ;
  wire \empty_83_fu_184[47]_i_11_n_11 ;
  wire \empty_83_fu_184[47]_i_12_n_11 ;
  wire \empty_83_fu_184[47]_i_13_n_11 ;
  wire \empty_83_fu_184[47]_i_14_n_11 ;
  wire \empty_83_fu_184[47]_i_15_n_11 ;
  wire \empty_83_fu_184[47]_i_16_n_11 ;
  wire \empty_83_fu_184[47]_i_17_n_11 ;
  wire \empty_83_fu_184[47]_i_2_n_11 ;
  wire \empty_83_fu_184[47]_i_3_n_11 ;
  wire \empty_83_fu_184[47]_i_4_n_11 ;
  wire \empty_83_fu_184[47]_i_5_n_11 ;
  wire \empty_83_fu_184[47]_i_6_n_11 ;
  wire \empty_83_fu_184[47]_i_7_n_11 ;
  wire \empty_83_fu_184[47]_i_8_n_11 ;
  wire \empty_83_fu_184[47]_i_9_n_11 ;
  wire \empty_83_fu_184[55]_i_10_n_11 ;
  wire \empty_83_fu_184[55]_i_11_n_11 ;
  wire \empty_83_fu_184[55]_i_12_n_11 ;
  wire \empty_83_fu_184[55]_i_13_n_11 ;
  wire \empty_83_fu_184[55]_i_14_n_11 ;
  wire \empty_83_fu_184[55]_i_15_n_11 ;
  wire \empty_83_fu_184[55]_i_16_n_11 ;
  wire \empty_83_fu_184[55]_i_17_n_11 ;
  wire \empty_83_fu_184[55]_i_2_n_11 ;
  wire \empty_83_fu_184[55]_i_3_n_11 ;
  wire \empty_83_fu_184[55]_i_4_n_11 ;
  wire \empty_83_fu_184[55]_i_5_n_11 ;
  wire \empty_83_fu_184[55]_i_6_n_11 ;
  wire \empty_83_fu_184[55]_i_7_n_11 ;
  wire \empty_83_fu_184[55]_i_8_n_11 ;
  wire \empty_83_fu_184[55]_i_9_n_11 ;
  wire \empty_83_fu_184[63]_i_10_n_11 ;
  wire \empty_83_fu_184[63]_i_11_n_11 ;
  wire \empty_83_fu_184[63]_i_12_n_11 ;
  wire \empty_83_fu_184[63]_i_13_n_11 ;
  wire \empty_83_fu_184[63]_i_14_n_11 ;
  wire \empty_83_fu_184[63]_i_15_n_11 ;
  wire \empty_83_fu_184[63]_i_16_n_11 ;
  wire \empty_83_fu_184[63]_i_17_n_11 ;
  wire \empty_83_fu_184[63]_i_3_n_11 ;
  wire \empty_83_fu_184[63]_i_4_n_11 ;
  wire \empty_83_fu_184[63]_i_5_n_11 ;
  wire \empty_83_fu_184[63]_i_6_n_11 ;
  wire \empty_83_fu_184[63]_i_7_n_11 ;
  wire \empty_83_fu_184[63]_i_8_n_11 ;
  wire \empty_83_fu_184[63]_i_9_n_11 ;
  wire \empty_83_fu_184_reg_n_11_[0] ;
  wire \empty_83_fu_184_reg_n_11_[10] ;
  wire \empty_83_fu_184_reg_n_11_[11] ;
  wire \empty_83_fu_184_reg_n_11_[12] ;
  wire \empty_83_fu_184_reg_n_11_[13] ;
  wire \empty_83_fu_184_reg_n_11_[14] ;
  wire \empty_83_fu_184_reg_n_11_[15] ;
  wire \empty_83_fu_184_reg_n_11_[16] ;
  wire \empty_83_fu_184_reg_n_11_[17] ;
  wire \empty_83_fu_184_reg_n_11_[18] ;
  wire \empty_83_fu_184_reg_n_11_[19] ;
  wire \empty_83_fu_184_reg_n_11_[1] ;
  wire \empty_83_fu_184_reg_n_11_[20] ;
  wire \empty_83_fu_184_reg_n_11_[21] ;
  wire \empty_83_fu_184_reg_n_11_[22] ;
  wire \empty_83_fu_184_reg_n_11_[23] ;
  wire \empty_83_fu_184_reg_n_11_[24] ;
  wire \empty_83_fu_184_reg_n_11_[25] ;
  wire \empty_83_fu_184_reg_n_11_[26] ;
  wire \empty_83_fu_184_reg_n_11_[27] ;
  wire \empty_83_fu_184_reg_n_11_[28] ;
  wire \empty_83_fu_184_reg_n_11_[29] ;
  wire \empty_83_fu_184_reg_n_11_[2] ;
  wire \empty_83_fu_184_reg_n_11_[30] ;
  wire \empty_83_fu_184_reg_n_11_[31] ;
  wire \empty_83_fu_184_reg_n_11_[32] ;
  wire \empty_83_fu_184_reg_n_11_[33] ;
  wire \empty_83_fu_184_reg_n_11_[34] ;
  wire \empty_83_fu_184_reg_n_11_[35] ;
  wire \empty_83_fu_184_reg_n_11_[36] ;
  wire \empty_83_fu_184_reg_n_11_[37] ;
  wire \empty_83_fu_184_reg_n_11_[38] ;
  wire \empty_83_fu_184_reg_n_11_[39] ;
  wire \empty_83_fu_184_reg_n_11_[3] ;
  wire \empty_83_fu_184_reg_n_11_[40] ;
  wire \empty_83_fu_184_reg_n_11_[41] ;
  wire \empty_83_fu_184_reg_n_11_[42] ;
  wire \empty_83_fu_184_reg_n_11_[43] ;
  wire \empty_83_fu_184_reg_n_11_[44] ;
  wire \empty_83_fu_184_reg_n_11_[45] ;
  wire \empty_83_fu_184_reg_n_11_[46] ;
  wire \empty_83_fu_184_reg_n_11_[47] ;
  wire \empty_83_fu_184_reg_n_11_[48] ;
  wire \empty_83_fu_184_reg_n_11_[49] ;
  wire \empty_83_fu_184_reg_n_11_[4] ;
  wire \empty_83_fu_184_reg_n_11_[50] ;
  wire \empty_83_fu_184_reg_n_11_[51] ;
  wire \empty_83_fu_184_reg_n_11_[52] ;
  wire \empty_83_fu_184_reg_n_11_[53] ;
  wire \empty_83_fu_184_reg_n_11_[54] ;
  wire \empty_83_fu_184_reg_n_11_[55] ;
  wire \empty_83_fu_184_reg_n_11_[56] ;
  wire \empty_83_fu_184_reg_n_11_[57] ;
  wire \empty_83_fu_184_reg_n_11_[58] ;
  wire \empty_83_fu_184_reg_n_11_[59] ;
  wire \empty_83_fu_184_reg_n_11_[5] ;
  wire \empty_83_fu_184_reg_n_11_[60] ;
  wire \empty_83_fu_184_reg_n_11_[61] ;
  wire \empty_83_fu_184_reg_n_11_[62] ;
  wire \empty_83_fu_184_reg_n_11_[63] ;
  wire \empty_83_fu_184_reg_n_11_[6] ;
  wire \empty_83_fu_184_reg_n_11_[7] ;
  wire \empty_83_fu_184_reg_n_11_[8] ;
  wire \empty_83_fu_184_reg_n_11_[9] ;
  wire [63:0]empty_84_fu_188;
  wire \empty_84_fu_188[39]_i_10_n_11 ;
  wire \empty_84_fu_188[39]_i_11_n_11 ;
  wire \empty_84_fu_188[39]_i_12_n_11 ;
  wire \empty_84_fu_188[39]_i_13_n_11 ;
  wire \empty_84_fu_188[39]_i_21_n_11 ;
  wire \empty_84_fu_188[39]_i_2_n_11 ;
  wire \empty_84_fu_188[39]_i_3_n_11 ;
  wire \empty_84_fu_188[39]_i_4_n_11 ;
  wire \empty_84_fu_188[39]_i_5_n_11 ;
  wire \empty_84_fu_188[47]_i_10_n_11 ;
  wire \empty_84_fu_188[47]_i_11_n_11 ;
  wire \empty_84_fu_188[47]_i_12_n_11 ;
  wire \empty_84_fu_188[47]_i_13_n_11 ;
  wire \empty_84_fu_188[47]_i_14_n_11 ;
  wire \empty_84_fu_188[47]_i_15_n_11 ;
  wire \empty_84_fu_188[47]_i_16_n_11 ;
  wire \empty_84_fu_188[47]_i_17_n_11 ;
  wire \empty_84_fu_188[47]_i_2_n_11 ;
  wire \empty_84_fu_188[47]_i_3_n_11 ;
  wire \empty_84_fu_188[47]_i_4_n_11 ;
  wire \empty_84_fu_188[47]_i_5_n_11 ;
  wire \empty_84_fu_188[47]_i_6_n_11 ;
  wire \empty_84_fu_188[47]_i_7_n_11 ;
  wire \empty_84_fu_188[47]_i_8_n_11 ;
  wire \empty_84_fu_188[47]_i_9_n_11 ;
  wire \empty_84_fu_188[55]_i_10_n_11 ;
  wire \empty_84_fu_188[55]_i_11_n_11 ;
  wire \empty_84_fu_188[55]_i_12_n_11 ;
  wire \empty_84_fu_188[55]_i_13_n_11 ;
  wire \empty_84_fu_188[55]_i_14_n_11 ;
  wire \empty_84_fu_188[55]_i_15_n_11 ;
  wire \empty_84_fu_188[55]_i_16_n_11 ;
  wire \empty_84_fu_188[55]_i_17_n_11 ;
  wire \empty_84_fu_188[55]_i_2_n_11 ;
  wire \empty_84_fu_188[55]_i_3_n_11 ;
  wire \empty_84_fu_188[55]_i_4_n_11 ;
  wire \empty_84_fu_188[55]_i_5_n_11 ;
  wire \empty_84_fu_188[55]_i_6_n_11 ;
  wire \empty_84_fu_188[55]_i_7_n_11 ;
  wire \empty_84_fu_188[55]_i_8_n_11 ;
  wire \empty_84_fu_188[55]_i_9_n_11 ;
  wire \empty_84_fu_188[63]_i_10_n_11 ;
  wire \empty_84_fu_188[63]_i_11_n_11 ;
  wire \empty_84_fu_188[63]_i_12_n_11 ;
  wire \empty_84_fu_188[63]_i_13_n_11 ;
  wire \empty_84_fu_188[63]_i_14_n_11 ;
  wire \empty_84_fu_188[63]_i_15_n_11 ;
  wire \empty_84_fu_188[63]_i_16_n_11 ;
  wire \empty_84_fu_188[63]_i_2_n_11 ;
  wire \empty_84_fu_188[63]_i_3_n_11 ;
  wire \empty_84_fu_188[63]_i_4_n_11 ;
  wire \empty_84_fu_188[63]_i_5_n_11 ;
  wire \empty_84_fu_188[63]_i_6_n_11 ;
  wire \empty_84_fu_188[63]_i_7_n_11 ;
  wire \empty_84_fu_188[63]_i_8_n_11 ;
  wire \empty_84_fu_188[63]_i_9_n_11 ;
  wire \empty_84_fu_188_reg_n_11_[0] ;
  wire \empty_84_fu_188_reg_n_11_[10] ;
  wire \empty_84_fu_188_reg_n_11_[11] ;
  wire \empty_84_fu_188_reg_n_11_[12] ;
  wire \empty_84_fu_188_reg_n_11_[13] ;
  wire \empty_84_fu_188_reg_n_11_[14] ;
  wire \empty_84_fu_188_reg_n_11_[15] ;
  wire \empty_84_fu_188_reg_n_11_[16] ;
  wire \empty_84_fu_188_reg_n_11_[17] ;
  wire \empty_84_fu_188_reg_n_11_[18] ;
  wire \empty_84_fu_188_reg_n_11_[19] ;
  wire \empty_84_fu_188_reg_n_11_[1] ;
  wire \empty_84_fu_188_reg_n_11_[20] ;
  wire \empty_84_fu_188_reg_n_11_[21] ;
  wire \empty_84_fu_188_reg_n_11_[22] ;
  wire \empty_84_fu_188_reg_n_11_[23] ;
  wire \empty_84_fu_188_reg_n_11_[24] ;
  wire \empty_84_fu_188_reg_n_11_[25] ;
  wire \empty_84_fu_188_reg_n_11_[26] ;
  wire \empty_84_fu_188_reg_n_11_[27] ;
  wire \empty_84_fu_188_reg_n_11_[28] ;
  wire \empty_84_fu_188_reg_n_11_[29] ;
  wire \empty_84_fu_188_reg_n_11_[2] ;
  wire \empty_84_fu_188_reg_n_11_[30] ;
  wire \empty_84_fu_188_reg_n_11_[31] ;
  wire \empty_84_fu_188_reg_n_11_[32] ;
  wire \empty_84_fu_188_reg_n_11_[33] ;
  wire \empty_84_fu_188_reg_n_11_[34] ;
  wire \empty_84_fu_188_reg_n_11_[35] ;
  wire \empty_84_fu_188_reg_n_11_[36] ;
  wire \empty_84_fu_188_reg_n_11_[37] ;
  wire \empty_84_fu_188_reg_n_11_[38] ;
  wire \empty_84_fu_188_reg_n_11_[39] ;
  wire \empty_84_fu_188_reg_n_11_[3] ;
  wire \empty_84_fu_188_reg_n_11_[40] ;
  wire \empty_84_fu_188_reg_n_11_[41] ;
  wire \empty_84_fu_188_reg_n_11_[42] ;
  wire \empty_84_fu_188_reg_n_11_[43] ;
  wire \empty_84_fu_188_reg_n_11_[44] ;
  wire \empty_84_fu_188_reg_n_11_[45] ;
  wire \empty_84_fu_188_reg_n_11_[46] ;
  wire \empty_84_fu_188_reg_n_11_[47] ;
  wire \empty_84_fu_188_reg_n_11_[48] ;
  wire \empty_84_fu_188_reg_n_11_[49] ;
  wire \empty_84_fu_188_reg_n_11_[4] ;
  wire \empty_84_fu_188_reg_n_11_[50] ;
  wire \empty_84_fu_188_reg_n_11_[51] ;
  wire \empty_84_fu_188_reg_n_11_[52] ;
  wire \empty_84_fu_188_reg_n_11_[53] ;
  wire \empty_84_fu_188_reg_n_11_[54] ;
  wire \empty_84_fu_188_reg_n_11_[55] ;
  wire \empty_84_fu_188_reg_n_11_[56] ;
  wire \empty_84_fu_188_reg_n_11_[57] ;
  wire \empty_84_fu_188_reg_n_11_[58] ;
  wire \empty_84_fu_188_reg_n_11_[59] ;
  wire \empty_84_fu_188_reg_n_11_[5] ;
  wire \empty_84_fu_188_reg_n_11_[60] ;
  wire \empty_84_fu_188_reg_n_11_[61] ;
  wire \empty_84_fu_188_reg_n_11_[62] ;
  wire \empty_84_fu_188_reg_n_11_[63] ;
  wire \empty_84_fu_188_reg_n_11_[6] ;
  wire \empty_84_fu_188_reg_n_11_[7] ;
  wire \empty_84_fu_188_reg_n_11_[8] ;
  wire \empty_84_fu_188_reg_n_11_[9] ;
  wire empty_85_fu_192;
  wire [63:0]empty_85_fu_1920_in;
  wire \empty_85_fu_192[15]_i_18_n_11 ;
  wire \empty_85_fu_192[15]_i_19_n_11 ;
  wire \empty_85_fu_192[15]_i_20_n_11 ;
  wire \empty_85_fu_192[15]_i_21_n_11 ;
  wire \empty_85_fu_192[15]_i_22_n_11 ;
  wire \empty_85_fu_192[15]_i_23_n_11 ;
  wire \empty_85_fu_192[15]_i_24_n_11 ;
  wire \empty_85_fu_192[15]_i_25_n_11 ;
  wire \empty_85_fu_192[23]_i_18_n_11 ;
  wire \empty_85_fu_192[23]_i_19_n_11 ;
  wire \empty_85_fu_192[23]_i_20_n_11 ;
  wire \empty_85_fu_192[23]_i_21_n_11 ;
  wire \empty_85_fu_192[23]_i_22_n_11 ;
  wire \empty_85_fu_192[23]_i_23_n_11 ;
  wire \empty_85_fu_192[23]_i_24_n_11 ;
  wire \empty_85_fu_192[23]_i_25_n_11 ;
  wire \empty_85_fu_192[31]_i_18_n_11 ;
  wire \empty_85_fu_192[31]_i_19_n_11 ;
  wire \empty_85_fu_192[31]_i_20_n_11 ;
  wire \empty_85_fu_192[31]_i_21_n_11 ;
  wire \empty_85_fu_192[31]_i_22_n_11 ;
  wire \empty_85_fu_192[31]_i_23_n_11 ;
  wire \empty_85_fu_192[31]_i_24_n_11 ;
  wire \empty_85_fu_192[39]_i_10_n_11 ;
  wire \empty_85_fu_192[39]_i_11_n_11 ;
  wire \empty_85_fu_192[39]_i_12_n_11 ;
  wire \empty_85_fu_192[39]_i_13_n_11 ;
  wire \empty_85_fu_192[39]_i_14_n_11 ;
  wire \empty_85_fu_192[39]_i_19_n_11 ;
  wire \empty_85_fu_192[39]_i_2_n_11 ;
  wire \empty_85_fu_192[39]_i_3_n_11 ;
  wire \empty_85_fu_192[39]_i_4_n_11 ;
  wire \empty_85_fu_192[39]_i_5_n_11 ;
  wire \empty_85_fu_192[39]_i_6_n_11 ;
  wire \empty_85_fu_192[47]_i_10_n_11 ;
  wire \empty_85_fu_192[47]_i_11_n_11 ;
  wire \empty_85_fu_192[47]_i_12_n_11 ;
  wire \empty_85_fu_192[47]_i_13_n_11 ;
  wire \empty_85_fu_192[47]_i_14_n_11 ;
  wire \empty_85_fu_192[47]_i_15_n_11 ;
  wire \empty_85_fu_192[47]_i_16_n_11 ;
  wire \empty_85_fu_192[47]_i_17_n_11 ;
  wire \empty_85_fu_192[47]_i_2_n_11 ;
  wire \empty_85_fu_192[47]_i_3_n_11 ;
  wire \empty_85_fu_192[47]_i_4_n_11 ;
  wire \empty_85_fu_192[47]_i_5_n_11 ;
  wire \empty_85_fu_192[47]_i_6_n_11 ;
  wire \empty_85_fu_192[47]_i_7_n_11 ;
  wire \empty_85_fu_192[47]_i_8_n_11 ;
  wire \empty_85_fu_192[47]_i_9_n_11 ;
  wire \empty_85_fu_192[55]_i_10_n_11 ;
  wire \empty_85_fu_192[55]_i_11_n_11 ;
  wire \empty_85_fu_192[55]_i_12_n_11 ;
  wire \empty_85_fu_192[55]_i_13_n_11 ;
  wire \empty_85_fu_192[55]_i_14_n_11 ;
  wire \empty_85_fu_192[55]_i_15_n_11 ;
  wire \empty_85_fu_192[55]_i_16_n_11 ;
  wire \empty_85_fu_192[55]_i_17_n_11 ;
  wire \empty_85_fu_192[55]_i_2_n_11 ;
  wire \empty_85_fu_192[55]_i_3_n_11 ;
  wire \empty_85_fu_192[55]_i_4_n_11 ;
  wire \empty_85_fu_192[55]_i_5_n_11 ;
  wire \empty_85_fu_192[55]_i_6_n_11 ;
  wire \empty_85_fu_192[55]_i_7_n_11 ;
  wire \empty_85_fu_192[55]_i_8_n_11 ;
  wire \empty_85_fu_192[55]_i_9_n_11 ;
  wire \empty_85_fu_192[63]_i_10_n_11 ;
  wire \empty_85_fu_192[63]_i_11_n_11 ;
  wire \empty_85_fu_192[63]_i_12_n_11 ;
  wire \empty_85_fu_192[63]_i_13_n_11 ;
  wire \empty_85_fu_192[63]_i_14_n_11 ;
  wire \empty_85_fu_192[63]_i_15_n_11 ;
  wire \empty_85_fu_192[63]_i_16_n_11 ;
  wire \empty_85_fu_192[63]_i_17_n_11 ;
  wire \empty_85_fu_192[63]_i_3_n_11 ;
  wire \empty_85_fu_192[63]_i_4_n_11 ;
  wire \empty_85_fu_192[63]_i_5_n_11 ;
  wire \empty_85_fu_192[63]_i_6_n_11 ;
  wire \empty_85_fu_192[63]_i_7_n_11 ;
  wire \empty_85_fu_192[63]_i_8_n_11 ;
  wire \empty_85_fu_192[63]_i_9_n_11 ;
  wire \empty_85_fu_192[7]_i_17_n_11 ;
  wire \empty_85_fu_192[7]_i_18_n_11 ;
  wire \empty_85_fu_192[7]_i_19_n_11 ;
  wire \empty_85_fu_192[7]_i_20_n_11 ;
  wire \empty_85_fu_192[7]_i_21_n_11 ;
  wire \empty_85_fu_192[7]_i_22_n_11 ;
  wire \empty_85_fu_192[7]_i_23_n_11 ;
  wire \empty_85_fu_192_reg_n_11_[0] ;
  wire \empty_85_fu_192_reg_n_11_[10] ;
  wire \empty_85_fu_192_reg_n_11_[11] ;
  wire \empty_85_fu_192_reg_n_11_[12] ;
  wire \empty_85_fu_192_reg_n_11_[13] ;
  wire \empty_85_fu_192_reg_n_11_[14] ;
  wire \empty_85_fu_192_reg_n_11_[15] ;
  wire \empty_85_fu_192_reg_n_11_[16] ;
  wire \empty_85_fu_192_reg_n_11_[17] ;
  wire \empty_85_fu_192_reg_n_11_[18] ;
  wire \empty_85_fu_192_reg_n_11_[19] ;
  wire \empty_85_fu_192_reg_n_11_[1] ;
  wire \empty_85_fu_192_reg_n_11_[20] ;
  wire \empty_85_fu_192_reg_n_11_[21] ;
  wire \empty_85_fu_192_reg_n_11_[22] ;
  wire \empty_85_fu_192_reg_n_11_[23] ;
  wire \empty_85_fu_192_reg_n_11_[24] ;
  wire \empty_85_fu_192_reg_n_11_[25] ;
  wire \empty_85_fu_192_reg_n_11_[26] ;
  wire \empty_85_fu_192_reg_n_11_[27] ;
  wire \empty_85_fu_192_reg_n_11_[28] ;
  wire \empty_85_fu_192_reg_n_11_[29] ;
  wire \empty_85_fu_192_reg_n_11_[2] ;
  wire \empty_85_fu_192_reg_n_11_[30] ;
  wire \empty_85_fu_192_reg_n_11_[31] ;
  wire \empty_85_fu_192_reg_n_11_[32] ;
  wire \empty_85_fu_192_reg_n_11_[33] ;
  wire \empty_85_fu_192_reg_n_11_[34] ;
  wire \empty_85_fu_192_reg_n_11_[35] ;
  wire \empty_85_fu_192_reg_n_11_[36] ;
  wire \empty_85_fu_192_reg_n_11_[37] ;
  wire \empty_85_fu_192_reg_n_11_[38] ;
  wire \empty_85_fu_192_reg_n_11_[39] ;
  wire \empty_85_fu_192_reg_n_11_[3] ;
  wire \empty_85_fu_192_reg_n_11_[40] ;
  wire \empty_85_fu_192_reg_n_11_[41] ;
  wire \empty_85_fu_192_reg_n_11_[42] ;
  wire \empty_85_fu_192_reg_n_11_[43] ;
  wire \empty_85_fu_192_reg_n_11_[44] ;
  wire \empty_85_fu_192_reg_n_11_[45] ;
  wire \empty_85_fu_192_reg_n_11_[46] ;
  wire \empty_85_fu_192_reg_n_11_[47] ;
  wire \empty_85_fu_192_reg_n_11_[48] ;
  wire \empty_85_fu_192_reg_n_11_[49] ;
  wire \empty_85_fu_192_reg_n_11_[4] ;
  wire \empty_85_fu_192_reg_n_11_[50] ;
  wire \empty_85_fu_192_reg_n_11_[51] ;
  wire \empty_85_fu_192_reg_n_11_[52] ;
  wire \empty_85_fu_192_reg_n_11_[53] ;
  wire \empty_85_fu_192_reg_n_11_[54] ;
  wire \empty_85_fu_192_reg_n_11_[55] ;
  wire \empty_85_fu_192_reg_n_11_[56] ;
  wire \empty_85_fu_192_reg_n_11_[57] ;
  wire \empty_85_fu_192_reg_n_11_[58] ;
  wire \empty_85_fu_192_reg_n_11_[59] ;
  wire \empty_85_fu_192_reg_n_11_[5] ;
  wire \empty_85_fu_192_reg_n_11_[60] ;
  wire \empty_85_fu_192_reg_n_11_[61] ;
  wire \empty_85_fu_192_reg_n_11_[62] ;
  wire \empty_85_fu_192_reg_n_11_[63] ;
  wire \empty_85_fu_192_reg_n_11_[6] ;
  wire \empty_85_fu_192_reg_n_11_[7] ;
  wire \empty_85_fu_192_reg_n_11_[8] ;
  wire \empty_85_fu_192_reg_n_11_[9] ;
  wire [63:0]empty_86_fu_196;
  wire \empty_86_fu_196[39]_i_10_n_11 ;
  wire \empty_86_fu_196[39]_i_11_n_11 ;
  wire \empty_86_fu_196[39]_i_12_n_11 ;
  wire \empty_86_fu_196[39]_i_13_n_11 ;
  wire \empty_86_fu_196[39]_i_14_n_11 ;
  wire \empty_86_fu_196[39]_i_20_n_11 ;
  wire \empty_86_fu_196[39]_i_2_n_11 ;
  wire \empty_86_fu_196[39]_i_3_n_11 ;
  wire \empty_86_fu_196[39]_i_4_n_11 ;
  wire \empty_86_fu_196[39]_i_5_n_11 ;
  wire \empty_86_fu_196[39]_i_6_n_11 ;
  wire \empty_86_fu_196[47]_i_10_n_11 ;
  wire \empty_86_fu_196[47]_i_11_n_11 ;
  wire \empty_86_fu_196[47]_i_12_n_11 ;
  wire \empty_86_fu_196[47]_i_13_n_11 ;
  wire \empty_86_fu_196[47]_i_14_n_11 ;
  wire \empty_86_fu_196[47]_i_15_n_11 ;
  wire \empty_86_fu_196[47]_i_16_n_11 ;
  wire \empty_86_fu_196[47]_i_17_n_11 ;
  wire \empty_86_fu_196[47]_i_2_n_11 ;
  wire \empty_86_fu_196[47]_i_3_n_11 ;
  wire \empty_86_fu_196[47]_i_4_n_11 ;
  wire \empty_86_fu_196[47]_i_5_n_11 ;
  wire \empty_86_fu_196[47]_i_6_n_11 ;
  wire \empty_86_fu_196[47]_i_7_n_11 ;
  wire \empty_86_fu_196[47]_i_8_n_11 ;
  wire \empty_86_fu_196[47]_i_9_n_11 ;
  wire \empty_86_fu_196[55]_i_10_n_11 ;
  wire \empty_86_fu_196[55]_i_11_n_11 ;
  wire \empty_86_fu_196[55]_i_12_n_11 ;
  wire \empty_86_fu_196[55]_i_13_n_11 ;
  wire \empty_86_fu_196[55]_i_14_n_11 ;
  wire \empty_86_fu_196[55]_i_15_n_11 ;
  wire \empty_86_fu_196[55]_i_16_n_11 ;
  wire \empty_86_fu_196[55]_i_17_n_11 ;
  wire \empty_86_fu_196[55]_i_2_n_11 ;
  wire \empty_86_fu_196[55]_i_3_n_11 ;
  wire \empty_86_fu_196[55]_i_4_n_11 ;
  wire \empty_86_fu_196[55]_i_5_n_11 ;
  wire \empty_86_fu_196[55]_i_6_n_11 ;
  wire \empty_86_fu_196[55]_i_7_n_11 ;
  wire \empty_86_fu_196[55]_i_8_n_11 ;
  wire \empty_86_fu_196[55]_i_9_n_11 ;
  wire \empty_86_fu_196[63]_i_10_n_11 ;
  wire \empty_86_fu_196[63]_i_11_n_11 ;
  wire \empty_86_fu_196[63]_i_12_n_11 ;
  wire \empty_86_fu_196[63]_i_13_n_11 ;
  wire \empty_86_fu_196[63]_i_14_n_11 ;
  wire \empty_86_fu_196[63]_i_15_n_11 ;
  wire \empty_86_fu_196[63]_i_16_n_11 ;
  wire \empty_86_fu_196[63]_i_17_n_11 ;
  wire \empty_86_fu_196[63]_i_1_n_11 ;
  wire \empty_86_fu_196[63]_i_3_n_11 ;
  wire \empty_86_fu_196[63]_i_4_n_11 ;
  wire \empty_86_fu_196[63]_i_5_n_11 ;
  wire \empty_86_fu_196[63]_i_6_n_11 ;
  wire \empty_86_fu_196[63]_i_7_n_11 ;
  wire \empty_86_fu_196[63]_i_8_n_11 ;
  wire \empty_86_fu_196[63]_i_9_n_11 ;
  wire \empty_86_fu_196_reg_n_11_[0] ;
  wire \empty_86_fu_196_reg_n_11_[10] ;
  wire \empty_86_fu_196_reg_n_11_[11] ;
  wire \empty_86_fu_196_reg_n_11_[12] ;
  wire \empty_86_fu_196_reg_n_11_[13] ;
  wire \empty_86_fu_196_reg_n_11_[14] ;
  wire \empty_86_fu_196_reg_n_11_[15] ;
  wire \empty_86_fu_196_reg_n_11_[16] ;
  wire \empty_86_fu_196_reg_n_11_[17] ;
  wire \empty_86_fu_196_reg_n_11_[18] ;
  wire \empty_86_fu_196_reg_n_11_[19] ;
  wire \empty_86_fu_196_reg_n_11_[1] ;
  wire \empty_86_fu_196_reg_n_11_[20] ;
  wire \empty_86_fu_196_reg_n_11_[21] ;
  wire \empty_86_fu_196_reg_n_11_[22] ;
  wire \empty_86_fu_196_reg_n_11_[23] ;
  wire \empty_86_fu_196_reg_n_11_[24] ;
  wire \empty_86_fu_196_reg_n_11_[25] ;
  wire \empty_86_fu_196_reg_n_11_[26] ;
  wire \empty_86_fu_196_reg_n_11_[27] ;
  wire \empty_86_fu_196_reg_n_11_[28] ;
  wire \empty_86_fu_196_reg_n_11_[29] ;
  wire \empty_86_fu_196_reg_n_11_[2] ;
  wire \empty_86_fu_196_reg_n_11_[30] ;
  wire \empty_86_fu_196_reg_n_11_[31] ;
  wire \empty_86_fu_196_reg_n_11_[32] ;
  wire \empty_86_fu_196_reg_n_11_[33] ;
  wire \empty_86_fu_196_reg_n_11_[34] ;
  wire \empty_86_fu_196_reg_n_11_[35] ;
  wire \empty_86_fu_196_reg_n_11_[36] ;
  wire \empty_86_fu_196_reg_n_11_[37] ;
  wire \empty_86_fu_196_reg_n_11_[38] ;
  wire \empty_86_fu_196_reg_n_11_[39] ;
  wire \empty_86_fu_196_reg_n_11_[3] ;
  wire \empty_86_fu_196_reg_n_11_[40] ;
  wire \empty_86_fu_196_reg_n_11_[41] ;
  wire \empty_86_fu_196_reg_n_11_[42] ;
  wire \empty_86_fu_196_reg_n_11_[43] ;
  wire \empty_86_fu_196_reg_n_11_[44] ;
  wire \empty_86_fu_196_reg_n_11_[45] ;
  wire \empty_86_fu_196_reg_n_11_[46] ;
  wire \empty_86_fu_196_reg_n_11_[47] ;
  wire \empty_86_fu_196_reg_n_11_[48] ;
  wire \empty_86_fu_196_reg_n_11_[49] ;
  wire \empty_86_fu_196_reg_n_11_[4] ;
  wire \empty_86_fu_196_reg_n_11_[50] ;
  wire \empty_86_fu_196_reg_n_11_[51] ;
  wire \empty_86_fu_196_reg_n_11_[52] ;
  wire \empty_86_fu_196_reg_n_11_[53] ;
  wire \empty_86_fu_196_reg_n_11_[54] ;
  wire \empty_86_fu_196_reg_n_11_[55] ;
  wire \empty_86_fu_196_reg_n_11_[56] ;
  wire \empty_86_fu_196_reg_n_11_[57] ;
  wire \empty_86_fu_196_reg_n_11_[58] ;
  wire \empty_86_fu_196_reg_n_11_[59] ;
  wire \empty_86_fu_196_reg_n_11_[5] ;
  wire \empty_86_fu_196_reg_n_11_[60] ;
  wire \empty_86_fu_196_reg_n_11_[61] ;
  wire \empty_86_fu_196_reg_n_11_[62] ;
  wire \empty_86_fu_196_reg_n_11_[63] ;
  wire \empty_86_fu_196_reg_n_11_[6] ;
  wire \empty_86_fu_196_reg_n_11_[7] ;
  wire \empty_86_fu_196_reg_n_11_[8] ;
  wire \empty_86_fu_196_reg_n_11_[9] ;
  wire \empty_87_fu_200[0]_i_1_n_11 ;
  wire [63:0]empty_87_fu_200_reg;
  wire [63:0]\empty_87_fu_200_reg[63]_0 ;
  wire \empty_88_fu_204[0]_i_2_n_11 ;
  wire \empty_88_fu_204[0]_i_3_n_11 ;
  wire \empty_88_fu_204[0]_i_4_n_11 ;
  wire \empty_88_fu_204[0]_i_5_n_11 ;
  wire \empty_88_fu_204[0]_i_6_n_11 ;
  wire \empty_88_fu_204[0]_i_7_n_11 ;
  wire \empty_88_fu_204[0]_i_8_n_11 ;
  wire \empty_88_fu_204[0]_i_9_n_11 ;
  wire \empty_88_fu_204[16]_i_2_n_11 ;
  wire \empty_88_fu_204[16]_i_3_n_11 ;
  wire \empty_88_fu_204[16]_i_4_n_11 ;
  wire \empty_88_fu_204[16]_i_5_n_11 ;
  wire \empty_88_fu_204[16]_i_6_n_11 ;
  wire \empty_88_fu_204[16]_i_7_n_11 ;
  wire \empty_88_fu_204[16]_i_8_n_11 ;
  wire \empty_88_fu_204[16]_i_9_n_11 ;
  wire \empty_88_fu_204[24]_i_2_n_11 ;
  wire \empty_88_fu_204[24]_i_3_n_11 ;
  wire \empty_88_fu_204[24]_i_4_n_11 ;
  wire \empty_88_fu_204[24]_i_5_n_11 ;
  wire \empty_88_fu_204[24]_i_6_n_11 ;
  wire \empty_88_fu_204[24]_i_7_n_11 ;
  wire \empty_88_fu_204[24]_i_8_n_11 ;
  wire \empty_88_fu_204[24]_i_9_n_11 ;
  wire \empty_88_fu_204[32]_i_2_n_11 ;
  wire \empty_88_fu_204[32]_i_3_n_11 ;
  wire \empty_88_fu_204[32]_i_4_n_11 ;
  wire \empty_88_fu_204[32]_i_5_n_11 ;
  wire \empty_88_fu_204[32]_i_6_n_11 ;
  wire \empty_88_fu_204[32]_i_7_n_11 ;
  wire \empty_88_fu_204[32]_i_8_n_11 ;
  wire \empty_88_fu_204[32]_i_9_n_11 ;
  wire \empty_88_fu_204[40]_i_2_n_11 ;
  wire \empty_88_fu_204[40]_i_3_n_11 ;
  wire \empty_88_fu_204[40]_i_4_n_11 ;
  wire \empty_88_fu_204[40]_i_5_n_11 ;
  wire \empty_88_fu_204[40]_i_6_n_11 ;
  wire \empty_88_fu_204[40]_i_7_n_11 ;
  wire \empty_88_fu_204[40]_i_8_n_11 ;
  wire \empty_88_fu_204[40]_i_9_n_11 ;
  wire \empty_88_fu_204[48]_i_2_n_11 ;
  wire \empty_88_fu_204[48]_i_3_n_11 ;
  wire \empty_88_fu_204[48]_i_4_n_11 ;
  wire \empty_88_fu_204[48]_i_5_n_11 ;
  wire \empty_88_fu_204[48]_i_6_n_11 ;
  wire \empty_88_fu_204[48]_i_7_n_11 ;
  wire \empty_88_fu_204[48]_i_8_n_11 ;
  wire \empty_88_fu_204[48]_i_9_n_11 ;
  wire \empty_88_fu_204[56]_i_2_n_11 ;
  wire \empty_88_fu_204[56]_i_3_n_11 ;
  wire \empty_88_fu_204[56]_i_4_n_11 ;
  wire \empty_88_fu_204[56]_i_5_n_11 ;
  wire \empty_88_fu_204[56]_i_6_n_11 ;
  wire \empty_88_fu_204[56]_i_7_n_11 ;
  wire \empty_88_fu_204[56]_i_8_n_11 ;
  wire \empty_88_fu_204[56]_i_9_n_11 ;
  wire \empty_88_fu_204[8]_i_2_n_11 ;
  wire \empty_88_fu_204[8]_i_3_n_11 ;
  wire \empty_88_fu_204[8]_i_4_n_11 ;
  wire \empty_88_fu_204[8]_i_5_n_11 ;
  wire \empty_88_fu_204[8]_i_6_n_11 ;
  wire \empty_88_fu_204[8]_i_7_n_11 ;
  wire \empty_88_fu_204[8]_i_8_n_11 ;
  wire \empty_88_fu_204[8]_i_9_n_11 ;
  wire [63:0]empty_88_fu_204_reg;
  wire \empty_88_fu_204_reg[0]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[0]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[16]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[24]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[32]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[40]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[48]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[56]_i_1_n_26 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_11 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_12 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_13 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_14 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_15 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_16 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_17 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_18 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_19 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_20 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_21 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_22 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_23 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_24 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_25 ;
  wire \empty_88_fu_204_reg[8]_i_1_n_26 ;
  wire [63:0]empty_89_fu_208_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_n_31;
  wire [0:0]grp_Autocorrelation_fu_40_L_ACF_address0;
  wire grp_Autocorrelation_fu_40_L_ACF_ce0;
  wire grp_Autocorrelation_fu_40_ap_done;
  wire grp_Autocorrelation_fu_40_ap_start_reg;
  wire [7:0]i_10_fu_1455_p2;
  wire \i_fu_172[7]_i_2_n_11 ;
  wire [7:0]i_fu_172_reg;
  wire \icmp_ln57_reg_1995[0]_i_1_n_11 ;
  wire \icmp_ln57_reg_1995_reg[0]_0 ;
  wire [0:0]\icmp_ln57_reg_1995_reg[0]_1 ;
  wire icmp_ln62_1_fu_994_p2;
  wire icmp_ln62_1_reg_2051;
  wire icmp_ln62_fu_972_p2;
  wire icmp_ln62_reg_2047;
  wire \idx77_fu_216[7]_i_1_n_11 ;
  wire \idx77_fu_216[7]_i_3_n_11 ;
  wire [7:0]idx77_fu_216_reg;
  wire [7:0]idx_fu_168_reg;
  wire [7:0]idx_load_reg_2455;
  wire [7:0]indata_addr_18_reg_2560;
  wire [7:0]indata_address0;
  wire \indata_address0[0]_INST_0_i_2_n_11 ;
  wire \indata_address0[1]_INST_0_i_3_n_11 ;
  wire \indata_address0[2]_INST_0_i_2_n_11 ;
  wire \indata_address0[2]_INST_0_i_3_n_11 ;
  wire \indata_address0[3]_INST_0_i_1_n_11 ;
  wire \indata_address0[3]_INST_0_i_3_n_11 ;
  wire \indata_address0[4]_INST_0_i_1_n_11 ;
  wire \indata_address0[4]_INST_0_i_3_n_11 ;
  wire \indata_address0[5]_INST_0_i_1_n_11 ;
  wire \indata_address0[5]_INST_0_i_3_n_11 ;
  wire \indata_address0[5]_INST_0_i_4_n_11 ;
  wire \indata_address0[6]_INST_0_i_2_n_11 ;
  wire \indata_address0[6]_INST_0_i_4_n_11 ;
  wire \indata_address0[6]_INST_0_i_5_n_11 ;
  wire \indata_address0[6]_INST_0_i_6_n_11 ;
  wire \indata_address0[7]_INST_0_i_2_n_11 ;
  wire \indata_address0[7]_INST_0_i_3_n_11 ;
  wire \indata_address0[7]_INST_0_i_4_n_11 ;
  wire [7:0]indata_address1;
  wire \indata_address1[0]_INST_0_i_1_n_11 ;
  wire \indata_address1[0]_INST_0_i_3_n_11 ;
  wire \indata_address1[1]_INST_0_i_1_n_11 ;
  wire \indata_address1[2]_INST_0_i_2_n_11 ;
  wire \indata_address1[3]_INST_0_i_2_n_11 ;
  wire \indata_address1[3]_INST_0_i_4_n_11 ;
  wire \indata_address1[3]_INST_0_i_5_n_11 ;
  wire \indata_address1[4]_INST_0_i_1_n_11 ;
  wire \indata_address1[4]_INST_0_i_3_n_11 ;
  wire \indata_address1[4]_INST_0_i_4_n_11 ;
  wire \indata_address1[4]_INST_0_i_5_n_11 ;
  wire \indata_address1[5]_INST_0_i_2_n_11 ;
  wire \indata_address1[5]_INST_0_i_3_n_11 ;
  wire \indata_address1[5]_INST_0_i_5_n_11 ;
  wire \indata_address1[5]_INST_0_i_6_n_11 ;
  wire \indata_address1[5]_INST_0_i_7_n_11 ;
  wire \indata_address1[6]_INST_0_i_2_n_11 ;
  wire \indata_address1[6]_INST_0_i_3_n_11 ;
  wire \indata_address1[6]_INST_0_i_5_n_11 ;
  wire \indata_address1[6]_INST_0_i_6_n_11 ;
  wire \indata_address1[6]_INST_0_i_7_n_11 ;
  wire \indata_address1[6]_INST_0_i_8_n_11 ;
  wire \indata_address1[7]_INST_0_i_2_n_11 ;
  wire \indata_address1[7]_INST_0_i_3_n_11 ;
  wire \indata_address1[7]_INST_0_i_5_n_11 ;
  wire \indata_address1[7]_INST_0_i_7_n_11 ;
  wire indata_ce0;
  wire indata_ce0_INST_0_i_1_n_11;
  wire indata_ce0_INST_0_i_2_n_11;
  wire indata_ce0_INST_0_i_3_n_11;
  wire indata_ce1;
  wire indata_ce1_INST_0_i_1_n_11;
  wire indata_ce1_INST_0_i_2_n_11;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire \indata_d1[10]_INST_0_i_1_n_11 ;
  wire \indata_d1[11]_INST_0_i_1_n_11 ;
  wire \indata_d1[12]_INST_0_i_1_n_11 ;
  wire \indata_d1[13]_INST_0_i_1_n_11 ;
  wire \indata_d1[14]_INST_0_i_1_n_11 ;
  wire \indata_d1[15]_INST_0_i_1_n_11 ;
  wire \indata_d1[15]_INST_0_i_2_n_11 ;
  wire \indata_d1[3]_INST_0_i_1_n_11 ;
  wire \indata_d1[5]_INST_0_i_1_n_11 ;
  wire \indata_d1[6]_INST_0_i_1_n_11 ;
  wire \indata_d1[7]_INST_0_i_1_n_11 ;
  wire \indata_d1[8]_INST_0_i_1_n_11 ;
  wire \indata_d1[9]_INST_0_i_1_n_11 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire \k_3_fu_164[0]_i_1_n_11 ;
  wire \k_3_fu_164[1]_i_1_n_11 ;
  wire [3:0]k_3_fu_164_reg;
  wire \k_4_fu_212[1]_i_1_n_11 ;
  wire [3:0]k_4_fu_212_reg;
  wire \k_fu_160[7]_i_2_n_11 ;
  wire [7:0]k_fu_160_reg;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_11;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_11;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U33_n_92;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_11;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_11;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_100;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_101;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_102;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_103;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_104;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_105;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_106;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_107;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_11;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_92;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_93;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_94;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_95;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_96;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_97;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_98;
  wire mac_muladd_16s_16s_32s_33_4_1_U42_n_99;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_11;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U36_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_11;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U37_n_76;
  wire mul_16s_16s_32_1_1_U10_n_11;
  wire mul_16s_16s_32_1_1_U10_n_12;
  wire mul_16s_16s_32_1_1_U10_n_13;
  wire mul_16s_16s_32_1_1_U20_n_11;
  wire mul_16s_16s_32_1_1_U20_n_12;
  wire mul_16s_16s_32_1_1_U20_n_13;
  wire mul_16s_16s_32_1_1_U20_n_14;
  wire mul_16s_16s_32_1_1_U20_n_15;
  wire mul_16s_16s_32_1_1_U20_n_16;
  wire mul_16s_16s_32_1_1_U20_n_17;
  wire mul_16s_16s_32_1_1_U20_n_18;
  wire mul_16s_16s_32_1_1_U20_n_19;
  wire mul_16s_16s_32_1_1_U20_n_20;
  wire mul_16s_16s_32_1_1_U20_n_21;
  wire mul_16s_16s_32_1_1_U20_n_22;
  wire mul_16s_16s_32_1_1_U20_n_23;
  wire mul_16s_16s_32_1_1_U20_n_24;
  wire mul_16s_16s_32_1_1_U20_n_25;
  wire mul_16s_16s_32_1_1_U20_n_26;
  wire mul_16s_16s_32_1_1_U20_n_27;
  wire mul_16s_16s_32_1_1_U20_n_28;
  wire mul_16s_16s_32_1_1_U20_n_29;
  wire mul_16s_16s_32_1_1_U20_n_30;
  wire mul_16s_16s_32_1_1_U20_n_31;
  wire mul_16s_16s_32_1_1_U20_n_32;
  wire mul_16s_16s_32_1_1_U20_n_33;
  wire mul_16s_16s_32_1_1_U20_n_34;
  wire mul_16s_16s_32_1_1_U20_n_35;
  wire mul_16s_16s_32_1_1_U20_n_36;
  wire mul_16s_16s_32_1_1_U20_n_37;
  wire mul_16s_16s_32_1_1_U20_n_38;
  wire mul_16s_16s_32_1_1_U20_n_39;
  wire mul_16s_16s_32_1_1_U20_n_40;
  wire mul_16s_16s_32_1_1_U20_n_41;
  wire mul_16s_16s_32_1_1_U20_n_42;
  wire mul_16s_16s_32_1_1_U20_n_43;
  wire mul_16s_16s_32_1_1_U20_n_44;
  wire mul_16s_16s_32_1_1_U20_n_45;
  wire mul_16s_16s_32_1_1_U20_n_46;
  wire mul_16s_16s_32_1_1_U20_n_47;
  wire mul_16s_16s_32_1_1_U21_n_11;
  wire mul_16s_16s_32_1_1_U22_n_11;
  wire mul_16s_16s_32_1_1_U22_n_12;
  wire mul_16s_16s_32_1_1_U22_n_13;
  wire mul_16s_16s_32_1_1_U22_n_14;
  wire mul_16s_16s_32_1_1_U22_n_15;
  wire mul_16s_16s_32_1_1_U22_n_16;
  wire mul_16s_16s_32_1_1_U22_n_17;
  wire mul_16s_16s_32_1_1_U22_n_18;
  wire mul_16s_16s_32_1_1_U22_n_19;
  wire mul_16s_16s_32_1_1_U22_n_20;
  wire mul_16s_16s_32_1_1_U22_n_21;
  wire mul_16s_16s_32_1_1_U22_n_22;
  wire mul_16s_16s_32_1_1_U22_n_23;
  wire mul_16s_16s_32_1_1_U22_n_24;
  wire mul_16s_16s_32_1_1_U22_n_25;
  wire mul_16s_16s_32_1_1_U22_n_26;
  wire mul_16s_16s_32_1_1_U22_n_27;
  wire mul_16s_16s_32_1_1_U22_n_28;
  wire mul_16s_16s_32_1_1_U22_n_29;
  wire mul_16s_16s_32_1_1_U22_n_30;
  wire mul_16s_16s_32_1_1_U22_n_31;
  wire mul_16s_16s_32_1_1_U22_n_32;
  wire mul_16s_16s_32_1_1_U22_n_33;
  wire mul_16s_16s_32_1_1_U22_n_34;
  wire mul_16s_16s_32_1_1_U22_n_35;
  wire mul_16s_16s_32_1_1_U22_n_36;
  wire mul_16s_16s_32_1_1_U22_n_37;
  wire mul_16s_16s_32_1_1_U22_n_38;
  wire mul_16s_16s_32_1_1_U22_n_39;
  wire mul_16s_16s_32_1_1_U22_n_40;
  wire mul_16s_16s_32_1_1_U22_n_41;
  wire mul_16s_16s_32_1_1_U22_n_42;
  wire mul_16s_16s_32_1_1_U22_n_43;
  wire mul_16s_16s_32_1_1_U23_n_100;
  wire mul_16s_16s_32_1_1_U23_n_101;
  wire mul_16s_16s_32_1_1_U23_n_102;
  wire mul_16s_16s_32_1_1_U23_n_103;
  wire mul_16s_16s_32_1_1_U23_n_104;
  wire mul_16s_16s_32_1_1_U23_n_105;
  wire mul_16s_16s_32_1_1_U23_n_106;
  wire mul_16s_16s_32_1_1_U23_n_107;
  wire mul_16s_16s_32_1_1_U23_n_108;
  wire mul_16s_16s_32_1_1_U23_n_109;
  wire mul_16s_16s_32_1_1_U23_n_11;
  wire mul_16s_16s_32_1_1_U23_n_110;
  wire mul_16s_16s_32_1_1_U23_n_111;
  wire mul_16s_16s_32_1_1_U23_n_112;
  wire mul_16s_16s_32_1_1_U23_n_113;
  wire mul_16s_16s_32_1_1_U23_n_114;
  wire mul_16s_16s_32_1_1_U23_n_115;
  wire mul_16s_16s_32_1_1_U23_n_116;
  wire mul_16s_16s_32_1_1_U23_n_117;
  wire mul_16s_16s_32_1_1_U23_n_118;
  wire mul_16s_16s_32_1_1_U23_n_119;
  wire mul_16s_16s_32_1_1_U23_n_12;
  wire mul_16s_16s_32_1_1_U23_n_120;
  wire mul_16s_16s_32_1_1_U23_n_121;
  wire mul_16s_16s_32_1_1_U23_n_122;
  wire mul_16s_16s_32_1_1_U23_n_123;
  wire mul_16s_16s_32_1_1_U23_n_124;
  wire mul_16s_16s_32_1_1_U23_n_125;
  wire mul_16s_16s_32_1_1_U23_n_126;
  wire mul_16s_16s_32_1_1_U23_n_127;
  wire mul_16s_16s_32_1_1_U23_n_128;
  wire mul_16s_16s_32_1_1_U23_n_129;
  wire mul_16s_16s_32_1_1_U23_n_13;
  wire mul_16s_16s_32_1_1_U23_n_130;
  wire mul_16s_16s_32_1_1_U23_n_131;
  wire mul_16s_16s_32_1_1_U23_n_132;
  wire mul_16s_16s_32_1_1_U23_n_133;
  wire mul_16s_16s_32_1_1_U23_n_134;
  wire mul_16s_16s_32_1_1_U23_n_135;
  wire mul_16s_16s_32_1_1_U23_n_136;
  wire mul_16s_16s_32_1_1_U23_n_137;
  wire mul_16s_16s_32_1_1_U23_n_138;
  wire mul_16s_16s_32_1_1_U23_n_139;
  wire mul_16s_16s_32_1_1_U23_n_14;
  wire mul_16s_16s_32_1_1_U23_n_140;
  wire mul_16s_16s_32_1_1_U23_n_141;
  wire mul_16s_16s_32_1_1_U23_n_142;
  wire mul_16s_16s_32_1_1_U23_n_143;
  wire mul_16s_16s_32_1_1_U23_n_144;
  wire mul_16s_16s_32_1_1_U23_n_145;
  wire mul_16s_16s_32_1_1_U23_n_146;
  wire mul_16s_16s_32_1_1_U23_n_147;
  wire mul_16s_16s_32_1_1_U23_n_148;
  wire mul_16s_16s_32_1_1_U23_n_149;
  wire mul_16s_16s_32_1_1_U23_n_15;
  wire mul_16s_16s_32_1_1_U23_n_150;
  wire mul_16s_16s_32_1_1_U23_n_151;
  wire mul_16s_16s_32_1_1_U23_n_152;
  wire mul_16s_16s_32_1_1_U23_n_153;
  wire mul_16s_16s_32_1_1_U23_n_154;
  wire mul_16s_16s_32_1_1_U23_n_155;
  wire mul_16s_16s_32_1_1_U23_n_156;
  wire mul_16s_16s_32_1_1_U23_n_157;
  wire mul_16s_16s_32_1_1_U23_n_158;
  wire mul_16s_16s_32_1_1_U23_n_159;
  wire mul_16s_16s_32_1_1_U23_n_16;
  wire mul_16s_16s_32_1_1_U23_n_160;
  wire mul_16s_16s_32_1_1_U23_n_161;
  wire mul_16s_16s_32_1_1_U23_n_162;
  wire mul_16s_16s_32_1_1_U23_n_163;
  wire mul_16s_16s_32_1_1_U23_n_164;
  wire mul_16s_16s_32_1_1_U23_n_165;
  wire mul_16s_16s_32_1_1_U23_n_166;
  wire mul_16s_16s_32_1_1_U23_n_167;
  wire mul_16s_16s_32_1_1_U23_n_168;
  wire mul_16s_16s_32_1_1_U23_n_169;
  wire mul_16s_16s_32_1_1_U23_n_17;
  wire mul_16s_16s_32_1_1_U23_n_170;
  wire mul_16s_16s_32_1_1_U23_n_171;
  wire mul_16s_16s_32_1_1_U23_n_172;
  wire mul_16s_16s_32_1_1_U23_n_173;
  wire mul_16s_16s_32_1_1_U23_n_174;
  wire mul_16s_16s_32_1_1_U23_n_175;
  wire mul_16s_16s_32_1_1_U23_n_176;
  wire mul_16s_16s_32_1_1_U23_n_177;
  wire mul_16s_16s_32_1_1_U23_n_178;
  wire mul_16s_16s_32_1_1_U23_n_179;
  wire mul_16s_16s_32_1_1_U23_n_18;
  wire mul_16s_16s_32_1_1_U23_n_180;
  wire mul_16s_16s_32_1_1_U23_n_181;
  wire mul_16s_16s_32_1_1_U23_n_182;
  wire mul_16s_16s_32_1_1_U23_n_183;
  wire mul_16s_16s_32_1_1_U23_n_184;
  wire mul_16s_16s_32_1_1_U23_n_185;
  wire mul_16s_16s_32_1_1_U23_n_186;
  wire mul_16s_16s_32_1_1_U23_n_187;
  wire mul_16s_16s_32_1_1_U23_n_188;
  wire mul_16s_16s_32_1_1_U23_n_189;
  wire mul_16s_16s_32_1_1_U23_n_19;
  wire mul_16s_16s_32_1_1_U23_n_190;
  wire mul_16s_16s_32_1_1_U23_n_191;
  wire mul_16s_16s_32_1_1_U23_n_192;
  wire mul_16s_16s_32_1_1_U23_n_193;
  wire mul_16s_16s_32_1_1_U23_n_194;
  wire mul_16s_16s_32_1_1_U23_n_195;
  wire mul_16s_16s_32_1_1_U23_n_196;
  wire mul_16s_16s_32_1_1_U23_n_197;
  wire mul_16s_16s_32_1_1_U23_n_198;
  wire mul_16s_16s_32_1_1_U23_n_199;
  wire mul_16s_16s_32_1_1_U23_n_20;
  wire mul_16s_16s_32_1_1_U23_n_200;
  wire mul_16s_16s_32_1_1_U23_n_201;
  wire mul_16s_16s_32_1_1_U23_n_202;
  wire mul_16s_16s_32_1_1_U23_n_203;
  wire mul_16s_16s_32_1_1_U23_n_204;
  wire mul_16s_16s_32_1_1_U23_n_205;
  wire mul_16s_16s_32_1_1_U23_n_206;
  wire mul_16s_16s_32_1_1_U23_n_21;
  wire mul_16s_16s_32_1_1_U23_n_22;
  wire mul_16s_16s_32_1_1_U23_n_23;
  wire mul_16s_16s_32_1_1_U23_n_24;
  wire mul_16s_16s_32_1_1_U23_n_25;
  wire mul_16s_16s_32_1_1_U23_n_26;
  wire mul_16s_16s_32_1_1_U23_n_27;
  wire mul_16s_16s_32_1_1_U23_n_28;
  wire mul_16s_16s_32_1_1_U23_n_29;
  wire mul_16s_16s_32_1_1_U23_n_30;
  wire mul_16s_16s_32_1_1_U23_n_31;
  wire mul_16s_16s_32_1_1_U23_n_32;
  wire mul_16s_16s_32_1_1_U23_n_33;
  wire mul_16s_16s_32_1_1_U23_n_34;
  wire mul_16s_16s_32_1_1_U23_n_35;
  wire mul_16s_16s_32_1_1_U23_n_36;
  wire mul_16s_16s_32_1_1_U23_n_37;
  wire mul_16s_16s_32_1_1_U23_n_38;
  wire mul_16s_16s_32_1_1_U23_n_39;
  wire mul_16s_16s_32_1_1_U23_n_40;
  wire mul_16s_16s_32_1_1_U23_n_41;
  wire mul_16s_16s_32_1_1_U23_n_42;
  wire mul_16s_16s_32_1_1_U23_n_43;
  wire mul_16s_16s_32_1_1_U23_n_44;
  wire mul_16s_16s_32_1_1_U23_n_45;
  wire mul_16s_16s_32_1_1_U23_n_46;
  wire mul_16s_16s_32_1_1_U23_n_47;
  wire mul_16s_16s_32_1_1_U23_n_48;
  wire mul_16s_16s_32_1_1_U23_n_49;
  wire mul_16s_16s_32_1_1_U23_n_50;
  wire mul_16s_16s_32_1_1_U23_n_51;
  wire mul_16s_16s_32_1_1_U23_n_52;
  wire mul_16s_16s_32_1_1_U23_n_85;
  wire mul_16s_16s_32_1_1_U23_n_86;
  wire mul_16s_16s_32_1_1_U23_n_87;
  wire mul_16s_16s_32_1_1_U23_n_88;
  wire mul_16s_16s_32_1_1_U23_n_89;
  wire mul_16s_16s_32_1_1_U23_n_90;
  wire mul_16s_16s_32_1_1_U23_n_91;
  wire mul_16s_16s_32_1_1_U23_n_92;
  wire mul_16s_16s_32_1_1_U23_n_93;
  wire mul_16s_16s_32_1_1_U23_n_94;
  wire mul_16s_16s_32_1_1_U23_n_95;
  wire mul_16s_16s_32_1_1_U23_n_96;
  wire mul_16s_16s_32_1_1_U23_n_97;
  wire mul_16s_16s_32_1_1_U23_n_98;
  wire mul_16s_16s_32_1_1_U23_n_99;
  wire mul_ln102_reg_2394_reg_n_100;
  wire mul_ln102_reg_2394_reg_n_101;
  wire mul_ln102_reg_2394_reg_n_102;
  wire mul_ln102_reg_2394_reg_n_103;
  wire mul_ln102_reg_2394_reg_n_104;
  wire mul_ln102_reg_2394_reg_n_105;
  wire mul_ln102_reg_2394_reg_n_106;
  wire mul_ln102_reg_2394_reg_n_107;
  wire mul_ln102_reg_2394_reg_n_108;
  wire mul_ln102_reg_2394_reg_n_109;
  wire mul_ln102_reg_2394_reg_n_110;
  wire mul_ln102_reg_2394_reg_n_111;
  wire mul_ln102_reg_2394_reg_n_112;
  wire mul_ln102_reg_2394_reg_n_113;
  wire mul_ln102_reg_2394_reg_n_114;
  wire mul_ln102_reg_2394_reg_n_115;
  wire mul_ln102_reg_2394_reg_n_116;
  wire mul_ln102_reg_2394_reg_n_85;
  wire mul_ln102_reg_2394_reg_n_86;
  wire mul_ln102_reg_2394_reg_n_87;
  wire mul_ln102_reg_2394_reg_n_88;
  wire mul_ln102_reg_2394_reg_n_89;
  wire mul_ln102_reg_2394_reg_n_90;
  wire mul_ln102_reg_2394_reg_n_91;
  wire mul_ln102_reg_2394_reg_n_92;
  wire mul_ln102_reg_2394_reg_n_93;
  wire mul_ln102_reg_2394_reg_n_94;
  wire mul_ln102_reg_2394_reg_n_95;
  wire mul_ln102_reg_2394_reg_n_96;
  wire mul_ln102_reg_2394_reg_n_97;
  wire mul_ln102_reg_2394_reg_n_98;
  wire mul_ln102_reg_2394_reg_n_99;
  wire mul_ln107_reg_2399_reg_n_100;
  wire mul_ln107_reg_2399_reg_n_101;
  wire mul_ln107_reg_2399_reg_n_102;
  wire mul_ln107_reg_2399_reg_n_103;
  wire mul_ln107_reg_2399_reg_n_104;
  wire mul_ln107_reg_2399_reg_n_105;
  wire mul_ln107_reg_2399_reg_n_106;
  wire mul_ln107_reg_2399_reg_n_107;
  wire mul_ln107_reg_2399_reg_n_108;
  wire mul_ln107_reg_2399_reg_n_109;
  wire mul_ln107_reg_2399_reg_n_110;
  wire mul_ln107_reg_2399_reg_n_111;
  wire mul_ln107_reg_2399_reg_n_112;
  wire mul_ln107_reg_2399_reg_n_113;
  wire mul_ln107_reg_2399_reg_n_114;
  wire mul_ln107_reg_2399_reg_n_115;
  wire mul_ln107_reg_2399_reg_n_116;
  wire mul_ln107_reg_2399_reg_n_85;
  wire mul_ln107_reg_2399_reg_n_86;
  wire mul_ln107_reg_2399_reg_n_87;
  wire mul_ln107_reg_2399_reg_n_88;
  wire mul_ln107_reg_2399_reg_n_89;
  wire mul_ln107_reg_2399_reg_n_90;
  wire mul_ln107_reg_2399_reg_n_91;
  wire mul_ln107_reg_2399_reg_n_92;
  wire mul_ln107_reg_2399_reg_n_93;
  wire mul_ln107_reg_2399_reg_n_94;
  wire mul_ln107_reg_2399_reg_n_95;
  wire mul_ln107_reg_2399_reg_n_96;
  wire mul_ln107_reg_2399_reg_n_97;
  wire mul_ln107_reg_2399_reg_n_98;
  wire mul_ln107_reg_2399_reg_n_99;
  wire mul_ln126_reg_2439_reg_n_100;
  wire mul_ln126_reg_2439_reg_n_101;
  wire mul_ln126_reg_2439_reg_n_102;
  wire mul_ln126_reg_2439_reg_n_103;
  wire mul_ln126_reg_2439_reg_n_104;
  wire mul_ln126_reg_2439_reg_n_105;
  wire mul_ln126_reg_2439_reg_n_106;
  wire mul_ln126_reg_2439_reg_n_107;
  wire mul_ln126_reg_2439_reg_n_108;
  wire mul_ln126_reg_2439_reg_n_109;
  wire mul_ln126_reg_2439_reg_n_110;
  wire mul_ln126_reg_2439_reg_n_111;
  wire mul_ln126_reg_2439_reg_n_112;
  wire mul_ln126_reg_2439_reg_n_113;
  wire mul_ln126_reg_2439_reg_n_114;
  wire mul_ln126_reg_2439_reg_n_115;
  wire mul_ln126_reg_2439_reg_n_116;
  wire mul_ln126_reg_2439_reg_n_84;
  wire mul_ln126_reg_2439_reg_n_85;
  wire mul_ln126_reg_2439_reg_n_86;
  wire mul_ln126_reg_2439_reg_n_87;
  wire mul_ln126_reg_2439_reg_n_88;
  wire mul_ln126_reg_2439_reg_n_89;
  wire mul_ln126_reg_2439_reg_n_90;
  wire mul_ln126_reg_2439_reg_n_91;
  wire mul_ln126_reg_2439_reg_n_92;
  wire mul_ln126_reg_2439_reg_n_93;
  wire mul_ln126_reg_2439_reg_n_94;
  wire mul_ln126_reg_2439_reg_n_95;
  wire mul_ln126_reg_2439_reg_n_96;
  wire mul_ln126_reg_2439_reg_n_97;
  wire mul_ln126_reg_2439_reg_n_98;
  wire mul_ln126_reg_2439_reg_n_99;
  wire mul_ln91_reg_2384_reg_n_100;
  wire mul_ln91_reg_2384_reg_n_101;
  wire mul_ln91_reg_2384_reg_n_102;
  wire mul_ln91_reg_2384_reg_n_103;
  wire mul_ln91_reg_2384_reg_n_104;
  wire mul_ln91_reg_2384_reg_n_105;
  wire mul_ln91_reg_2384_reg_n_106;
  wire mul_ln91_reg_2384_reg_n_107;
  wire mul_ln91_reg_2384_reg_n_108;
  wire mul_ln91_reg_2384_reg_n_109;
  wire mul_ln91_reg_2384_reg_n_110;
  wire mul_ln91_reg_2384_reg_n_111;
  wire mul_ln91_reg_2384_reg_n_112;
  wire mul_ln91_reg_2384_reg_n_113;
  wire mul_ln91_reg_2384_reg_n_114;
  wire mul_ln91_reg_2384_reg_n_115;
  wire mul_ln91_reg_2384_reg_n_116;
  wire mul_ln91_reg_2384_reg_n_85;
  wire mul_ln91_reg_2384_reg_n_86;
  wire mul_ln91_reg_2384_reg_n_87;
  wire mul_ln91_reg_2384_reg_n_88;
  wire mul_ln91_reg_2384_reg_n_89;
  wire mul_ln91_reg_2384_reg_n_90;
  wire mul_ln91_reg_2384_reg_n_91;
  wire mul_ln91_reg_2384_reg_n_92;
  wire mul_ln91_reg_2384_reg_n_93;
  wire mul_ln91_reg_2384_reg_n_94;
  wire mul_ln91_reg_2384_reg_n_95;
  wire mul_ln91_reg_2384_reg_n_96;
  wire mul_ln91_reg_2384_reg_n_97;
  wire mul_ln91_reg_2384_reg_n_98;
  wire mul_ln91_reg_2384_reg_n_99;
  wire p_0_in;
  wire [15:0]p_1_in__0;
  wire [63:0]q0;
  wire ram_reg_bram_0_i_100_n_11;
  wire ram_reg_bram_0_i_101_n_11;
  wire ram_reg_bram_0_i_102_n_11;
  wire ram_reg_bram_0_i_103_n_11;
  wire ram_reg_bram_0_i_104_n_11;
  wire ram_reg_bram_0_i_105_n_11;
  wire ram_reg_bram_0_i_106_n_11;
  wire ram_reg_bram_0_i_107_n_11;
  wire ram_reg_bram_0_i_108_n_11;
  wire ram_reg_bram_0_i_109_n_11;
  wire ram_reg_bram_0_i_110_n_11;
  wire ram_reg_bram_0_i_111_n_11;
  wire ram_reg_bram_0_i_112_n_11;
  wire ram_reg_bram_0_i_113_n_11;
  wire ram_reg_bram_0_i_114_n_11;
  wire ram_reg_bram_0_i_115_n_11;
  wire ram_reg_bram_0_i_116_n_11;
  wire ram_reg_bram_0_i_117_n_11;
  wire ram_reg_bram_0_i_118_n_11;
  wire ram_reg_bram_0_i_119_n_11;
  wire ram_reg_bram_0_i_120_n_11;
  wire ram_reg_bram_0_i_121_n_11;
  wire ram_reg_bram_0_i_122_n_11;
  wire ram_reg_bram_0_i_123_n_11;
  wire ram_reg_bram_0_i_124_n_11;
  wire ram_reg_bram_0_i_125_n_11;
  wire ram_reg_bram_0_i_126_n_11;
  wire ram_reg_bram_0_i_127_n_11;
  wire ram_reg_bram_0_i_128_n_11;
  wire ram_reg_bram_0_i_129_n_11;
  wire ram_reg_bram_0_i_130_n_11;
  wire ram_reg_bram_0_i_131_n_11;
  wire ram_reg_bram_0_i_132_n_11;
  wire ram_reg_bram_0_i_133_n_11;
  wire ram_reg_bram_0_i_134_n_11;
  wire ram_reg_bram_0_i_135_n_11;
  wire ram_reg_bram_0_i_136_n_11;
  wire ram_reg_bram_0_i_137_n_11;
  wire ram_reg_bram_0_i_138_n_11;
  wire ram_reg_bram_0_i_139_n_11;
  wire ram_reg_bram_0_i_140_n_11;
  wire ram_reg_bram_0_i_141_n_11;
  wire ram_reg_bram_0_i_142_n_11;
  wire ram_reg_bram_0_i_143_n_11;
  wire ram_reg_bram_0_i_144_n_11;
  wire ram_reg_bram_0_i_145_n_11;
  wire ram_reg_bram_0_i_146_n_11;
  wire ram_reg_bram_0_i_147_n_11;
  wire ram_reg_bram_0_i_148_n_11;
  wire ram_reg_bram_0_i_149_n_11;
  wire ram_reg_bram_0_i_150_n_11;
  wire ram_reg_bram_0_i_151_n_11;
  wire ram_reg_bram_0_i_152_n_11;
  wire ram_reg_bram_0_i_153_n_11;
  wire ram_reg_bram_0_i_154_n_11;
  wire ram_reg_bram_0_i_155_n_11;
  wire ram_reg_bram_0_i_156_n_11;
  wire ram_reg_bram_0_i_157_n_11;
  wire ram_reg_bram_0_i_158_n_11;
  wire ram_reg_bram_0_i_159_n_11;
  wire ram_reg_bram_0_i_160_n_11;
  wire ram_reg_bram_0_i_161_n_11;
  wire ram_reg_bram_0_i_162_n_11;
  wire ram_reg_bram_0_i_163_n_11;
  wire ram_reg_bram_0_i_164_n_11;
  wire ram_reg_bram_0_i_165_n_11;
  wire ram_reg_bram_0_i_166_n_11;
  wire ram_reg_bram_0_i_167_n_11;
  wire ram_reg_bram_0_i_168_n_11;
  wire ram_reg_bram_0_i_169_n_11;
  wire ram_reg_bram_0_i_170_n_11;
  wire ram_reg_bram_0_i_171_n_11;
  wire ram_reg_bram_0_i_172_n_11;
  wire ram_reg_bram_0_i_173_n_11;
  wire ram_reg_bram_0_i_174_n_11;
  wire ram_reg_bram_0_i_175_n_11;
  wire ram_reg_bram_0_i_176_n_11;
  wire ram_reg_bram_0_i_177_n_11;
  wire ram_reg_bram_0_i_178_n_11;
  wire ram_reg_bram_0_i_179_n_11;
  wire ram_reg_bram_0_i_180_n_11;
  wire ram_reg_bram_0_i_181_n_11;
  wire ram_reg_bram_0_i_182_n_11;
  wire ram_reg_bram_0_i_183_n_11;
  wire ram_reg_bram_0_i_184_n_11;
  wire ram_reg_bram_0_i_185_n_11;
  wire ram_reg_bram_0_i_186_n_11;
  wire ram_reg_bram_0_i_187_n_11;
  wire ram_reg_bram_0_i_188_n_11;
  wire ram_reg_bram_0_i_189_n_11;
  wire ram_reg_bram_0_i_190_n_11;
  wire ram_reg_bram_0_i_191_n_11;
  wire ram_reg_bram_0_i_192_n_11;
  wire ram_reg_bram_0_i_193_n_11;
  wire ram_reg_bram_0_i_194_n_11;
  wire ram_reg_bram_0_i_195_n_11;
  wire ram_reg_bram_0_i_196_n_11;
  wire ram_reg_bram_0_i_197_n_11;
  wire ram_reg_bram_0_i_198_n_11;
  wire ram_reg_bram_0_i_199_n_11;
  wire ram_reg_bram_0_i_200_n_11;
  wire ram_reg_bram_0_i_201_n_11;
  wire ram_reg_bram_0_i_202_n_11;
  wire ram_reg_bram_0_i_203_n_11;
  wire ram_reg_bram_0_i_204_n_11;
  wire ram_reg_bram_0_i_205_n_11;
  wire ram_reg_bram_0_i_206_n_11;
  wire ram_reg_bram_0_i_207_n_11;
  wire ram_reg_bram_0_i_208_n_11;
  wire ram_reg_bram_0_i_209_n_11;
  wire ram_reg_bram_0_i_210_n_11;
  wire ram_reg_bram_0_i_211_n_11;
  wire ram_reg_bram_0_i_212_n_11;
  wire ram_reg_bram_0_i_213_n_11;
  wire ram_reg_bram_0_i_214_n_11;
  wire ram_reg_bram_0_i_215_n_11;
  wire ram_reg_bram_0_i_216_n_11;
  wire ram_reg_bram_0_i_217_n_11;
  wire ram_reg_bram_0_i_218_n_11;
  wire ram_reg_bram_0_i_219_n_11;
  wire ram_reg_bram_0_i_220_n_11;
  wire ram_reg_bram_0_i_221_n_11;
  wire ram_reg_bram_0_i_222_n_11;
  wire ram_reg_bram_0_i_223_n_11;
  wire ram_reg_bram_0_i_224_n_11;
  wire ram_reg_bram_0_i_225_n_11;
  wire ram_reg_bram_0_i_226_n_11;
  wire ram_reg_bram_0_i_227_n_11;
  wire ram_reg_bram_0_i_228_n_11;
  wire ram_reg_bram_0_i_229_n_11;
  wire ram_reg_bram_0_i_230_n_11;
  wire ram_reg_bram_0_i_231_n_11;
  wire ram_reg_bram_0_i_232_n_11;
  wire ram_reg_bram_0_i_233_n_11;
  wire ram_reg_bram_0_i_234_n_11;
  wire ram_reg_bram_0_i_235_n_11;
  wire ram_reg_bram_0_i_236_n_11;
  wire ram_reg_bram_0_i_237_n_11;
  wire ram_reg_bram_0_i_238_n_11;
  wire ram_reg_bram_0_i_239_n_11;
  wire ram_reg_bram_0_i_240_n_11;
  wire ram_reg_bram_0_i_241_n_11;
  wire ram_reg_bram_0_i_242_n_11;
  wire ram_reg_bram_0_i_243_n_11;
  wire ram_reg_bram_0_i_244_n_11;
  wire ram_reg_bram_0_i_245_n_11;
  wire ram_reg_bram_0_i_246_n_11;
  wire ram_reg_bram_0_i_247_n_11;
  wire ram_reg_bram_0_i_85_n_11;
  wire ram_reg_bram_0_i_86_n_11;
  wire ram_reg_bram_0_i_88_n_11;
  wire ram_reg_bram_0_i_89_n_11;
  wire ram_reg_bram_0_i_90_n_11;
  wire ram_reg_bram_0_i_91_n_11;
  wire ram_reg_bram_0_i_92_n_11;
  wire ram_reg_bram_0_i_93_n_11;
  wire ram_reg_bram_0_i_95_n_11;
  wire ram_reg_bram_0_i_96_n_11;
  wire ram_reg_bram_0_i_97_n_11;
  wire ram_reg_bram_0_i_98_n_11;
  wire ram_reg_bram_0_i_99_n_11;
  wire [2:0]ram_reg_bram_1;
  wire [0:0]ram_reg_bram_1_0;
  wire [2:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_i_100_n_11;
  wire ram_reg_bram_1_i_101_n_11;
  wire ram_reg_bram_1_i_102_n_11;
  wire ram_reg_bram_1_i_103_n_11;
  wire ram_reg_bram_1_i_104_n_11;
  wire ram_reg_bram_1_i_105_n_11;
  wire ram_reg_bram_1_i_106_n_11;
  wire ram_reg_bram_1_i_107_n_11;
  wire ram_reg_bram_1_i_108_n_11;
  wire ram_reg_bram_1_i_109_n_11;
  wire ram_reg_bram_1_i_110_n_11;
  wire ram_reg_bram_1_i_111_n_11;
  wire ram_reg_bram_1_i_112_n_11;
  wire ram_reg_bram_1_i_113_n_11;
  wire ram_reg_bram_1_i_114_n_11;
  wire ram_reg_bram_1_i_115_n_11;
  wire ram_reg_bram_1_i_116_n_11;
  wire ram_reg_bram_1_i_117_n_11;
  wire ram_reg_bram_1_i_118_n_11;
  wire ram_reg_bram_1_i_119_n_11;
  wire ram_reg_bram_1_i_120_n_11;
  wire ram_reg_bram_1_i_121_n_11;
  wire ram_reg_bram_1_i_122_n_11;
  wire ram_reg_bram_1_i_123_n_11;
  wire ram_reg_bram_1_i_124_n_11;
  wire ram_reg_bram_1_i_125_n_11;
  wire ram_reg_bram_1_i_126_n_11;
  wire ram_reg_bram_1_i_127_n_11;
  wire ram_reg_bram_1_i_128_n_11;
  wire ram_reg_bram_1_i_129_n_11;
  wire ram_reg_bram_1_i_130_n_11;
  wire ram_reg_bram_1_i_131_n_11;
  wire ram_reg_bram_1_i_132_n_11;
  wire ram_reg_bram_1_i_133_n_11;
  wire ram_reg_bram_1_i_134_n_11;
  wire ram_reg_bram_1_i_135_n_11;
  wire ram_reg_bram_1_i_136_n_11;
  wire ram_reg_bram_1_i_137_n_11;
  wire ram_reg_bram_1_i_138_n_11;
  wire ram_reg_bram_1_i_139_n_11;
  wire ram_reg_bram_1_i_140_n_11;
  wire ram_reg_bram_1_i_141_n_11;
  wire ram_reg_bram_1_i_142_n_11;
  wire ram_reg_bram_1_i_143_n_11;
  wire ram_reg_bram_1_i_144_n_11;
  wire ram_reg_bram_1_i_145_n_11;
  wire ram_reg_bram_1_i_146_n_11;
  wire ram_reg_bram_1_i_147_n_11;
  wire ram_reg_bram_1_i_148_n_11;
  wire ram_reg_bram_1_i_149_n_11;
  wire ram_reg_bram_1_i_150_n_11;
  wire ram_reg_bram_1_i_151_n_11;
  wire ram_reg_bram_1_i_152_n_11;
  wire ram_reg_bram_1_i_153_n_11;
  wire ram_reg_bram_1_i_154_n_11;
  wire ram_reg_bram_1_i_155_n_11;
  wire ram_reg_bram_1_i_156_n_11;
  wire ram_reg_bram_1_i_157_n_11;
  wire ram_reg_bram_1_i_158_n_11;
  wire ram_reg_bram_1_i_57_n_11;
  wire ram_reg_bram_1_i_58_n_11;
  wire ram_reg_bram_1_i_59_n_11;
  wire ram_reg_bram_1_i_60_n_11;
  wire ram_reg_bram_1_i_61_n_11;
  wire ram_reg_bram_1_i_62_n_11;
  wire ram_reg_bram_1_i_63_n_11;
  wire ram_reg_bram_1_i_64_n_11;
  wire ram_reg_bram_1_i_65_n_11;
  wire ram_reg_bram_1_i_66_n_11;
  wire ram_reg_bram_1_i_67_n_11;
  wire ram_reg_bram_1_i_68_n_11;
  wire ram_reg_bram_1_i_69_n_11;
  wire ram_reg_bram_1_i_70_n_11;
  wire ram_reg_bram_1_i_71_n_11;
  wire ram_reg_bram_1_i_72_n_11;
  wire ram_reg_bram_1_i_73_n_11;
  wire ram_reg_bram_1_i_74_n_11;
  wire ram_reg_bram_1_i_75_n_11;
  wire ram_reg_bram_1_i_76_n_11;
  wire ram_reg_bram_1_i_77_n_11;
  wire ram_reg_bram_1_i_78_n_11;
  wire ram_reg_bram_1_i_79_n_11;
  wire ram_reg_bram_1_i_80_n_11;
  wire ram_reg_bram_1_i_81_n_11;
  wire ram_reg_bram_1_i_82_n_11;
  wire ram_reg_bram_1_i_83_n_11;
  wire ram_reg_bram_1_i_84_n_11;
  wire ram_reg_bram_1_i_85_n_11;
  wire ram_reg_bram_1_i_86_n_11;
  wire ram_reg_bram_1_i_87_n_11;
  wire ram_reg_bram_1_i_88_n_11;
  wire ram_reg_bram_1_i_89_n_11;
  wire ram_reg_bram_1_i_90_n_11;
  wire ram_reg_bram_1_i_91_n_11;
  wire ram_reg_bram_1_i_92_n_11;
  wire ram_reg_bram_1_i_93_n_11;
  wire ram_reg_bram_1_i_94_n_11;
  wire ram_reg_bram_1_i_95_n_11;
  wire ram_reg_bram_1_i_96_n_11;
  wire ram_reg_bram_1_i_97_n_11;
  wire ram_reg_bram_1_i_98_n_11;
  wire ram_reg_bram_1_i_99_n_11;
  wire [15:0]reg_578;
  wire [15:0]reg_583;
  wire reg_588;
  wire \reg_588_reg_n_11_[0] ;
  wire \reg_588_reg_n_11_[10] ;
  wire \reg_588_reg_n_11_[11] ;
  wire \reg_588_reg_n_11_[12] ;
  wire \reg_588_reg_n_11_[13] ;
  wire \reg_588_reg_n_11_[14] ;
  wire \reg_588_reg_n_11_[15] ;
  wire \reg_588_reg_n_11_[1] ;
  wire \reg_588_reg_n_11_[2] ;
  wire \reg_588_reg_n_11_[3] ;
  wire \reg_588_reg_n_11_[4] ;
  wire \reg_588_reg_n_11_[5] ;
  wire \reg_588_reg_n_11_[6] ;
  wire \reg_588_reg_n_11_[7] ;
  wire \reg_588_reg_n_11_[8] ;
  wire \reg_588_reg_n_11_[9] ;
  wire [63:0]reg_593;
  wire \reg_593[63]_i_1_n_11 ;
  wire [63:0]\reg_593_reg[63]_0 ;
  wire [2:0]scalauto_2_reg_2042;
  wire [0:0]\scalauto_2_reg_2042_reg[0]_0 ;
  wire [0:0]\scalauto_2_reg_2042_reg[0]_1 ;
  wire [0:0]\scalauto_2_reg_2042_reg[0]_2 ;
  wire [1:0]\scalauto_2_reg_2042_reg[2]_0 ;
  wire [15:0]sl_4_reg_2172;
  wire smax_fu_156;
  wire \smax_fu_156[10]_i_2_n_11 ;
  wire \smax_fu_156[10]_i_3_n_11 ;
  wire \smax_fu_156[11]_i_2_n_11 ;
  wire \smax_fu_156[11]_i_3_n_11 ;
  wire \smax_fu_156[14]_i_10_n_11 ;
  wire \smax_fu_156[14]_i_11_n_11 ;
  wire \smax_fu_156[14]_i_12_n_11 ;
  wire \smax_fu_156[14]_i_13_n_11 ;
  wire \smax_fu_156[14]_i_14_n_11 ;
  wire \smax_fu_156[14]_i_15_n_11 ;
  wire \smax_fu_156[14]_i_16_n_11 ;
  wire \smax_fu_156[14]_i_17_n_11 ;
  wire \smax_fu_156[14]_i_18_n_11 ;
  wire \smax_fu_156[14]_i_19_n_11 ;
  wire \smax_fu_156[14]_i_20_n_11 ;
  wire \smax_fu_156[14]_i_21_n_11 ;
  wire \smax_fu_156[14]_i_22_n_11 ;
  wire \smax_fu_156[14]_i_23_n_11 ;
  wire \smax_fu_156[14]_i_24_n_11 ;
  wire \smax_fu_156[14]_i_25_n_11 ;
  wire \smax_fu_156[14]_i_26_n_11 ;
  wire \smax_fu_156[14]_i_27_n_11 ;
  wire \smax_fu_156[14]_i_28_n_11 ;
  wire \smax_fu_156[14]_i_5_n_11 ;
  wire \smax_fu_156[14]_i_6_n_11 ;
  wire \smax_fu_156[14]_i_7_n_11 ;
  wire \smax_fu_156[14]_i_8_n_11 ;
  wire \smax_fu_156[14]_i_9_n_11 ;
  wire \smax_fu_156[4]_i_2_n_11 ;
  wire \smax_fu_156[7]_i_2_n_11 ;
  wire \smax_fu_156[8]_i_2_n_11 ;
  wire \smax_fu_156[9]_i_2_n_11 ;
  wire [14:0]\smax_fu_156_reg[14]_0 ;
  wire \smax_fu_156_reg[14]_i_4_n_12 ;
  wire \smax_fu_156_reg[14]_i_4_n_13 ;
  wire \smax_fu_156_reg[14]_i_4_n_14 ;
  wire \smax_fu_156_reg[14]_i_4_n_15 ;
  wire \smax_fu_156_reg[14]_i_4_n_16 ;
  wire \smax_fu_156_reg[14]_i_4_n_17 ;
  wire \smax_fu_156_reg[14]_i_4_n_18 ;
  wire [14:0]temp_fu_854_p3;
  wire tmp_32_fu_1023_p3;
  wire tmp_33_fu_1766_p3;
  wire [2:0]zext_ln152_reg_2552;
  wire [7:7]\NLW_empty_88_fu_204_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln102_reg_2394_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2394_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2394_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln102_reg_2394_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2394_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2394_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln102_reg_2394_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln102_reg_2394_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln102_reg_2394_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln102_reg_2394_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln102_reg_2394_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln102_reg_2394_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2399_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln107_reg_2399_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln107_reg_2399_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln107_reg_2399_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln107_reg_2399_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln107_reg_2399_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln107_reg_2399_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2439_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln126_reg_2439_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln126_reg_2439_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln126_reg_2439_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_mul_ln126_reg_2439_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln126_reg_2439_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln126_reg_2439_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2384_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln91_reg_2384_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln91_reg_2384_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln91_reg_2384_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln91_reg_2384_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln91_reg_2384_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln91_reg_2384_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_smax_fu_156_reg[14]_i_4_O_UNCONNECTED ;

  FDRE \L_ACF_addr_11_reg_2539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(k_4_fu_212_reg[0]),
        .Q(L_ACF_addr_11_reg_2539[0]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(k_4_fu_212_reg[1]),
        .Q(L_ACF_addr_11_reg_2539[1]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(k_4_fu_212_reg[2]),
        .Q(L_ACF_addr_11_reg_2539[2]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(k_4_fu_212_reg[3]),
        .Q(L_ACF_addr_11_reg_2539[3]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[0]),
        .Q(L_ACF_load_1_reg_2288[0]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[10]),
        .Q(L_ACF_load_1_reg_2288[10]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[11]),
        .Q(L_ACF_load_1_reg_2288[11]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[12]),
        .Q(L_ACF_load_1_reg_2288[12]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[13]),
        .Q(L_ACF_load_1_reg_2288[13]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[14]),
        .Q(L_ACF_load_1_reg_2288[14]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[15]),
        .Q(L_ACF_load_1_reg_2288[15]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[16]),
        .Q(L_ACF_load_1_reg_2288[16]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[17]),
        .Q(L_ACF_load_1_reg_2288[17]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[18]),
        .Q(L_ACF_load_1_reg_2288[18]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[19]),
        .Q(L_ACF_load_1_reg_2288[19]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[1]),
        .Q(L_ACF_load_1_reg_2288[1]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[20]),
        .Q(L_ACF_load_1_reg_2288[20]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[21]),
        .Q(L_ACF_load_1_reg_2288[21]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[22]),
        .Q(L_ACF_load_1_reg_2288[22]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[23]),
        .Q(L_ACF_load_1_reg_2288[23]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[24]),
        .Q(L_ACF_load_1_reg_2288[24]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[25]),
        .Q(L_ACF_load_1_reg_2288[25]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[26]),
        .Q(L_ACF_load_1_reg_2288[26]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[27]),
        .Q(L_ACF_load_1_reg_2288[27]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[28]),
        .Q(L_ACF_load_1_reg_2288[28]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[29]),
        .Q(L_ACF_load_1_reg_2288[29]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[2]),
        .Q(L_ACF_load_1_reg_2288[2]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[30]),
        .Q(L_ACF_load_1_reg_2288[30]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[31]),
        .Q(L_ACF_load_1_reg_2288[31]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[32]),
        .Q(L_ACF_load_1_reg_2288[32]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[33]),
        .Q(L_ACF_load_1_reg_2288[33]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[34]),
        .Q(L_ACF_load_1_reg_2288[34]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[35]),
        .Q(L_ACF_load_1_reg_2288[35]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[36]),
        .Q(L_ACF_load_1_reg_2288[36]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[37]),
        .Q(L_ACF_load_1_reg_2288[37]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[38]),
        .Q(L_ACF_load_1_reg_2288[38]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[39]),
        .Q(L_ACF_load_1_reg_2288[39]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[3]),
        .Q(L_ACF_load_1_reg_2288[3]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[40]),
        .Q(L_ACF_load_1_reg_2288[40]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[41]),
        .Q(L_ACF_load_1_reg_2288[41]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[42]),
        .Q(L_ACF_load_1_reg_2288[42]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[43]),
        .Q(L_ACF_load_1_reg_2288[43]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[44]),
        .Q(L_ACF_load_1_reg_2288[44]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[45]),
        .Q(L_ACF_load_1_reg_2288[45]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[46]),
        .Q(L_ACF_load_1_reg_2288[46]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[47]),
        .Q(L_ACF_load_1_reg_2288[47]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[48]),
        .Q(L_ACF_load_1_reg_2288[48]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[49]),
        .Q(L_ACF_load_1_reg_2288[49]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[4]),
        .Q(L_ACF_load_1_reg_2288[4]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[50]),
        .Q(L_ACF_load_1_reg_2288[50]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[51]),
        .Q(L_ACF_load_1_reg_2288[51]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[52]),
        .Q(L_ACF_load_1_reg_2288[52]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[53]),
        .Q(L_ACF_load_1_reg_2288[53]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[54]),
        .Q(L_ACF_load_1_reg_2288[54]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[55]),
        .Q(L_ACF_load_1_reg_2288[55]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[56]),
        .Q(L_ACF_load_1_reg_2288[56]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[57]),
        .Q(L_ACF_load_1_reg_2288[57]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[58]),
        .Q(L_ACF_load_1_reg_2288[58]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[59]),
        .Q(L_ACF_load_1_reg_2288[59]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[5]),
        .Q(L_ACF_load_1_reg_2288[5]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[60]),
        .Q(L_ACF_load_1_reg_2288[60]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[61]),
        .Q(L_ACF_load_1_reg_2288[61]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[62]),
        .Q(L_ACF_load_1_reg_2288[62]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[63]),
        .Q(L_ACF_load_1_reg_2288[63]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[6]),
        .Q(L_ACF_load_1_reg_2288[6]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[7]),
        .Q(L_ACF_load_1_reg_2288[7]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[8]),
        .Q(L_ACF_load_1_reg_2288[8]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2288_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[9]),
        .Q(L_ACF_load_1_reg_2288[9]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[0]),
        .Q(L_ACF_load_2_reg_2293[0]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[10]),
        .Q(L_ACF_load_2_reg_2293[10]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[11]),
        .Q(L_ACF_load_2_reg_2293[11]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[12]),
        .Q(L_ACF_load_2_reg_2293[12]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[13]),
        .Q(L_ACF_load_2_reg_2293[13]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[14]),
        .Q(L_ACF_load_2_reg_2293[14]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[15]),
        .Q(L_ACF_load_2_reg_2293[15]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[16]),
        .Q(L_ACF_load_2_reg_2293[16]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[17]),
        .Q(L_ACF_load_2_reg_2293[17]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[18]),
        .Q(L_ACF_load_2_reg_2293[18]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[19]),
        .Q(L_ACF_load_2_reg_2293[19]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[1]),
        .Q(L_ACF_load_2_reg_2293[1]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[20]),
        .Q(L_ACF_load_2_reg_2293[20]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[21]),
        .Q(L_ACF_load_2_reg_2293[21]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[22]),
        .Q(L_ACF_load_2_reg_2293[22]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[23]),
        .Q(L_ACF_load_2_reg_2293[23]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[24]),
        .Q(L_ACF_load_2_reg_2293[24]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[25]),
        .Q(L_ACF_load_2_reg_2293[25]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[26]),
        .Q(L_ACF_load_2_reg_2293[26]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[27]),
        .Q(L_ACF_load_2_reg_2293[27]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[28]),
        .Q(L_ACF_load_2_reg_2293[28]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[29]),
        .Q(L_ACF_load_2_reg_2293[29]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[2]),
        .Q(L_ACF_load_2_reg_2293[2]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[30]),
        .Q(L_ACF_load_2_reg_2293[30]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[31]),
        .Q(L_ACF_load_2_reg_2293[31]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[32]),
        .Q(L_ACF_load_2_reg_2293[32]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[33]),
        .Q(L_ACF_load_2_reg_2293[33]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[34]),
        .Q(L_ACF_load_2_reg_2293[34]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[35]),
        .Q(L_ACF_load_2_reg_2293[35]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[36]),
        .Q(L_ACF_load_2_reg_2293[36]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[37]),
        .Q(L_ACF_load_2_reg_2293[37]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[38]),
        .Q(L_ACF_load_2_reg_2293[38]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[39]),
        .Q(L_ACF_load_2_reg_2293[39]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[3]),
        .Q(L_ACF_load_2_reg_2293[3]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[40]),
        .Q(L_ACF_load_2_reg_2293[40]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[41]),
        .Q(L_ACF_load_2_reg_2293[41]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[42]),
        .Q(L_ACF_load_2_reg_2293[42]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[43]),
        .Q(L_ACF_load_2_reg_2293[43]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[44]),
        .Q(L_ACF_load_2_reg_2293[44]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[45]),
        .Q(L_ACF_load_2_reg_2293[45]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[46]),
        .Q(L_ACF_load_2_reg_2293[46]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[47]),
        .Q(L_ACF_load_2_reg_2293[47]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[48]),
        .Q(L_ACF_load_2_reg_2293[48]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[49]),
        .Q(L_ACF_load_2_reg_2293[49]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[4]),
        .Q(L_ACF_load_2_reg_2293[4]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[50]),
        .Q(L_ACF_load_2_reg_2293[50]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[51]),
        .Q(L_ACF_load_2_reg_2293[51]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[52]),
        .Q(L_ACF_load_2_reg_2293[52]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[53]),
        .Q(L_ACF_load_2_reg_2293[53]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[54]),
        .Q(L_ACF_load_2_reg_2293[54]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[55]),
        .Q(L_ACF_load_2_reg_2293[55]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[56]),
        .Q(L_ACF_load_2_reg_2293[56]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[57]),
        .Q(L_ACF_load_2_reg_2293[57]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[58]),
        .Q(L_ACF_load_2_reg_2293[58]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[59]),
        .Q(L_ACF_load_2_reg_2293[59]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[5]),
        .Q(L_ACF_load_2_reg_2293[5]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[60]),
        .Q(L_ACF_load_2_reg_2293[60]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[61]),
        .Q(L_ACF_load_2_reg_2293[61]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[62]),
        .Q(L_ACF_load_2_reg_2293[62]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[63]),
        .Q(L_ACF_load_2_reg_2293[63]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[6]),
        .Q(L_ACF_load_2_reg_2293[6]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[7]),
        .Q(L_ACF_load_2_reg_2293[7]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[8]),
        .Q(L_ACF_load_2_reg_2293[8]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2293_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[9]),
        .Q(L_ACF_load_2_reg_2293[9]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[0]),
        .Q(L_ACF_load_3_reg_2327[0]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[10]),
        .Q(L_ACF_load_3_reg_2327[10]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[11]),
        .Q(L_ACF_load_3_reg_2327[11]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[12]),
        .Q(L_ACF_load_3_reg_2327[12]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[13]),
        .Q(L_ACF_load_3_reg_2327[13]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[14]),
        .Q(L_ACF_load_3_reg_2327[14]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[15]),
        .Q(L_ACF_load_3_reg_2327[15]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[16]),
        .Q(L_ACF_load_3_reg_2327[16]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[17]),
        .Q(L_ACF_load_3_reg_2327[17]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[18]),
        .Q(L_ACF_load_3_reg_2327[18]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[19]),
        .Q(L_ACF_load_3_reg_2327[19]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[1]),
        .Q(L_ACF_load_3_reg_2327[1]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[20]),
        .Q(L_ACF_load_3_reg_2327[20]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[21]),
        .Q(L_ACF_load_3_reg_2327[21]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[22]),
        .Q(L_ACF_load_3_reg_2327[22]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[23]),
        .Q(L_ACF_load_3_reg_2327[23]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[24]),
        .Q(L_ACF_load_3_reg_2327[24]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[25]),
        .Q(L_ACF_load_3_reg_2327[25]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[26]),
        .Q(L_ACF_load_3_reg_2327[26]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[27]),
        .Q(L_ACF_load_3_reg_2327[27]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[28]),
        .Q(L_ACF_load_3_reg_2327[28]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[29]),
        .Q(L_ACF_load_3_reg_2327[29]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[2]),
        .Q(L_ACF_load_3_reg_2327[2]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[30]),
        .Q(L_ACF_load_3_reg_2327[30]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[31]),
        .Q(L_ACF_load_3_reg_2327[31]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[32]),
        .Q(L_ACF_load_3_reg_2327[32]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[33]),
        .Q(L_ACF_load_3_reg_2327[33]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[34]),
        .Q(L_ACF_load_3_reg_2327[34]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[35]),
        .Q(L_ACF_load_3_reg_2327[35]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[36]),
        .Q(L_ACF_load_3_reg_2327[36]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[37]),
        .Q(L_ACF_load_3_reg_2327[37]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[38]),
        .Q(L_ACF_load_3_reg_2327[38]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[39]),
        .Q(L_ACF_load_3_reg_2327[39]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[3]),
        .Q(L_ACF_load_3_reg_2327[3]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[40]),
        .Q(L_ACF_load_3_reg_2327[40]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[41]),
        .Q(L_ACF_load_3_reg_2327[41]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[42]),
        .Q(L_ACF_load_3_reg_2327[42]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[43]),
        .Q(L_ACF_load_3_reg_2327[43]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[44]),
        .Q(L_ACF_load_3_reg_2327[44]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[45]),
        .Q(L_ACF_load_3_reg_2327[45]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[46]),
        .Q(L_ACF_load_3_reg_2327[46]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[47]),
        .Q(L_ACF_load_3_reg_2327[47]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[48]),
        .Q(L_ACF_load_3_reg_2327[48]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[49]),
        .Q(L_ACF_load_3_reg_2327[49]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[4]),
        .Q(L_ACF_load_3_reg_2327[4]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[50]),
        .Q(L_ACF_load_3_reg_2327[50]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[51]),
        .Q(L_ACF_load_3_reg_2327[51]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[52]),
        .Q(L_ACF_load_3_reg_2327[52]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[53]),
        .Q(L_ACF_load_3_reg_2327[53]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[54]),
        .Q(L_ACF_load_3_reg_2327[54]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[55]),
        .Q(L_ACF_load_3_reg_2327[55]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[56]),
        .Q(L_ACF_load_3_reg_2327[56]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[57]),
        .Q(L_ACF_load_3_reg_2327[57]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[58]),
        .Q(L_ACF_load_3_reg_2327[58]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[59]),
        .Q(L_ACF_load_3_reg_2327[59]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[5]),
        .Q(L_ACF_load_3_reg_2327[5]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[60]),
        .Q(L_ACF_load_3_reg_2327[60]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[61]),
        .Q(L_ACF_load_3_reg_2327[61]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[62]),
        .Q(L_ACF_load_3_reg_2327[62]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[63]),
        .Q(L_ACF_load_3_reg_2327[63]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[6]),
        .Q(L_ACF_load_3_reg_2327[6]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[7]),
        .Q(L_ACF_load_3_reg_2327[7]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[8]),
        .Q(L_ACF_load_3_reg_2327[8]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2327_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(q0[9]),
        .Q(L_ACF_load_3_reg_2327[9]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[0]),
        .Q(L_ACF_load_4_reg_2332[0]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[10]),
        .Q(L_ACF_load_4_reg_2332[10]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[11]),
        .Q(L_ACF_load_4_reg_2332[11]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[12]),
        .Q(L_ACF_load_4_reg_2332[12]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[13]),
        .Q(L_ACF_load_4_reg_2332[13]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[14]),
        .Q(L_ACF_load_4_reg_2332[14]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[15]),
        .Q(L_ACF_load_4_reg_2332[15]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[16]),
        .Q(L_ACF_load_4_reg_2332[16]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[17]),
        .Q(L_ACF_load_4_reg_2332[17]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[18]),
        .Q(L_ACF_load_4_reg_2332[18]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[19]),
        .Q(L_ACF_load_4_reg_2332[19]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[1]),
        .Q(L_ACF_load_4_reg_2332[1]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[20]),
        .Q(L_ACF_load_4_reg_2332[20]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[21]),
        .Q(L_ACF_load_4_reg_2332[21]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[22]),
        .Q(L_ACF_load_4_reg_2332[22]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[23]),
        .Q(L_ACF_load_4_reg_2332[23]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[24]),
        .Q(L_ACF_load_4_reg_2332[24]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[25]),
        .Q(L_ACF_load_4_reg_2332[25]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[26]),
        .Q(L_ACF_load_4_reg_2332[26]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[27]),
        .Q(L_ACF_load_4_reg_2332[27]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[28]),
        .Q(L_ACF_load_4_reg_2332[28]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[29]),
        .Q(L_ACF_load_4_reg_2332[29]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[2]),
        .Q(L_ACF_load_4_reg_2332[2]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[30]),
        .Q(L_ACF_load_4_reg_2332[30]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[31]),
        .Q(L_ACF_load_4_reg_2332[31]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[32]),
        .Q(L_ACF_load_4_reg_2332[32]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[33]),
        .Q(L_ACF_load_4_reg_2332[33]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[34]),
        .Q(L_ACF_load_4_reg_2332[34]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[35]),
        .Q(L_ACF_load_4_reg_2332[35]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[36]),
        .Q(L_ACF_load_4_reg_2332[36]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[37]),
        .Q(L_ACF_load_4_reg_2332[37]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[38]),
        .Q(L_ACF_load_4_reg_2332[38]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[39]),
        .Q(L_ACF_load_4_reg_2332[39]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[3]),
        .Q(L_ACF_load_4_reg_2332[3]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[40]),
        .Q(L_ACF_load_4_reg_2332[40]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[41]),
        .Q(L_ACF_load_4_reg_2332[41]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[42]),
        .Q(L_ACF_load_4_reg_2332[42]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[43]),
        .Q(L_ACF_load_4_reg_2332[43]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[44]),
        .Q(L_ACF_load_4_reg_2332[44]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[45]),
        .Q(L_ACF_load_4_reg_2332[45]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[46]),
        .Q(L_ACF_load_4_reg_2332[46]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[47]),
        .Q(L_ACF_load_4_reg_2332[47]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[48]),
        .Q(L_ACF_load_4_reg_2332[48]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[49]),
        .Q(L_ACF_load_4_reg_2332[49]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[4]),
        .Q(L_ACF_load_4_reg_2332[4]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[50]),
        .Q(L_ACF_load_4_reg_2332[50]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[51]),
        .Q(L_ACF_load_4_reg_2332[51]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[52]),
        .Q(L_ACF_load_4_reg_2332[52]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[53]),
        .Q(L_ACF_load_4_reg_2332[53]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[54]),
        .Q(L_ACF_load_4_reg_2332[54]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[55]),
        .Q(L_ACF_load_4_reg_2332[55]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[56]),
        .Q(L_ACF_load_4_reg_2332[56]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[57]),
        .Q(L_ACF_load_4_reg_2332[57]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[58]),
        .Q(L_ACF_load_4_reg_2332[58]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[59]),
        .Q(L_ACF_load_4_reg_2332[59]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[5]),
        .Q(L_ACF_load_4_reg_2332[5]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[60]),
        .Q(L_ACF_load_4_reg_2332[60]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[61]),
        .Q(L_ACF_load_4_reg_2332[61]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[62]),
        .Q(L_ACF_load_4_reg_2332[62]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[63]),
        .Q(L_ACF_load_4_reg_2332[63]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[6]),
        .Q(L_ACF_load_4_reg_2332[6]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[7]),
        .Q(L_ACF_load_4_reg_2332[7]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[8]),
        .Q(L_ACF_load_4_reg_2332[8]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2332_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[9]),
        .Q(L_ACF_load_4_reg_2332[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_3 
       (.I0(reg_593[38]),
        .I1(reg_593[39]),
        .O(\add_ln119_1_reg_2414[39]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_4 
       (.I0(reg_593[37]),
        .I1(reg_593[38]),
        .O(\add_ln119_1_reg_2414[39]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_5 
       (.I0(reg_593[36]),
        .I1(reg_593[37]),
        .O(\add_ln119_1_reg_2414[39]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_6 
       (.I0(reg_593[35]),
        .I1(reg_593[36]),
        .O(\add_ln119_1_reg_2414[39]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_7 
       (.I0(reg_593[34]),
        .I1(reg_593[35]),
        .O(\add_ln119_1_reg_2414[39]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_8 
       (.I0(reg_593[33]),
        .I1(reg_593[34]),
        .O(\add_ln119_1_reg_2414[39]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[39]_i_9 
       (.I0(reg_593[32]),
        .I1(reg_593[33]),
        .O(\add_ln119_1_reg_2414[39]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_2 
       (.I0(reg_593[46]),
        .I1(reg_593[47]),
        .O(\add_ln119_1_reg_2414[47]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_3 
       (.I0(reg_593[45]),
        .I1(reg_593[46]),
        .O(\add_ln119_1_reg_2414[47]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_4 
       (.I0(reg_593[44]),
        .I1(reg_593[45]),
        .O(\add_ln119_1_reg_2414[47]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_5 
       (.I0(reg_593[43]),
        .I1(reg_593[44]),
        .O(\add_ln119_1_reg_2414[47]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_6 
       (.I0(reg_593[42]),
        .I1(reg_593[43]),
        .O(\add_ln119_1_reg_2414[47]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_7 
       (.I0(reg_593[41]),
        .I1(reg_593[42]),
        .O(\add_ln119_1_reg_2414[47]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_8 
       (.I0(reg_593[40]),
        .I1(reg_593[41]),
        .O(\add_ln119_1_reg_2414[47]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[47]_i_9 
       (.I0(reg_593[39]),
        .I1(reg_593[40]),
        .O(\add_ln119_1_reg_2414[47]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_2 
       (.I0(reg_593[54]),
        .I1(reg_593[55]),
        .O(\add_ln119_1_reg_2414[55]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_3 
       (.I0(reg_593[53]),
        .I1(reg_593[54]),
        .O(\add_ln119_1_reg_2414[55]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_4 
       (.I0(reg_593[52]),
        .I1(reg_593[53]),
        .O(\add_ln119_1_reg_2414[55]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_5 
       (.I0(reg_593[51]),
        .I1(reg_593[52]),
        .O(\add_ln119_1_reg_2414[55]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_6 
       (.I0(reg_593[50]),
        .I1(reg_593[51]),
        .O(\add_ln119_1_reg_2414[55]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_7 
       (.I0(reg_593[49]),
        .I1(reg_593[50]),
        .O(\add_ln119_1_reg_2414[55]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_8 
       (.I0(reg_593[48]),
        .I1(reg_593[49]),
        .O(\add_ln119_1_reg_2414[55]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[55]_i_9 
       (.I0(reg_593[47]),
        .I1(reg_593[48]),
        .O(\add_ln119_1_reg_2414[55]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_2 
       (.I0(reg_593[62]),
        .I1(reg_593[63]),
        .O(\add_ln119_1_reg_2414[63]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_3 
       (.I0(reg_593[61]),
        .I1(reg_593[62]),
        .O(\add_ln119_1_reg_2414[63]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_4 
       (.I0(reg_593[60]),
        .I1(reg_593[61]),
        .O(\add_ln119_1_reg_2414[63]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_5 
       (.I0(reg_593[59]),
        .I1(reg_593[60]),
        .O(\add_ln119_1_reg_2414[63]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_6 
       (.I0(reg_593[58]),
        .I1(reg_593[59]),
        .O(\add_ln119_1_reg_2414[63]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_7 
       (.I0(reg_593[57]),
        .I1(reg_593[58]),
        .O(\add_ln119_1_reg_2414[63]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_8 
       (.I0(reg_593[56]),
        .I1(reg_593[57]),
        .O(\add_ln119_1_reg_2414[63]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2414[63]_i_9 
       (.I0(reg_593[55]),
        .I1(reg_593[56]),
        .O(\add_ln119_1_reg_2414[63]_i_9_n_11 ));
  FDRE \add_ln119_1_reg_2414_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[0]),
        .Q(add_ln119_1_reg_2414[0]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[10]),
        .Q(add_ln119_1_reg_2414[10]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[11]),
        .Q(add_ln119_1_reg_2414[11]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[12]),
        .Q(add_ln119_1_reg_2414[12]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[13]),
        .Q(add_ln119_1_reg_2414[13]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[14]),
        .Q(add_ln119_1_reg_2414[14]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[15]),
        .Q(add_ln119_1_reg_2414[15]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[16]),
        .Q(add_ln119_1_reg_2414[16]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[17]),
        .Q(add_ln119_1_reg_2414[17]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[18]),
        .Q(add_ln119_1_reg_2414[18]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[19]),
        .Q(add_ln119_1_reg_2414[19]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[1]),
        .Q(add_ln119_1_reg_2414[1]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[20]),
        .Q(add_ln119_1_reg_2414[20]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[21]),
        .Q(add_ln119_1_reg_2414[21]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[22]),
        .Q(add_ln119_1_reg_2414[22]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[23]),
        .Q(add_ln119_1_reg_2414[23]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[24]),
        .Q(add_ln119_1_reg_2414[24]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[25]),
        .Q(add_ln119_1_reg_2414[25]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[26]),
        .Q(add_ln119_1_reg_2414[26]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[27]),
        .Q(add_ln119_1_reg_2414[27]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[28]),
        .Q(add_ln119_1_reg_2414[28]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[29]),
        .Q(add_ln119_1_reg_2414[29]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[2]),
        .Q(add_ln119_1_reg_2414[2]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[30]),
        .Q(add_ln119_1_reg_2414[30]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[31]),
        .Q(add_ln119_1_reg_2414[31]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[32] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[32]),
        .Q(add_ln119_1_reg_2414[32]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[33] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[33]),
        .Q(add_ln119_1_reg_2414[33]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[34] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[34]),
        .Q(add_ln119_1_reg_2414[34]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[35] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[35]),
        .Q(add_ln119_1_reg_2414[35]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[36] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[36]),
        .Q(add_ln119_1_reg_2414[36]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[37] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[37]),
        .Q(add_ln119_1_reg_2414[37]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[38] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[38]),
        .Q(add_ln119_1_reg_2414[38]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[39] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[39]),
        .Q(add_ln119_1_reg_2414[39]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[3]),
        .Q(add_ln119_1_reg_2414[3]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[40] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[40]),
        .Q(add_ln119_1_reg_2414[40]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[41] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[41]),
        .Q(add_ln119_1_reg_2414[41]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[42] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[42]),
        .Q(add_ln119_1_reg_2414[42]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[43] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[43]),
        .Q(add_ln119_1_reg_2414[43]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[44] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[44]),
        .Q(add_ln119_1_reg_2414[44]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[45] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[45]),
        .Q(add_ln119_1_reg_2414[45]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[46] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[46]),
        .Q(add_ln119_1_reg_2414[46]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[47] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[47]),
        .Q(add_ln119_1_reg_2414[47]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[48] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[48]),
        .Q(add_ln119_1_reg_2414[48]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[49] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[49]),
        .Q(add_ln119_1_reg_2414[49]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[4]),
        .Q(add_ln119_1_reg_2414[4]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[50] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[50]),
        .Q(add_ln119_1_reg_2414[50]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[51] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[51]),
        .Q(add_ln119_1_reg_2414[51]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[52] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[52]),
        .Q(add_ln119_1_reg_2414[52]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[53] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[53]),
        .Q(add_ln119_1_reg_2414[53]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[54] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[54]),
        .Q(add_ln119_1_reg_2414[54]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[55] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[55]),
        .Q(add_ln119_1_reg_2414[55]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[56] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[56]),
        .Q(add_ln119_1_reg_2414[56]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[57] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[57]),
        .Q(add_ln119_1_reg_2414[57]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[58] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[58]),
        .Q(add_ln119_1_reg_2414[58]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[59] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[59]),
        .Q(add_ln119_1_reg_2414[59]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[5]),
        .Q(add_ln119_1_reg_2414[5]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[60] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[60]),
        .Q(add_ln119_1_reg_2414[60]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[61] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[61]),
        .Q(add_ln119_1_reg_2414[61]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[62] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[62]),
        .Q(add_ln119_1_reg_2414[62]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[63] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[63]),
        .Q(add_ln119_1_reg_2414[63]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[6]),
        .Q(add_ln119_1_reg_2414[6]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[7]),
        .Q(add_ln119_1_reg_2414[7]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[8]),
        .Q(add_ln119_1_reg_2414[8]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2414_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln119_1_fu_1233_p2[9]),
        .Q(add_ln119_1_reg_2414[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln139_reg_2469[0]_i_1 
       (.I0(idx_fu_168_reg[0]),
        .O(add_ln139_fu_1438_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln139_reg_2469[1]_i_1 
       (.I0(idx_fu_168_reg[1]),
        .I1(idx_fu_168_reg[0]),
        .O(add_ln139_fu_1438_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln139_reg_2469[2]_i_1 
       (.I0(idx_fu_168_reg[2]),
        .I1(idx_fu_168_reg[0]),
        .I2(idx_fu_168_reg[1]),
        .O(add_ln139_fu_1438_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln139_reg_2469[3]_i_1 
       (.I0(idx_fu_168_reg[3]),
        .I1(idx_fu_168_reg[1]),
        .I2(idx_fu_168_reg[0]),
        .I3(idx_fu_168_reg[2]),
        .O(add_ln139_fu_1438_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln139_reg_2469[4]_i_1 
       (.I0(idx_fu_168_reg[4]),
        .I1(idx_fu_168_reg[2]),
        .I2(idx_fu_168_reg[0]),
        .I3(idx_fu_168_reg[1]),
        .I4(idx_fu_168_reg[3]),
        .O(add_ln139_fu_1438_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln139_reg_2469[5]_i_1 
       (.I0(idx_fu_168_reg[5]),
        .I1(idx_fu_168_reg[4]),
        .I2(idx_fu_168_reg[3]),
        .I3(idx_fu_168_reg[2]),
        .I4(idx_fu_168_reg[0]),
        .I5(idx_fu_168_reg[1]),
        .O(add_ln139_fu_1438_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln139_reg_2469[6]_i_1 
       (.I0(idx_fu_168_reg[6]),
        .I1(\add_ln139_reg_2469[7]_i_2_n_11 ),
        .I2(idx_fu_168_reg[5]),
        .I3(idx_fu_168_reg[3]),
        .I4(idx_fu_168_reg[4]),
        .O(add_ln139_fu_1438_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln139_reg_2469[7]_i_1 
       (.I0(idx_fu_168_reg[7]),
        .I1(\add_ln139_reg_2469[7]_i_2_n_11 ),
        .I2(idx_fu_168_reg[4]),
        .I3(idx_fu_168_reg[3]),
        .I4(idx_fu_168_reg[5]),
        .I5(idx_fu_168_reg[6]),
        .O(add_ln139_fu_1438_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln139_reg_2469[7]_i_2 
       (.I0(idx_fu_168_reg[2]),
        .I1(idx_fu_168_reg[0]),
        .I2(idx_fu_168_reg[1]),
        .O(\add_ln139_reg_2469[7]_i_2_n_11 ));
  FDRE \add_ln139_reg_2469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[0]),
        .Q(add_ln139_reg_2469[0]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[1]),
        .Q(add_ln139_reg_2469[1]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[2]),
        .Q(add_ln139_reg_2469[2]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[3]),
        .Q(add_ln139_reg_2469[3]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[4]),
        .Q(add_ln139_reg_2469[4]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[5]),
        .Q(add_ln139_reg_2469[5]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[6]),
        .Q(add_ln139_reg_2469[6]),
        .R(1'b0));
  FDRE \add_ln139_reg_2469_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln139_fu_1438_p2[7]),
        .Q(add_ln139_reg_2469[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 am_addmul_16s_16s_16s_33_4_1_U30
       (.B(p_1_in__0),
        .CEA1(reg_588),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .D({mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59}),
        .P({am_addmul_16s_16s_16s_33_4_1_U30_n_11,am_addmul_16s_16s_16s_33_4_1_U30_n_12,am_addmul_16s_16s_16s_33_4_1_U30_n_13,am_addmul_16s_16s_16s_33_4_1_U30_n_14,am_addmul_16s_16s_16s_33_4_1_U30_n_15,am_addmul_16s_16s_16s_33_4_1_U30_n_16,am_addmul_16s_16s_16s_33_4_1_U30_n_17,am_addmul_16s_16s_16s_33_4_1_U30_n_18,am_addmul_16s_16s_16s_33_4_1_U30_n_19,am_addmul_16s_16s_16s_33_4_1_U30_n_20,am_addmul_16s_16s_16s_33_4_1_U30_n_21,am_addmul_16s_16s_16s_33_4_1_U30_n_22,am_addmul_16s_16s_16s_33_4_1_U30_n_23,am_addmul_16s_16s_16s_33_4_1_U30_n_24,am_addmul_16s_16s_16s_33_4_1_U30_n_25,am_addmul_16s_16s_16s_33_4_1_U30_n_26,am_addmul_16s_16s_16s_33_4_1_U30_n_27,am_addmul_16s_16s_16s_33_4_1_U30_n_28,am_addmul_16s_16s_16s_33_4_1_U30_n_29,am_addmul_16s_16s_16s_33_4_1_U30_n_30,am_addmul_16s_16s_16s_33_4_1_U30_n_31,am_addmul_16s_16s_16s_33_4_1_U30_n_32,am_addmul_16s_16s_16s_33_4_1_U30_n_33,am_addmul_16s_16s_16s_33_4_1_U30_n_34,am_addmul_16s_16s_16s_33_4_1_U30_n_35,am_addmul_16s_16s_16s_33_4_1_U30_n_36,am_addmul_16s_16s_16s_33_4_1_U30_n_37,am_addmul_16s_16s_16s_33_4_1_U30_n_38,am_addmul_16s_16s_16s_33_4_1_U30_n_39,am_addmul_16s_16s_16s_33_4_1_U30_n_40,am_addmul_16s_16s_16s_33_4_1_U30_n_41,am_addmul_16s_16s_16s_33_4_1_U30_n_42,am_addmul_16s_16s_16s_33_4_1_U30_n_43}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 am_addmul_16s_16s_16s_33_4_1_U39
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .D(empty_82_fu_180),
        .DI({\empty_82_fu_180[39]_i_2_n_11 ,\empty_82_fu_180[39]_i_3_n_11 ,\empty_82_fu_180[39]_i_4_n_11 ,\empty_82_fu_180[39]_i_5_n_11 ,mul_16s_16s_32_1_1_U20_n_45}),
        .DSP_PREADD_INST(reg_578),
        .\L_ACF_load_1_reg_2288_reg[33] (am_addmul_16s_16s_16s_33_4_1_U39_n_75),
        .P({mul_16s_16s_32_1_1_U20_n_11,mul_16s_16s_32_1_1_U20_n_12,mul_16s_16s_32_1_1_U20_n_13,mul_16s_16s_32_1_1_U20_n_14,mul_16s_16s_32_1_1_U20_n_15,mul_16s_16s_32_1_1_U20_n_16,mul_16s_16s_32_1_1_U20_n_17,mul_16s_16s_32_1_1_U20_n_18,mul_16s_16s_32_1_1_U20_n_19,mul_16s_16s_32_1_1_U20_n_20,mul_16s_16s_32_1_1_U20_n_21,mul_16s_16s_32_1_1_U20_n_22,mul_16s_16s_32_1_1_U20_n_23,mul_16s_16s_32_1_1_U20_n_24,mul_16s_16s_32_1_1_U20_n_25,mul_16s_16s_32_1_1_U20_n_26,mul_16s_16s_32_1_1_U20_n_27,mul_16s_16s_32_1_1_U20_n_28,mul_16s_16s_32_1_1_U20_n_29,mul_16s_16s_32_1_1_U20_n_30,mul_16s_16s_32_1_1_U20_n_31,mul_16s_16s_32_1_1_U20_n_32,mul_16s_16s_32_1_1_U20_n_33,mul_16s_16s_32_1_1_U20_n_34,mul_16s_16s_32_1_1_U20_n_35,mul_16s_16s_32_1_1_U20_n_36,mul_16s_16s_32_1_1_U20_n_37,mul_16s_16s_32_1_1_U20_n_38,mul_16s_16s_32_1_1_U20_n_39,mul_16s_16s_32_1_1_U20_n_40,mul_16s_16s_32_1_1_U20_n_41,mul_16s_16s_32_1_1_U20_n_42,mul_16s_16s_32_1_1_U20_n_43,mul_16s_16s_32_1_1_U20_n_44}),
        .Q(ap_CS_fsm_state11),
        .S({\empty_82_fu_180[39]_i_10_n_11 ,\empty_82_fu_180[39]_i_11_n_11 ,\empty_82_fu_180[39]_i_12_n_11 ,\empty_82_fu_180[39]_i_13_n_11 ,mul_16s_16s_32_1_1_U20_n_46,mul_16s_16s_32_1_1_U20_n_47}),
        .ap_clk(ap_clk),
        .\empty_82_fu_180_reg[31] (\ap_CS_fsm_reg[14]_rep_n_11 ),
        .\empty_82_fu_180_reg[39] ({\empty_82_fu_180_reg_n_11_[33] ,\empty_82_fu_180_reg_n_11_[32] ,\empty_82_fu_180_reg_n_11_[31] ,\empty_82_fu_180_reg_n_11_[30] ,\empty_82_fu_180_reg_n_11_[29] ,\empty_82_fu_180_reg_n_11_[28] ,\empty_82_fu_180_reg_n_11_[27] ,\empty_82_fu_180_reg_n_11_[26] ,\empty_82_fu_180_reg_n_11_[25] ,\empty_82_fu_180_reg_n_11_[24] ,\empty_82_fu_180_reg_n_11_[23] ,\empty_82_fu_180_reg_n_11_[22] ,\empty_82_fu_180_reg_n_11_[21] ,\empty_82_fu_180_reg_n_11_[20] ,\empty_82_fu_180_reg_n_11_[19] ,\empty_82_fu_180_reg_n_11_[18] ,\empty_82_fu_180_reg_n_11_[17] ,\empty_82_fu_180_reg_n_11_[16] ,\empty_82_fu_180_reg_n_11_[15] ,\empty_82_fu_180_reg_n_11_[14] ,\empty_82_fu_180_reg_n_11_[13] ,\empty_82_fu_180_reg_n_11_[12] ,\empty_82_fu_180_reg_n_11_[11] ,\empty_82_fu_180_reg_n_11_[10] ,\empty_82_fu_180_reg_n_11_[9] ,\empty_82_fu_180_reg_n_11_[8] ,\empty_82_fu_180_reg_n_11_[7] ,\empty_82_fu_180_reg_n_11_[6] ,\empty_82_fu_180_reg_n_11_[5] ,\empty_82_fu_180_reg_n_11_[4] ,\empty_82_fu_180_reg_n_11_[3] ,\empty_82_fu_180_reg_n_11_[2] ,\empty_82_fu_180_reg_n_11_[1] ,\empty_82_fu_180_reg_n_11_[0] }),
        .\empty_82_fu_180_reg[39]_0 (L_ACF_load_1_reg_2288[33:0]),
        .\empty_82_fu_180_reg[47] ({\empty_82_fu_180[47]_i_2_n_11 ,\empty_82_fu_180[47]_i_3_n_11 ,\empty_82_fu_180[47]_i_4_n_11 ,\empty_82_fu_180[47]_i_5_n_11 ,\empty_82_fu_180[47]_i_6_n_11 ,\empty_82_fu_180[47]_i_7_n_11 ,\empty_82_fu_180[47]_i_8_n_11 ,\empty_82_fu_180[47]_i_9_n_11 }),
        .\empty_82_fu_180_reg[47]_0 ({\empty_82_fu_180[47]_i_10_n_11 ,\empty_82_fu_180[47]_i_11_n_11 ,\empty_82_fu_180[47]_i_12_n_11 ,\empty_82_fu_180[47]_i_13_n_11 ,\empty_82_fu_180[47]_i_14_n_11 ,\empty_82_fu_180[47]_i_15_n_11 ,\empty_82_fu_180[47]_i_16_n_11 ,\empty_82_fu_180[47]_i_17_n_11 }),
        .\empty_82_fu_180_reg[55] ({\empty_82_fu_180[55]_i_2_n_11 ,\empty_82_fu_180[55]_i_3_n_11 ,\empty_82_fu_180[55]_i_4_n_11 ,\empty_82_fu_180[55]_i_5_n_11 ,\empty_82_fu_180[55]_i_6_n_11 ,\empty_82_fu_180[55]_i_7_n_11 ,\empty_82_fu_180[55]_i_8_n_11 ,\empty_82_fu_180[55]_i_9_n_11 }),
        .\empty_82_fu_180_reg[55]_0 ({\empty_82_fu_180[55]_i_10_n_11 ,\empty_82_fu_180[55]_i_11_n_11 ,\empty_82_fu_180[55]_i_12_n_11 ,\empty_82_fu_180[55]_i_13_n_11 ,\empty_82_fu_180[55]_i_14_n_11 ,\empty_82_fu_180[55]_i_15_n_11 ,\empty_82_fu_180[55]_i_16_n_11 ,\empty_82_fu_180[55]_i_17_n_11 }),
        .\empty_82_fu_180_reg[63] ({\empty_82_fu_180[63]_i_2_n_11 ,\empty_82_fu_180[63]_i_3_n_11 ,\empty_82_fu_180[63]_i_4_n_11 ,\empty_82_fu_180[63]_i_5_n_11 ,\empty_82_fu_180[63]_i_6_n_11 ,\empty_82_fu_180[63]_i_7_n_11 ,\empty_82_fu_180[63]_i_8_n_11 }),
        .\empty_82_fu_180_reg[63]_0 ({\empty_82_fu_180[63]_i_9_n_11 ,\empty_82_fu_180[63]_i_10_n_11 ,\empty_82_fu_180[63]_i_11_n_11 ,\empty_82_fu_180[63]_i_12_n_11 ,\empty_82_fu_180[63]_i_13_n_11 ,\empty_82_fu_180[63]_i_14_n_11 ,\empty_82_fu_180[63]_i_15_n_11 ,\empty_82_fu_180[63]_i_16_n_11 }),
        .\empty_82_fu_180_reg[7] (\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 ama_addmuladd_16s_16s_16s_32s_33_4_1_U28
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_11,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_43}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 ama_addmuladd_16s_16s_16s_32s_33_4_1_U29
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_11,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_43}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 ama_addmuladd_16s_16s_16s_33s_34_4_1_U38
       (.DSP_ALU_INST({\reg_588_reg_n_11_[15] ,\reg_588_reg_n_11_[14] ,\reg_588_reg_n_11_[13] ,\reg_588_reg_n_11_[12] ,\reg_588_reg_n_11_[11] ,\reg_588_reg_n_11_[10] ,\reg_588_reg_n_11_[9] ,\reg_588_reg_n_11_[8] ,\reg_588_reg_n_11_[7] ,\reg_588_reg_n_11_[6] ,\reg_588_reg_n_11_[5] ,\reg_588_reg_n_11_[4] ,\reg_588_reg_n_11_[3] ,\reg_588_reg_n_11_[2] ,\reg_588_reg_n_11_[1] ,\reg_588_reg_n_11_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_11,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U28_n_43}),
        .DSP_PREADD_INST(reg_583),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 ama_addmuladd_16s_16s_16s_33s_34_4_1_U40
       (.DSP_ALU_INST({\reg_588_reg_n_11_[15] ,\reg_588_reg_n_11_[14] ,\reg_588_reg_n_11_[13] ,\reg_588_reg_n_11_[12] ,\reg_588_reg_n_11_[11] ,\reg_588_reg_n_11_[10] ,\reg_588_reg_n_11_[9] ,\reg_588_reg_n_11_[8] ,\reg_588_reg_n_11_[7] ,\reg_588_reg_n_11_[6] ,\reg_588_reg_n_11_[5] ,\reg_588_reg_n_11_[4] ,\reg_588_reg_n_11_[3] ,\reg_588_reg_n_11_[2] ,\reg_588_reg_n_11_[1] ,\reg_588_reg_n_11_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_11,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U29_n_43}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_44}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 ama_addmuladd_16s_16s_16s_33s_34_4_1_U41
       (.CEA1(reg_588),
        .D({mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59}),
        .DI({ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_75,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_76}),
        .DSP_ALU_INST(sl_4_reg_2172),
        .DSP_ALU_INST_0({am_addmul_16s_16s_16s_33_4_1_U30_n_11,am_addmul_16s_16s_16s_33_4_1_U30_n_12,am_addmul_16s_16s_16s_33_4_1_U30_n_13,am_addmul_16s_16s_16s_33_4_1_U30_n_14,am_addmul_16s_16s_16s_33_4_1_U30_n_15,am_addmul_16s_16s_16s_33_4_1_U30_n_16,am_addmul_16s_16s_16s_33_4_1_U30_n_17,am_addmul_16s_16s_16s_33_4_1_U30_n_18,am_addmul_16s_16s_16s_33_4_1_U30_n_19,am_addmul_16s_16s_16s_33_4_1_U30_n_20,am_addmul_16s_16s_16s_33_4_1_U30_n_21,am_addmul_16s_16s_16s_33_4_1_U30_n_22,am_addmul_16s_16s_16s_33_4_1_U30_n_23,am_addmul_16s_16s_16s_33_4_1_U30_n_24,am_addmul_16s_16s_16s_33_4_1_U30_n_25,am_addmul_16s_16s_16s_33_4_1_U30_n_26,am_addmul_16s_16s_16s_33_4_1_U30_n_27,am_addmul_16s_16s_16s_33_4_1_U30_n_28,am_addmul_16s_16s_16s_33_4_1_U30_n_29,am_addmul_16s_16s_16s_33_4_1_U30_n_30,am_addmul_16s_16s_16s_33_4_1_U30_n_31,am_addmul_16s_16s_16s_33_4_1_U30_n_32,am_addmul_16s_16s_16s_33_4_1_U30_n_33,am_addmul_16s_16s_16s_33_4_1_U30_n_34,am_addmul_16s_16s_16s_33_4_1_U30_n_35,am_addmul_16s_16s_16s_33_4_1_U30_n_36,am_addmul_16s_16s_16s_33_4_1_U30_n_37,am_addmul_16s_16s_16s_33_4_1_U30_n_38,am_addmul_16s_16s_16s_33_4_1_U30_n_39,am_addmul_16s_16s_16s_33_4_1_U30_n_40,am_addmul_16s_16s_16s_33_4_1_U30_n_41,am_addmul_16s_16s_16s_33_4_1_U30_n_42,am_addmul_16s_16s_16s_33_4_1_U30_n_43}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44}),
        .Q(ap_CS_fsm_state11),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_77),
        .\ap_CS_fsm_reg[14]_rep__4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45),
        .\ap_CS_fsm_reg[14]_rep__4_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_46),
        .\ap_CS_fsm_reg[14]_rep__4_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_47),
        .\ap_CS_fsm_reg[14]_rep__4_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_48),
        .\ap_CS_fsm_reg[14]_rep__4_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_49),
        .\ap_CS_fsm_reg[14]_rep__4_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_50),
        .\ap_CS_fsm_reg[14]_rep__4_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_51),
        .\ap_CS_fsm_reg[14]_rep__5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_52),
        .\ap_CS_fsm_reg[14]_rep__5_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_53),
        .\ap_CS_fsm_reg[14]_rep__5_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_54),
        .\ap_CS_fsm_reg[14]_rep__5_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_55),
        .\ap_CS_fsm_reg[14]_rep__5_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_56),
        .\ap_CS_fsm_reg[14]_rep__5_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_57),
        .\ap_CS_fsm_reg[14]_rep__6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_58),
        .\ap_CS_fsm_reg[14]_rep__6_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_59),
        .\ap_CS_fsm_reg[14]_rep__6_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_60),
        .\ap_CS_fsm_reg[14]_rep__6_10 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_69),
        .\ap_CS_fsm_reg[14]_rep__6_11 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_70),
        .\ap_CS_fsm_reg[14]_rep__6_12 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_71),
        .\ap_CS_fsm_reg[14]_rep__6_13 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_72),
        .\ap_CS_fsm_reg[14]_rep__6_14 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_73),
        .\ap_CS_fsm_reg[14]_rep__6_15 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_74),
        .\ap_CS_fsm_reg[14]_rep__6_16 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_78),
        .\ap_CS_fsm_reg[14]_rep__6_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_61),
        .\ap_CS_fsm_reg[14]_rep__6_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_62),
        .\ap_CS_fsm_reg[14]_rep__6_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_63),
        .\ap_CS_fsm_reg[14]_rep__6_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_64),
        .\ap_CS_fsm_reg[14]_rep__6_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_65),
        .\ap_CS_fsm_reg[14]_rep__6_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_66),
        .\ap_CS_fsm_reg[14]_rep__6_8 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_67),
        .\ap_CS_fsm_reg[14]_rep__6_9 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_68),
        .ap_clk(ap_clk),
        .\empty_84_fu_188[15]_i_17 (\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .\empty_84_fu_188_reg[39] ({mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_12,mul_16s_16s_32_1_1_U22_n_13,mul_16s_16s_32_1_1_U22_n_14,mul_16s_16s_32_1_1_U22_n_15,mul_16s_16s_32_1_1_U22_n_16,mul_16s_16s_32_1_1_U22_n_17,mul_16s_16s_32_1_1_U22_n_18,mul_16s_16s_32_1_1_U22_n_19,mul_16s_16s_32_1_1_U22_n_20,mul_16s_16s_32_1_1_U22_n_21,mul_16s_16s_32_1_1_U22_n_22,mul_16s_16s_32_1_1_U22_n_23,mul_16s_16s_32_1_1_U22_n_24,mul_16s_16s_32_1_1_U22_n_25,mul_16s_16s_32_1_1_U22_n_26,mul_16s_16s_32_1_1_U22_n_27,mul_16s_16s_32_1_1_U22_n_28,mul_16s_16s_32_1_1_U22_n_29,mul_16s_16s_32_1_1_U22_n_30,mul_16s_16s_32_1_1_U22_n_31,mul_16s_16s_32_1_1_U22_n_32,mul_16s_16s_32_1_1_U22_n_33,mul_16s_16s_32_1_1_U22_n_34,mul_16s_16s_32_1_1_U22_n_35,mul_16s_16s_32_1_1_U22_n_36,mul_16s_16s_32_1_1_U22_n_37,mul_16s_16s_32_1_1_U22_n_38,mul_16s_16s_32_1_1_U22_n_39,mul_16s_16s_32_1_1_U22_n_40,mul_16s_16s_32_1_1_U22_n_41,mul_16s_16s_32_1_1_U22_n_42}),
        .\empty_84_fu_188_reg[39]_0 (\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .\empty_84_fu_188_reg[39]_1 ({mul_ln107_reg_2399_reg_n_85,mul_ln107_reg_2399_reg_n_116}),
        .\empty_84_fu_188_reg[39]_2 ({L_ACF_load_3_reg_2327[32],L_ACF_load_3_reg_2327[0]}),
        .\empty_84_fu_188_reg[39]_3 ({\empty_84_fu_188_reg_n_11_[32] ,\empty_84_fu_188_reg_n_11_[0] }),
        .\empty_84_fu_188_reg[39]_4 (\empty_84_fu_188[39]_i_21_n_11 ),
        .\empty_84_fu_188_reg[7] (\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .indata_q1(indata_q1));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \and_ln107_8_reg_2026[0]_i_1 
       (.I0(\and_ln107_reg_2020[0]_i_2_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [8]),
        .I2(\smax_fu_156_reg[14]_0 [9]),
        .I3(\smax_fu_156_reg[14]_0 [10]),
        .I4(\and_ln107_8_reg_2026[0]_i_2_n_11 ),
        .O(and_ln107_8_fu_814_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln107_8_reg_2026[0]_i_2 
       (.I0(\smax_fu_156_reg[14]_0 [13]),
        .I1(\smax_fu_156_reg[14]_0 [14]),
        .I2(\smax_fu_156_reg[14]_0 [12]),
        .I3(\smax_fu_156_reg[14]_0 [11]),
        .O(\and_ln107_8_reg_2026[0]_i_2_n_11 ));
  FDRE \and_ln107_8_reg_2026_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_8_fu_814_p2),
        .Q(and_ln107_8_reg_2026),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln107_reg_2020[0]_i_1 
       (.I0(\smax_fu_156_reg[14]_0 [9]),
        .I1(\smax_fu_156_reg[14]_0 [10]),
        .I2(\and_ln107_reg_2020[0]_i_2_n_11 ),
        .O(and_ln107_fu_784_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \and_ln107_reg_2020[0]_i_2 
       (.I0(\and_ln107_reg_2020[0]_i_3_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [4]),
        .I2(\smax_fu_156_reg[14]_0 [3]),
        .I3(\smax_fu_156_reg[14]_0 [6]),
        .I4(\and_ln107_8_reg_2026[0]_i_2_n_11 ),
        .O(\and_ln107_reg_2020[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln107_reg_2020[0]_i_3 
       (.I0(\smax_fu_156_reg[14]_0 [5]),
        .I1(\smax_fu_156_reg[14]_0 [0]),
        .I2(\smax_fu_156_reg[14]_0 [1]),
        .I3(\smax_fu_156_reg[14]_0 [2]),
        .I4(\smax_fu_156_reg[14]_0 [7]),
        .I5(\smax_fu_156_reg[14]_0 [8]),
        .O(\and_ln107_reg_2020[0]_i_3_n_11 ));
  FDRE \and_ln107_reg_2020_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_784_p2),
        .Q(and_ln107_reg_2020),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Autocorrelation_fu_40_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .I2(\ap_CS_fsm[28]_i_2_n_11 ),
        .I3(ap_CS_fsm_state28),
        .O(grp_Autocorrelation_fu_40_ap_done));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I1(ap_CS_fsm_state21),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(\ap_CS_fsm[21]_i_2_n_11 ),
        .I2(i_fu_172_reg[4]),
        .I3(i_fu_172_reg[7]),
        .I4(i_fu_172_reg[6]),
        .I5(i_fu_172_reg[2]),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Autocorrelation_fu_40_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ram_reg_bram_1[0]),
        .I1(ap_start),
        .I2(grp_Autocorrelation_fu_40_ap_done),
        .I3(ram_reg_bram_1[1]),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2_n_11 ),
        .I1(i_fu_172_reg[4]),
        .I2(i_fu_172_reg[7]),
        .I3(i_fu_172_reg[6]),
        .I4(i_fu_172_reg[2]),
        .I5(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[21]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(i_fu_172_reg[0]),
        .I1(i_fu_172_reg[1]),
        .I2(i_fu_172_reg[5]),
        .I3(i_fu_172_reg[3]),
        .O(\ap_CS_fsm[21]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state27),
        .O(ap_NS_fsm[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(tmp_33_fu_1766_p3),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state26),
        .I2(tmp_33_fu_1766_p3),
        .O(ap_NS_fsm[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(\ap_CS_fsm[28]_i_2_n_11 ),
        .O(ap_NS_fsm[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \ap_CS_fsm[28]_i_2 
       (.I0(icmp_ln62_reg_2047),
        .I1(\ap_CS_fsm[28]_i_3_n_11 ),
        .I2(idx77_fu_216_reg[3]),
        .I3(idx77_fu_216_reg[7]),
        .I4(idx77_fu_216_reg[5]),
        .I5(idx77_fu_216_reg[4]),
        .O(\ap_CS_fsm[28]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[28]_i_3 
       (.I0(idx77_fu_216_reg[0]),
        .I1(idx77_fu_216_reg[1]),
        .I2(idx77_fu_216_reg[2]),
        .I3(idx77_fu_216_reg[6]),
        .O(\ap_CS_fsm[28]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_11 ),
        .I2(k_fu_160_reg[4]),
        .I3(k_fu_160_reg[7]),
        .I4(k_fu_160_reg[6]),
        .I5(k_fu_160_reg[2]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ram_reg_bram_1[1]),
        .I1(grp_Autocorrelation_fu_40_ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_11 ),
        .I2(k_fu_160_reg[4]),
        .I3(k_fu_160_reg[7]),
        .I4(k_fu_160_reg[6]),
        .I5(k_fu_160_reg[2]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(k_fu_160_reg[0]),
        .I1(k_fu_160_reg[1]),
        .I2(k_fu_160_reg[5]),
        .I3(k_fu_160_reg[3]),
        .O(\ap_CS_fsm[3]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(tmp_32_fu_1023_p3),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(tmp_32_fu_1023_p3),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_40_ap_done),
        .Q(\ap_CS_fsm_reg_n_11_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__1_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[14]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14]_rep__6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[21]_i_1_n_11 ),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[22]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[22]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[23]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[23]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .Q(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[23]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(Q[2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \b_assign_reg_2055[11]_i_1 
       (.I0(\icmp_ln57_reg_1995_reg[0]_0 ),
        .I1(\b_assign_reg_2055_reg[11]_0 ),
        .O(b_assign_fu_1008_p2[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \b_assign_reg_2055[12]_i_1 
       (.I0(\icmp_ln57_reg_1995_reg[0]_1 ),
        .I1(\b_assign_reg_2055_reg[12]_0 ),
        .O(b_assign_fu_1008_p2[12]));
  FDRE \b_assign_reg_2055_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(b_assign_fu_1008_p2[11]),
        .Q(b_assign_reg_2055[11]),
        .R(1'b0));
  FDRE \b_assign_reg_2055_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(b_assign_fu_1008_p2[12]),
        .Q(b_assign_reg_2055[12]),
        .R(1'b0));
  FDRE \b_assign_reg_2055_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\b_assign_reg_2055_reg[14]_0 [0]),
        .Q(b_assign_reg_2055[13]),
        .R(1'b0));
  FDRE \b_assign_reg_2055_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\b_assign_reg_2055_reg[14]_0 [1]),
        .Q(b_assign_reg_2055[14]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_19 
       (.I0(add_ln119_1_reg_2414[15]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[15] ),
        .O(\empty_81_fu_176[15]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_20 
       (.I0(add_ln119_1_reg_2414[14]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[14] ),
        .O(\empty_81_fu_176[15]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_21 
       (.I0(add_ln119_1_reg_2414[13]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[13] ),
        .O(\empty_81_fu_176[15]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_22 
       (.I0(add_ln119_1_reg_2414[12]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[12] ),
        .O(\empty_81_fu_176[15]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_23 
       (.I0(add_ln119_1_reg_2414[11]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[11] ),
        .O(\empty_81_fu_176[15]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_24 
       (.I0(add_ln119_1_reg_2414[10]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[10] ),
        .O(\empty_81_fu_176[15]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_25 
       (.I0(add_ln119_1_reg_2414[9]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[9] ),
        .O(\empty_81_fu_176[15]_i_25_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[15]_i_26 
       (.I0(add_ln119_1_reg_2414[8]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[8] ),
        .O(\empty_81_fu_176[15]_i_26_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_19 
       (.I0(add_ln119_1_reg_2414[23]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[23] ),
        .O(\empty_81_fu_176[23]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_20 
       (.I0(add_ln119_1_reg_2414[22]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[22] ),
        .O(\empty_81_fu_176[23]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_21 
       (.I0(add_ln119_1_reg_2414[21]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[21] ),
        .O(\empty_81_fu_176[23]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_22 
       (.I0(add_ln119_1_reg_2414[20]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[20] ),
        .O(\empty_81_fu_176[23]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_23 
       (.I0(add_ln119_1_reg_2414[19]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[19] ),
        .O(\empty_81_fu_176[23]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_24 
       (.I0(add_ln119_1_reg_2414[18]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[18] ),
        .O(\empty_81_fu_176[23]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_25 
       (.I0(add_ln119_1_reg_2414[17]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[17] ),
        .O(\empty_81_fu_176[23]_i_25_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[23]_i_26 
       (.I0(add_ln119_1_reg_2414[16]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[16] ),
        .O(\empty_81_fu_176[23]_i_26_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_19 
       (.I0(add_ln119_1_reg_2414[31]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[31] ),
        .O(\empty_81_fu_176[31]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_20 
       (.I0(add_ln119_1_reg_2414[30]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[30] ),
        .O(\empty_81_fu_176[31]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_21 
       (.I0(add_ln119_1_reg_2414[29]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[29] ),
        .O(\empty_81_fu_176[31]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_22 
       (.I0(add_ln119_1_reg_2414[28]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[28] ),
        .O(\empty_81_fu_176[31]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_23 
       (.I0(add_ln119_1_reg_2414[27]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[27] ),
        .O(\empty_81_fu_176[31]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_24 
       (.I0(add_ln119_1_reg_2414[26]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[26] ),
        .O(\empty_81_fu_176[31]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_25 
       (.I0(add_ln119_1_reg_2414[25]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[25] ),
        .O(\empty_81_fu_176[31]_i_25_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[31]_i_26 
       (.I0(add_ln119_1_reg_2414[24]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[24] ),
        .O(\empty_81_fu_176[31]_i_26_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[39]_i_10 
       (.I0(\empty_81_fu_176_reg_n_11_[38] ),
        .I1(add_ln119_1_reg_2414[38]),
        .I2(\empty_81_fu_176_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[39]),
        .O(\empty_81_fu_176[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[39]_i_11 
       (.I0(\empty_81_fu_176_reg_n_11_[37] ),
        .I1(add_ln119_1_reg_2414[37]),
        .I2(\empty_81_fu_176_reg_n_11_[38] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[38]),
        .O(\empty_81_fu_176[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[39]_i_12 
       (.I0(\empty_81_fu_176_reg_n_11_[36] ),
        .I1(add_ln119_1_reg_2414[36]),
        .I2(\empty_81_fu_176_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[37]),
        .O(\empty_81_fu_176[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[39]_i_13 
       (.I0(\empty_81_fu_176_reg_n_11_[35] ),
        .I1(add_ln119_1_reg_2414[35]),
        .I2(\empty_81_fu_176_reg_n_11_[36] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[36]),
        .O(\empty_81_fu_176[39]_i_13_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_19 
       (.I0(add_ln119_1_reg_2414[34]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[34] ),
        .O(\empty_81_fu_176[39]_i_19_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_2 
       (.I0(add_ln119_1_reg_2414[38]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[38] ),
        .O(\empty_81_fu_176[39]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_21 
       (.I0(add_ln119_1_reg_2414[33]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[33] ),
        .O(\empty_81_fu_176[39]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_22 
       (.I0(add_ln119_1_reg_2414[32]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[32] ),
        .O(\empty_81_fu_176[39]_i_22_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_3 
       (.I0(add_ln119_1_reg_2414[37]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[37] ),
        .O(\empty_81_fu_176[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_4 
       (.I0(add_ln119_1_reg_2414[36]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[36] ),
        .O(\empty_81_fu_176[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[39]_i_5 
       (.I0(add_ln119_1_reg_2414[35]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[35] ),
        .O(\empty_81_fu_176[39]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_10 
       (.I0(\empty_81_fu_176_reg_n_11_[46] ),
        .I1(add_ln119_1_reg_2414[46]),
        .I2(\empty_81_fu_176_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[47]),
        .O(\empty_81_fu_176[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_11 
       (.I0(\empty_81_fu_176_reg_n_11_[45] ),
        .I1(add_ln119_1_reg_2414[45]),
        .I2(\empty_81_fu_176_reg_n_11_[46] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[46]),
        .O(\empty_81_fu_176[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_12 
       (.I0(\empty_81_fu_176_reg_n_11_[44] ),
        .I1(add_ln119_1_reg_2414[44]),
        .I2(\empty_81_fu_176_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[45]),
        .O(\empty_81_fu_176[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_13 
       (.I0(\empty_81_fu_176_reg_n_11_[43] ),
        .I1(add_ln119_1_reg_2414[43]),
        .I2(\empty_81_fu_176_reg_n_11_[44] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[44]),
        .O(\empty_81_fu_176[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_14 
       (.I0(\empty_81_fu_176_reg_n_11_[42] ),
        .I1(add_ln119_1_reg_2414[42]),
        .I2(\empty_81_fu_176_reg_n_11_[43] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[43]),
        .O(\empty_81_fu_176[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_15 
       (.I0(\empty_81_fu_176_reg_n_11_[41] ),
        .I1(add_ln119_1_reg_2414[41]),
        .I2(\empty_81_fu_176_reg_n_11_[42] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[42]),
        .O(\empty_81_fu_176[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_16 
       (.I0(\empty_81_fu_176_reg_n_11_[40] ),
        .I1(add_ln119_1_reg_2414[40]),
        .I2(\empty_81_fu_176_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[41]),
        .O(\empty_81_fu_176[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[47]_i_17 
       (.I0(\empty_81_fu_176_reg_n_11_[39] ),
        .I1(add_ln119_1_reg_2414[39]),
        .I2(\empty_81_fu_176_reg_n_11_[40] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[40]),
        .O(\empty_81_fu_176[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_2 
       (.I0(add_ln119_1_reg_2414[46]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[46] ),
        .O(\empty_81_fu_176[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_3 
       (.I0(add_ln119_1_reg_2414[45]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[45] ),
        .O(\empty_81_fu_176[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_4 
       (.I0(add_ln119_1_reg_2414[44]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[44] ),
        .O(\empty_81_fu_176[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_5 
       (.I0(add_ln119_1_reg_2414[43]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[43] ),
        .O(\empty_81_fu_176[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_6 
       (.I0(add_ln119_1_reg_2414[42]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[42] ),
        .O(\empty_81_fu_176[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_7 
       (.I0(add_ln119_1_reg_2414[41]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[41] ),
        .O(\empty_81_fu_176[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_8 
       (.I0(add_ln119_1_reg_2414[40]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[40] ),
        .O(\empty_81_fu_176[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[47]_i_9 
       (.I0(add_ln119_1_reg_2414[39]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[39] ),
        .O(\empty_81_fu_176[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_10 
       (.I0(\empty_81_fu_176_reg_n_11_[54] ),
        .I1(add_ln119_1_reg_2414[54]),
        .I2(\empty_81_fu_176_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[55]),
        .O(\empty_81_fu_176[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_11 
       (.I0(\empty_81_fu_176_reg_n_11_[53] ),
        .I1(add_ln119_1_reg_2414[53]),
        .I2(\empty_81_fu_176_reg_n_11_[54] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[54]),
        .O(\empty_81_fu_176[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_12 
       (.I0(\empty_81_fu_176_reg_n_11_[52] ),
        .I1(add_ln119_1_reg_2414[52]),
        .I2(\empty_81_fu_176_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[53]),
        .O(\empty_81_fu_176[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_13 
       (.I0(\empty_81_fu_176_reg_n_11_[51] ),
        .I1(add_ln119_1_reg_2414[51]),
        .I2(\empty_81_fu_176_reg_n_11_[52] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[52]),
        .O(\empty_81_fu_176[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_14 
       (.I0(\empty_81_fu_176_reg_n_11_[50] ),
        .I1(add_ln119_1_reg_2414[50]),
        .I2(\empty_81_fu_176_reg_n_11_[51] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[51]),
        .O(\empty_81_fu_176[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_15 
       (.I0(\empty_81_fu_176_reg_n_11_[49] ),
        .I1(add_ln119_1_reg_2414[49]),
        .I2(\empty_81_fu_176_reg_n_11_[50] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[50]),
        .O(\empty_81_fu_176[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_16 
       (.I0(\empty_81_fu_176_reg_n_11_[48] ),
        .I1(add_ln119_1_reg_2414[48]),
        .I2(\empty_81_fu_176_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[49]),
        .O(\empty_81_fu_176[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[55]_i_17 
       (.I0(\empty_81_fu_176_reg_n_11_[47] ),
        .I1(add_ln119_1_reg_2414[47]),
        .I2(\empty_81_fu_176_reg_n_11_[48] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(add_ln119_1_reg_2414[48]),
        .O(\empty_81_fu_176[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_2 
       (.I0(add_ln119_1_reg_2414[54]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[54] ),
        .O(\empty_81_fu_176[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_3 
       (.I0(add_ln119_1_reg_2414[53]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[53] ),
        .O(\empty_81_fu_176[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_4 
       (.I0(add_ln119_1_reg_2414[52]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[52] ),
        .O(\empty_81_fu_176[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_5 
       (.I0(add_ln119_1_reg_2414[51]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[51] ),
        .O(\empty_81_fu_176[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_6 
       (.I0(add_ln119_1_reg_2414[50]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[50] ),
        .O(\empty_81_fu_176[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_7 
       (.I0(add_ln119_1_reg_2414[49]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[49] ),
        .O(\empty_81_fu_176[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_8 
       (.I0(add_ln119_1_reg_2414[48]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[48] ),
        .O(\empty_81_fu_176[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[55]_i_9 
       (.I0(add_ln119_1_reg_2414[47]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[47] ),
        .O(\empty_81_fu_176[55]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_10 
       (.I0(\empty_81_fu_176_reg_n_11_[61] ),
        .I1(add_ln119_1_reg_2414[61]),
        .I2(\empty_81_fu_176_reg_n_11_[62] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[62]),
        .O(\empty_81_fu_176[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_11 
       (.I0(\empty_81_fu_176_reg_n_11_[60] ),
        .I1(add_ln119_1_reg_2414[60]),
        .I2(\empty_81_fu_176_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[61]),
        .O(\empty_81_fu_176[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_12 
       (.I0(\empty_81_fu_176_reg_n_11_[59] ),
        .I1(add_ln119_1_reg_2414[59]),
        .I2(\empty_81_fu_176_reg_n_11_[60] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[60]),
        .O(\empty_81_fu_176[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_13 
       (.I0(\empty_81_fu_176_reg_n_11_[58] ),
        .I1(add_ln119_1_reg_2414[58]),
        .I2(\empty_81_fu_176_reg_n_11_[59] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[59]),
        .O(\empty_81_fu_176[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_14 
       (.I0(\empty_81_fu_176_reg_n_11_[57] ),
        .I1(add_ln119_1_reg_2414[57]),
        .I2(\empty_81_fu_176_reg_n_11_[58] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[58]),
        .O(\empty_81_fu_176[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_15 
       (.I0(\empty_81_fu_176_reg_n_11_[56] ),
        .I1(add_ln119_1_reg_2414[56]),
        .I2(\empty_81_fu_176_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[57]),
        .O(\empty_81_fu_176[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_16 
       (.I0(\empty_81_fu_176_reg_n_11_[55] ),
        .I1(add_ln119_1_reg_2414[55]),
        .I2(\empty_81_fu_176_reg_n_11_[56] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[56]),
        .O(\empty_81_fu_176[63]_i_16_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_2 
       (.I0(add_ln119_1_reg_2414[61]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[61] ),
        .O(\empty_81_fu_176[63]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_3 
       (.I0(add_ln119_1_reg_2414[60]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[60] ),
        .O(\empty_81_fu_176[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_4 
       (.I0(add_ln119_1_reg_2414[59]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[59] ),
        .O(\empty_81_fu_176[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_5 
       (.I0(add_ln119_1_reg_2414[58]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[58] ),
        .O(\empty_81_fu_176[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_6 
       (.I0(add_ln119_1_reg_2414[57]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[57] ),
        .O(\empty_81_fu_176[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_7 
       (.I0(add_ln119_1_reg_2414[56]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[56] ),
        .O(\empty_81_fu_176[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[63]_i_8 
       (.I0(add_ln119_1_reg_2414[55]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[55] ),
        .O(\empty_81_fu_176[63]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_176[63]_i_9 
       (.I0(\empty_81_fu_176_reg_n_11_[62] ),
        .I1(add_ln119_1_reg_2414[62]),
        .I2(\empty_81_fu_176_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(add_ln119_1_reg_2414[63]),
        .O(\empty_81_fu_176[63]_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_17 
       (.I0(add_ln119_1_reg_2414[7]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[7] ),
        .O(\empty_81_fu_176[7]_i_17_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_18 
       (.I0(add_ln119_1_reg_2414[6]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[6] ),
        .O(\empty_81_fu_176[7]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_19 
       (.I0(add_ln119_1_reg_2414[5]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[5] ),
        .O(\empty_81_fu_176[7]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_20 
       (.I0(add_ln119_1_reg_2414[4]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[4] ),
        .O(\empty_81_fu_176[7]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_21 
       (.I0(add_ln119_1_reg_2414[3]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[3] ),
        .O(\empty_81_fu_176[7]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_22 
       (.I0(add_ln119_1_reg_2414[2]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[2] ),
        .O(\empty_81_fu_176[7]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_176[7]_i_23 
       (.I0(add_ln119_1_reg_2414[1]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_81_fu_176_reg_n_11_[1] ),
        .O(\empty_81_fu_176[7]_i_23_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[0]),
        .Q(\empty_81_fu_176_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[10]),
        .Q(\empty_81_fu_176_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[11]),
        .Q(\empty_81_fu_176_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[12]),
        .Q(\empty_81_fu_176_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[13]),
        .Q(\empty_81_fu_176_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[14]),
        .Q(\empty_81_fu_176_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[15]),
        .Q(\empty_81_fu_176_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[16]),
        .Q(\empty_81_fu_176_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[17]),
        .Q(\empty_81_fu_176_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[18]),
        .Q(\empty_81_fu_176_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[19]),
        .Q(\empty_81_fu_176_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[1]),
        .Q(\empty_81_fu_176_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[20]),
        .Q(\empty_81_fu_176_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[21]),
        .Q(\empty_81_fu_176_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[22]),
        .Q(\empty_81_fu_176_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[23]),
        .Q(\empty_81_fu_176_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[24]),
        .Q(\empty_81_fu_176_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[25]),
        .Q(\empty_81_fu_176_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[26]),
        .Q(\empty_81_fu_176_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[27]),
        .Q(\empty_81_fu_176_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[28]),
        .Q(\empty_81_fu_176_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[29]),
        .Q(\empty_81_fu_176_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[2]),
        .Q(\empty_81_fu_176_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[30]),
        .Q(\empty_81_fu_176_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[31]),
        .Q(\empty_81_fu_176_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[32]),
        .Q(\empty_81_fu_176_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[33]),
        .Q(\empty_81_fu_176_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[34]),
        .Q(\empty_81_fu_176_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[35]),
        .Q(\empty_81_fu_176_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[36]),
        .Q(\empty_81_fu_176_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[37]),
        .Q(\empty_81_fu_176_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[38]),
        .Q(\empty_81_fu_176_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[39]),
        .Q(\empty_81_fu_176_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[3]),
        .Q(\empty_81_fu_176_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[40]),
        .Q(\empty_81_fu_176_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[41]),
        .Q(\empty_81_fu_176_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[42]),
        .Q(\empty_81_fu_176_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[43]),
        .Q(\empty_81_fu_176_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[44]),
        .Q(\empty_81_fu_176_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[45]),
        .Q(\empty_81_fu_176_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[46]),
        .Q(\empty_81_fu_176_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[47]),
        .Q(\empty_81_fu_176_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[48]),
        .Q(\empty_81_fu_176_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[49]),
        .Q(\empty_81_fu_176_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[4]),
        .Q(\empty_81_fu_176_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[50]),
        .Q(\empty_81_fu_176_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[51]),
        .Q(\empty_81_fu_176_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[52]),
        .Q(\empty_81_fu_176_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[53]),
        .Q(\empty_81_fu_176_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[54]),
        .Q(\empty_81_fu_176_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[55]),
        .Q(\empty_81_fu_176_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[56]),
        .Q(\empty_81_fu_176_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[57]),
        .Q(\empty_81_fu_176_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[58]),
        .Q(\empty_81_fu_176_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[59]),
        .Q(\empty_81_fu_176_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[5]),
        .Q(\empty_81_fu_176_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[60]),
        .Q(\empty_81_fu_176_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[61]),
        .Q(\empty_81_fu_176_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[62]),
        .Q(\empty_81_fu_176_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[63]),
        .Q(\empty_81_fu_176_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[6]),
        .Q(\empty_81_fu_176_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[7]),
        .Q(\empty_81_fu_176_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[8]),
        .Q(\empty_81_fu_176_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_81_fu_176[9]),
        .Q(\empty_81_fu_176_reg_n_11_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[39]_i_10 
       (.I0(\empty_82_fu_180_reg_n_11_[38] ),
        .I1(L_ACF_load_1_reg_2288[38]),
        .I2(\empty_82_fu_180_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_1_reg_2288[39]),
        .O(\empty_82_fu_180[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[39]_i_11 
       (.I0(\empty_82_fu_180_reg_n_11_[37] ),
        .I1(L_ACF_load_1_reg_2288[37]),
        .I2(\empty_82_fu_180_reg_n_11_[38] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_1_reg_2288[38]),
        .O(\empty_82_fu_180[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[39]_i_12 
       (.I0(\empty_82_fu_180_reg_n_11_[36] ),
        .I1(L_ACF_load_1_reg_2288[36]),
        .I2(\empty_82_fu_180_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_1_reg_2288[37]),
        .O(\empty_82_fu_180[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[39]_i_13 
       (.I0(\empty_82_fu_180_reg_n_11_[35] ),
        .I1(L_ACF_load_1_reg_2288[35]),
        .I2(\empty_82_fu_180_reg_n_11_[36] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_1_reg_2288[36]),
        .O(\empty_82_fu_180[39]_i_13_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[39]_i_2 
       (.I0(L_ACF_load_1_reg_2288[38]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[38] ),
        .O(\empty_82_fu_180[39]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[39]_i_3 
       (.I0(L_ACF_load_1_reg_2288[37]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[37] ),
        .O(\empty_82_fu_180[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[39]_i_4 
       (.I0(L_ACF_load_1_reg_2288[36]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[36] ),
        .O(\empty_82_fu_180[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[39]_i_5 
       (.I0(L_ACF_load_1_reg_2288[35]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[35] ),
        .O(\empty_82_fu_180[39]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_10 
       (.I0(\empty_82_fu_180_reg_n_11_[46] ),
        .I1(L_ACF_load_1_reg_2288[46]),
        .I2(\empty_82_fu_180_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[47]),
        .O(\empty_82_fu_180[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_11 
       (.I0(\empty_82_fu_180_reg_n_11_[45] ),
        .I1(L_ACF_load_1_reg_2288[45]),
        .I2(\empty_82_fu_180_reg_n_11_[46] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[46]),
        .O(\empty_82_fu_180[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_12 
       (.I0(\empty_82_fu_180_reg_n_11_[44] ),
        .I1(L_ACF_load_1_reg_2288[44]),
        .I2(\empty_82_fu_180_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[45]),
        .O(\empty_82_fu_180[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_13 
       (.I0(\empty_82_fu_180_reg_n_11_[43] ),
        .I1(L_ACF_load_1_reg_2288[43]),
        .I2(\empty_82_fu_180_reg_n_11_[44] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[44]),
        .O(\empty_82_fu_180[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_14 
       (.I0(\empty_82_fu_180_reg_n_11_[42] ),
        .I1(L_ACF_load_1_reg_2288[42]),
        .I2(\empty_82_fu_180_reg_n_11_[43] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[43]),
        .O(\empty_82_fu_180[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_15 
       (.I0(\empty_82_fu_180_reg_n_11_[41] ),
        .I1(L_ACF_load_1_reg_2288[41]),
        .I2(\empty_82_fu_180_reg_n_11_[42] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[42]),
        .O(\empty_82_fu_180[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_16 
       (.I0(\empty_82_fu_180_reg_n_11_[40] ),
        .I1(L_ACF_load_1_reg_2288[40]),
        .I2(\empty_82_fu_180_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[41]),
        .O(\empty_82_fu_180[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[47]_i_17 
       (.I0(\empty_82_fu_180_reg_n_11_[39] ),
        .I1(L_ACF_load_1_reg_2288[39]),
        .I2(\empty_82_fu_180_reg_n_11_[40] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[40]),
        .O(\empty_82_fu_180[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_2 
       (.I0(L_ACF_load_1_reg_2288[46]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[46] ),
        .O(\empty_82_fu_180[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_3 
       (.I0(L_ACF_load_1_reg_2288[45]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[45] ),
        .O(\empty_82_fu_180[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_4 
       (.I0(L_ACF_load_1_reg_2288[44]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[44] ),
        .O(\empty_82_fu_180[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_5 
       (.I0(L_ACF_load_1_reg_2288[43]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[43] ),
        .O(\empty_82_fu_180[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_6 
       (.I0(L_ACF_load_1_reg_2288[42]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[42] ),
        .O(\empty_82_fu_180[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_7 
       (.I0(L_ACF_load_1_reg_2288[41]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[41] ),
        .O(\empty_82_fu_180[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_8 
       (.I0(L_ACF_load_1_reg_2288[40]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[40] ),
        .O(\empty_82_fu_180[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[47]_i_9 
       (.I0(L_ACF_load_1_reg_2288[39]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[39] ),
        .O(\empty_82_fu_180[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_10 
       (.I0(\empty_82_fu_180_reg_n_11_[54] ),
        .I1(L_ACF_load_1_reg_2288[54]),
        .I2(\empty_82_fu_180_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[55]),
        .O(\empty_82_fu_180[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_11 
       (.I0(\empty_82_fu_180_reg_n_11_[53] ),
        .I1(L_ACF_load_1_reg_2288[53]),
        .I2(\empty_82_fu_180_reg_n_11_[54] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[54]),
        .O(\empty_82_fu_180[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_12 
       (.I0(\empty_82_fu_180_reg_n_11_[52] ),
        .I1(L_ACF_load_1_reg_2288[52]),
        .I2(\empty_82_fu_180_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[53]),
        .O(\empty_82_fu_180[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_13 
       (.I0(\empty_82_fu_180_reg_n_11_[51] ),
        .I1(L_ACF_load_1_reg_2288[51]),
        .I2(\empty_82_fu_180_reg_n_11_[52] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[52]),
        .O(\empty_82_fu_180[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_14 
       (.I0(\empty_82_fu_180_reg_n_11_[50] ),
        .I1(L_ACF_load_1_reg_2288[50]),
        .I2(\empty_82_fu_180_reg_n_11_[51] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[51]),
        .O(\empty_82_fu_180[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_15 
       (.I0(\empty_82_fu_180_reg_n_11_[49] ),
        .I1(L_ACF_load_1_reg_2288[49]),
        .I2(\empty_82_fu_180_reg_n_11_[50] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[50]),
        .O(\empty_82_fu_180[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_16 
       (.I0(\empty_82_fu_180_reg_n_11_[48] ),
        .I1(L_ACF_load_1_reg_2288[48]),
        .I2(\empty_82_fu_180_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[49]),
        .O(\empty_82_fu_180[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[55]_i_17 
       (.I0(\empty_82_fu_180_reg_n_11_[47] ),
        .I1(L_ACF_load_1_reg_2288[47]),
        .I2(\empty_82_fu_180_reg_n_11_[48] ),
        .I3(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I4(L_ACF_load_1_reg_2288[48]),
        .O(\empty_82_fu_180[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_2 
       (.I0(L_ACF_load_1_reg_2288[54]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[54] ),
        .O(\empty_82_fu_180[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_3 
       (.I0(L_ACF_load_1_reg_2288[53]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[53] ),
        .O(\empty_82_fu_180[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_4 
       (.I0(L_ACF_load_1_reg_2288[52]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[52] ),
        .O(\empty_82_fu_180[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_5 
       (.I0(L_ACF_load_1_reg_2288[51]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[51] ),
        .O(\empty_82_fu_180[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_6 
       (.I0(L_ACF_load_1_reg_2288[50]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[50] ),
        .O(\empty_82_fu_180[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_7 
       (.I0(L_ACF_load_1_reg_2288[49]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[49] ),
        .O(\empty_82_fu_180[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_8 
       (.I0(L_ACF_load_1_reg_2288[48]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[48] ),
        .O(\empty_82_fu_180[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[55]_i_9 
       (.I0(L_ACF_load_1_reg_2288[47]),
        .I1(\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[47] ),
        .O(\empty_82_fu_180[55]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_10 
       (.I0(\empty_82_fu_180_reg_n_11_[61] ),
        .I1(L_ACF_load_1_reg_2288[61]),
        .I2(\empty_82_fu_180_reg_n_11_[62] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[62]),
        .O(\empty_82_fu_180[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_11 
       (.I0(\empty_82_fu_180_reg_n_11_[60] ),
        .I1(L_ACF_load_1_reg_2288[60]),
        .I2(\empty_82_fu_180_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[61]),
        .O(\empty_82_fu_180[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_12 
       (.I0(\empty_82_fu_180_reg_n_11_[59] ),
        .I1(L_ACF_load_1_reg_2288[59]),
        .I2(\empty_82_fu_180_reg_n_11_[60] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[60]),
        .O(\empty_82_fu_180[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_13 
       (.I0(\empty_82_fu_180_reg_n_11_[58] ),
        .I1(L_ACF_load_1_reg_2288[58]),
        .I2(\empty_82_fu_180_reg_n_11_[59] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[59]),
        .O(\empty_82_fu_180[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_14 
       (.I0(\empty_82_fu_180_reg_n_11_[57] ),
        .I1(L_ACF_load_1_reg_2288[57]),
        .I2(\empty_82_fu_180_reg_n_11_[58] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[58]),
        .O(\empty_82_fu_180[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_15 
       (.I0(\empty_82_fu_180_reg_n_11_[56] ),
        .I1(L_ACF_load_1_reg_2288[56]),
        .I2(\empty_82_fu_180_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[57]),
        .O(\empty_82_fu_180[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_16 
       (.I0(\empty_82_fu_180_reg_n_11_[55] ),
        .I1(L_ACF_load_1_reg_2288[55]),
        .I2(\empty_82_fu_180_reg_n_11_[56] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[56]),
        .O(\empty_82_fu_180[63]_i_16_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_2 
       (.I0(L_ACF_load_1_reg_2288[61]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[61] ),
        .O(\empty_82_fu_180[63]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_3 
       (.I0(L_ACF_load_1_reg_2288[60]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[60] ),
        .O(\empty_82_fu_180[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_4 
       (.I0(L_ACF_load_1_reg_2288[59]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[59] ),
        .O(\empty_82_fu_180[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_5 
       (.I0(L_ACF_load_1_reg_2288[58]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[58] ),
        .O(\empty_82_fu_180[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_6 
       (.I0(L_ACF_load_1_reg_2288[57]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[57] ),
        .O(\empty_82_fu_180[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_7 
       (.I0(L_ACF_load_1_reg_2288[56]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[56] ),
        .O(\empty_82_fu_180[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_180[63]_i_8 
       (.I0(L_ACF_load_1_reg_2288[55]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_82_fu_180_reg_n_11_[55] ),
        .O(\empty_82_fu_180[63]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_180[63]_i_9 
       (.I0(\empty_82_fu_180_reg_n_11_[62] ),
        .I1(L_ACF_load_1_reg_2288[62]),
        .I2(\empty_82_fu_180_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_1_reg_2288[63]),
        .O(\empty_82_fu_180[63]_i_9_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[0]),
        .Q(\empty_82_fu_180_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[10]),
        .Q(\empty_82_fu_180_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[11]),
        .Q(\empty_82_fu_180_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[12]),
        .Q(\empty_82_fu_180_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[13]),
        .Q(\empty_82_fu_180_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[14]),
        .Q(\empty_82_fu_180_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[15]),
        .Q(\empty_82_fu_180_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[16]),
        .Q(\empty_82_fu_180_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[17]),
        .Q(\empty_82_fu_180_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[18]),
        .Q(\empty_82_fu_180_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[19]),
        .Q(\empty_82_fu_180_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[1]),
        .Q(\empty_82_fu_180_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[20]),
        .Q(\empty_82_fu_180_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[21]),
        .Q(\empty_82_fu_180_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[22]),
        .Q(\empty_82_fu_180_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[23]),
        .Q(\empty_82_fu_180_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[24]),
        .Q(\empty_82_fu_180_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[25]),
        .Q(\empty_82_fu_180_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[26]),
        .Q(\empty_82_fu_180_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[27]),
        .Q(\empty_82_fu_180_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[28]),
        .Q(\empty_82_fu_180_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[29]),
        .Q(\empty_82_fu_180_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[2]),
        .Q(\empty_82_fu_180_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[30]),
        .Q(\empty_82_fu_180_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[31]),
        .Q(\empty_82_fu_180_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[32]),
        .Q(\empty_82_fu_180_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[33]),
        .Q(\empty_82_fu_180_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[34]),
        .Q(\empty_82_fu_180_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[35]),
        .Q(\empty_82_fu_180_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[36]),
        .Q(\empty_82_fu_180_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[37]),
        .Q(\empty_82_fu_180_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[38]),
        .Q(\empty_82_fu_180_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[39]),
        .Q(\empty_82_fu_180_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[3]),
        .Q(\empty_82_fu_180_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[40]),
        .Q(\empty_82_fu_180_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[41]),
        .Q(\empty_82_fu_180_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[42]),
        .Q(\empty_82_fu_180_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[43]),
        .Q(\empty_82_fu_180_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[44]),
        .Q(\empty_82_fu_180_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[45]),
        .Q(\empty_82_fu_180_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[46]),
        .Q(\empty_82_fu_180_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[47]),
        .Q(\empty_82_fu_180_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[48]),
        .Q(\empty_82_fu_180_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[49]),
        .Q(\empty_82_fu_180_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[4]),
        .Q(\empty_82_fu_180_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[50]),
        .Q(\empty_82_fu_180_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[51]),
        .Q(\empty_82_fu_180_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[52]),
        .Q(\empty_82_fu_180_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[53]),
        .Q(\empty_82_fu_180_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[54]),
        .Q(\empty_82_fu_180_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[55]),
        .Q(\empty_82_fu_180_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[56]),
        .Q(\empty_82_fu_180_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[57]),
        .Q(\empty_82_fu_180_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[58]),
        .Q(\empty_82_fu_180_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[59]),
        .Q(\empty_82_fu_180_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[5]),
        .Q(\empty_82_fu_180_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[60]),
        .Q(\empty_82_fu_180_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[61]),
        .Q(\empty_82_fu_180_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[62]),
        .Q(\empty_82_fu_180_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[63]),
        .Q(\empty_82_fu_180_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[6]),
        .Q(\empty_82_fu_180_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[7]),
        .Q(\empty_82_fu_180_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[8]),
        .Q(\empty_82_fu_180_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_82_fu_180[9]),
        .Q(\empty_82_fu_180_reg_n_11_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[39]_i_10 
       (.I0(\empty_83_fu_184_reg_n_11_[38] ),
        .I1(L_ACF_load_2_reg_2293[38]),
        .I2(\empty_83_fu_184_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_2_reg_2293[39]),
        .O(\empty_83_fu_184[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[39]_i_11 
       (.I0(\empty_83_fu_184_reg_n_11_[37] ),
        .I1(L_ACF_load_2_reg_2293[37]),
        .I2(\empty_83_fu_184_reg_n_11_[38] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_2_reg_2293[38]),
        .O(\empty_83_fu_184[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[39]_i_12 
       (.I0(\empty_83_fu_184_reg_n_11_[36] ),
        .I1(L_ACF_load_2_reg_2293[36]),
        .I2(\empty_83_fu_184_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_2_reg_2293[37]),
        .O(\empty_83_fu_184[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[39]_i_13 
       (.I0(\empty_83_fu_184_reg_n_11_[35] ),
        .I1(L_ACF_load_2_reg_2293[35]),
        .I2(\empty_83_fu_184_reg_n_11_[36] ),
        .I3(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I4(L_ACF_load_2_reg_2293[36]),
        .O(\empty_83_fu_184[39]_i_13_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[39]_i_2 
       (.I0(L_ACF_load_2_reg_2293[38]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[38] ),
        .O(\empty_83_fu_184[39]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[39]_i_3 
       (.I0(L_ACF_load_2_reg_2293[37]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[37] ),
        .O(\empty_83_fu_184[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[39]_i_4 
       (.I0(L_ACF_load_2_reg_2293[36]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[36] ),
        .O(\empty_83_fu_184[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[39]_i_5 
       (.I0(L_ACF_load_2_reg_2293[35]),
        .I1(\ap_CS_fsm_reg[14]_rep_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[35] ),
        .O(\empty_83_fu_184[39]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_10 
       (.I0(\empty_83_fu_184_reg_n_11_[46] ),
        .I1(L_ACF_load_2_reg_2293[46]),
        .I2(\empty_83_fu_184_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[47]),
        .O(\empty_83_fu_184[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_11 
       (.I0(\empty_83_fu_184_reg_n_11_[45] ),
        .I1(L_ACF_load_2_reg_2293[45]),
        .I2(\empty_83_fu_184_reg_n_11_[46] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[46]),
        .O(\empty_83_fu_184[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_12 
       (.I0(\empty_83_fu_184_reg_n_11_[44] ),
        .I1(L_ACF_load_2_reg_2293[44]),
        .I2(\empty_83_fu_184_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[45]),
        .O(\empty_83_fu_184[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_13 
       (.I0(\empty_83_fu_184_reg_n_11_[43] ),
        .I1(L_ACF_load_2_reg_2293[43]),
        .I2(\empty_83_fu_184_reg_n_11_[44] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[44]),
        .O(\empty_83_fu_184[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_14 
       (.I0(\empty_83_fu_184_reg_n_11_[42] ),
        .I1(L_ACF_load_2_reg_2293[42]),
        .I2(\empty_83_fu_184_reg_n_11_[43] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[43]),
        .O(\empty_83_fu_184[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_15 
       (.I0(\empty_83_fu_184_reg_n_11_[41] ),
        .I1(L_ACF_load_2_reg_2293[41]),
        .I2(\empty_83_fu_184_reg_n_11_[42] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[42]),
        .O(\empty_83_fu_184[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_16 
       (.I0(\empty_83_fu_184_reg_n_11_[40] ),
        .I1(L_ACF_load_2_reg_2293[40]),
        .I2(\empty_83_fu_184_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[41]),
        .O(\empty_83_fu_184[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[47]_i_17 
       (.I0(\empty_83_fu_184_reg_n_11_[39] ),
        .I1(L_ACF_load_2_reg_2293[39]),
        .I2(\empty_83_fu_184_reg_n_11_[40] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[40]),
        .O(\empty_83_fu_184[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_2 
       (.I0(L_ACF_load_2_reg_2293[46]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[46] ),
        .O(\empty_83_fu_184[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_3 
       (.I0(L_ACF_load_2_reg_2293[45]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[45] ),
        .O(\empty_83_fu_184[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_4 
       (.I0(L_ACF_load_2_reg_2293[44]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[44] ),
        .O(\empty_83_fu_184[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_5 
       (.I0(L_ACF_load_2_reg_2293[43]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[43] ),
        .O(\empty_83_fu_184[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_6 
       (.I0(L_ACF_load_2_reg_2293[42]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[42] ),
        .O(\empty_83_fu_184[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_7 
       (.I0(L_ACF_load_2_reg_2293[41]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[41] ),
        .O(\empty_83_fu_184[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_8 
       (.I0(L_ACF_load_2_reg_2293[40]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[40] ),
        .O(\empty_83_fu_184[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[47]_i_9 
       (.I0(L_ACF_load_2_reg_2293[39]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[39] ),
        .O(\empty_83_fu_184[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_10 
       (.I0(\empty_83_fu_184_reg_n_11_[54] ),
        .I1(L_ACF_load_2_reg_2293[54]),
        .I2(\empty_83_fu_184_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[55]),
        .O(\empty_83_fu_184[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_11 
       (.I0(\empty_83_fu_184_reg_n_11_[53] ),
        .I1(L_ACF_load_2_reg_2293[53]),
        .I2(\empty_83_fu_184_reg_n_11_[54] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[54]),
        .O(\empty_83_fu_184[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_12 
       (.I0(\empty_83_fu_184_reg_n_11_[52] ),
        .I1(L_ACF_load_2_reg_2293[52]),
        .I2(\empty_83_fu_184_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[53]),
        .O(\empty_83_fu_184[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_13 
       (.I0(\empty_83_fu_184_reg_n_11_[51] ),
        .I1(L_ACF_load_2_reg_2293[51]),
        .I2(\empty_83_fu_184_reg_n_11_[52] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[52]),
        .O(\empty_83_fu_184[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_14 
       (.I0(\empty_83_fu_184_reg_n_11_[50] ),
        .I1(L_ACF_load_2_reg_2293[50]),
        .I2(\empty_83_fu_184_reg_n_11_[51] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[51]),
        .O(\empty_83_fu_184[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_15 
       (.I0(\empty_83_fu_184_reg_n_11_[49] ),
        .I1(L_ACF_load_2_reg_2293[49]),
        .I2(\empty_83_fu_184_reg_n_11_[50] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[50]),
        .O(\empty_83_fu_184[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_16 
       (.I0(\empty_83_fu_184_reg_n_11_[48] ),
        .I1(L_ACF_load_2_reg_2293[48]),
        .I2(\empty_83_fu_184_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[49]),
        .O(\empty_83_fu_184[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[55]_i_17 
       (.I0(\empty_83_fu_184_reg_n_11_[47] ),
        .I1(L_ACF_load_2_reg_2293[47]),
        .I2(\empty_83_fu_184_reg_n_11_[48] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[48]),
        .O(\empty_83_fu_184[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_2 
       (.I0(L_ACF_load_2_reg_2293[54]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[54] ),
        .O(\empty_83_fu_184[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_3 
       (.I0(L_ACF_load_2_reg_2293[53]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[53] ),
        .O(\empty_83_fu_184[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_4 
       (.I0(L_ACF_load_2_reg_2293[52]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[52] ),
        .O(\empty_83_fu_184[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_5 
       (.I0(L_ACF_load_2_reg_2293[51]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[51] ),
        .O(\empty_83_fu_184[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_6 
       (.I0(L_ACF_load_2_reg_2293[50]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[50] ),
        .O(\empty_83_fu_184[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_7 
       (.I0(L_ACF_load_2_reg_2293[49]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[49] ),
        .O(\empty_83_fu_184[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_8 
       (.I0(L_ACF_load_2_reg_2293[48]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[48] ),
        .O(\empty_83_fu_184[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[55]_i_9 
       (.I0(L_ACF_load_2_reg_2293[47]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[47] ),
        .O(\empty_83_fu_184[55]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_83_fu_184[63]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .O(empty_83_fu_184));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_10 
       (.I0(\empty_83_fu_184_reg_n_11_[62] ),
        .I1(L_ACF_load_2_reg_2293[62]),
        .I2(\empty_83_fu_184_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[63]),
        .O(\empty_83_fu_184[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_11 
       (.I0(\empty_83_fu_184_reg_n_11_[61] ),
        .I1(L_ACF_load_2_reg_2293[61]),
        .I2(\empty_83_fu_184_reg_n_11_[62] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[62]),
        .O(\empty_83_fu_184[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_12 
       (.I0(\empty_83_fu_184_reg_n_11_[60] ),
        .I1(L_ACF_load_2_reg_2293[60]),
        .I2(\empty_83_fu_184_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[61]),
        .O(\empty_83_fu_184[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_13 
       (.I0(\empty_83_fu_184_reg_n_11_[59] ),
        .I1(L_ACF_load_2_reg_2293[59]),
        .I2(\empty_83_fu_184_reg_n_11_[60] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[60]),
        .O(\empty_83_fu_184[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_14 
       (.I0(\empty_83_fu_184_reg_n_11_[58] ),
        .I1(L_ACF_load_2_reg_2293[58]),
        .I2(\empty_83_fu_184_reg_n_11_[59] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[59]),
        .O(\empty_83_fu_184[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_15 
       (.I0(\empty_83_fu_184_reg_n_11_[57] ),
        .I1(L_ACF_load_2_reg_2293[57]),
        .I2(\empty_83_fu_184_reg_n_11_[58] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[58]),
        .O(\empty_83_fu_184[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_16 
       (.I0(\empty_83_fu_184_reg_n_11_[56] ),
        .I1(L_ACF_load_2_reg_2293[56]),
        .I2(\empty_83_fu_184_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[57]),
        .O(\empty_83_fu_184[63]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_184[63]_i_17 
       (.I0(\empty_83_fu_184_reg_n_11_[55] ),
        .I1(L_ACF_load_2_reg_2293[55]),
        .I2(\empty_83_fu_184_reg_n_11_[56] ),
        .I3(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I4(L_ACF_load_2_reg_2293[56]),
        .O(\empty_83_fu_184[63]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_3 
       (.I0(L_ACF_load_2_reg_2293[61]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[61] ),
        .O(\empty_83_fu_184[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_4 
       (.I0(L_ACF_load_2_reg_2293[60]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[60] ),
        .O(\empty_83_fu_184[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_5 
       (.I0(L_ACF_load_2_reg_2293[59]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[59] ),
        .O(\empty_83_fu_184[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_6 
       (.I0(L_ACF_load_2_reg_2293[58]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[58] ),
        .O(\empty_83_fu_184[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_7 
       (.I0(L_ACF_load_2_reg_2293[57]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[57] ),
        .O(\empty_83_fu_184[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_8 
       (.I0(L_ACF_load_2_reg_2293[56]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[56] ),
        .O(\empty_83_fu_184[63]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_184[63]_i_9 
       (.I0(L_ACF_load_2_reg_2293[55]),
        .I1(\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .I2(\empty_83_fu_184_reg_n_11_[55] ),
        .O(\empty_83_fu_184[63]_i_9_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[0]),
        .Q(\empty_83_fu_184_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[10]),
        .Q(\empty_83_fu_184_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[11]),
        .Q(\empty_83_fu_184_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[12]),
        .Q(\empty_83_fu_184_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[13]),
        .Q(\empty_83_fu_184_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[14]),
        .Q(\empty_83_fu_184_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[15]),
        .Q(\empty_83_fu_184_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[16]),
        .Q(\empty_83_fu_184_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[17]),
        .Q(\empty_83_fu_184_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[18]),
        .Q(\empty_83_fu_184_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[19]),
        .Q(\empty_83_fu_184_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[1]),
        .Q(\empty_83_fu_184_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[20]),
        .Q(\empty_83_fu_184_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[21]),
        .Q(\empty_83_fu_184_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[22]),
        .Q(\empty_83_fu_184_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[23]),
        .Q(\empty_83_fu_184_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[24]),
        .Q(\empty_83_fu_184_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[25]),
        .Q(\empty_83_fu_184_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[26]),
        .Q(\empty_83_fu_184_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[27]),
        .Q(\empty_83_fu_184_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[28]),
        .Q(\empty_83_fu_184_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[29]),
        .Q(\empty_83_fu_184_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[2]),
        .Q(\empty_83_fu_184_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[30]),
        .Q(\empty_83_fu_184_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[31]),
        .Q(\empty_83_fu_184_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[32]),
        .Q(\empty_83_fu_184_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[33]),
        .Q(\empty_83_fu_184_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[34]),
        .Q(\empty_83_fu_184_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[35]),
        .Q(\empty_83_fu_184_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[36]),
        .Q(\empty_83_fu_184_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[37]),
        .Q(\empty_83_fu_184_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[38]),
        .Q(\empty_83_fu_184_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[39]),
        .Q(\empty_83_fu_184_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[3]),
        .Q(\empty_83_fu_184_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[40]),
        .Q(\empty_83_fu_184_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[41]),
        .Q(\empty_83_fu_184_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[42]),
        .Q(\empty_83_fu_184_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[43]),
        .Q(\empty_83_fu_184_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[44]),
        .Q(\empty_83_fu_184_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[45]),
        .Q(\empty_83_fu_184_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[46]),
        .Q(\empty_83_fu_184_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[47]),
        .Q(\empty_83_fu_184_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[48]),
        .Q(\empty_83_fu_184_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[49]),
        .Q(\empty_83_fu_184_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[4]),
        .Q(\empty_83_fu_184_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[50]),
        .Q(\empty_83_fu_184_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[51]),
        .Q(\empty_83_fu_184_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[52]),
        .Q(\empty_83_fu_184_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[53]),
        .Q(\empty_83_fu_184_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[54]),
        .Q(\empty_83_fu_184_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[55]),
        .Q(\empty_83_fu_184_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[56]),
        .Q(\empty_83_fu_184_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[57]),
        .Q(\empty_83_fu_184_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[58]),
        .Q(\empty_83_fu_184_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[59]),
        .Q(\empty_83_fu_184_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[5]),
        .Q(\empty_83_fu_184_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[60]),
        .Q(\empty_83_fu_184_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[61]),
        .Q(\empty_83_fu_184_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[62]),
        .Q(\empty_83_fu_184_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[63]),
        .Q(\empty_83_fu_184_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[6]),
        .Q(\empty_83_fu_184_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[7]),
        .Q(\empty_83_fu_184_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[8]),
        .Q(\empty_83_fu_184_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_184),
        .D(empty_83_fu_1840_in[9]),
        .Q(\empty_83_fu_184_reg_n_11_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[39]_i_10 
       (.I0(\empty_84_fu_188_reg_n_11_[38] ),
        .I1(L_ACF_load_3_reg_2327[38]),
        .I2(\empty_84_fu_188_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[39]),
        .O(\empty_84_fu_188[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[39]_i_11 
       (.I0(\empty_84_fu_188_reg_n_11_[37] ),
        .I1(L_ACF_load_3_reg_2327[37]),
        .I2(\empty_84_fu_188_reg_n_11_[38] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[38]),
        .O(\empty_84_fu_188[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[39]_i_12 
       (.I0(\empty_84_fu_188_reg_n_11_[36] ),
        .I1(L_ACF_load_3_reg_2327[36]),
        .I2(\empty_84_fu_188_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[37]),
        .O(\empty_84_fu_188[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[39]_i_13 
       (.I0(\empty_84_fu_188_reg_n_11_[35] ),
        .I1(L_ACF_load_3_reg_2327[35]),
        .I2(\empty_84_fu_188_reg_n_11_[36] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[36]),
        .O(\empty_84_fu_188[39]_i_13_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[39]_i_2 
       (.I0(L_ACF_load_3_reg_2327[38]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[38] ),
        .O(\empty_84_fu_188[39]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[39]_i_21 
       (.I0(L_ACF_load_3_reg_2327[31]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[31] ),
        .O(\empty_84_fu_188[39]_i_21_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[39]_i_3 
       (.I0(L_ACF_load_3_reg_2327[37]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[37] ),
        .O(\empty_84_fu_188[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[39]_i_4 
       (.I0(L_ACF_load_3_reg_2327[36]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[36] ),
        .O(\empty_84_fu_188[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[39]_i_5 
       (.I0(L_ACF_load_3_reg_2327[35]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[35] ),
        .O(\empty_84_fu_188[39]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_10 
       (.I0(\empty_84_fu_188_reg_n_11_[46] ),
        .I1(L_ACF_load_3_reg_2327[46]),
        .I2(\empty_84_fu_188_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[47]),
        .O(\empty_84_fu_188[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_11 
       (.I0(\empty_84_fu_188_reg_n_11_[45] ),
        .I1(L_ACF_load_3_reg_2327[45]),
        .I2(\empty_84_fu_188_reg_n_11_[46] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[46]),
        .O(\empty_84_fu_188[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_12 
       (.I0(\empty_84_fu_188_reg_n_11_[44] ),
        .I1(L_ACF_load_3_reg_2327[44]),
        .I2(\empty_84_fu_188_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[45]),
        .O(\empty_84_fu_188[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_13 
       (.I0(\empty_84_fu_188_reg_n_11_[43] ),
        .I1(L_ACF_load_3_reg_2327[43]),
        .I2(\empty_84_fu_188_reg_n_11_[44] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[44]),
        .O(\empty_84_fu_188[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_14 
       (.I0(\empty_84_fu_188_reg_n_11_[42] ),
        .I1(L_ACF_load_3_reg_2327[42]),
        .I2(\empty_84_fu_188_reg_n_11_[43] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[43]),
        .O(\empty_84_fu_188[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_15 
       (.I0(\empty_84_fu_188_reg_n_11_[41] ),
        .I1(L_ACF_load_3_reg_2327[41]),
        .I2(\empty_84_fu_188_reg_n_11_[42] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[42]),
        .O(\empty_84_fu_188[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_16 
       (.I0(\empty_84_fu_188_reg_n_11_[40] ),
        .I1(L_ACF_load_3_reg_2327[40]),
        .I2(\empty_84_fu_188_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[41]),
        .O(\empty_84_fu_188[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[47]_i_17 
       (.I0(\empty_84_fu_188_reg_n_11_[39] ),
        .I1(L_ACF_load_3_reg_2327[39]),
        .I2(\empty_84_fu_188_reg_n_11_[40] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[40]),
        .O(\empty_84_fu_188[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_2 
       (.I0(L_ACF_load_3_reg_2327[46]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[46] ),
        .O(\empty_84_fu_188[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_3 
       (.I0(L_ACF_load_3_reg_2327[45]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[45] ),
        .O(\empty_84_fu_188[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_4 
       (.I0(L_ACF_load_3_reg_2327[44]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[44] ),
        .O(\empty_84_fu_188[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_5 
       (.I0(L_ACF_load_3_reg_2327[43]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[43] ),
        .O(\empty_84_fu_188[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_6 
       (.I0(L_ACF_load_3_reg_2327[42]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[42] ),
        .O(\empty_84_fu_188[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_7 
       (.I0(L_ACF_load_3_reg_2327[41]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[41] ),
        .O(\empty_84_fu_188[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_8 
       (.I0(L_ACF_load_3_reg_2327[40]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[40] ),
        .O(\empty_84_fu_188[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[47]_i_9 
       (.I0(L_ACF_load_3_reg_2327[39]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[39] ),
        .O(\empty_84_fu_188[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_10 
       (.I0(\empty_84_fu_188_reg_n_11_[54] ),
        .I1(L_ACF_load_3_reg_2327[54]),
        .I2(\empty_84_fu_188_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[55]),
        .O(\empty_84_fu_188[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_11 
       (.I0(\empty_84_fu_188_reg_n_11_[53] ),
        .I1(L_ACF_load_3_reg_2327[53]),
        .I2(\empty_84_fu_188_reg_n_11_[54] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[54]),
        .O(\empty_84_fu_188[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_12 
       (.I0(\empty_84_fu_188_reg_n_11_[52] ),
        .I1(L_ACF_load_3_reg_2327[52]),
        .I2(\empty_84_fu_188_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[53]),
        .O(\empty_84_fu_188[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_13 
       (.I0(\empty_84_fu_188_reg_n_11_[51] ),
        .I1(L_ACF_load_3_reg_2327[51]),
        .I2(\empty_84_fu_188_reg_n_11_[52] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[52]),
        .O(\empty_84_fu_188[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_14 
       (.I0(\empty_84_fu_188_reg_n_11_[50] ),
        .I1(L_ACF_load_3_reg_2327[50]),
        .I2(\empty_84_fu_188_reg_n_11_[51] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[51]),
        .O(\empty_84_fu_188[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_15 
       (.I0(\empty_84_fu_188_reg_n_11_[49] ),
        .I1(L_ACF_load_3_reg_2327[49]),
        .I2(\empty_84_fu_188_reg_n_11_[50] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[50]),
        .O(\empty_84_fu_188[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_16 
       (.I0(\empty_84_fu_188_reg_n_11_[48] ),
        .I1(L_ACF_load_3_reg_2327[48]),
        .I2(\empty_84_fu_188_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[49]),
        .O(\empty_84_fu_188[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[55]_i_17 
       (.I0(\empty_84_fu_188_reg_n_11_[47] ),
        .I1(L_ACF_load_3_reg_2327[47]),
        .I2(\empty_84_fu_188_reg_n_11_[48] ),
        .I3(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I4(L_ACF_load_3_reg_2327[48]),
        .O(\empty_84_fu_188[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_2 
       (.I0(L_ACF_load_3_reg_2327[54]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[54] ),
        .O(\empty_84_fu_188[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_3 
       (.I0(L_ACF_load_3_reg_2327[53]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[53] ),
        .O(\empty_84_fu_188[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_4 
       (.I0(L_ACF_load_3_reg_2327[52]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[52] ),
        .O(\empty_84_fu_188[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_5 
       (.I0(L_ACF_load_3_reg_2327[51]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[51] ),
        .O(\empty_84_fu_188[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_6 
       (.I0(L_ACF_load_3_reg_2327[50]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[50] ),
        .O(\empty_84_fu_188[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_7 
       (.I0(L_ACF_load_3_reg_2327[49]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[49] ),
        .O(\empty_84_fu_188[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_8 
       (.I0(L_ACF_load_3_reg_2327[48]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[48] ),
        .O(\empty_84_fu_188[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[55]_i_9 
       (.I0(L_ACF_load_3_reg_2327[47]),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[47] ),
        .O(\empty_84_fu_188[55]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_10 
       (.I0(\empty_84_fu_188_reg_n_11_[61] ),
        .I1(L_ACF_load_3_reg_2327[61]),
        .I2(\empty_84_fu_188_reg_n_11_[62] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[62]),
        .O(\empty_84_fu_188[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_11 
       (.I0(\empty_84_fu_188_reg_n_11_[60] ),
        .I1(L_ACF_load_3_reg_2327[60]),
        .I2(\empty_84_fu_188_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[61]),
        .O(\empty_84_fu_188[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_12 
       (.I0(\empty_84_fu_188_reg_n_11_[59] ),
        .I1(L_ACF_load_3_reg_2327[59]),
        .I2(\empty_84_fu_188_reg_n_11_[60] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[60]),
        .O(\empty_84_fu_188[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_13 
       (.I0(\empty_84_fu_188_reg_n_11_[58] ),
        .I1(L_ACF_load_3_reg_2327[58]),
        .I2(\empty_84_fu_188_reg_n_11_[59] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[59]),
        .O(\empty_84_fu_188[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_14 
       (.I0(\empty_84_fu_188_reg_n_11_[57] ),
        .I1(L_ACF_load_3_reg_2327[57]),
        .I2(\empty_84_fu_188_reg_n_11_[58] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[58]),
        .O(\empty_84_fu_188[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_15 
       (.I0(\empty_84_fu_188_reg_n_11_[56] ),
        .I1(L_ACF_load_3_reg_2327[56]),
        .I2(\empty_84_fu_188_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[57]),
        .O(\empty_84_fu_188[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_16 
       (.I0(\empty_84_fu_188_reg_n_11_[55] ),
        .I1(L_ACF_load_3_reg_2327[55]),
        .I2(\empty_84_fu_188_reg_n_11_[56] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[56]),
        .O(\empty_84_fu_188[63]_i_16_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_2 
       (.I0(L_ACF_load_3_reg_2327[61]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[61] ),
        .O(\empty_84_fu_188[63]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_3 
       (.I0(L_ACF_load_3_reg_2327[60]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[60] ),
        .O(\empty_84_fu_188[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_4 
       (.I0(L_ACF_load_3_reg_2327[59]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[59] ),
        .O(\empty_84_fu_188[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_5 
       (.I0(L_ACF_load_3_reg_2327[58]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[58] ),
        .O(\empty_84_fu_188[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_6 
       (.I0(L_ACF_load_3_reg_2327[57]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[57] ),
        .O(\empty_84_fu_188[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_7 
       (.I0(L_ACF_load_3_reg_2327[56]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[56] ),
        .O(\empty_84_fu_188[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[63]_i_8 
       (.I0(L_ACF_load_3_reg_2327[55]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_84_fu_188_reg_n_11_[55] ),
        .O(\empty_84_fu_188[63]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_188[63]_i_9 
       (.I0(\empty_84_fu_188_reg_n_11_[62] ),
        .I1(L_ACF_load_3_reg_2327[62]),
        .I2(\empty_84_fu_188_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_3_reg_2327[63]),
        .O(\empty_84_fu_188[63]_i_9_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[0]),
        .Q(\empty_84_fu_188_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[10]),
        .Q(\empty_84_fu_188_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[11]),
        .Q(\empty_84_fu_188_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[12]),
        .Q(\empty_84_fu_188_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[13]),
        .Q(\empty_84_fu_188_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[14]),
        .Q(\empty_84_fu_188_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[15]),
        .Q(\empty_84_fu_188_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[16]),
        .Q(\empty_84_fu_188_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[17]),
        .Q(\empty_84_fu_188_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[18]),
        .Q(\empty_84_fu_188_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[19]),
        .Q(\empty_84_fu_188_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[1]),
        .Q(\empty_84_fu_188_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[20]),
        .Q(\empty_84_fu_188_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[21]),
        .Q(\empty_84_fu_188_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[22]),
        .Q(\empty_84_fu_188_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[23]),
        .Q(\empty_84_fu_188_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[24]),
        .Q(\empty_84_fu_188_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[25]),
        .Q(\empty_84_fu_188_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[26]),
        .Q(\empty_84_fu_188_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[27]),
        .Q(\empty_84_fu_188_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[28]),
        .Q(\empty_84_fu_188_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[29]),
        .Q(\empty_84_fu_188_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[2]),
        .Q(\empty_84_fu_188_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[30]),
        .Q(\empty_84_fu_188_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[31]),
        .Q(\empty_84_fu_188_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[32]),
        .Q(\empty_84_fu_188_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[33]),
        .Q(\empty_84_fu_188_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[34]),
        .Q(\empty_84_fu_188_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[35]),
        .Q(\empty_84_fu_188_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[36]),
        .Q(\empty_84_fu_188_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[37]),
        .Q(\empty_84_fu_188_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[38]),
        .Q(\empty_84_fu_188_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[39]),
        .Q(\empty_84_fu_188_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[3]),
        .Q(\empty_84_fu_188_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[40]),
        .Q(\empty_84_fu_188_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[41]),
        .Q(\empty_84_fu_188_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[42]),
        .Q(\empty_84_fu_188_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[43]),
        .Q(\empty_84_fu_188_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[44]),
        .Q(\empty_84_fu_188_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[45]),
        .Q(\empty_84_fu_188_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[46]),
        .Q(\empty_84_fu_188_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[47]),
        .Q(\empty_84_fu_188_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[48]),
        .Q(\empty_84_fu_188_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[49]),
        .Q(\empty_84_fu_188_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[4]),
        .Q(\empty_84_fu_188_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[50]),
        .Q(\empty_84_fu_188_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[51]),
        .Q(\empty_84_fu_188_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[52]),
        .Q(\empty_84_fu_188_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[53]),
        .Q(\empty_84_fu_188_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[54]),
        .Q(\empty_84_fu_188_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[55]),
        .Q(\empty_84_fu_188_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[56]),
        .Q(\empty_84_fu_188_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[57]),
        .Q(\empty_84_fu_188_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[58]),
        .Q(\empty_84_fu_188_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[59]),
        .Q(\empty_84_fu_188_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[5]),
        .Q(\empty_84_fu_188_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[60]),
        .Q(\empty_84_fu_188_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[61]),
        .Q(\empty_84_fu_188_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[62]),
        .Q(\empty_84_fu_188_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[63]),
        .Q(\empty_84_fu_188_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[6]),
        .Q(\empty_84_fu_188_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[7]),
        .Q(\empty_84_fu_188_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[8]),
        .Q(\empty_84_fu_188_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_188_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_84_fu_188[9]),
        .Q(\empty_84_fu_188_reg_n_11_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_18 
       (.I0(L_ACF_load_4_reg_2332[15]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[15] ),
        .O(\empty_85_fu_192[15]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_19 
       (.I0(L_ACF_load_4_reg_2332[14]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[14] ),
        .O(\empty_85_fu_192[15]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_20 
       (.I0(L_ACF_load_4_reg_2332[13]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[13] ),
        .O(\empty_85_fu_192[15]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_21 
       (.I0(L_ACF_load_4_reg_2332[12]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[12] ),
        .O(\empty_85_fu_192[15]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_22 
       (.I0(L_ACF_load_4_reg_2332[11]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[11] ),
        .O(\empty_85_fu_192[15]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_23 
       (.I0(L_ACF_load_4_reg_2332[10]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[10] ),
        .O(\empty_85_fu_192[15]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_24 
       (.I0(L_ACF_load_4_reg_2332[9]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[9] ),
        .O(\empty_85_fu_192[15]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[15]_i_25 
       (.I0(L_ACF_load_4_reg_2332[8]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[8] ),
        .O(\empty_85_fu_192[15]_i_25_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_18 
       (.I0(L_ACF_load_4_reg_2332[23]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[23] ),
        .O(\empty_85_fu_192[23]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_19 
       (.I0(L_ACF_load_4_reg_2332[22]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[22] ),
        .O(\empty_85_fu_192[23]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_20 
       (.I0(L_ACF_load_4_reg_2332[21]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[21] ),
        .O(\empty_85_fu_192[23]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_21 
       (.I0(L_ACF_load_4_reg_2332[20]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[20] ),
        .O(\empty_85_fu_192[23]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_22 
       (.I0(L_ACF_load_4_reg_2332[19]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[19] ),
        .O(\empty_85_fu_192[23]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_23 
       (.I0(L_ACF_load_4_reg_2332[18]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[18] ),
        .O(\empty_85_fu_192[23]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_24 
       (.I0(L_ACF_load_4_reg_2332[17]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[17] ),
        .O(\empty_85_fu_192[23]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[23]_i_25 
       (.I0(L_ACF_load_4_reg_2332[16]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[16] ),
        .O(\empty_85_fu_192[23]_i_25_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_18 
       (.I0(L_ACF_load_4_reg_2332[30]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[30] ),
        .O(\empty_85_fu_192[31]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_19 
       (.I0(L_ACF_load_4_reg_2332[29]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[29] ),
        .O(\empty_85_fu_192[31]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_20 
       (.I0(L_ACF_load_4_reg_2332[28]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[28] ),
        .O(\empty_85_fu_192[31]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_21 
       (.I0(L_ACF_load_4_reg_2332[27]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[27] ),
        .O(\empty_85_fu_192[31]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_22 
       (.I0(L_ACF_load_4_reg_2332[26]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[26] ),
        .O(\empty_85_fu_192[31]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_23 
       (.I0(L_ACF_load_4_reg_2332[25]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[25] ),
        .O(\empty_85_fu_192[31]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[31]_i_24 
       (.I0(L_ACF_load_4_reg_2332[24]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[24] ),
        .O(\empty_85_fu_192[31]_i_24_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[39]_i_10 
       (.I0(\empty_85_fu_192_reg_n_11_[38] ),
        .I1(L_ACF_load_4_reg_2332[38]),
        .I2(\empty_85_fu_192_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[39]),
        .O(\empty_85_fu_192[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[39]_i_11 
       (.I0(\empty_85_fu_192_reg_n_11_[37] ),
        .I1(L_ACF_load_4_reg_2332[37]),
        .I2(\empty_85_fu_192_reg_n_11_[38] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[38]),
        .O(\empty_85_fu_192[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[39]_i_12 
       (.I0(\empty_85_fu_192_reg_n_11_[36] ),
        .I1(L_ACF_load_4_reg_2332[36]),
        .I2(\empty_85_fu_192_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[37]),
        .O(\empty_85_fu_192[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[39]_i_13 
       (.I0(\empty_85_fu_192_reg_n_11_[35] ),
        .I1(L_ACF_load_4_reg_2332[35]),
        .I2(\empty_85_fu_192_reg_n_11_[36] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[36]),
        .O(\empty_85_fu_192[39]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[39]_i_14 
       (.I0(\empty_85_fu_192_reg_n_11_[34] ),
        .I1(L_ACF_load_4_reg_2332[34]),
        .I2(\empty_85_fu_192_reg_n_11_[35] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[35]),
        .O(\empty_85_fu_192[39]_i_14_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_19 
       (.I0(L_ACF_load_4_reg_2332[31]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[31] ),
        .O(\empty_85_fu_192[39]_i_19_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_2 
       (.I0(L_ACF_load_4_reg_2332[38]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[38] ),
        .O(\empty_85_fu_192[39]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_3 
       (.I0(L_ACF_load_4_reg_2332[37]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[37] ),
        .O(\empty_85_fu_192[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_4 
       (.I0(L_ACF_load_4_reg_2332[36]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[36] ),
        .O(\empty_85_fu_192[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_5 
       (.I0(L_ACF_load_4_reg_2332[35]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[35] ),
        .O(\empty_85_fu_192[39]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[39]_i_6 
       (.I0(L_ACF_load_4_reg_2332[34]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[34] ),
        .O(\empty_85_fu_192[39]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_10 
       (.I0(\empty_85_fu_192_reg_n_11_[46] ),
        .I1(L_ACF_load_4_reg_2332[46]),
        .I2(\empty_85_fu_192_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[47]),
        .O(\empty_85_fu_192[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_11 
       (.I0(\empty_85_fu_192_reg_n_11_[45] ),
        .I1(L_ACF_load_4_reg_2332[45]),
        .I2(\empty_85_fu_192_reg_n_11_[46] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[46]),
        .O(\empty_85_fu_192[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_12 
       (.I0(\empty_85_fu_192_reg_n_11_[44] ),
        .I1(L_ACF_load_4_reg_2332[44]),
        .I2(\empty_85_fu_192_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[45]),
        .O(\empty_85_fu_192[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_13 
       (.I0(\empty_85_fu_192_reg_n_11_[43] ),
        .I1(L_ACF_load_4_reg_2332[43]),
        .I2(\empty_85_fu_192_reg_n_11_[44] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[44]),
        .O(\empty_85_fu_192[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_14 
       (.I0(\empty_85_fu_192_reg_n_11_[42] ),
        .I1(L_ACF_load_4_reg_2332[42]),
        .I2(\empty_85_fu_192_reg_n_11_[43] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[43]),
        .O(\empty_85_fu_192[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_15 
       (.I0(\empty_85_fu_192_reg_n_11_[41] ),
        .I1(L_ACF_load_4_reg_2332[41]),
        .I2(\empty_85_fu_192_reg_n_11_[42] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[42]),
        .O(\empty_85_fu_192[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_16 
       (.I0(\empty_85_fu_192_reg_n_11_[40] ),
        .I1(L_ACF_load_4_reg_2332[40]),
        .I2(\empty_85_fu_192_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[41]),
        .O(\empty_85_fu_192[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[47]_i_17 
       (.I0(\empty_85_fu_192_reg_n_11_[39] ),
        .I1(L_ACF_load_4_reg_2332[39]),
        .I2(\empty_85_fu_192_reg_n_11_[40] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[40]),
        .O(\empty_85_fu_192[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_2 
       (.I0(L_ACF_load_4_reg_2332[46]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[46] ),
        .O(\empty_85_fu_192[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_3 
       (.I0(L_ACF_load_4_reg_2332[45]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[45] ),
        .O(\empty_85_fu_192[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_4 
       (.I0(L_ACF_load_4_reg_2332[44]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[44] ),
        .O(\empty_85_fu_192[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_5 
       (.I0(L_ACF_load_4_reg_2332[43]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[43] ),
        .O(\empty_85_fu_192[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_6 
       (.I0(L_ACF_load_4_reg_2332[42]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[42] ),
        .O(\empty_85_fu_192[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_7 
       (.I0(L_ACF_load_4_reg_2332[41]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[41] ),
        .O(\empty_85_fu_192[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_8 
       (.I0(L_ACF_load_4_reg_2332[40]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[40] ),
        .O(\empty_85_fu_192[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[47]_i_9 
       (.I0(L_ACF_load_4_reg_2332[39]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[39] ),
        .O(\empty_85_fu_192[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_10 
       (.I0(\empty_85_fu_192_reg_n_11_[54] ),
        .I1(L_ACF_load_4_reg_2332[54]),
        .I2(\empty_85_fu_192_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[55]),
        .O(\empty_85_fu_192[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_11 
       (.I0(\empty_85_fu_192_reg_n_11_[53] ),
        .I1(L_ACF_load_4_reg_2332[53]),
        .I2(\empty_85_fu_192_reg_n_11_[54] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[54]),
        .O(\empty_85_fu_192[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_12 
       (.I0(\empty_85_fu_192_reg_n_11_[52] ),
        .I1(L_ACF_load_4_reg_2332[52]),
        .I2(\empty_85_fu_192_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[53]),
        .O(\empty_85_fu_192[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_13 
       (.I0(\empty_85_fu_192_reg_n_11_[51] ),
        .I1(L_ACF_load_4_reg_2332[51]),
        .I2(\empty_85_fu_192_reg_n_11_[52] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[52]),
        .O(\empty_85_fu_192[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_14 
       (.I0(\empty_85_fu_192_reg_n_11_[50] ),
        .I1(L_ACF_load_4_reg_2332[50]),
        .I2(\empty_85_fu_192_reg_n_11_[51] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[51]),
        .O(\empty_85_fu_192[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_15 
       (.I0(\empty_85_fu_192_reg_n_11_[49] ),
        .I1(L_ACF_load_4_reg_2332[49]),
        .I2(\empty_85_fu_192_reg_n_11_[50] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[50]),
        .O(\empty_85_fu_192[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_16 
       (.I0(\empty_85_fu_192_reg_n_11_[48] ),
        .I1(L_ACF_load_4_reg_2332[48]),
        .I2(\empty_85_fu_192_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[49]),
        .O(\empty_85_fu_192[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[55]_i_17 
       (.I0(\empty_85_fu_192_reg_n_11_[47] ),
        .I1(L_ACF_load_4_reg_2332[47]),
        .I2(\empty_85_fu_192_reg_n_11_[48] ),
        .I3(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I4(L_ACF_load_4_reg_2332[48]),
        .O(\empty_85_fu_192[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_2 
       (.I0(L_ACF_load_4_reg_2332[54]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[54] ),
        .O(\empty_85_fu_192[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_3 
       (.I0(L_ACF_load_4_reg_2332[53]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[53] ),
        .O(\empty_85_fu_192[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_4 
       (.I0(L_ACF_load_4_reg_2332[52]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[52] ),
        .O(\empty_85_fu_192[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_5 
       (.I0(L_ACF_load_4_reg_2332[51]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[51] ),
        .O(\empty_85_fu_192[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_6 
       (.I0(L_ACF_load_4_reg_2332[50]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[50] ),
        .O(\empty_85_fu_192[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_7 
       (.I0(L_ACF_load_4_reg_2332[49]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[49] ),
        .O(\empty_85_fu_192[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_8 
       (.I0(L_ACF_load_4_reg_2332[48]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[48] ),
        .O(\empty_85_fu_192[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[55]_i_9 
       (.I0(L_ACF_load_4_reg_2332[47]),
        .I1(\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[47] ),
        .O(\empty_85_fu_192[55]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_85_fu_192[63]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .O(empty_85_fu_192));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_10 
       (.I0(\empty_85_fu_192_reg_n_11_[62] ),
        .I1(L_ACF_load_4_reg_2332[62]),
        .I2(\empty_85_fu_192_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[63]),
        .O(\empty_85_fu_192[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_11 
       (.I0(\empty_85_fu_192_reg_n_11_[61] ),
        .I1(L_ACF_load_4_reg_2332[61]),
        .I2(\empty_85_fu_192_reg_n_11_[62] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[62]),
        .O(\empty_85_fu_192[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_12 
       (.I0(\empty_85_fu_192_reg_n_11_[60] ),
        .I1(L_ACF_load_4_reg_2332[60]),
        .I2(\empty_85_fu_192_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[61]),
        .O(\empty_85_fu_192[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_13 
       (.I0(\empty_85_fu_192_reg_n_11_[59] ),
        .I1(L_ACF_load_4_reg_2332[59]),
        .I2(\empty_85_fu_192_reg_n_11_[60] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[60]),
        .O(\empty_85_fu_192[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_14 
       (.I0(\empty_85_fu_192_reg_n_11_[58] ),
        .I1(L_ACF_load_4_reg_2332[58]),
        .I2(\empty_85_fu_192_reg_n_11_[59] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[59]),
        .O(\empty_85_fu_192[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_15 
       (.I0(\empty_85_fu_192_reg_n_11_[57] ),
        .I1(L_ACF_load_4_reg_2332[57]),
        .I2(\empty_85_fu_192_reg_n_11_[58] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[58]),
        .O(\empty_85_fu_192[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_16 
       (.I0(\empty_85_fu_192_reg_n_11_[56] ),
        .I1(L_ACF_load_4_reg_2332[56]),
        .I2(\empty_85_fu_192_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[57]),
        .O(\empty_85_fu_192[63]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_192[63]_i_17 
       (.I0(\empty_85_fu_192_reg_n_11_[55] ),
        .I1(L_ACF_load_4_reg_2332[55]),
        .I2(\empty_85_fu_192_reg_n_11_[56] ),
        .I3(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I4(L_ACF_load_4_reg_2332[56]),
        .O(\empty_85_fu_192[63]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_3 
       (.I0(L_ACF_load_4_reg_2332[61]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[61] ),
        .O(\empty_85_fu_192[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_4 
       (.I0(L_ACF_load_4_reg_2332[60]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[60] ),
        .O(\empty_85_fu_192[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_5 
       (.I0(L_ACF_load_4_reg_2332[59]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[59] ),
        .O(\empty_85_fu_192[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_6 
       (.I0(L_ACF_load_4_reg_2332[58]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[58] ),
        .O(\empty_85_fu_192[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_7 
       (.I0(L_ACF_load_4_reg_2332[57]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[57] ),
        .O(\empty_85_fu_192[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_8 
       (.I0(L_ACF_load_4_reg_2332[56]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[56] ),
        .O(\empty_85_fu_192[63]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[63]_i_9 
       (.I0(L_ACF_load_4_reg_2332[55]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[55] ),
        .O(\empty_85_fu_192[63]_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_17 
       (.I0(L_ACF_load_4_reg_2332[7]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[7] ),
        .O(\empty_85_fu_192[7]_i_17_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_18 
       (.I0(L_ACF_load_4_reg_2332[6]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[6] ),
        .O(\empty_85_fu_192[7]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_19 
       (.I0(L_ACF_load_4_reg_2332[5]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[5] ),
        .O(\empty_85_fu_192[7]_i_19_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_20 
       (.I0(L_ACF_load_4_reg_2332[4]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[4] ),
        .O(\empty_85_fu_192[7]_i_20_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_21 
       (.I0(L_ACF_load_4_reg_2332[3]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[3] ),
        .O(\empty_85_fu_192[7]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_22 
       (.I0(L_ACF_load_4_reg_2332[2]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[2] ),
        .O(\empty_85_fu_192[7]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_192[7]_i_23 
       (.I0(L_ACF_load_4_reg_2332[1]),
        .I1(\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[1] ),
        .O(\empty_85_fu_192[7]_i_23_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[0]),
        .Q(\empty_85_fu_192_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[10]),
        .Q(\empty_85_fu_192_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[11]),
        .Q(\empty_85_fu_192_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[12]),
        .Q(\empty_85_fu_192_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[13]),
        .Q(\empty_85_fu_192_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[14]),
        .Q(\empty_85_fu_192_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[15]),
        .Q(\empty_85_fu_192_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[16]),
        .Q(\empty_85_fu_192_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[17]),
        .Q(\empty_85_fu_192_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[18]),
        .Q(\empty_85_fu_192_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[19]),
        .Q(\empty_85_fu_192_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[1]),
        .Q(\empty_85_fu_192_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[20]),
        .Q(\empty_85_fu_192_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[21]),
        .Q(\empty_85_fu_192_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[22]),
        .Q(\empty_85_fu_192_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[23]),
        .Q(\empty_85_fu_192_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[24]),
        .Q(\empty_85_fu_192_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[25]),
        .Q(\empty_85_fu_192_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[26]),
        .Q(\empty_85_fu_192_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[27]),
        .Q(\empty_85_fu_192_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[28]),
        .Q(\empty_85_fu_192_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[29]),
        .Q(\empty_85_fu_192_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[2]),
        .Q(\empty_85_fu_192_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[30]),
        .Q(\empty_85_fu_192_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[31]),
        .Q(\empty_85_fu_192_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[32]),
        .Q(\empty_85_fu_192_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[33]),
        .Q(\empty_85_fu_192_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[34]),
        .Q(\empty_85_fu_192_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[35]),
        .Q(\empty_85_fu_192_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[36]),
        .Q(\empty_85_fu_192_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[37]),
        .Q(\empty_85_fu_192_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[38]),
        .Q(\empty_85_fu_192_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[39]),
        .Q(\empty_85_fu_192_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[3]),
        .Q(\empty_85_fu_192_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[40]),
        .Q(\empty_85_fu_192_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[41]),
        .Q(\empty_85_fu_192_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[42]),
        .Q(\empty_85_fu_192_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[43]),
        .Q(\empty_85_fu_192_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[44]),
        .Q(\empty_85_fu_192_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[45]),
        .Q(\empty_85_fu_192_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[46]),
        .Q(\empty_85_fu_192_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[47]),
        .Q(\empty_85_fu_192_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[48]),
        .Q(\empty_85_fu_192_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[49]),
        .Q(\empty_85_fu_192_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[4]),
        .Q(\empty_85_fu_192_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[50]),
        .Q(\empty_85_fu_192_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[51]),
        .Q(\empty_85_fu_192_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[52]),
        .Q(\empty_85_fu_192_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[53]),
        .Q(\empty_85_fu_192_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[54]),
        .Q(\empty_85_fu_192_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[55]),
        .Q(\empty_85_fu_192_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[56]),
        .Q(\empty_85_fu_192_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[57]),
        .Q(\empty_85_fu_192_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[58]),
        .Q(\empty_85_fu_192_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[59]),
        .Q(\empty_85_fu_192_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[5]),
        .Q(\empty_85_fu_192_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[60]),
        .Q(\empty_85_fu_192_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[61]),
        .Q(\empty_85_fu_192_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[62]),
        .Q(\empty_85_fu_192_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[63]),
        .Q(\empty_85_fu_192_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[6]),
        .Q(\empty_85_fu_192_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[7]),
        .Q(\empty_85_fu_192_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[8]),
        .Q(\empty_85_fu_192_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_192_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_192),
        .D(empty_85_fu_1920_in[9]),
        .Q(\empty_85_fu_192_reg_n_11_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[39]_i_10 
       (.I0(\empty_86_fu_196_reg_n_11_[38] ),
        .I1(q0[38]),
        .I2(\empty_86_fu_196_reg_n_11_[39] ),
        .I3(Q[1]),
        .I4(q0[39]),
        .O(\empty_86_fu_196[39]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[39]_i_11 
       (.I0(\empty_86_fu_196_reg_n_11_[37] ),
        .I1(q0[37]),
        .I2(\empty_86_fu_196_reg_n_11_[38] ),
        .I3(Q[1]),
        .I4(q0[38]),
        .O(\empty_86_fu_196[39]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[39]_i_12 
       (.I0(\empty_86_fu_196_reg_n_11_[36] ),
        .I1(q0[36]),
        .I2(\empty_86_fu_196_reg_n_11_[37] ),
        .I3(Q[1]),
        .I4(q0[37]),
        .O(\empty_86_fu_196[39]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[39]_i_13 
       (.I0(\empty_86_fu_196_reg_n_11_[35] ),
        .I1(q0[35]),
        .I2(\empty_86_fu_196_reg_n_11_[36] ),
        .I3(Q[1]),
        .I4(q0[36]),
        .O(\empty_86_fu_196[39]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[39]_i_14 
       (.I0(\empty_86_fu_196_reg_n_11_[34] ),
        .I1(q0[34]),
        .I2(\empty_86_fu_196_reg_n_11_[35] ),
        .I3(Q[1]),
        .I4(q0[35]),
        .O(\empty_86_fu_196[39]_i_14_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_2 
       (.I0(q0[38]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[38] ),
        .O(\empty_86_fu_196[39]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_20 
       (.I0(q0[31]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[31] ),
        .O(\empty_86_fu_196[39]_i_20_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_3 
       (.I0(q0[37]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[37] ),
        .O(\empty_86_fu_196[39]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_4 
       (.I0(q0[36]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[36] ),
        .O(\empty_86_fu_196[39]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_5 
       (.I0(q0[35]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[35] ),
        .O(\empty_86_fu_196[39]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_6 
       (.I0(q0[34]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[34] ),
        .O(\empty_86_fu_196[39]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_10 
       (.I0(\empty_86_fu_196_reg_n_11_[46] ),
        .I1(q0[46]),
        .I2(\empty_86_fu_196_reg_n_11_[47] ),
        .I3(Q[1]),
        .I4(q0[47]),
        .O(\empty_86_fu_196[47]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_11 
       (.I0(\empty_86_fu_196_reg_n_11_[45] ),
        .I1(q0[45]),
        .I2(\empty_86_fu_196_reg_n_11_[46] ),
        .I3(Q[1]),
        .I4(q0[46]),
        .O(\empty_86_fu_196[47]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_12 
       (.I0(\empty_86_fu_196_reg_n_11_[44] ),
        .I1(q0[44]),
        .I2(\empty_86_fu_196_reg_n_11_[45] ),
        .I3(Q[1]),
        .I4(q0[45]),
        .O(\empty_86_fu_196[47]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_13 
       (.I0(\empty_86_fu_196_reg_n_11_[43] ),
        .I1(q0[43]),
        .I2(\empty_86_fu_196_reg_n_11_[44] ),
        .I3(Q[1]),
        .I4(q0[44]),
        .O(\empty_86_fu_196[47]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_14 
       (.I0(\empty_86_fu_196_reg_n_11_[42] ),
        .I1(q0[42]),
        .I2(\empty_86_fu_196_reg_n_11_[43] ),
        .I3(Q[1]),
        .I4(q0[43]),
        .O(\empty_86_fu_196[47]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_15 
       (.I0(\empty_86_fu_196_reg_n_11_[41] ),
        .I1(q0[41]),
        .I2(\empty_86_fu_196_reg_n_11_[42] ),
        .I3(Q[1]),
        .I4(q0[42]),
        .O(\empty_86_fu_196[47]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_16 
       (.I0(\empty_86_fu_196_reg_n_11_[40] ),
        .I1(q0[40]),
        .I2(\empty_86_fu_196_reg_n_11_[41] ),
        .I3(Q[1]),
        .I4(q0[41]),
        .O(\empty_86_fu_196[47]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[47]_i_17 
       (.I0(\empty_86_fu_196_reg_n_11_[39] ),
        .I1(q0[39]),
        .I2(\empty_86_fu_196_reg_n_11_[40] ),
        .I3(Q[1]),
        .I4(q0[40]),
        .O(\empty_86_fu_196[47]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_2 
       (.I0(q0[46]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[46] ),
        .O(\empty_86_fu_196[47]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_3 
       (.I0(q0[45]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[45] ),
        .O(\empty_86_fu_196[47]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_4 
       (.I0(q0[44]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[44] ),
        .O(\empty_86_fu_196[47]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_5 
       (.I0(q0[43]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[43] ),
        .O(\empty_86_fu_196[47]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_6 
       (.I0(q0[42]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[42] ),
        .O(\empty_86_fu_196[47]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_7 
       (.I0(q0[41]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[41] ),
        .O(\empty_86_fu_196[47]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_8 
       (.I0(q0[40]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[40] ),
        .O(\empty_86_fu_196[47]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[47]_i_9 
       (.I0(q0[39]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[39] ),
        .O(\empty_86_fu_196[47]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_10 
       (.I0(\empty_86_fu_196_reg_n_11_[54] ),
        .I1(q0[54]),
        .I2(\empty_86_fu_196_reg_n_11_[55] ),
        .I3(Q[1]),
        .I4(q0[55]),
        .O(\empty_86_fu_196[55]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_11 
       (.I0(\empty_86_fu_196_reg_n_11_[53] ),
        .I1(q0[53]),
        .I2(\empty_86_fu_196_reg_n_11_[54] ),
        .I3(Q[1]),
        .I4(q0[54]),
        .O(\empty_86_fu_196[55]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_12 
       (.I0(\empty_86_fu_196_reg_n_11_[52] ),
        .I1(q0[52]),
        .I2(\empty_86_fu_196_reg_n_11_[53] ),
        .I3(Q[1]),
        .I4(q0[53]),
        .O(\empty_86_fu_196[55]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_13 
       (.I0(\empty_86_fu_196_reg_n_11_[51] ),
        .I1(q0[51]),
        .I2(\empty_86_fu_196_reg_n_11_[52] ),
        .I3(Q[1]),
        .I4(q0[52]),
        .O(\empty_86_fu_196[55]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_14 
       (.I0(\empty_86_fu_196_reg_n_11_[50] ),
        .I1(q0[50]),
        .I2(\empty_86_fu_196_reg_n_11_[51] ),
        .I3(Q[1]),
        .I4(q0[51]),
        .O(\empty_86_fu_196[55]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_15 
       (.I0(\empty_86_fu_196_reg_n_11_[49] ),
        .I1(q0[49]),
        .I2(\empty_86_fu_196_reg_n_11_[50] ),
        .I3(Q[1]),
        .I4(q0[50]),
        .O(\empty_86_fu_196[55]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_16 
       (.I0(\empty_86_fu_196_reg_n_11_[48] ),
        .I1(q0[48]),
        .I2(\empty_86_fu_196_reg_n_11_[49] ),
        .I3(Q[1]),
        .I4(q0[49]),
        .O(\empty_86_fu_196[55]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[55]_i_17 
       (.I0(\empty_86_fu_196_reg_n_11_[47] ),
        .I1(q0[47]),
        .I2(\empty_86_fu_196_reg_n_11_[48] ),
        .I3(Q[1]),
        .I4(q0[48]),
        .O(\empty_86_fu_196[55]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_2 
       (.I0(q0[54]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[54] ),
        .O(\empty_86_fu_196[55]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_3 
       (.I0(q0[53]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[53] ),
        .O(\empty_86_fu_196[55]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_4 
       (.I0(q0[52]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[52] ),
        .O(\empty_86_fu_196[55]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_5 
       (.I0(q0[51]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[51] ),
        .O(\empty_86_fu_196[55]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_6 
       (.I0(q0[50]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[50] ),
        .O(\empty_86_fu_196[55]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_7 
       (.I0(q0[49]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[49] ),
        .O(\empty_86_fu_196[55]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_8 
       (.I0(q0[48]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[48] ),
        .O(\empty_86_fu_196[55]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[55]_i_9 
       (.I0(q0[47]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[47] ),
        .O(\empty_86_fu_196[55]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_86_fu_196[63]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(Q[1]),
        .O(\empty_86_fu_196[63]_i_1_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_10 
       (.I0(\empty_86_fu_196_reg_n_11_[62] ),
        .I1(q0[62]),
        .I2(\empty_86_fu_196_reg_n_11_[63] ),
        .I3(Q[1]),
        .I4(q0[63]),
        .O(\empty_86_fu_196[63]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_11 
       (.I0(\empty_86_fu_196_reg_n_11_[61] ),
        .I1(q0[61]),
        .I2(\empty_86_fu_196_reg_n_11_[62] ),
        .I3(Q[1]),
        .I4(q0[62]),
        .O(\empty_86_fu_196[63]_i_11_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_12 
       (.I0(\empty_86_fu_196_reg_n_11_[60] ),
        .I1(q0[60]),
        .I2(\empty_86_fu_196_reg_n_11_[61] ),
        .I3(Q[1]),
        .I4(q0[61]),
        .O(\empty_86_fu_196[63]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_13 
       (.I0(\empty_86_fu_196_reg_n_11_[59] ),
        .I1(q0[59]),
        .I2(\empty_86_fu_196_reg_n_11_[60] ),
        .I3(Q[1]),
        .I4(q0[60]),
        .O(\empty_86_fu_196[63]_i_13_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_14 
       (.I0(\empty_86_fu_196_reg_n_11_[58] ),
        .I1(q0[58]),
        .I2(\empty_86_fu_196_reg_n_11_[59] ),
        .I3(Q[1]),
        .I4(q0[59]),
        .O(\empty_86_fu_196[63]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_15 
       (.I0(\empty_86_fu_196_reg_n_11_[57] ),
        .I1(q0[57]),
        .I2(\empty_86_fu_196_reg_n_11_[58] ),
        .I3(Q[1]),
        .I4(q0[58]),
        .O(\empty_86_fu_196[63]_i_15_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_16 
       (.I0(\empty_86_fu_196_reg_n_11_[56] ),
        .I1(q0[56]),
        .I2(\empty_86_fu_196_reg_n_11_[57] ),
        .I3(Q[1]),
        .I4(q0[57]),
        .O(\empty_86_fu_196[63]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_196[63]_i_17 
       (.I0(\empty_86_fu_196_reg_n_11_[55] ),
        .I1(q0[55]),
        .I2(\empty_86_fu_196_reg_n_11_[56] ),
        .I3(Q[1]),
        .I4(q0[56]),
        .O(\empty_86_fu_196[63]_i_17_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_3 
       (.I0(q0[61]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[61] ),
        .O(\empty_86_fu_196[63]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_4 
       (.I0(q0[60]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[60] ),
        .O(\empty_86_fu_196[63]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_5 
       (.I0(q0[59]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[59] ),
        .O(\empty_86_fu_196[63]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_6 
       (.I0(q0[58]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[58] ),
        .O(\empty_86_fu_196[63]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_7 
       (.I0(q0[57]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[57] ),
        .O(\empty_86_fu_196[63]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_8 
       (.I0(q0[56]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[56] ),
        .O(\empty_86_fu_196[63]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[63]_i_9 
       (.I0(q0[55]),
        .I1(Q[1]),
        .I2(\empty_86_fu_196_reg_n_11_[55] ),
        .O(\empty_86_fu_196[63]_i_9_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[0]),
        .Q(\empty_86_fu_196_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[10] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[10]),
        .Q(\empty_86_fu_196_reg_n_11_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[11] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[11]),
        .Q(\empty_86_fu_196_reg_n_11_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[12] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[12]),
        .Q(\empty_86_fu_196_reg_n_11_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[13] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[13]),
        .Q(\empty_86_fu_196_reg_n_11_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[14] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[14]),
        .Q(\empty_86_fu_196_reg_n_11_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[15] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[15]),
        .Q(\empty_86_fu_196_reg_n_11_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[16] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[16]),
        .Q(\empty_86_fu_196_reg_n_11_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[17] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[17]),
        .Q(\empty_86_fu_196_reg_n_11_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[18] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[18]),
        .Q(\empty_86_fu_196_reg_n_11_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[19] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[19]),
        .Q(\empty_86_fu_196_reg_n_11_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[1]),
        .Q(\empty_86_fu_196_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[20] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[20]),
        .Q(\empty_86_fu_196_reg_n_11_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[21] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[21]),
        .Q(\empty_86_fu_196_reg_n_11_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[22] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[22]),
        .Q(\empty_86_fu_196_reg_n_11_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[23] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[23]),
        .Q(\empty_86_fu_196_reg_n_11_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[24] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[24]),
        .Q(\empty_86_fu_196_reg_n_11_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[25] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[25]),
        .Q(\empty_86_fu_196_reg_n_11_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[26] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[26]),
        .Q(\empty_86_fu_196_reg_n_11_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[27] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[27]),
        .Q(\empty_86_fu_196_reg_n_11_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[28] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[28]),
        .Q(\empty_86_fu_196_reg_n_11_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[29] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[29]),
        .Q(\empty_86_fu_196_reg_n_11_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[2]),
        .Q(\empty_86_fu_196_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[30] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[30]),
        .Q(\empty_86_fu_196_reg_n_11_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[31] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[31]),
        .Q(\empty_86_fu_196_reg_n_11_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[32] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[32]),
        .Q(\empty_86_fu_196_reg_n_11_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[33] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[33]),
        .Q(\empty_86_fu_196_reg_n_11_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[34] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[34]),
        .Q(\empty_86_fu_196_reg_n_11_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[35] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[35]),
        .Q(\empty_86_fu_196_reg_n_11_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[36] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[36]),
        .Q(\empty_86_fu_196_reg_n_11_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[37] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[37]),
        .Q(\empty_86_fu_196_reg_n_11_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[38] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[38]),
        .Q(\empty_86_fu_196_reg_n_11_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[39] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[39]),
        .Q(\empty_86_fu_196_reg_n_11_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[3]),
        .Q(\empty_86_fu_196_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[40] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[40]),
        .Q(\empty_86_fu_196_reg_n_11_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[41] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[41]),
        .Q(\empty_86_fu_196_reg_n_11_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[42] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[42]),
        .Q(\empty_86_fu_196_reg_n_11_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[43] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[43]),
        .Q(\empty_86_fu_196_reg_n_11_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[44] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[44]),
        .Q(\empty_86_fu_196_reg_n_11_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[45] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[45]),
        .Q(\empty_86_fu_196_reg_n_11_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[46] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[46]),
        .Q(\empty_86_fu_196_reg_n_11_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[47] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[47]),
        .Q(\empty_86_fu_196_reg_n_11_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[48] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[48]),
        .Q(\empty_86_fu_196_reg_n_11_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[49] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[49]),
        .Q(\empty_86_fu_196_reg_n_11_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[4]),
        .Q(\empty_86_fu_196_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[50] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[50]),
        .Q(\empty_86_fu_196_reg_n_11_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[51] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[51]),
        .Q(\empty_86_fu_196_reg_n_11_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[52] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[52]),
        .Q(\empty_86_fu_196_reg_n_11_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[53] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[53]),
        .Q(\empty_86_fu_196_reg_n_11_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[54] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[54]),
        .Q(\empty_86_fu_196_reg_n_11_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[55] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[55]),
        .Q(\empty_86_fu_196_reg_n_11_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[56] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[56]),
        .Q(\empty_86_fu_196_reg_n_11_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[57] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[57]),
        .Q(\empty_86_fu_196_reg_n_11_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[58] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[58]),
        .Q(\empty_86_fu_196_reg_n_11_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[59] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[59]),
        .Q(\empty_86_fu_196_reg_n_11_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[5]),
        .Q(\empty_86_fu_196_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[60] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[60]),
        .Q(\empty_86_fu_196_reg_n_11_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[61] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[61]),
        .Q(\empty_86_fu_196_reg_n_11_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[62] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[62]),
        .Q(\empty_86_fu_196_reg_n_11_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[63] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[63]),
        .Q(\empty_86_fu_196_reg_n_11_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[6]),
        .Q(\empty_86_fu_196_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[7]),
        .Q(\empty_86_fu_196_reg_n_11_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[8] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[8]),
        .Q(\empty_86_fu_196_reg_n_11_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_196_reg[9] 
       (.C(ap_clk),
        .CE(\empty_86_fu_196[63]_i_1_n_11 ),
        .D(empty_86_fu_196[9]),
        .Q(\empty_86_fu_196_reg_n_11_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_87_fu_200[0]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state15),
        .O(\empty_87_fu_200[0]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_51),
        .Q(empty_87_fu_200_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[10] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_57),
        .Q(empty_87_fu_200_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[11] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_56),
        .Q(empty_87_fu_200_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[12] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_55),
        .Q(empty_87_fu_200_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[13] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_54),
        .Q(empty_87_fu_200_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[14] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_53),
        .Q(empty_87_fu_200_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[15] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_52),
        .Q(empty_87_fu_200_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[16] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_67),
        .Q(empty_87_fu_200_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[17] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_66),
        .Q(empty_87_fu_200_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[18] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_65),
        .Q(empty_87_fu_200_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[19] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_64),
        .Q(empty_87_fu_200_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_50),
        .Q(empty_87_fu_200_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[20] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_63),
        .Q(empty_87_fu_200_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[21] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_62),
        .Q(empty_87_fu_200_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[22] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_61),
        .Q(empty_87_fu_200_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[23] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_60),
        .Q(empty_87_fu_200_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[24] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_75),
        .Q(empty_87_fu_200_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[25] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_74),
        .Q(empty_87_fu_200_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[26] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_73),
        .Q(empty_87_fu_200_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[27] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_72),
        .Q(empty_87_fu_200_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[28] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_71),
        .Q(empty_87_fu_200_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[29] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_70),
        .Q(empty_87_fu_200_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_49),
        .Q(empty_87_fu_200_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[30] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_69),
        .Q(empty_87_fu_200_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[31] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_68),
        .Q(empty_87_fu_200_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[32] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_83),
        .Q(empty_87_fu_200_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[33] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_82),
        .Q(empty_87_fu_200_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[34] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_81),
        .Q(empty_87_fu_200_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[35] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_80),
        .Q(empty_87_fu_200_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[36] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_79),
        .Q(empty_87_fu_200_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[37] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_78),
        .Q(empty_87_fu_200_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[38] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_77),
        .Q(empty_87_fu_200_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[39] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_76),
        .Q(empty_87_fu_200_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_48),
        .Q(empty_87_fu_200_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[40] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_91),
        .Q(empty_87_fu_200_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[41] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_90),
        .Q(empty_87_fu_200_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[42] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_89),
        .Q(empty_87_fu_200_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[43] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_88),
        .Q(empty_87_fu_200_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[44] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_87),
        .Q(empty_87_fu_200_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[45] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_86),
        .Q(empty_87_fu_200_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[46] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_85),
        .Q(empty_87_fu_200_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[47] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_84),
        .Q(empty_87_fu_200_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[48] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_99),
        .Q(empty_87_fu_200_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[49] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_98),
        .Q(empty_87_fu_200_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_47),
        .Q(empty_87_fu_200_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[50] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_97),
        .Q(empty_87_fu_200_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[51] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_96),
        .Q(empty_87_fu_200_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[52] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_95),
        .Q(empty_87_fu_200_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[53] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_94),
        .Q(empty_87_fu_200_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[54] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_93),
        .Q(empty_87_fu_200_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[55] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_92),
        .Q(empty_87_fu_200_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[56] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_107),
        .Q(empty_87_fu_200_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[57] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_106),
        .Q(empty_87_fu_200_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[58] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_105),
        .Q(empty_87_fu_200_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[59] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_104),
        .Q(empty_87_fu_200_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_46),
        .Q(empty_87_fu_200_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[60] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_103),
        .Q(empty_87_fu_200_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[61] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_102),
        .Q(empty_87_fu_200_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[62] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_101),
        .Q(empty_87_fu_200_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[63] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_100),
        .Q(empty_87_fu_200_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_45),
        .Q(empty_87_fu_200_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_44),
        .Q(empty_87_fu_200_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[8] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_59),
        .Q(empty_87_fu_200_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_200_reg[9] 
       (.C(ap_clk),
        .CE(\empty_87_fu_200[0]_i_1_n_11 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U42_n_58),
        .Q(empty_87_fu_200_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_109),
        .I1(empty_88_fu_204_reg[7]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[7]),
        .O(\empty_88_fu_204[0]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_110),
        .I1(empty_88_fu_204_reg[6]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[6]),
        .O(\empty_88_fu_204[0]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_111),
        .I1(empty_88_fu_204_reg[5]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[5]),
        .O(\empty_88_fu_204[0]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_112),
        .I1(empty_88_fu_204_reg[4]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[4]),
        .O(\empty_88_fu_204[0]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_113),
        .I1(empty_88_fu_204_reg[3]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[3]),
        .O(\empty_88_fu_204[0]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_114),
        .I1(empty_88_fu_204_reg[2]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[2]),
        .O(\empty_88_fu_204[0]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_115),
        .I1(empty_88_fu_204_reg[1]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[1]),
        .O(\empty_88_fu_204[0]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[0]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_116),
        .I1(empty_88_fu_204_reg[0]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[0]),
        .O(\empty_88_fu_204[0]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_93),
        .I1(empty_88_fu_204_reg[23]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[23]),
        .O(\empty_88_fu_204[16]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_94),
        .I1(empty_88_fu_204_reg[22]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[22]),
        .O(\empty_88_fu_204[16]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_95),
        .I1(empty_88_fu_204_reg[21]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[21]),
        .O(\empty_88_fu_204[16]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_96),
        .I1(empty_88_fu_204_reg[20]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[20]),
        .O(\empty_88_fu_204[16]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_97),
        .I1(empty_88_fu_204_reg[19]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[19]),
        .O(\empty_88_fu_204[16]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_98),
        .I1(empty_88_fu_204_reg[18]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[18]),
        .O(\empty_88_fu_204[16]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_99),
        .I1(empty_88_fu_204_reg[17]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[17]),
        .O(\empty_88_fu_204[16]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[16]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_100),
        .I1(empty_88_fu_204_reg[16]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[16]),
        .O(\empty_88_fu_204[16]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_85),
        .I1(empty_88_fu_204_reg[31]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[31]),
        .O(\empty_88_fu_204[24]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_86),
        .I1(empty_88_fu_204_reg[30]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[30]),
        .O(\empty_88_fu_204[24]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_87),
        .I1(empty_88_fu_204_reg[29]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[29]),
        .O(\empty_88_fu_204[24]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_88),
        .I1(empty_88_fu_204_reg[28]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[28]),
        .O(\empty_88_fu_204[24]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_89),
        .I1(empty_88_fu_204_reg[27]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[27]),
        .O(\empty_88_fu_204[24]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_90),
        .I1(empty_88_fu_204_reg[26]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[26]),
        .O(\empty_88_fu_204[24]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_91),
        .I1(empty_88_fu_204_reg[25]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[25]),
        .O(\empty_88_fu_204[24]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[24]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_92),
        .I1(empty_88_fu_204_reg[24]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[24]),
        .O(\empty_88_fu_204[24]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[39]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[39]),
        .O(\empty_88_fu_204[32]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[38]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[38]),
        .O(\empty_88_fu_204[32]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[37]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[37]),
        .O(\empty_88_fu_204[32]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[36]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[36]),
        .O(\empty_88_fu_204[32]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[35]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[35]),
        .O(\empty_88_fu_204[32]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[34]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[34]),
        .O(\empty_88_fu_204[32]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[33]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[33]),
        .O(\empty_88_fu_204[32]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[32]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[32]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[32]),
        .O(\empty_88_fu_204[32]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[47]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[47]),
        .O(\empty_88_fu_204[40]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[46]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[46]),
        .O(\empty_88_fu_204[40]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[45]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[45]),
        .O(\empty_88_fu_204[40]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[44]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[44]),
        .O(\empty_88_fu_204[40]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[43]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[43]),
        .O(\empty_88_fu_204[40]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[42]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[42]),
        .O(\empty_88_fu_204[40]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[41]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[41]),
        .O(\empty_88_fu_204[40]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[40]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[40]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[40]),
        .O(\empty_88_fu_204[40]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[55]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[55]),
        .O(\empty_88_fu_204[48]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[54]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[54]),
        .O(\empty_88_fu_204[48]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[53]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[53]),
        .O(\empty_88_fu_204[48]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[52]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[52]),
        .O(\empty_88_fu_204[48]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[51]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[51]),
        .O(\empty_88_fu_204[48]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[50]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[50]),
        .O(\empty_88_fu_204[48]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[49]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[49]),
        .O(\empty_88_fu_204[48]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[48]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[48]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[48]),
        .O(\empty_88_fu_204[48]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[63]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[63]),
        .O(\empty_88_fu_204[56]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[62]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[62]),
        .O(\empty_88_fu_204[56]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[61]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[61]),
        .O(\empty_88_fu_204[56]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[60]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[60]),
        .O(\empty_88_fu_204[56]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[59]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[59]),
        .O(\empty_88_fu_204[56]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[58]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[58]),
        .O(\empty_88_fu_204[56]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[57]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[57]),
        .O(\empty_88_fu_204[56]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[56]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_84),
        .I1(empty_88_fu_204_reg[56]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[56]),
        .O(\empty_88_fu_204[56]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_2 
       (.I0(mul_ln126_reg_2439_reg_n_101),
        .I1(empty_88_fu_204_reg[15]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[15]),
        .O(\empty_88_fu_204[8]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_3 
       (.I0(mul_ln126_reg_2439_reg_n_102),
        .I1(empty_88_fu_204_reg[14]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[14]),
        .O(\empty_88_fu_204[8]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_4 
       (.I0(mul_ln126_reg_2439_reg_n_103),
        .I1(empty_88_fu_204_reg[13]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[13]),
        .O(\empty_88_fu_204[8]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_5 
       (.I0(mul_ln126_reg_2439_reg_n_104),
        .I1(empty_88_fu_204_reg[12]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[12]),
        .O(\empty_88_fu_204[8]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_6 
       (.I0(mul_ln126_reg_2439_reg_n_105),
        .I1(empty_88_fu_204_reg[11]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[11]),
        .O(\empty_88_fu_204[8]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_7 
       (.I0(mul_ln126_reg_2439_reg_n_106),
        .I1(empty_88_fu_204_reg[10]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[10]),
        .O(\empty_88_fu_204[8]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_8 
       (.I0(mul_ln126_reg_2439_reg_n_107),
        .I1(empty_88_fu_204_reg[9]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[9]),
        .O(\empty_88_fu_204[8]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_204[8]_i_9 
       (.I0(mul_ln126_reg_2439_reg_n_108),
        .I1(empty_88_fu_204_reg[8]),
        .I2(\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .I3(q0[8]),
        .O(\empty_88_fu_204[8]_i_9_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[0]_i_1_n_11 ,\empty_88_fu_204_reg[0]_i_1_n_12 ,\empty_88_fu_204_reg[0]_i_1_n_13 ,\empty_88_fu_204_reg[0]_i_1_n_14 ,\empty_88_fu_204_reg[0]_i_1_n_15 ,\empty_88_fu_204_reg[0]_i_1_n_16 ,\empty_88_fu_204_reg[0]_i_1_n_17 ,\empty_88_fu_204_reg[0]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_109,mul_ln126_reg_2439_reg_n_110,mul_ln126_reg_2439_reg_n_111,mul_ln126_reg_2439_reg_n_112,mul_ln126_reg_2439_reg_n_113,mul_ln126_reg_2439_reg_n_114,mul_ln126_reg_2439_reg_n_115,mul_ln126_reg_2439_reg_n_116}),
        .O({\empty_88_fu_204_reg[0]_i_1_n_19 ,\empty_88_fu_204_reg[0]_i_1_n_20 ,\empty_88_fu_204_reg[0]_i_1_n_21 ,\empty_88_fu_204_reg[0]_i_1_n_22 ,\empty_88_fu_204_reg[0]_i_1_n_23 ,\empty_88_fu_204_reg[0]_i_1_n_24 ,\empty_88_fu_204_reg[0]_i_1_n_25 ,\empty_88_fu_204_reg[0]_i_1_n_26 }),
        .S({\empty_88_fu_204[0]_i_2_n_11 ,\empty_88_fu_204[0]_i_3_n_11 ,\empty_88_fu_204[0]_i_4_n_11 ,\empty_88_fu_204[0]_i_5_n_11 ,\empty_88_fu_204[0]_i_6_n_11 ,\empty_88_fu_204[0]_i_7_n_11 ,\empty_88_fu_204[0]_i_8_n_11 ,\empty_88_fu_204[0]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[16]_i_1 
       (.CI(\empty_88_fu_204_reg[8]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[16]_i_1_n_11 ,\empty_88_fu_204_reg[16]_i_1_n_12 ,\empty_88_fu_204_reg[16]_i_1_n_13 ,\empty_88_fu_204_reg[16]_i_1_n_14 ,\empty_88_fu_204_reg[16]_i_1_n_15 ,\empty_88_fu_204_reg[16]_i_1_n_16 ,\empty_88_fu_204_reg[16]_i_1_n_17 ,\empty_88_fu_204_reg[16]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_93,mul_ln126_reg_2439_reg_n_94,mul_ln126_reg_2439_reg_n_95,mul_ln126_reg_2439_reg_n_96,mul_ln126_reg_2439_reg_n_97,mul_ln126_reg_2439_reg_n_98,mul_ln126_reg_2439_reg_n_99,mul_ln126_reg_2439_reg_n_100}),
        .O({\empty_88_fu_204_reg[16]_i_1_n_19 ,\empty_88_fu_204_reg[16]_i_1_n_20 ,\empty_88_fu_204_reg[16]_i_1_n_21 ,\empty_88_fu_204_reg[16]_i_1_n_22 ,\empty_88_fu_204_reg[16]_i_1_n_23 ,\empty_88_fu_204_reg[16]_i_1_n_24 ,\empty_88_fu_204_reg[16]_i_1_n_25 ,\empty_88_fu_204_reg[16]_i_1_n_26 }),
        .S({\empty_88_fu_204[16]_i_2_n_11 ,\empty_88_fu_204[16]_i_3_n_11 ,\empty_88_fu_204[16]_i_4_n_11 ,\empty_88_fu_204[16]_i_5_n_11 ,\empty_88_fu_204[16]_i_6_n_11 ,\empty_88_fu_204[16]_i_7_n_11 ,\empty_88_fu_204[16]_i_8_n_11 ,\empty_88_fu_204[16]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[16]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[24]_i_1 
       (.CI(\empty_88_fu_204_reg[16]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[24]_i_1_n_11 ,\empty_88_fu_204_reg[24]_i_1_n_12 ,\empty_88_fu_204_reg[24]_i_1_n_13 ,\empty_88_fu_204_reg[24]_i_1_n_14 ,\empty_88_fu_204_reg[24]_i_1_n_15 ,\empty_88_fu_204_reg[24]_i_1_n_16 ,\empty_88_fu_204_reg[24]_i_1_n_17 ,\empty_88_fu_204_reg[24]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_85,mul_ln126_reg_2439_reg_n_86,mul_ln126_reg_2439_reg_n_87,mul_ln126_reg_2439_reg_n_88,mul_ln126_reg_2439_reg_n_89,mul_ln126_reg_2439_reg_n_90,mul_ln126_reg_2439_reg_n_91,mul_ln126_reg_2439_reg_n_92}),
        .O({\empty_88_fu_204_reg[24]_i_1_n_19 ,\empty_88_fu_204_reg[24]_i_1_n_20 ,\empty_88_fu_204_reg[24]_i_1_n_21 ,\empty_88_fu_204_reg[24]_i_1_n_22 ,\empty_88_fu_204_reg[24]_i_1_n_23 ,\empty_88_fu_204_reg[24]_i_1_n_24 ,\empty_88_fu_204_reg[24]_i_1_n_25 ,\empty_88_fu_204_reg[24]_i_1_n_26 }),
        .S({\empty_88_fu_204[24]_i_2_n_11 ,\empty_88_fu_204[24]_i_3_n_11 ,\empty_88_fu_204[24]_i_4_n_11 ,\empty_88_fu_204[24]_i_5_n_11 ,\empty_88_fu_204[24]_i_6_n_11 ,\empty_88_fu_204[24]_i_7_n_11 ,\empty_88_fu_204[24]_i_8_n_11 ,\empty_88_fu_204[24]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[24]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[32]_i_1 
       (.CI(\empty_88_fu_204_reg[24]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[32]_i_1_n_11 ,\empty_88_fu_204_reg[32]_i_1_n_12 ,\empty_88_fu_204_reg[32]_i_1_n_13 ,\empty_88_fu_204_reg[32]_i_1_n_14 ,\empty_88_fu_204_reg[32]_i_1_n_15 ,\empty_88_fu_204_reg[32]_i_1_n_16 ,\empty_88_fu_204_reg[32]_i_1_n_17 ,\empty_88_fu_204_reg[32]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84}),
        .O({\empty_88_fu_204_reg[32]_i_1_n_19 ,\empty_88_fu_204_reg[32]_i_1_n_20 ,\empty_88_fu_204_reg[32]_i_1_n_21 ,\empty_88_fu_204_reg[32]_i_1_n_22 ,\empty_88_fu_204_reg[32]_i_1_n_23 ,\empty_88_fu_204_reg[32]_i_1_n_24 ,\empty_88_fu_204_reg[32]_i_1_n_25 ,\empty_88_fu_204_reg[32]_i_1_n_26 }),
        .S({\empty_88_fu_204[32]_i_2_n_11 ,\empty_88_fu_204[32]_i_3_n_11 ,\empty_88_fu_204[32]_i_4_n_11 ,\empty_88_fu_204[32]_i_5_n_11 ,\empty_88_fu_204[32]_i_6_n_11 ,\empty_88_fu_204[32]_i_7_n_11 ,\empty_88_fu_204[32]_i_8_n_11 ,\empty_88_fu_204[32]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[32]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[40]_i_1 
       (.CI(\empty_88_fu_204_reg[32]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[40]_i_1_n_11 ,\empty_88_fu_204_reg[40]_i_1_n_12 ,\empty_88_fu_204_reg[40]_i_1_n_13 ,\empty_88_fu_204_reg[40]_i_1_n_14 ,\empty_88_fu_204_reg[40]_i_1_n_15 ,\empty_88_fu_204_reg[40]_i_1_n_16 ,\empty_88_fu_204_reg[40]_i_1_n_17 ,\empty_88_fu_204_reg[40]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84}),
        .O({\empty_88_fu_204_reg[40]_i_1_n_19 ,\empty_88_fu_204_reg[40]_i_1_n_20 ,\empty_88_fu_204_reg[40]_i_1_n_21 ,\empty_88_fu_204_reg[40]_i_1_n_22 ,\empty_88_fu_204_reg[40]_i_1_n_23 ,\empty_88_fu_204_reg[40]_i_1_n_24 ,\empty_88_fu_204_reg[40]_i_1_n_25 ,\empty_88_fu_204_reg[40]_i_1_n_26 }),
        .S({\empty_88_fu_204[40]_i_2_n_11 ,\empty_88_fu_204[40]_i_3_n_11 ,\empty_88_fu_204[40]_i_4_n_11 ,\empty_88_fu_204[40]_i_5_n_11 ,\empty_88_fu_204[40]_i_6_n_11 ,\empty_88_fu_204[40]_i_7_n_11 ,\empty_88_fu_204[40]_i_8_n_11 ,\empty_88_fu_204[40]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[40]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[48]_i_1 
       (.CI(\empty_88_fu_204_reg[40]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[48]_i_1_n_11 ,\empty_88_fu_204_reg[48]_i_1_n_12 ,\empty_88_fu_204_reg[48]_i_1_n_13 ,\empty_88_fu_204_reg[48]_i_1_n_14 ,\empty_88_fu_204_reg[48]_i_1_n_15 ,\empty_88_fu_204_reg[48]_i_1_n_16 ,\empty_88_fu_204_reg[48]_i_1_n_17 ,\empty_88_fu_204_reg[48]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84}),
        .O({\empty_88_fu_204_reg[48]_i_1_n_19 ,\empty_88_fu_204_reg[48]_i_1_n_20 ,\empty_88_fu_204_reg[48]_i_1_n_21 ,\empty_88_fu_204_reg[48]_i_1_n_22 ,\empty_88_fu_204_reg[48]_i_1_n_23 ,\empty_88_fu_204_reg[48]_i_1_n_24 ,\empty_88_fu_204_reg[48]_i_1_n_25 ,\empty_88_fu_204_reg[48]_i_1_n_26 }),
        .S({\empty_88_fu_204[48]_i_2_n_11 ,\empty_88_fu_204[48]_i_3_n_11 ,\empty_88_fu_204[48]_i_4_n_11 ,\empty_88_fu_204[48]_i_5_n_11 ,\empty_88_fu_204[48]_i_6_n_11 ,\empty_88_fu_204[48]_i_7_n_11 ,\empty_88_fu_204[48]_i_8_n_11 ,\empty_88_fu_204[48]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[48]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[56]_i_1 
       (.CI(\empty_88_fu_204_reg[48]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_88_fu_204_reg[56]_i_1_CO_UNCONNECTED [7],\empty_88_fu_204_reg[56]_i_1_n_12 ,\empty_88_fu_204_reg[56]_i_1_n_13 ,\empty_88_fu_204_reg[56]_i_1_n_14 ,\empty_88_fu_204_reg[56]_i_1_n_15 ,\empty_88_fu_204_reg[56]_i_1_n_16 ,\empty_88_fu_204_reg[56]_i_1_n_17 ,\empty_88_fu_204_reg[56]_i_1_n_18 }),
        .DI({1'b0,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_84}),
        .O({\empty_88_fu_204_reg[56]_i_1_n_19 ,\empty_88_fu_204_reg[56]_i_1_n_20 ,\empty_88_fu_204_reg[56]_i_1_n_21 ,\empty_88_fu_204_reg[56]_i_1_n_22 ,\empty_88_fu_204_reg[56]_i_1_n_23 ,\empty_88_fu_204_reg[56]_i_1_n_24 ,\empty_88_fu_204_reg[56]_i_1_n_25 ,\empty_88_fu_204_reg[56]_i_1_n_26 }),
        .S({\empty_88_fu_204[56]_i_2_n_11 ,\empty_88_fu_204[56]_i_3_n_11 ,\empty_88_fu_204[56]_i_4_n_11 ,\empty_88_fu_204[56]_i_5_n_11 ,\empty_88_fu_204[56]_i_6_n_11 ,\empty_88_fu_204[56]_i_7_n_11 ,\empty_88_fu_204[56]_i_8_n_11 ,\empty_88_fu_204[56]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_24 ),
        .Q(empty_88_fu_204_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_23 ),
        .Q(empty_88_fu_204_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_22 ),
        .Q(empty_88_fu_204_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_21 ),
        .Q(empty_88_fu_204_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[56]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_20 ),
        .Q(empty_88_fu_204_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[0]_i_1_n_19 ),
        .Q(empty_88_fu_204_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_26 ),
        .Q(empty_88_fu_204_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_204_reg[8]_i_1 
       (.CI(\empty_88_fu_204_reg[0]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_204_reg[8]_i_1_n_11 ,\empty_88_fu_204_reg[8]_i_1_n_12 ,\empty_88_fu_204_reg[8]_i_1_n_13 ,\empty_88_fu_204_reg[8]_i_1_n_14 ,\empty_88_fu_204_reg[8]_i_1_n_15 ,\empty_88_fu_204_reg[8]_i_1_n_16 ,\empty_88_fu_204_reg[8]_i_1_n_17 ,\empty_88_fu_204_reg[8]_i_1_n_18 }),
        .DI({mul_ln126_reg_2439_reg_n_101,mul_ln126_reg_2439_reg_n_102,mul_ln126_reg_2439_reg_n_103,mul_ln126_reg_2439_reg_n_104,mul_ln126_reg_2439_reg_n_105,mul_ln126_reg_2439_reg_n_106,mul_ln126_reg_2439_reg_n_107,mul_ln126_reg_2439_reg_n_108}),
        .O({\empty_88_fu_204_reg[8]_i_1_n_19 ,\empty_88_fu_204_reg[8]_i_1_n_20 ,\empty_88_fu_204_reg[8]_i_1_n_21 ,\empty_88_fu_204_reg[8]_i_1_n_22 ,\empty_88_fu_204_reg[8]_i_1_n_23 ,\empty_88_fu_204_reg[8]_i_1_n_24 ,\empty_88_fu_204_reg[8]_i_1_n_25 ,\empty_88_fu_204_reg[8]_i_1_n_26 }),
        .S({\empty_88_fu_204[8]_i_2_n_11 ,\empty_88_fu_204[8]_i_3_n_11 ,\empty_88_fu_204[8]_i_4_n_11 ,\empty_88_fu_204[8]_i_5_n_11 ,\empty_88_fu_204[8]_i_6_n_11 ,\empty_88_fu_204[8]_i_7_n_11 ,\empty_88_fu_204[8]_i_8_n_11 ,\empty_88_fu_204[8]_i_9_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_204_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(\empty_88_fu_204_reg[8]_i_1_n_25 ),
        .Q(empty_88_fu_204_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_93),
        .Q(empty_89_fu_208_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_99),
        .Q(empty_89_fu_208_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_98),
        .Q(empty_89_fu_208_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_97),
        .Q(empty_89_fu_208_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_96),
        .Q(empty_89_fu_208_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_95),
        .Q(empty_89_fu_208_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_94),
        .Q(empty_89_fu_208_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_109),
        .Q(empty_89_fu_208_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_108),
        .Q(empty_89_fu_208_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_107),
        .Q(empty_89_fu_208_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_106),
        .Q(empty_89_fu_208_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_92),
        .Q(empty_89_fu_208_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_105),
        .Q(empty_89_fu_208_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_104),
        .Q(empty_89_fu_208_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_103),
        .Q(empty_89_fu_208_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_102),
        .Q(empty_89_fu_208_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_117),
        .Q(empty_89_fu_208_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_116),
        .Q(empty_89_fu_208_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_115),
        .Q(empty_89_fu_208_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_114),
        .Q(empty_89_fu_208_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_113),
        .Q(empty_89_fu_208_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_112),
        .Q(empty_89_fu_208_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_91),
        .Q(empty_89_fu_208_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_111),
        .Q(empty_89_fu_208_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_110),
        .Q(empty_89_fu_208_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_125),
        .Q(empty_89_fu_208_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_124),
        .Q(empty_89_fu_208_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_123),
        .Q(empty_89_fu_208_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_122),
        .Q(empty_89_fu_208_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_121),
        .Q(empty_89_fu_208_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_120),
        .Q(empty_89_fu_208_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_119),
        .Q(empty_89_fu_208_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_118),
        .Q(empty_89_fu_208_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_90),
        .Q(empty_89_fu_208_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_133),
        .Q(empty_89_fu_208_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_132),
        .Q(empty_89_fu_208_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_131),
        .Q(empty_89_fu_208_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_130),
        .Q(empty_89_fu_208_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_129),
        .Q(empty_89_fu_208_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_128),
        .Q(empty_89_fu_208_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_127),
        .Q(empty_89_fu_208_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_126),
        .Q(empty_89_fu_208_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_141),
        .Q(empty_89_fu_208_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_140),
        .Q(empty_89_fu_208_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_89),
        .Q(empty_89_fu_208_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_139),
        .Q(empty_89_fu_208_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_138),
        .Q(empty_89_fu_208_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_137),
        .Q(empty_89_fu_208_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_136),
        .Q(empty_89_fu_208_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_135),
        .Q(empty_89_fu_208_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_134),
        .Q(empty_89_fu_208_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_149),
        .Q(empty_89_fu_208_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_148),
        .Q(empty_89_fu_208_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_147),
        .Q(empty_89_fu_208_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_146),
        .Q(empty_89_fu_208_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_88),
        .Q(empty_89_fu_208_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_145),
        .Q(empty_89_fu_208_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_144),
        .Q(empty_89_fu_208_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_143),
        .Q(empty_89_fu_208_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_142),
        .Q(empty_89_fu_208_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_87),
        .Q(empty_89_fu_208_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_86),
        .Q(empty_89_fu_208_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_101),
        .Q(empty_89_fu_208_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_208_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[15]),
        .D(mul_16s_16s_32_1_1_U23_n_100),
        .Q(empty_89_fu_208_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532
       (.DSP_ALU_INST(b_assign_reg_2055),
        .Q(add_ln139_reg_2469),
        .\ap_CS_fsm_reg[3] (grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_n_31),
        .ap_NS_fsm(ap_NS_fsm[5:4]),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .icmp_ln62_1_fu_994_p2(icmp_ln62_1_fu_994_p2),
        .icmp_ln62_1_reg_2051(icmp_ln62_1_reg_2051),
        .indata_address0(indata_address0),
        .\indata_address0[0]_0 (\indata_address0[2]_INST_0_i_3_n_11 ),
        .\indata_address0[6]_0 (\indata_address0[6]_INST_0_i_4_n_11 ),
        .\indata_address0[7] (idx_load_reg_2455),
        .\indata_address0[7]_0 (\indata_address0[7]_INST_0_i_2_n_11 ),
        .\indata_address0[7]_1 (idx77_fu_216_reg),
        .\indata_address0[7]_2 (k_fu_160_reg),
        .indata_address0_0_sp_1(\indata_address0[0]_INST_0_i_2_n_11 ),
        .indata_address0_1_sp_1(\indata_address0[1]_INST_0_i_3_n_11 ),
        .indata_address0_2_sp_1(\indata_address0[2]_INST_0_i_2_n_11 ),
        .indata_address0_3_sp_1(\indata_address0[3]_INST_0_i_1_n_11 ),
        .indata_address0_4_sp_1(\indata_address0[4]_INST_0_i_1_n_11 ),
        .indata_address0_5_sp_1(\indata_address0[5]_INST_0_i_1_n_11 ),
        .indata_address0_6_sp_1(\indata_address0[6]_INST_0_i_2_n_11 ),
        .indata_address1(indata_address1),
        .\indata_address1[0]_0 ({Q[2],ap_CS_fsm_state28,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,Q[0]}),
        .\indata_address1[0]_1 (\indata_address1[0]_INST_0_i_3_n_11 ),
        .\indata_address1[1]_INST_0_i_2 (indata_ce1_INST_0_i_1_n_11),
        .\indata_address1[5]_0 (\indata_address1[5]_INST_0_i_3_n_11 ),
        .\indata_address1[6]_0 (\indata_address1[6]_INST_0_i_2_n_11 ),
        .\indata_address1[6]_1 (\indata_address1[6]_INST_0_i_3_n_11 ),
        .\indata_address1[7] (indata_addr_18_reg_2560),
        .\indata_address1[7]_0 (\indata_address1[7]_INST_0_i_2_n_11 ),
        .\indata_address1[7]_1 (\indata_address1[7]_INST_0_i_3_n_11 ),
        .\indata_address1[7]_2 (\indata_address0[6]_INST_0_i_5_n_11 ),
        .\indata_address1[7]_3 (\indata_address1[7]_INST_0_i_5_n_11 ),
        .\indata_address1[7]_INST_0_i_1 (\indata_address1[3]_INST_0_i_4_n_11 ),
        .\indata_address1[7]_INST_0_i_1_0 (\indata_address0[7]_INST_0_i_4_n_11 ),
        .\indata_address1[7]_INST_0_i_4 (idx_fu_168_reg),
        .\indata_address1[7]_INST_0_i_4_0 (\indata_address1[7]_INST_0_i_7_n_11 ),
        .indata_address1_0_sp_1(\indata_address1[0]_INST_0_i_1_n_11 ),
        .indata_address1_1_sp_1(\indata_address1[1]_INST_0_i_1_n_11 ),
        .indata_address1_2_sp_1(\indata_address1[2]_INST_0_i_2_n_11 ),
        .indata_address1_3_sp_1(\indata_address1[3]_INST_0_i_2_n_11 ),
        .indata_address1_4_sp_1(\indata_address1[4]_INST_0_i_1_n_11 ),
        .indata_address1_5_sp_1(\indata_address1[5]_INST_0_i_2_n_11 ),
        .indata_address1_6_sp_1(\indata_address1[6]_INST_0_i_5_n_11 ),
        .indata_ce0(indata_ce0),
        .indata_ce0_0(indata_ce0_INST_0_i_1_n_11),
        .indata_ce0_1(indata_ce0_INST_0_i_2_n_11),
        .indata_ce0_2(indata_ce0_INST_0_i_3_n_11),
        .indata_d0(indata_d0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_n_31),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    grp_Autocorrelation_fu_40_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[28]_i_2_n_11 ),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_start),
        .I4(grp_Autocorrelation_fu_40_ap_start_reg),
        .O(\ap_CS_fsm_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_172[0]_i_1 
       (.I0(i_fu_172_reg[0]),
        .O(i_10_fu_1455_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_172[1]_i_1 
       (.I0(i_fu_172_reg[1]),
        .I1(i_fu_172_reg[0]),
        .O(i_10_fu_1455_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_172[2]_i_1 
       (.I0(i_fu_172_reg[2]),
        .I1(i_fu_172_reg[0]),
        .I2(i_fu_172_reg[1]),
        .O(i_10_fu_1455_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_172[3]_i_1 
       (.I0(i_fu_172_reg[3]),
        .I1(i_fu_172_reg[1]),
        .I2(i_fu_172_reg[0]),
        .I3(i_fu_172_reg[2]),
        .O(i_10_fu_1455_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_172[4]_i_1 
       (.I0(i_fu_172_reg[4]),
        .I1(i_fu_172_reg[2]),
        .I2(i_fu_172_reg[0]),
        .I3(i_fu_172_reg[1]),
        .I4(i_fu_172_reg[3]),
        .O(i_10_fu_1455_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_172[5]_i_1 
       (.I0(i_fu_172_reg[5]),
        .I1(i_fu_172_reg[3]),
        .I2(i_fu_172_reg[1]),
        .I3(i_fu_172_reg[0]),
        .I4(i_fu_172_reg[2]),
        .I5(i_fu_172_reg[4]),
        .O(i_10_fu_1455_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_172[6]_i_1 
       (.I0(i_fu_172_reg[6]),
        .I1(\i_fu_172[7]_i_2_n_11 ),
        .O(i_10_fu_1455_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_172[7]_i_1 
       (.I0(i_fu_172_reg[7]),
        .I1(\i_fu_172[7]_i_2_n_11 ),
        .I2(i_fu_172_reg[6]),
        .O(i_10_fu_1455_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_172[7]_i_2 
       (.I0(i_fu_172_reg[5]),
        .I1(i_fu_172_reg[3]),
        .I2(i_fu_172_reg[1]),
        .I3(i_fu_172_reg[0]),
        .I4(i_fu_172_reg[2]),
        .I5(i_fu_172_reg[4]),
        .O(\i_fu_172[7]_i_2_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[0]),
        .Q(i_fu_172_reg[0]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[1]),
        .Q(i_fu_172_reg[1]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[2]),
        .Q(i_fu_172_reg[2]),
        .R(ap_NS_fsm[8]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[3]),
        .Q(i_fu_172_reg[3]),
        .S(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[4]),
        .Q(i_fu_172_reg[4]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[5]),
        .Q(i_fu_172_reg[5]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[6]),
        .Q(i_fu_172_reg[6]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(i_10_fu_1455_p2[7]),
        .Q(i_fu_172_reg[7]),
        .R(ap_NS_fsm[8]));
  LUT5 #(
    .INIT(32'h0101FF00)) 
    \icmp_ln57_reg_1995[0]_i_1 
       (.I0(\smax_fu_156_reg[14]_0 [9]),
        .I1(\smax_fu_156_reg[14]_0 [10]),
        .I2(\and_ln107_reg_2020[0]_i_2_n_11 ),
        .I3(\icmp_ln57_reg_1995_reg[0]_0 ),
        .I4(Q[0]),
        .O(\icmp_ln57_reg_1995[0]_i_1_n_11 ));
  FDRE \icmp_ln57_reg_1995_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln57_reg_1995[0]_i_1_n_11 ),
        .Q(\icmp_ln57_reg_1995_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln62_1_reg_2051[0]_i_7 
       (.I0(and_ln107_reg_2020),
        .I1(and_ln107_8_reg_2026),
        .O(\and_ln107_reg_2020_reg[0]_0 ));
  FDRE \icmp_ln62_1_reg_2051_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln62_1_fu_994_p2),
        .Q(icmp_ln62_1_reg_2051),
        .R(1'b0));
  FDRE \icmp_ln62_reg_2047_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln62_fu_972_p2),
        .Q(icmp_ln62_reg_2047),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx77_fu_216[0]_i_1 
       (.I0(idx77_fu_216_reg[0]),
        .O(add_ln152_fu_1818_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx77_fu_216[1]_i_1 
       (.I0(idx77_fu_216_reg[1]),
        .I1(idx77_fu_216_reg[0]),
        .O(add_ln152_fu_1818_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx77_fu_216[2]_i_1 
       (.I0(idx77_fu_216_reg[2]),
        .I1(idx77_fu_216_reg[0]),
        .I2(idx77_fu_216_reg[1]),
        .O(add_ln152_fu_1818_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx77_fu_216[3]_i_1 
       (.I0(idx77_fu_216_reg[3]),
        .I1(idx77_fu_216_reg[1]),
        .I2(idx77_fu_216_reg[0]),
        .I3(idx77_fu_216_reg[2]),
        .O(add_ln152_fu_1818_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx77_fu_216[4]_i_1 
       (.I0(idx77_fu_216_reg[4]),
        .I1(idx77_fu_216_reg[2]),
        .I2(idx77_fu_216_reg[0]),
        .I3(idx77_fu_216_reg[1]),
        .I4(idx77_fu_216_reg[3]),
        .O(add_ln152_fu_1818_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idx77_fu_216[5]_i_1 
       (.I0(idx77_fu_216_reg[5]),
        .I1(idx77_fu_216_reg[3]),
        .I2(idx77_fu_216_reg[1]),
        .I3(idx77_fu_216_reg[0]),
        .I4(idx77_fu_216_reg[2]),
        .I5(idx77_fu_216_reg[4]),
        .O(add_ln152_fu_1818_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx77_fu_216[6]_i_1 
       (.I0(idx77_fu_216_reg[6]),
        .I1(\idx77_fu_216[7]_i_3_n_11 ),
        .O(add_ln152_fu_1818_p2[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \idx77_fu_216[7]_i_1 
       (.I0(icmp_ln62_reg_2047),
        .I1(ap_CS_fsm_state26),
        .I2(tmp_33_fu_1766_p3),
        .O(\idx77_fu_216[7]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx77_fu_216[7]_i_2 
       (.I0(idx77_fu_216_reg[7]),
        .I1(\idx77_fu_216[7]_i_3_n_11 ),
        .I2(idx77_fu_216_reg[6]),
        .O(add_ln152_fu_1818_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \idx77_fu_216[7]_i_3 
       (.I0(idx77_fu_216_reg[5]),
        .I1(idx77_fu_216_reg[3]),
        .I2(idx77_fu_216_reg[1]),
        .I3(idx77_fu_216_reg[0]),
        .I4(idx77_fu_216_reg[2]),
        .I5(idx77_fu_216_reg[4]),
        .O(\idx77_fu_216[7]_i_3_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[0]),
        .Q(idx77_fu_216_reg[0]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[1]),
        .Q(idx77_fu_216_reg[1]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[2]),
        .Q(idx77_fu_216_reg[2]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[3]),
        .Q(idx77_fu_216_reg[3]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[4]),
        .Q(idx77_fu_216_reg[4]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[5]),
        .Q(idx77_fu_216_reg[5]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[6]),
        .Q(idx77_fu_216_reg[6]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_216_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[28]),
        .D(add_ln152_fu_1818_p2[7]),
        .Q(idx77_fu_216_reg[7]),
        .R(\idx77_fu_216[7]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[0]),
        .Q(idx_fu_168_reg[0]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[1]),
        .Q(idx_fu_168_reg[1]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[2]),
        .Q(idx_fu_168_reg[2]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[3]),
        .Q(idx_fu_168_reg[3]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[4]),
        .Q(idx_fu_168_reg[4]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[5]),
        .Q(idx_fu_168_reg[5]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[6]),
        .Q(idx_fu_168_reg[6]),
        .R(ap_NS_fsm[8]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[16]),
        .D(add_ln139_fu_1438_p2[7]),
        .Q(idx_fu_168_reg[7]),
        .R(ap_NS_fsm[8]));
  FDRE \idx_load_reg_2455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[0]),
        .Q(idx_load_reg_2455[0]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[1]),
        .Q(idx_load_reg_2455[1]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[2]),
        .Q(idx_load_reg_2455[2]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[3]),
        .Q(idx_load_reg_2455[3]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[4]),
        .Q(idx_load_reg_2455[4]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[5]),
        .Q(idx_load_reg_2455[5]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[6]),
        .Q(idx_load_reg_2455[6]),
        .R(1'b0));
  FDRE \idx_load_reg_2455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(idx_fu_168_reg[7]),
        .Q(idx_load_reg_2455[7]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[0]),
        .Q(indata_addr_18_reg_2560[0]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[1]),
        .Q(indata_addr_18_reg_2560[1]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[2]),
        .Q(indata_addr_18_reg_2560[2]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[3]),
        .Q(indata_addr_18_reg_2560[3]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[4]),
        .Q(indata_addr_18_reg_2560[4]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[5]),
        .Q(indata_addr_18_reg_2560[5]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[6]),
        .Q(indata_addr_18_reg_2560[6]),
        .R(1'b0));
  FDRE \indata_addr_18_reg_2560_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(idx77_fu_216_reg[7]),
        .Q(indata_addr_18_reg_2560[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \indata_address0[0]_INST_0_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .O(\indata_address0[0]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCE30)) 
    \indata_address0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(idx_load_reg_2455[1]),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state28),
        .O(\indata_address0[1]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h3C333CD7)) 
    \indata_address0[2]_INST_0_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(idx_load_reg_2455[2]),
        .I2(idx_load_reg_2455[1]),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address0[2]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \indata_address0[2]_INST_0_i_3 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .O(\indata_address0[2]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hCCFCFCFDFDDDDDCC)) 
    \indata_address0[3]_INST_0_i_1 
       (.I0(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I1(\indata_address0[3]_INST_0_i_3_n_11 ),
        .I2(ap_CS_fsm_state19),
        .I3(idx_load_reg_2455[1]),
        .I4(idx_load_reg_2455[2]),
        .I5(idx_load_reg_2455[3]),
        .O(\indata_address0[3]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0600)) 
    \indata_address0[3]_INST_0_i_3 
       (.I0(idx_load_reg_2455[2]),
        .I1(idx_load_reg_2455[3]),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state28),
        .O(\indata_address0[3]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000666A)) 
    \indata_address0[4]_INST_0_i_1 
       (.I0(idx_load_reg_2455[4]),
        .I1(idx_load_reg_2455[3]),
        .I2(idx_load_reg_2455[1]),
        .I3(idx_load_reg_2455[2]),
        .I4(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I5(\indata_address0[4]_INST_0_i_3_n_11 ),
        .O(\indata_address0[4]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h44FCFCFCB8000000)) 
    \indata_address0[4]_INST_0_i_3 
       (.I0(idx_load_reg_2455[1]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(idx_load_reg_2455[2]),
        .I4(idx_load_reg_2455[3]),
        .I5(idx_load_reg_2455[4]),
        .O(\indata_address0[4]_INST_0_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hFFFF00A6)) 
    \indata_address0[5]_INST_0_i_1 
       (.I0(idx_load_reg_2455[5]),
        .I1(idx_load_reg_2455[4]),
        .I2(\indata_address0[6]_INST_0_i_6_n_11 ),
        .I3(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I4(\indata_address0[5]_INST_0_i_3_n_11 ),
        .O(\indata_address0[5]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hFC44FCFC00B80000)) 
    \indata_address0[5]_INST_0_i_3 
       (.I0(idx_load_reg_2455[1]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(\indata_address0[5]_INST_0_i_4_n_11 ),
        .I4(idx_load_reg_2455[4]),
        .I5(idx_load_reg_2455[5]),
        .O(\indata_address0[5]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address0[5]_INST_0_i_4 
       (.I0(idx_load_reg_2455[2]),
        .I1(idx_load_reg_2455[3]),
        .O(\indata_address0[5]_INST_0_i_4_n_11 ));
  LUT5 #(
    .INIT(32'h55150040)) 
    \indata_address0[6]_INST_0_i_2 
       (.I0(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I1(idx_load_reg_2455[5]),
        .I2(idx_load_reg_2455[4]),
        .I3(\indata_address0[6]_INST_0_i_6_n_11 ),
        .I4(idx_load_reg_2455[6]),
        .O(\indata_address0[6]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indata_address0[6]_INST_0_i_4 
       (.I0(idx_load_reg_2455[5]),
        .I1(idx_load_reg_2455[4]),
        .I2(idx_load_reg_2455[2]),
        .I3(idx_load_reg_2455[3]),
        .O(\indata_address0[6]_INST_0_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \indata_address0[6]_INST_0_i_5 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .O(\indata_address0[6]_INST_0_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \indata_address0[6]_INST_0_i_6 
       (.I0(idx_load_reg_2455[2]),
        .I1(idx_load_reg_2455[1]),
        .I2(idx_load_reg_2455[3]),
        .O(\indata_address0[6]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hCFFCFCFCCECEECEC)) 
    \indata_address0[7]_INST_0_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(\indata_address0[7]_INST_0_i_3_n_11 ),
        .I2(idx_load_reg_2455[7]),
        .I3(idx_load_reg_2455[1]),
        .I4(\indata_address0[7]_INST_0_i_4_n_11 ),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address0[7]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h4555555510000000)) 
    \indata_address0[7]_INST_0_i_3 
       (.I0(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I1(\indata_address0[6]_INST_0_i_6_n_11 ),
        .I2(idx_load_reg_2455[4]),
        .I3(idx_load_reg_2455[5]),
        .I4(idx_load_reg_2455[6]),
        .I5(idx_load_reg_2455[7]),
        .O(\indata_address0[7]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indata_address0[7]_INST_0_i_4 
       (.I0(idx_load_reg_2455[3]),
        .I1(idx_load_reg_2455[2]),
        .I2(idx_load_reg_2455[4]),
        .I3(idx_load_reg_2455[5]),
        .I4(idx_load_reg_2455[6]),
        .O(\indata_address0[7]_INST_0_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \indata_address1[0]_INST_0_i_1 
       (.I0(idx_load_reg_2455[0]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state17),
        .O(\indata_address1[0]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \indata_address1[0]_INST_0_i_3 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state16),
        .O(\indata_address1[0]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h66966690)) 
    \indata_address1[1]_INST_0_i_1 
       (.I0(idx_load_reg_2455[1]),
        .I1(idx_load_reg_2455[0]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state17),
        .O(\indata_address1[1]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h511AAEE5511BBFF5)) 
    \indata_address1[2]_INST_0_i_2 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(idx_load_reg_2455[1]),
        .I3(idx_load_reg_2455[0]),
        .I4(idx_load_reg_2455[2]),
        .I5(ap_CS_fsm_state17),
        .O(\indata_address1[2]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0056)) 
    \indata_address1[3]_INST_0_i_2 
       (.I0(idx_load_reg_2455[3]),
        .I1(idx_load_reg_2455[2]),
        .I2(\indata_address1[3]_INST_0_i_4_n_11 ),
        .I3(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I4(\indata_address0[0]_INST_0_i_2_n_11 ),
        .I5(\indata_address1[3]_INST_0_i_5_n_11 ),
        .O(\indata_address1[3]_INST_0_i_2_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \indata_address1[3]_INST_0_i_4 
       (.I0(idx_load_reg_2455[1]),
        .I1(idx_load_reg_2455[0]),
        .O(\indata_address1[3]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0A0E0EAEE4E0E040)) 
    \indata_address1[3]_INST_0_i_5 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(idx_load_reg_2455[2]),
        .I3(idx_load_reg_2455[0]),
        .I4(idx_load_reg_2455[1]),
        .I5(idx_load_reg_2455[3]),
        .O(\indata_address1[3]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFABBAABBAFFBAAB)) 
    \indata_address1[4]_INST_0_i_1 
       (.I0(\indata_address1[4]_INST_0_i_3_n_11 ),
        .I1(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I2(\indata_address1[4]_INST_0_i_4_n_11 ),
        .I3(idx_load_reg_2455[4]),
        .I4(\indata_address1[7]_INST_0_i_3_n_11 ),
        .I5(\indata_address1[4]_INST_0_i_5_n_11 ),
        .O(\indata_address1[4]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hBEEEEEEEAAAAAAAA)) 
    \indata_address1[4]_INST_0_i_3 
       (.I0(\indata_address0[0]_INST_0_i_2_n_11 ),
        .I1(idx_load_reg_2455[4]),
        .I2(idx_load_reg_2455[2]),
        .I3(idx_load_reg_2455[3]),
        .I4(\indata_address1[3]_INST_0_i_4_n_11 ),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[4]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \indata_address1[4]_INST_0_i_4 
       (.I0(idx_load_reg_2455[1]),
        .I1(idx_load_reg_2455[0]),
        .I2(idx_load_reg_2455[2]),
        .I3(idx_load_reg_2455[3]),
        .O(\indata_address1[4]_INST_0_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \indata_address1[4]_INST_0_i_5 
       (.I0(idx_load_reg_2455[1]),
        .I1(idx_load_reg_2455[0]),
        .I2(idx_load_reg_2455[2]),
        .I3(idx_load_reg_2455[3]),
        .O(\indata_address1[4]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F4F4F4FF)) 
    \indata_address1[5]_INST_0_i_2 
       (.I0(\indata_address1[5]_INST_0_i_5_n_11 ),
        .I1(\indata_address1[7]_INST_0_i_3_n_11 ),
        .I2(\indata_address1[5]_INST_0_i_6_n_11 ),
        .I3(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I4(\indata_address1[5]_INST_0_i_7_n_11 ),
        .I5(idx_load_reg_2455[5]),
        .O(\indata_address1[5]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address1[5]_INST_0_i_3 
       (.I0(idx_fu_168_reg[4]),
        .I1(idx_fu_168_reg[3]),
        .O(\indata_address1[5]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h5777FFFF)) 
    \indata_address1[5]_INST_0_i_5 
       (.I0(idx_load_reg_2455[3]),
        .I1(idx_load_reg_2455[2]),
        .I2(idx_load_reg_2455[0]),
        .I3(idx_load_reg_2455[1]),
        .I4(idx_load_reg_2455[4]),
        .O(\indata_address1[5]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hEEEEBEEEAAAAAAAA)) 
    \indata_address1[5]_INST_0_i_6 
       (.I0(\indata_address0[0]_INST_0_i_2_n_11 ),
        .I1(idx_load_reg_2455[5]),
        .I2(idx_load_reg_2455[4]),
        .I3(\indata_address1[3]_INST_0_i_4_n_11 ),
        .I4(\indata_address0[5]_INST_0_i_4_n_11 ),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[5]_INST_0_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h5557FFFF)) 
    \indata_address1[5]_INST_0_i_7 
       (.I0(idx_load_reg_2455[3]),
        .I1(idx_load_reg_2455[2]),
        .I2(idx_load_reg_2455[0]),
        .I3(idx_load_reg_2455[1]),
        .I4(idx_load_reg_2455[4]),
        .O(\indata_address1[5]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF1F1F1)) 
    \indata_address1[6]_INST_0_i_2 
       (.I0(\indata_address0[6]_INST_0_i_5_n_11 ),
        .I1(\indata_address1[6]_INST_0_i_6_n_11 ),
        .I2(\indata_address1[6]_INST_0_i_7_n_11 ),
        .I3(\indata_address1[7]_INST_0_i_3_n_11 ),
        .I4(\indata_address1[6]_INST_0_i_8_n_11 ),
        .I5(idx_load_reg_2455[6]),
        .O(\indata_address1[6]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indata_address1[6]_INST_0_i_3 
       (.I0(idx_fu_168_reg[5]),
        .I1(idx_fu_168_reg[3]),
        .I2(idx_fu_168_reg[4]),
        .O(\indata_address1[6]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indata_address1[6]_INST_0_i_5 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state16),
        .O(\indata_address1[6]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h5557FFFFFFFFFFFF)) 
    \indata_address1[6]_INST_0_i_6 
       (.I0(idx_load_reg_2455[4]),
        .I1(idx_load_reg_2455[1]),
        .I2(idx_load_reg_2455[0]),
        .I3(idx_load_reg_2455[2]),
        .I4(idx_load_reg_2455[3]),
        .I5(idx_load_reg_2455[5]),
        .O(\indata_address1[6]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hBBBEEEEEAAAAAAAA)) 
    \indata_address1[6]_INST_0_i_7 
       (.I0(\indata_address0[0]_INST_0_i_2_n_11 ),
        .I1(idx_load_reg_2455[6]),
        .I2(idx_load_reg_2455[1]),
        .I3(idx_load_reg_2455[0]),
        .I4(\indata_address0[6]_INST_0_i_4_n_11 ),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[6]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h8888800000000000)) 
    \indata_address1[6]_INST_0_i_8 
       (.I0(idx_load_reg_2455[5]),
        .I1(idx_load_reg_2455[4]),
        .I2(idx_load_reg_2455[1]),
        .I3(idx_load_reg_2455[0]),
        .I4(idx_load_reg_2455[2]),
        .I5(idx_load_reg_2455[3]),
        .O(\indata_address1[6]_INST_0_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h8)) 
    \indata_address1[7]_INST_0_i_2 
       (.I0(\indata_address1[6]_INST_0_i_8_n_11 ),
        .I1(idx_load_reg_2455[6]),
        .O(\indata_address1[7]_INST_0_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indata_address1[7]_INST_0_i_3 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .O(\indata_address1[7]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \indata_address1[7]_INST_0_i_5 
       (.I0(idx_load_reg_2455[5]),
        .I1(idx_load_reg_2455[3]),
        .I2(idx_load_reg_2455[2]),
        .I3(\indata_address1[3]_INST_0_i_4_n_11 ),
        .I4(idx_load_reg_2455[4]),
        .I5(idx_load_reg_2455[6]),
        .O(\indata_address1[7]_INST_0_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indata_address1[7]_INST_0_i_7 
       (.I0(idx_fu_168_reg[4]),
        .I1(idx_fu_168_reg[3]),
        .I2(idx_fu_168_reg[5]),
        .I3(idx_fu_168_reg[6]),
        .O(\indata_address1[7]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    indata_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state8),
        .O(indata_ce0_INST_0_i_1_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    indata_ce0_INST_0_i_2
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state6),
        .O(indata_ce0_INST_0_i_2_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    indata_ce0_INST_0_i_3
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state20),
        .O(indata_ce0_INST_0_i_3_n_11));
  LUT6 #(
    .INIT(64'hFFDFDFDFDFDFDFDF)) 
    indata_ce1_INST_0
       (.I0(indata_ce0_INST_0_i_1_n_11),
        .I1(indata_ce1_INST_0_i_1_n_11),
        .I2(indata_ce1_INST_0_i_2_n_11),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I4(ap_CS_fsm_state5),
        .I5(icmp_ln62_1_reg_2051),
        .O(indata_ce1));
  LUT2 #(
    .INIT(4'hE)) 
    indata_ce1_INST_0_i_1
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state11),
        .O(indata_ce1_INST_0_i_1_n_11));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    indata_ce1_INST_0_i_2
       (.I0(ap_CS_fsm_state20),
        .I1(Q[2]),
        .O(indata_ce1_INST_0_i_2_n_11));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \indata_d1[0]_INST_0 
       (.I0(zext_ln152_reg_2552[1]),
        .I1(indata_q0[0]),
        .I2(zext_ln152_reg_2552[2]),
        .I3(zext_ln152_reg_2552[0]),
        .O(indata_d1[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[10]_INST_0 
       (.I0(\indata_d1[10]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[11]_INST_0_i_1_n_11 ),
        .O(indata_d1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[10]_INST_0_i_1 
       (.I0(indata_q0[3]),
        .I1(indata_q0[7]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[5]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[9]),
        .O(\indata_d1[10]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[11]_INST_0 
       (.I0(\indata_d1[11]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[12]_INST_0_i_1_n_11 ),
        .O(indata_d1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[11]_INST_0_i_1 
       (.I0(indata_q0[4]),
        .I1(indata_q0[8]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[6]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[10]),
        .O(\indata_d1[11]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[12]_INST_0 
       (.I0(\indata_d1[12]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[13]_INST_0_i_1_n_11 ),
        .O(indata_d1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[12]_INST_0_i_1 
       (.I0(indata_q0[5]),
        .I1(indata_q0[9]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[7]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[11]),
        .O(\indata_d1[12]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[13]_INST_0 
       (.I0(\indata_d1[13]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[14]_INST_0_i_1_n_11 ),
        .O(indata_d1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[13]_INST_0_i_1 
       (.I0(indata_q0[6]),
        .I1(indata_q0[10]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[8]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[12]),
        .O(\indata_d1[13]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[14]_INST_0 
       (.I0(\indata_d1[14]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[15]_INST_0_i_1_n_11 ),
        .O(indata_d1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[14]_INST_0_i_1 
       (.I0(indata_q0[7]),
        .I1(indata_q0[11]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[9]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[13]),
        .O(\indata_d1[14]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[15]_INST_0 
       (.I0(\indata_d1[15]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[15]_INST_0_i_2_n_11 ),
        .O(indata_d1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_1 
       (.I0(indata_q0[8]),
        .I1(indata_q0[12]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[10]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[14]),
        .O(\indata_d1[15]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_2 
       (.I0(indata_q0[9]),
        .I1(indata_q0[13]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[11]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[15]),
        .O(\indata_d1[15]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \indata_d1[1]_INST_0 
       (.I0(indata_q0[0]),
        .I1(zext_ln152_reg_2552[0]),
        .I2(zext_ln152_reg_2552[2]),
        .I3(indata_q0[1]),
        .I4(zext_ln152_reg_2552[1]),
        .O(indata_d1[1]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \indata_d1[2]_INST_0 
       (.I0(indata_q0[1]),
        .I1(zext_ln152_reg_2552[0]),
        .I2(indata_q0[0]),
        .I3(zext_ln152_reg_2552[1]),
        .I4(indata_q0[2]),
        .I5(zext_ln152_reg_2552[2]),
        .O(indata_d1[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[3]_INST_0 
       (.I0(indata_q0[0]),
        .I1(zext_ln152_reg_2552[1]),
        .I2(indata_q0[2]),
        .I3(zext_ln152_reg_2552[2]),
        .I4(zext_ln152_reg_2552[0]),
        .I5(\indata_d1[3]_INST_0_i_1_n_11 ),
        .O(indata_d1[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d1[3]_INST_0_i_1 
       (.I0(indata_q0[1]),
        .I1(zext_ln152_reg_2552[1]),
        .I2(indata_q0[3]),
        .I3(zext_ln152_reg_2552[2]),
        .O(\indata_d1[3]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[4]_INST_0 
       (.I0(indata_q0[1]),
        .I1(zext_ln152_reg_2552[1]),
        .I2(indata_q0[3]),
        .I3(zext_ln152_reg_2552[2]),
        .I4(zext_ln152_reg_2552[0]),
        .I5(\indata_d1[5]_INST_0_i_1_n_11 ),
        .O(indata_d1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[5]_INST_0 
       (.I0(\indata_d1[5]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[6]_INST_0_i_1_n_11 ),
        .O(indata_d1[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[5]_INST_0_i_1 
       (.I0(indata_q0[2]),
        .I1(zext_ln152_reg_2552[1]),
        .I2(indata_q0[0]),
        .I3(zext_ln152_reg_2552[2]),
        .I4(indata_q0[4]),
        .O(\indata_d1[5]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[6]_INST_0 
       (.I0(\indata_d1[6]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[7]_INST_0_i_1_n_11 ),
        .O(indata_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[6]_INST_0_i_1 
       (.I0(indata_q0[3]),
        .I1(zext_ln152_reg_2552[1]),
        .I2(indata_q0[1]),
        .I3(zext_ln152_reg_2552[2]),
        .I4(indata_q0[5]),
        .O(\indata_d1[6]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[7]_INST_0 
       (.I0(\indata_d1[7]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[8]_INST_0_i_1_n_11 ),
        .O(indata_d1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[7]_INST_0_i_1 
       (.I0(indata_q0[0]),
        .I1(indata_q0[4]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[2]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[6]),
        .O(\indata_d1[7]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[8]_INST_0 
       (.I0(\indata_d1[8]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[9]_INST_0_i_1_n_11 ),
        .O(indata_d1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[8]_INST_0_i_1 
       (.I0(indata_q0[1]),
        .I1(indata_q0[5]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[3]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[7]),
        .O(\indata_d1[8]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[9]_INST_0 
       (.I0(\indata_d1[9]_INST_0_i_1_n_11 ),
        .I1(zext_ln152_reg_2552[0]),
        .I2(\indata_d1[10]_INST_0_i_1_n_11 ),
        .O(indata_d1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[9]_INST_0_i_1 
       (.I0(indata_q0[2]),
        .I1(indata_q0[6]),
        .I2(zext_ln152_reg_2552[1]),
        .I3(indata_q0[4]),
        .I4(zext_ln152_reg_2552[2]),
        .I5(indata_q0[8]),
        .O(\indata_d1[9]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_3_fu_164[0]_i_1 
       (.I0(k_3_fu_164_reg[0]),
        .O(\k_3_fu_164[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_3_fu_164[1]_i_1 
       (.I0(k_3_fu_164_reg[0]),
        .I1(k_3_fu_164_reg[1]),
        .O(\k_3_fu_164[1]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \k_3_fu_164[2]_i_1 
       (.I0(k_3_fu_164_reg[2]),
        .I1(k_3_fu_164_reg[1]),
        .I2(k_3_fu_164_reg[0]),
        .O(add_ln79_fu_1036_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \k_3_fu_164[3]_i_1 
       (.I0(k_3_fu_164_reg[3]),
        .I1(k_3_fu_164_reg[2]),
        .I2(k_3_fu_164_reg[0]),
        .I3(k_3_fu_164_reg[1]),
        .O(add_ln79_fu_1036_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \k_3_fu_164[4]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_32_fu_1023_p3),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_3_fu_164[4]_i_2 
       (.I0(k_3_fu_164_reg[3]),
        .I1(k_3_fu_164_reg[1]),
        .I2(k_3_fu_164_reg[0]),
        .I3(k_3_fu_164_reg[2]),
        .O(add_ln79_fu_1036_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(\k_3_fu_164[0]_i_1_n_11 ),
        .Q(k_3_fu_164_reg[0]),
        .R(ap_NS_fsm[5]));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(\k_3_fu_164[1]_i_1_n_11 ),
        .Q(k_3_fu_164_reg[1]),
        .R(ap_NS_fsm[5]));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln79_fu_1036_p2[2]),
        .Q(k_3_fu_164_reg[2]),
        .R(ap_NS_fsm[5]));
  FDSE #(
    .INIT(1'b0)) 
    \k_3_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln79_fu_1036_p2[3]),
        .Q(k_3_fu_164_reg[3]),
        .S(ap_NS_fsm[5]));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln79_fu_1036_p2[4]),
        .Q(tmp_32_fu_1023_p3),
        .R(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_4_fu_212[0]_i_1 
       (.I0(k_4_fu_212_reg[0]),
        .O(add_ln144_fu_1779_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_4_fu_212[1]_i_1 
       (.I0(k_4_fu_212_reg[1]),
        .I1(k_4_fu_212_reg[0]),
        .O(\k_4_fu_212[1]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \k_4_fu_212[2]_i_1 
       (.I0(k_4_fu_212_reg[2]),
        .I1(k_4_fu_212_reg[0]),
        .I2(k_4_fu_212_reg[1]),
        .O(add_ln144_fu_1779_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \k_4_fu_212[3]_i_1 
       (.I0(k_4_fu_212_reg[3]),
        .I1(k_4_fu_212_reg[2]),
        .I2(k_4_fu_212_reg[1]),
        .I3(k_4_fu_212_reg[0]),
        .O(add_ln144_fu_1779_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_4_fu_212[4]_i_1 
       (.I0(k_4_fu_212_reg[3]),
        .I1(k_4_fu_212_reg[0]),
        .I2(k_4_fu_212_reg[1]),
        .I3(k_4_fu_212_reg[2]),
        .O(add_ln144_fu_1779_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(add_ln144_fu_1779_p2[0]),
        .Q(k_4_fu_212_reg[0]),
        .R(\ap_CS_fsm[21]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(\k_4_fu_212[1]_i_1_n_11 ),
        .Q(k_4_fu_212_reg[1]),
        .R(\ap_CS_fsm[21]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(add_ln144_fu_1779_p2[2]),
        .Q(k_4_fu_212_reg[2]),
        .R(\ap_CS_fsm[21]_i_1_n_11 ));
  FDSE #(
    .INIT(1'b0)) 
    \k_4_fu_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(add_ln144_fu_1779_p2[3]),
        .Q(k_4_fu_212_reg[3]),
        .S(\ap_CS_fsm[21]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(add_ln144_fu_1779_p2[4]),
        .Q(tmp_33_fu_1766_p3),
        .R(\ap_CS_fsm[21]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_160[0]_i_1 
       (.I0(k_fu_160_reg[0]),
        .O(add_ln49_fu_617_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_160[1]_i_1 
       (.I0(k_fu_160_reg[1]),
        .I1(k_fu_160_reg[0]),
        .O(add_ln49_fu_617_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_fu_160[2]_i_1 
       (.I0(k_fu_160_reg[2]),
        .I1(k_fu_160_reg[0]),
        .I2(k_fu_160_reg[1]),
        .O(add_ln49_fu_617_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \k_fu_160[3]_i_1 
       (.I0(k_fu_160_reg[3]),
        .I1(k_fu_160_reg[2]),
        .I2(k_fu_160_reg[1]),
        .I3(k_fu_160_reg[0]),
        .O(add_ln49_fu_617_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \k_fu_160[4]_i_1 
       (.I0(k_fu_160_reg[4]),
        .I1(k_fu_160_reg[3]),
        .I2(k_fu_160_reg[0]),
        .I3(k_fu_160_reg[1]),
        .I4(k_fu_160_reg[2]),
        .O(add_ln49_fu_617_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \k_fu_160[5]_i_1 
       (.I0(k_fu_160_reg[5]),
        .I1(k_fu_160_reg[4]),
        .I2(k_fu_160_reg[2]),
        .I3(k_fu_160_reg[1]),
        .I4(k_fu_160_reg[0]),
        .I5(k_fu_160_reg[3]),
        .O(add_ln49_fu_617_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_160[6]_i_1 
       (.I0(k_fu_160_reg[6]),
        .I1(\k_fu_160[7]_i_2_n_11 ),
        .O(add_ln49_fu_617_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_fu_160[7]_i_1 
       (.I0(k_fu_160_reg[7]),
        .I1(k_fu_160_reg[6]),
        .I2(\k_fu_160[7]_i_2_n_11 ),
        .O(add_ln49_fu_617_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_fu_160[7]_i_2 
       (.I0(k_fu_160_reg[4]),
        .I1(k_fu_160_reg[2]),
        .I2(k_fu_160_reg[1]),
        .I3(k_fu_160_reg[0]),
        .I4(k_fu_160_reg[3]),
        .I5(k_fu_160_reg[5]),
        .O(\k_fu_160[7]_i_2_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[0]),
        .Q(k_fu_160_reg[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[1]),
        .Q(k_fu_160_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[2]),
        .Q(k_fu_160_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[3]),
        .Q(k_fu_160_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[4]),
        .Q(k_fu_160_reg[4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[5]),
        .Q(k_fu_160_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[6]),
        .Q(k_fu_160_reg[6]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_617_p2[7]),
        .Q(k_fu_160_reg[7]),
        .R(ap_NS_fsm16_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 mac_muladd_16s_16s_32s_33_4_1_U31
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U31_n_11,mac_muladd_16s_16s_32s_33_4_1_U31_n_12,mac_muladd_16s_16s_32s_33_4_1_U31_n_13,mac_muladd_16s_16s_32s_33_4_1_U31_n_14,mac_muladd_16s_16s_32s_33_4_1_U31_n_15,mac_muladd_16s_16s_32s_33_4_1_U31_n_16,mac_muladd_16s_16s_32s_33_4_1_U31_n_17,mac_muladd_16s_16s_32s_33_4_1_U31_n_18,mac_muladd_16s_16s_32s_33_4_1_U31_n_19,mac_muladd_16s_16s_32s_33_4_1_U31_n_20,mac_muladd_16s_16s_32s_33_4_1_U31_n_21,mac_muladd_16s_16s_32s_33_4_1_U31_n_22,mac_muladd_16s_16s_32s_33_4_1_U31_n_23,mac_muladd_16s_16s_32s_33_4_1_U31_n_24,mac_muladd_16s_16s_32s_33_4_1_U31_n_25,mac_muladd_16s_16s_32s_33_4_1_U31_n_26,mac_muladd_16s_16s_32s_33_4_1_U31_n_27,mac_muladd_16s_16s_32s_33_4_1_U31_n_28,mac_muladd_16s_16s_32s_33_4_1_U31_n_29,mac_muladd_16s_16s_32s_33_4_1_U31_n_30,mac_muladd_16s_16s_32s_33_4_1_U31_n_31,mac_muladd_16s_16s_32s_33_4_1_U31_n_32,mac_muladd_16s_16s_32s_33_4_1_U31_n_33,mac_muladd_16s_16s_32s_33_4_1_U31_n_34,mac_muladd_16s_16s_32s_33_4_1_U31_n_35,mac_muladd_16s_16s_32s_33_4_1_U31_n_36,mac_muladd_16s_16s_32s_33_4_1_U31_n_37,mac_muladd_16s_16s_32s_33_4_1_U31_n_38,mac_muladd_16s_16s_32s_33_4_1_U31_n_39,mac_muladd_16s_16s_32s_33_4_1_U31_n_40,mac_muladd_16s_16s_32s_33_4_1_U31_n_41,mac_muladd_16s_16s_32s_33_4_1_U31_n_42,mac_muladd_16s_16s_32s_33_4_1_U31_n_43,mac_muladd_16s_16s_32s_33_4_1_U31_n_44,mac_muladd_16s_16s_32s_33_4_1_U31_n_45,mac_muladd_16s_16s_32s_33_4_1_U31_n_46,mac_muladd_16s_16s_32s_33_4_1_U31_n_47,mac_muladd_16s_16s_32s_33_4_1_U31_n_48,mac_muladd_16s_16s_32s_33_4_1_U31_n_49,mac_muladd_16s_16s_32s_33_4_1_U31_n_50,mac_muladd_16s_16s_32s_33_4_1_U31_n_51,mac_muladd_16s_16s_32s_33_4_1_U31_n_52,mac_muladd_16s_16s_32s_33_4_1_U31_n_53,mac_muladd_16s_16s_32s_33_4_1_U31_n_54,mac_muladd_16s_16s_32s_33_4_1_U31_n_55,mac_muladd_16s_16s_32s_33_4_1_U31_n_56,mac_muladd_16s_16s_32s_33_4_1_U31_n_57,mac_muladd_16s_16s_32s_33_4_1_U31_n_58}),
        .Q(ap_CS_fsm_state11),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0[15]),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 mac_muladd_16s_16s_32s_33_4_1_U32
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .D({mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U32_n_12,mac_muladd_16s_16s_32s_33_4_1_U32_n_13,mac_muladd_16s_16s_32s_33_4_1_U32_n_14,mac_muladd_16s_16s_32s_33_4_1_U32_n_15,mac_muladd_16s_16s_32s_33_4_1_U32_n_16,mac_muladd_16s_16s_32s_33_4_1_U32_n_17,mac_muladd_16s_16s_32s_33_4_1_U32_n_18,mac_muladd_16s_16s_32s_33_4_1_U32_n_19,mac_muladd_16s_16s_32s_33_4_1_U32_n_20,mac_muladd_16s_16s_32s_33_4_1_U32_n_21,mac_muladd_16s_16s_32s_33_4_1_U32_n_22,mac_muladd_16s_16s_32s_33_4_1_U32_n_23,mac_muladd_16s_16s_32s_33_4_1_U32_n_24,mac_muladd_16s_16s_32s_33_4_1_U32_n_25,mac_muladd_16s_16s_32s_33_4_1_U32_n_26,mac_muladd_16s_16s_32s_33_4_1_U32_n_27,mac_muladd_16s_16s_32s_33_4_1_U32_n_28,mac_muladd_16s_16s_32s_33_4_1_U32_n_29,mac_muladd_16s_16s_32s_33_4_1_U32_n_30,mac_muladd_16s_16s_32s_33_4_1_U32_n_31,mac_muladd_16s_16s_32s_33_4_1_U32_n_32,mac_muladd_16s_16s_32s_33_4_1_U32_n_33,mac_muladd_16s_16s_32s_33_4_1_U32_n_34,mac_muladd_16s_16s_32s_33_4_1_U32_n_35,mac_muladd_16s_16s_32s_33_4_1_U32_n_36,mac_muladd_16s_16s_32s_33_4_1_U32_n_37,mac_muladd_16s_16s_32s_33_4_1_U32_n_38,mac_muladd_16s_16s_32s_33_4_1_U32_n_39,mac_muladd_16s_16s_32s_33_4_1_U32_n_40,mac_muladd_16s_16s_32s_33_4_1_U32_n_41,mac_muladd_16s_16s_32s_33_4_1_U32_n_42,mac_muladd_16s_16s_32s_33_4_1_U32_n_43,mac_muladd_16s_16s_32s_33_4_1_U32_n_44,mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 mac_muladd_16s_16s_32s_33_4_1_U33
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .CEA1(reg_588),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U33_n_91),
        .P({mac_muladd_16s_16s_32s_33_4_1_U33_n_27,mac_muladd_16s_16s_32s_33_4_1_U33_n_28,mac_muladd_16s_16s_32s_33_4_1_U33_n_29,mac_muladd_16s_16s_32s_33_4_1_U33_n_30,mac_muladd_16s_16s_32s_33_4_1_U33_n_31,mac_muladd_16s_16s_32s_33_4_1_U33_n_32,mac_muladd_16s_16s_32s_33_4_1_U33_n_33,mac_muladd_16s_16s_32s_33_4_1_U33_n_34,mac_muladd_16s_16s_32s_33_4_1_U33_n_35,mac_muladd_16s_16s_32s_33_4_1_U33_n_36,mac_muladd_16s_16s_32s_33_4_1_U33_n_37,mac_muladd_16s_16s_32s_33_4_1_U33_n_38,mac_muladd_16s_16s_32s_33_4_1_U33_n_39,mac_muladd_16s_16s_32s_33_4_1_U33_n_40,mac_muladd_16s_16s_32s_33_4_1_U33_n_41,mac_muladd_16s_16s_32s_33_4_1_U33_n_42,mac_muladd_16s_16s_32s_33_4_1_U33_n_43,mac_muladd_16s_16s_32s_33_4_1_U33_n_44,mac_muladd_16s_16s_32s_33_4_1_U33_n_45,mac_muladd_16s_16s_32s_33_4_1_U33_n_46,mac_muladd_16s_16s_32s_33_4_1_U33_n_47,mac_muladd_16s_16s_32s_33_4_1_U33_n_48,mac_muladd_16s_16s_32s_33_4_1_U33_n_49,mac_muladd_16s_16s_32s_33_4_1_U33_n_50,mac_muladd_16s_16s_32s_33_4_1_U33_n_51,mac_muladd_16s_16s_32s_33_4_1_U33_n_52,mac_muladd_16s_16s_32s_33_4_1_U33_n_53,mac_muladd_16s_16s_32s_33_4_1_U33_n_54,mac_muladd_16s_16s_32s_33_4_1_U33_n_55,mac_muladd_16s_16s_32s_33_4_1_U33_n_56,mac_muladd_16s_16s_32s_33_4_1_U33_n_57,mac_muladd_16s_16s_32s_33_4_1_U33_n_58,mac_muladd_16s_16s_32s_33_4_1_U33_n_59}),
        .Q({Q[1],ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U33_n_92),
        .\ap_CS_fsm_reg[13] (mac_muladd_16s_16s_32s_33_4_1_U33_n_60),
        .\ap_CS_fsm_reg[13]_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_61),
        .\ap_CS_fsm_reg[13]_1 (mac_muladd_16s_16s_32s_33_4_1_U33_n_62),
        .\ap_CS_fsm_reg[13]_10 (mac_muladd_16s_16s_32s_33_4_1_U33_n_71),
        .\ap_CS_fsm_reg[13]_11 (mac_muladd_16s_16s_32s_33_4_1_U33_n_72),
        .\ap_CS_fsm_reg[13]_12 (mac_muladd_16s_16s_32s_33_4_1_U33_n_73),
        .\ap_CS_fsm_reg[13]_13 (mac_muladd_16s_16s_32s_33_4_1_U33_n_74),
        .\ap_CS_fsm_reg[13]_14 (mac_muladd_16s_16s_32s_33_4_1_U33_n_75),
        .\ap_CS_fsm_reg[13]_15 (mac_muladd_16s_16s_32s_33_4_1_U33_n_76),
        .\ap_CS_fsm_reg[13]_16 (mac_muladd_16s_16s_32s_33_4_1_U33_n_77),
        .\ap_CS_fsm_reg[13]_17 (mac_muladd_16s_16s_32s_33_4_1_U33_n_78),
        .\ap_CS_fsm_reg[13]_18 (mac_muladd_16s_16s_32s_33_4_1_U33_n_79),
        .\ap_CS_fsm_reg[13]_19 (mac_muladd_16s_16s_32s_33_4_1_U33_n_80),
        .\ap_CS_fsm_reg[13]_2 (mac_muladd_16s_16s_32s_33_4_1_U33_n_63),
        .\ap_CS_fsm_reg[13]_20 (mac_muladd_16s_16s_32s_33_4_1_U33_n_81),
        .\ap_CS_fsm_reg[13]_21 (mac_muladd_16s_16s_32s_33_4_1_U33_n_82),
        .\ap_CS_fsm_reg[13]_22 (mac_muladd_16s_16s_32s_33_4_1_U33_n_83),
        .\ap_CS_fsm_reg[13]_23 (mac_muladd_16s_16s_32s_33_4_1_U33_n_84),
        .\ap_CS_fsm_reg[13]_24 (mac_muladd_16s_16s_32s_33_4_1_U33_n_85),
        .\ap_CS_fsm_reg[13]_25 (mac_muladd_16s_16s_32s_33_4_1_U33_n_86),
        .\ap_CS_fsm_reg[13]_26 (mac_muladd_16s_16s_32s_33_4_1_U33_n_87),
        .\ap_CS_fsm_reg[13]_27 (mac_muladd_16s_16s_32s_33_4_1_U33_n_88),
        .\ap_CS_fsm_reg[13]_28 (mac_muladd_16s_16s_32s_33_4_1_U33_n_89),
        .\ap_CS_fsm_reg[13]_29 (mac_muladd_16s_16s_32s_33_4_1_U33_n_90),
        .\ap_CS_fsm_reg[13]_3 (mac_muladd_16s_16s_32s_33_4_1_U33_n_64),
        .\ap_CS_fsm_reg[13]_4 (mac_muladd_16s_16s_32s_33_4_1_U33_n_65),
        .\ap_CS_fsm_reg[13]_5 (mac_muladd_16s_16s_32s_33_4_1_U33_n_66),
        .\ap_CS_fsm_reg[13]_6 (mac_muladd_16s_16s_32s_33_4_1_U33_n_67),
        .\ap_CS_fsm_reg[13]_7 (mac_muladd_16s_16s_32s_33_4_1_U33_n_68),
        .\ap_CS_fsm_reg[13]_8 (mac_muladd_16s_16s_32s_33_4_1_U33_n_69),
        .\ap_CS_fsm_reg[13]_9 (mac_muladd_16s_16s_32s_33_4_1_U33_n_70),
        .ap_clk(ap_clk),
        .\empty_86_fu_196[31]_i_10 ({mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_12,mul_16s_16s_32_1_1_U22_n_13,mul_16s_16s_32_1_1_U22_n_14,mul_16s_16s_32_1_1_U22_n_15,mul_16s_16s_32_1_1_U22_n_16,mul_16s_16s_32_1_1_U22_n_17,mul_16s_16s_32_1_1_U22_n_18,mul_16s_16s_32_1_1_U22_n_19,mul_16s_16s_32_1_1_U22_n_20,mul_16s_16s_32_1_1_U22_n_21,mul_16s_16s_32_1_1_U22_n_22,mul_16s_16s_32_1_1_U22_n_23,mul_16s_16s_32_1_1_U22_n_24,mul_16s_16s_32_1_1_U22_n_25,mul_16s_16s_32_1_1_U22_n_26,mul_16s_16s_32_1_1_U22_n_27,mul_16s_16s_32_1_1_U22_n_28,mul_16s_16s_32_1_1_U22_n_29,mul_16s_16s_32_1_1_U22_n_30,mul_16s_16s_32_1_1_U22_n_31,mul_16s_16s_32_1_1_U22_n_32,mul_16s_16s_32_1_1_U22_n_33,mul_16s_16s_32_1_1_U22_n_34,mul_16s_16s_32_1_1_U22_n_35,mul_16s_16s_32_1_1_U22_n_36,mul_16s_16s_32_1_1_U22_n_37,mul_16s_16s_32_1_1_U22_n_38,mul_16s_16s_32_1_1_U22_n_39,mul_16s_16s_32_1_1_U22_n_40,mul_16s_16s_32_1_1_U22_n_41}),
        .\empty_86_fu_196_reg[39] ({\empty_86_fu_196_reg_n_11_[34] ,\empty_86_fu_196_reg_n_11_[33] ,\empty_86_fu_196_reg_n_11_[32] }),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .q0(q0[34:32]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 mac_muladd_16s_16s_32s_33_4_1_U34
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U36_n_43),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U34_n_47),
        .DSP_ALU_INST(reg_583),
        .O(mac_muladd_16s_16s_33s_33_4_1_U36_n_18),
        .P({mac_muladd_16s_16s_32s_33_4_1_U34_n_11,mac_muladd_16s_16s_32s_33_4_1_U34_n_12,mac_muladd_16s_16s_32s_33_4_1_U34_n_13,mac_muladd_16s_16s_32s_33_4_1_U34_n_14,mac_muladd_16s_16s_32s_33_4_1_U34_n_15,mac_muladd_16s_16s_32s_33_4_1_U34_n_16,mac_muladd_16s_16s_32s_33_4_1_U34_n_17,mac_muladd_16s_16s_32s_33_4_1_U34_n_18,mac_muladd_16s_16s_32s_33_4_1_U34_n_19,mac_muladd_16s_16s_32s_33_4_1_U34_n_20,mac_muladd_16s_16s_32s_33_4_1_U34_n_21,mac_muladd_16s_16s_32s_33_4_1_U34_n_22,mac_muladd_16s_16s_32s_33_4_1_U34_n_23,mac_muladd_16s_16s_32s_33_4_1_U34_n_24,mac_muladd_16s_16s_32s_33_4_1_U34_n_25,mac_muladd_16s_16s_32s_33_4_1_U34_n_26,mac_muladd_16s_16s_32s_33_4_1_U34_n_27,mac_muladd_16s_16s_32s_33_4_1_U34_n_28,mac_muladd_16s_16s_32s_33_4_1_U34_n_29,mac_muladd_16s_16s_32s_33_4_1_U34_n_30,mac_muladd_16s_16s_32s_33_4_1_U34_n_31,mac_muladd_16s_16s_32s_33_4_1_U34_n_32,mac_muladd_16s_16s_32s_33_4_1_U34_n_33,mac_muladd_16s_16s_32s_33_4_1_U34_n_34,mac_muladd_16s_16s_32s_33_4_1_U34_n_35,mac_muladd_16s_16s_32s_33_4_1_U34_n_36,mac_muladd_16s_16s_32s_33_4_1_U34_n_37,mac_muladd_16s_16s_32s_33_4_1_U34_n_38,mac_muladd_16s_16s_32s_33_4_1_U34_n_39,mac_muladd_16s_16s_32s_33_4_1_U34_n_40,mac_muladd_16s_16s_32s_33_4_1_U34_n_41,mac_muladd_16s_16s_32s_33_4_1_U34_n_42,mac_muladd_16s_16s_32s_33_4_1_U34_n_43}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U34_n_44),
        .\ap_CS_fsm_reg[14]_rep__3 ({mac_muladd_16s_16s_32s_33_4_1_U34_n_45,mac_muladd_16s_16s_32s_33_4_1_U34_n_46}),
        .ap_clk(ap_clk),
        .\empty_81_fu_176_reg[39] ({mul_16s_16s_32_1_1_U10_n_11,mul_16s_16s_32_1_1_U10_n_12}),
        .\empty_81_fu_176_reg[39]_0 ({add_ln119_1_reg_2414[33],add_ln119_1_reg_2414[0]}),
        .\empty_81_fu_176_reg[39]_1 ({\empty_81_fu_176_reg_n_11_[33] ,\empty_81_fu_176_reg_n_11_[0] }),
        .\empty_81_fu_176_reg[39]_2 (\empty_81_fu_176[39]_i_22_n_11 ),
        .\empty_81_fu_176_reg[39]_3 (mac_muladd_16s_16s_33s_33_4_1_U36_n_44),
        .\empty_81_fu_176_reg[39]_4 (\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .\empty_81_fu_176_reg[39]_5 (\empty_81_fu_176[39]_i_21_n_11 ),
        .\empty_81_fu_176_reg[39]_6 (\empty_81_fu_176[39]_i_19_n_11 ),
        .\empty_81_fu_176_reg[7] (\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 mac_muladd_16s_16s_32s_33_4_1_U35
       (.CEA1(reg_588),
        .D({mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U35_n_11,mac_muladd_16s_16s_32s_33_4_1_U35_n_12,mac_muladd_16s_16s_32s_33_4_1_U35_n_13,mac_muladd_16s_16s_32s_33_4_1_U35_n_14,mac_muladd_16s_16s_32s_33_4_1_U35_n_15,mac_muladd_16s_16s_32s_33_4_1_U35_n_16,mac_muladd_16s_16s_32s_33_4_1_U35_n_17,mac_muladd_16s_16s_32s_33_4_1_U35_n_18,mac_muladd_16s_16s_32s_33_4_1_U35_n_19,mac_muladd_16s_16s_32s_33_4_1_U35_n_20,mac_muladd_16s_16s_32s_33_4_1_U35_n_21,mac_muladd_16s_16s_32s_33_4_1_U35_n_22,mac_muladd_16s_16s_32s_33_4_1_U35_n_23,mac_muladd_16s_16s_32s_33_4_1_U35_n_24,mac_muladd_16s_16s_32s_33_4_1_U35_n_25,mac_muladd_16s_16s_32s_33_4_1_U35_n_26,mac_muladd_16s_16s_32s_33_4_1_U35_n_27,mac_muladd_16s_16s_32s_33_4_1_U35_n_28,mac_muladd_16s_16s_32s_33_4_1_U35_n_29,mac_muladd_16s_16s_32s_33_4_1_U35_n_30,mac_muladd_16s_16s_32s_33_4_1_U35_n_31,mac_muladd_16s_16s_32s_33_4_1_U35_n_32,mac_muladd_16s_16s_32s_33_4_1_U35_n_33,mac_muladd_16s_16s_32s_33_4_1_U35_n_34,mac_muladd_16s_16s_32s_33_4_1_U35_n_35,mac_muladd_16s_16s_32s_33_4_1_U35_n_36,mac_muladd_16s_16s_32s_33_4_1_U35_n_37,mac_muladd_16s_16s_32s_33_4_1_U35_n_38,mac_muladd_16s_16s_32s_33_4_1_U35_n_39,mac_muladd_16s_16s_32s_33_4_1_U35_n_40,mac_muladd_16s_16s_32s_33_4_1_U35_n_41,mac_muladd_16s_16s_32s_33_4_1_U35_n_42,mac_muladd_16s_16s_32s_33_4_1_U35_n_43}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 mac_muladd_16s_16s_32s_33_4_1_U42
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .B(p_1_in__0),
        .CEA1(reg_588),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .O({mac_muladd_16s_16s_32s_33_4_1_U42_n_44,mac_muladd_16s_16s_32s_33_4_1_U42_n_45,mac_muladd_16s_16s_32s_33_4_1_U42_n_46,mac_muladd_16s_16s_32s_33_4_1_U42_n_47,mac_muladd_16s_16s_32s_33_4_1_U42_n_48,mac_muladd_16s_16s_32s_33_4_1_U42_n_49,mac_muladd_16s_16s_32s_33_4_1_U42_n_50,mac_muladd_16s_16s_32s_33_4_1_U42_n_51}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U42_n_11,mac_muladd_16s_16s_32s_33_4_1_U42_n_12,mac_muladd_16s_16s_32s_33_4_1_U42_n_13,mac_muladd_16s_16s_32s_33_4_1_U42_n_14,mac_muladd_16s_16s_32s_33_4_1_U42_n_15,mac_muladd_16s_16s_32s_33_4_1_U42_n_16,mac_muladd_16s_16s_32s_33_4_1_U42_n_17,mac_muladd_16s_16s_32s_33_4_1_U42_n_18,mac_muladd_16s_16s_32s_33_4_1_U42_n_19,mac_muladd_16s_16s_32s_33_4_1_U42_n_20,mac_muladd_16s_16s_32s_33_4_1_U42_n_21,mac_muladd_16s_16s_32s_33_4_1_U42_n_22,mac_muladd_16s_16s_32s_33_4_1_U42_n_23,mac_muladd_16s_16s_32s_33_4_1_U42_n_24,mac_muladd_16s_16s_32s_33_4_1_U42_n_25,mac_muladd_16s_16s_32s_33_4_1_U42_n_26,mac_muladd_16s_16s_32s_33_4_1_U42_n_27,mac_muladd_16s_16s_32s_33_4_1_U42_n_28,mac_muladd_16s_16s_32s_33_4_1_U42_n_29,mac_muladd_16s_16s_32s_33_4_1_U42_n_30,mac_muladd_16s_16s_32s_33_4_1_U42_n_31,mac_muladd_16s_16s_32s_33_4_1_U42_n_32,mac_muladd_16s_16s_32s_33_4_1_U42_n_33,mac_muladd_16s_16s_32s_33_4_1_U42_n_34,mac_muladd_16s_16s_32s_33_4_1_U42_n_35,mac_muladd_16s_16s_32s_33_4_1_U42_n_36,mac_muladd_16s_16s_32s_33_4_1_U42_n_37,mac_muladd_16s_16s_32s_33_4_1_U42_n_38,mac_muladd_16s_16s_32s_33_4_1_U42_n_39,mac_muladd_16s_16s_32s_33_4_1_U42_n_40,mac_muladd_16s_16s_32s_33_4_1_U42_n_41,mac_muladd_16s_16s_32s_33_4_1_U42_n_42,mac_muladd_16s_16s_32s_33_4_1_U42_n_43}),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state11}),
        .S({mul_16s_16s_32_1_1_U23_n_150,mul_16s_16s_32_1_1_U23_n_151,mul_16s_16s_32_1_1_U23_n_152,mul_16s_16s_32_1_1_U23_n_153,mul_16s_16s_32_1_1_U23_n_154,mul_16s_16s_32_1_1_U23_n_155,mul_16s_16s_32_1_1_U23_n_156,mul_16s_16s_32_1_1_U23_n_157}),
        .\ap_CS_fsm_reg[14] ({mac_muladd_16s_16s_32s_33_4_1_U42_n_52,mac_muladd_16s_16s_32s_33_4_1_U42_n_53,mac_muladd_16s_16s_32s_33_4_1_U42_n_54,mac_muladd_16s_16s_32s_33_4_1_U42_n_55,mac_muladd_16s_16s_32s_33_4_1_U42_n_56,mac_muladd_16s_16s_32s_33_4_1_U42_n_57,mac_muladd_16s_16s_32s_33_4_1_U42_n_58,mac_muladd_16s_16s_32s_33_4_1_U42_n_59}),
        .\ap_CS_fsm_reg[14]_0 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_60,mac_muladd_16s_16s_32s_33_4_1_U42_n_61,mac_muladd_16s_16s_32s_33_4_1_U42_n_62,mac_muladd_16s_16s_32s_33_4_1_U42_n_63,mac_muladd_16s_16s_32s_33_4_1_U42_n_64,mac_muladd_16s_16s_32s_33_4_1_U42_n_65,mac_muladd_16s_16s_32s_33_4_1_U42_n_66,mac_muladd_16s_16s_32s_33_4_1_U42_n_67}),
        .\ap_CS_fsm_reg[14]_1 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_68,mac_muladd_16s_16s_32s_33_4_1_U42_n_69,mac_muladd_16s_16s_32s_33_4_1_U42_n_70,mac_muladd_16s_16s_32s_33_4_1_U42_n_71,mac_muladd_16s_16s_32s_33_4_1_U42_n_72,mac_muladd_16s_16s_32s_33_4_1_U42_n_73,mac_muladd_16s_16s_32s_33_4_1_U42_n_74,mac_muladd_16s_16s_32s_33_4_1_U42_n_75}),
        .\ap_CS_fsm_reg[14]_2 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_76,mac_muladd_16s_16s_32s_33_4_1_U42_n_77,mac_muladd_16s_16s_32s_33_4_1_U42_n_78,mac_muladd_16s_16s_32s_33_4_1_U42_n_79,mac_muladd_16s_16s_32s_33_4_1_U42_n_80,mac_muladd_16s_16s_32s_33_4_1_U42_n_81,mac_muladd_16s_16s_32s_33_4_1_U42_n_82,mac_muladd_16s_16s_32s_33_4_1_U42_n_83}),
        .\ap_CS_fsm_reg[14]_3 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_84,mac_muladd_16s_16s_32s_33_4_1_U42_n_85,mac_muladd_16s_16s_32s_33_4_1_U42_n_86,mac_muladd_16s_16s_32s_33_4_1_U42_n_87,mac_muladd_16s_16s_32s_33_4_1_U42_n_88,mac_muladd_16s_16s_32s_33_4_1_U42_n_89,mac_muladd_16s_16s_32s_33_4_1_U42_n_90,mac_muladd_16s_16s_32s_33_4_1_U42_n_91}),
        .\ap_CS_fsm_reg[14]_4 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_92,mac_muladd_16s_16s_32s_33_4_1_U42_n_93,mac_muladd_16s_16s_32s_33_4_1_U42_n_94,mac_muladd_16s_16s_32s_33_4_1_U42_n_95,mac_muladd_16s_16s_32s_33_4_1_U42_n_96,mac_muladd_16s_16s_32s_33_4_1_U42_n_97,mac_muladd_16s_16s_32s_33_4_1_U42_n_98,mac_muladd_16s_16s_32s_33_4_1_U42_n_99}),
        .\ap_CS_fsm_reg[14]_5 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_100,mac_muladd_16s_16s_32s_33_4_1_U42_n_101,mac_muladd_16s_16s_32s_33_4_1_U42_n_102,mac_muladd_16s_16s_32s_33_4_1_U42_n_103,mac_muladd_16s_16s_32s_33_4_1_U42_n_104,mac_muladd_16s_16s_32s_33_4_1_U42_n_105,mac_muladd_16s_16s_32s_33_4_1_U42_n_106,mac_muladd_16s_16s_32s_33_4_1_U42_n_107}),
        .ap_clk(ap_clk),
        .\empty_87_fu_200_reg[15] ({mul_16s_16s_32_1_1_U23_n_158,mul_16s_16s_32_1_1_U23_n_159,mul_16s_16s_32_1_1_U23_n_160,mul_16s_16s_32_1_1_U23_n_161,mul_16s_16s_32_1_1_U23_n_162,mul_16s_16s_32_1_1_U23_n_163,mul_16s_16s_32_1_1_U23_n_164,mul_16s_16s_32_1_1_U23_n_165}),
        .\empty_87_fu_200_reg[23] ({mul_16s_16s_32_1_1_U23_n_166,mul_16s_16s_32_1_1_U23_n_167,mul_16s_16s_32_1_1_U23_n_168,mul_16s_16s_32_1_1_U23_n_169,mul_16s_16s_32_1_1_U23_n_170,mul_16s_16s_32_1_1_U23_n_171,mul_16s_16s_32_1_1_U23_n_172,mul_16s_16s_32_1_1_U23_n_173}),
        .\empty_87_fu_200_reg[31] ({mul_16s_16s_32_1_1_U23_n_174,mul_16s_16s_32_1_1_U23_n_175,mul_16s_16s_32_1_1_U23_n_176,mul_16s_16s_32_1_1_U23_n_177,mul_16s_16s_32_1_1_U23_n_178,mul_16s_16s_32_1_1_U23_n_179,mul_16s_16s_32_1_1_U23_n_180,mul_16s_16s_32_1_1_U23_n_181}),
        .\empty_87_fu_200_reg[39] ({mul_16s_16s_32_1_1_U23_n_182,mul_16s_16s_32_1_1_U23_n_183,mul_16s_16s_32_1_1_U23_n_184,mul_16s_16s_32_1_1_U23_n_185,mul_16s_16s_32_1_1_U23_n_186,mul_16s_16s_32_1_1_U23_n_187,mul_16s_16s_32_1_1_U23_n_188,mul_16s_16s_32_1_1_U23_n_189}),
        .\empty_87_fu_200_reg[47] ({mul_16s_16s_32_1_1_U23_n_190,mul_16s_16s_32_1_1_U23_n_191,mul_16s_16s_32_1_1_U23_n_192,mul_16s_16s_32_1_1_U23_n_193,mul_16s_16s_32_1_1_U23_n_194,mul_16s_16s_32_1_1_U23_n_195,mul_16s_16s_32_1_1_U23_n_196,mul_16s_16s_32_1_1_U23_n_197}),
        .\empty_87_fu_200_reg[55] ({mul_16s_16s_32_1_1_U23_n_198,mul_16s_16s_32_1_1_U23_n_199,mul_16s_16s_32_1_1_U23_n_200,mul_16s_16s_32_1_1_U23_n_201,mul_16s_16s_32_1_1_U23_n_202,mul_16s_16s_32_1_1_U23_n_203,mul_16s_16s_32_1_1_U23_n_204,mul_16s_16s_32_1_1_U23_n_205}),
        .\empty_87_fu_200_reg[63] ({mul_16s_16s_32_1_1_U23_n_11,mul_16s_16s_32_1_1_U23_n_12,mul_16s_16s_32_1_1_U23_n_13,mul_16s_16s_32_1_1_U23_n_14,mul_16s_16s_32_1_1_U23_n_15,mul_16s_16s_32_1_1_U23_n_16,mul_16s_16s_32_1_1_U23_n_17,mul_16s_16s_32_1_1_U23_n_18,mul_16s_16s_32_1_1_U23_n_19,mul_16s_16s_32_1_1_U23_n_20,mul_16s_16s_32_1_1_U23_n_21,mul_16s_16s_32_1_1_U23_n_22,mul_16s_16s_32_1_1_U23_n_23,mul_16s_16s_32_1_1_U23_n_24,mul_16s_16s_32_1_1_U23_n_25,mul_16s_16s_32_1_1_U23_n_26,mul_16s_16s_32_1_1_U23_n_27,mul_16s_16s_32_1_1_U23_n_28,mul_16s_16s_32_1_1_U23_n_29,mul_16s_16s_32_1_1_U23_n_30,mul_16s_16s_32_1_1_U23_n_31,mul_16s_16s_32_1_1_U23_n_32,mul_16s_16s_32_1_1_U23_n_33,mul_16s_16s_32_1_1_U23_n_34,mul_16s_16s_32_1_1_U23_n_35,mul_16s_16s_32_1_1_U23_n_36,mul_16s_16s_32_1_1_U23_n_37,mul_16s_16s_32_1_1_U23_n_38,mul_16s_16s_32_1_1_U23_n_39,mul_16s_16s_32_1_1_U23_n_40,mul_16s_16s_32_1_1_U23_n_41,mul_16s_16s_32_1_1_U23_n_42}),
        .\empty_87_fu_200_reg[63]_0 ({mul_16s_16s_32_1_1_U23_n_45,mul_16s_16s_32_1_1_U23_n_46,mul_16s_16s_32_1_1_U23_n_47,mul_16s_16s_32_1_1_U23_n_48,mul_16s_16s_32_1_1_U23_n_49,mul_16s_16s_32_1_1_U23_n_50,mul_16s_16s_32_1_1_U23_n_51,mul_16s_16s_32_1_1_U23_n_52}),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 mac_muladd_16s_16s_33s_33_4_1_U36
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U36_n_43),
        .O({mac_muladd_16s_16s_33s_33_4_1_U36_n_11,mac_muladd_16s_16s_33s_33_4_1_U36_n_12,mac_muladd_16s_16s_33s_33_4_1_U36_n_13,mac_muladd_16s_16s_33s_33_4_1_U36_n_14,mac_muladd_16s_16s_33s_33_4_1_U36_n_15,mac_muladd_16s_16s_33s_33_4_1_U36_n_16,mac_muladd_16s_16s_33s_33_4_1_U36_n_17,mac_muladd_16s_16s_33s_33_4_1_U36_n_18}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U35_n_11,mac_muladd_16s_16s_32s_33_4_1_U35_n_12,mac_muladd_16s_16s_32s_33_4_1_U35_n_13,mac_muladd_16s_16s_32s_33_4_1_U35_n_14,mac_muladd_16s_16s_32s_33_4_1_U35_n_15,mac_muladd_16s_16s_32s_33_4_1_U35_n_16,mac_muladd_16s_16s_32s_33_4_1_U35_n_17,mac_muladd_16s_16s_32s_33_4_1_U35_n_18,mac_muladd_16s_16s_32s_33_4_1_U35_n_19,mac_muladd_16s_16s_32s_33_4_1_U35_n_20,mac_muladd_16s_16s_32s_33_4_1_U35_n_21,mac_muladd_16s_16s_32s_33_4_1_U35_n_22,mac_muladd_16s_16s_32s_33_4_1_U35_n_23,mac_muladd_16s_16s_32s_33_4_1_U35_n_24,mac_muladd_16s_16s_32s_33_4_1_U35_n_25,mac_muladd_16s_16s_32s_33_4_1_U35_n_26,mac_muladd_16s_16s_32s_33_4_1_U35_n_27,mac_muladd_16s_16s_32s_33_4_1_U35_n_28,mac_muladd_16s_16s_32s_33_4_1_U35_n_29,mac_muladd_16s_16s_32s_33_4_1_U35_n_30,mac_muladd_16s_16s_32s_33_4_1_U35_n_31,mac_muladd_16s_16s_32s_33_4_1_U35_n_32,mac_muladd_16s_16s_32s_33_4_1_U35_n_33,mac_muladd_16s_16s_32s_33_4_1_U35_n_34,mac_muladd_16s_16s_32s_33_4_1_U35_n_35,mac_muladd_16s_16s_32s_33_4_1_U35_n_36,mac_muladd_16s_16s_32s_33_4_1_U35_n_37,mac_muladd_16s_16s_32s_33_4_1_U35_n_38,mac_muladd_16s_16s_32s_33_4_1_U35_n_39,mac_muladd_16s_16s_32s_33_4_1_U35_n_40,mac_muladd_16s_16s_32s_33_4_1_U35_n_41,mac_muladd_16s_16s_32s_33_4_1_U35_n_42,mac_muladd_16s_16s_32s_33_4_1_U35_n_43}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U31_n_11,mac_muladd_16s_16s_32s_33_4_1_U31_n_12,mac_muladd_16s_16s_32s_33_4_1_U31_n_13,mac_muladd_16s_16s_32s_33_4_1_U31_n_14,mac_muladd_16s_16s_32s_33_4_1_U31_n_15,mac_muladd_16s_16s_32s_33_4_1_U31_n_16,mac_muladd_16s_16s_32s_33_4_1_U31_n_17,mac_muladd_16s_16s_32s_33_4_1_U31_n_18,mac_muladd_16s_16s_32s_33_4_1_U31_n_19,mac_muladd_16s_16s_32s_33_4_1_U31_n_20,mac_muladd_16s_16s_32s_33_4_1_U31_n_21,mac_muladd_16s_16s_32s_33_4_1_U31_n_22,mac_muladd_16s_16s_32s_33_4_1_U31_n_23,mac_muladd_16s_16s_32s_33_4_1_U31_n_24,mac_muladd_16s_16s_32s_33_4_1_U31_n_25,mac_muladd_16s_16s_32s_33_4_1_U31_n_26,mac_muladd_16s_16s_32s_33_4_1_U31_n_27,mac_muladd_16s_16s_32s_33_4_1_U31_n_28,mac_muladd_16s_16s_32s_33_4_1_U31_n_29,mac_muladd_16s_16s_32s_33_4_1_U31_n_30,mac_muladd_16s_16s_32s_33_4_1_U31_n_31,mac_muladd_16s_16s_32s_33_4_1_U31_n_32,mac_muladd_16s_16s_32s_33_4_1_U31_n_33,mac_muladd_16s_16s_32s_33_4_1_U31_n_34,mac_muladd_16s_16s_32s_33_4_1_U31_n_35,mac_muladd_16s_16s_32s_33_4_1_U31_n_36,mac_muladd_16s_16s_32s_33_4_1_U31_n_37,mac_muladd_16s_16s_32s_33_4_1_U31_n_38,mac_muladd_16s_16s_32s_33_4_1_U31_n_39,mac_muladd_16s_16s_32s_33_4_1_U31_n_40,mac_muladd_16s_16s_32s_33_4_1_U31_n_41,mac_muladd_16s_16s_32s_33_4_1_U31_n_42,mac_muladd_16s_16s_32s_33_4_1_U31_n_43,mac_muladd_16s_16s_32s_33_4_1_U31_n_44,mac_muladd_16s_16s_32s_33_4_1_U31_n_45,mac_muladd_16s_16s_32s_33_4_1_U31_n_46,mac_muladd_16s_16s_32s_33_4_1_U31_n_47,mac_muladd_16s_16s_32s_33_4_1_U31_n_48,mac_muladd_16s_16s_32s_33_4_1_U31_n_49,mac_muladd_16s_16s_32s_33_4_1_U31_n_50,mac_muladd_16s_16s_32s_33_4_1_U31_n_51,mac_muladd_16s_16s_32s_33_4_1_U31_n_52,mac_muladd_16s_16s_32s_33_4_1_U31_n_53,mac_muladd_16s_16s_32s_33_4_1_U31_n_54,mac_muladd_16s_16s_32s_33_4_1_U31_n_55,mac_muladd_16s_16s_32s_33_4_1_U31_n_56,mac_muladd_16s_16s_32s_33_4_1_U31_n_57,mac_muladd_16s_16s_32s_33_4_1_U31_n_58}),
        .Q(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .ap_clk_0({mac_muladd_16s_16s_33s_33_4_1_U36_n_19,mac_muladd_16s_16s_33s_33_4_1_U36_n_20,mac_muladd_16s_16s_33s_33_4_1_U36_n_21,mac_muladd_16s_16s_33s_33_4_1_U36_n_22,mac_muladd_16s_16s_33s_33_4_1_U36_n_23,mac_muladd_16s_16s_33s_33_4_1_U36_n_24,mac_muladd_16s_16s_33s_33_4_1_U36_n_25,mac_muladd_16s_16s_33s_33_4_1_U36_n_26}),
        .ap_clk_1({mac_muladd_16s_16s_33s_33_4_1_U36_n_27,mac_muladd_16s_16s_33s_33_4_1_U36_n_28,mac_muladd_16s_16s_33s_33_4_1_U36_n_29,mac_muladd_16s_16s_33s_33_4_1_U36_n_30,mac_muladd_16s_16s_33s_33_4_1_U36_n_31,mac_muladd_16s_16s_33s_33_4_1_U36_n_32,mac_muladd_16s_16s_33s_33_4_1_U36_n_33,mac_muladd_16s_16s_33s_33_4_1_U36_n_34}),
        .ap_clk_2({mac_muladd_16s_16s_33s_33_4_1_U36_n_35,mac_muladd_16s_16s_33s_33_4_1_U36_n_36,mac_muladd_16s_16s_33s_33_4_1_U36_n_37,mac_muladd_16s_16s_33s_33_4_1_U36_n_38,mac_muladd_16s_16s_33s_33_4_1_U36_n_39,mac_muladd_16s_16s_33s_33_4_1_U36_n_40,mac_muladd_16s_16s_33s_33_4_1_U36_n_41,mac_muladd_16s_16s_33s_33_4_1_U36_n_42}),
        .\empty_81_fu_176[39]_i_24 (mac_muladd_16s_16s_33s_33_4_1_U36_n_44),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 mac_muladd_16s_16s_33s_33_4_1_U37
       (.CO(mul_16s_16s_32_1_1_U23_n_85),
        .D(empty_85_fu_1920_in[63:32]),
        .DI({\empty_85_fu_192[39]_i_2_n_11 ,\empty_85_fu_192[39]_i_3_n_11 ,\empty_85_fu_192[39]_i_4_n_11 ,\empty_85_fu_192[39]_i_5_n_11 ,\empty_85_fu_192[39]_i_6_n_11 ,mul_16s_16s_32_1_1_U23_n_43}),
        .\L_ACF_load_4_reg_2332_reg[0] (mac_muladd_16s_16s_33s_33_4_1_U37_n_76),
        .P({mac_muladd_16s_16s_33s_33_4_1_U37_n_11,mac_muladd_16s_16s_33s_33_4_1_U37_n_12,mac_muladd_16s_16s_33s_33_4_1_U37_n_13,mac_muladd_16s_16s_33s_33_4_1_U37_n_14,mac_muladd_16s_16s_33s_33_4_1_U37_n_15,mac_muladd_16s_16s_33s_33_4_1_U37_n_16,mac_muladd_16s_16s_33s_33_4_1_U37_n_17,mac_muladd_16s_16s_33s_33_4_1_U37_n_18,mac_muladd_16s_16s_33s_33_4_1_U37_n_19,mac_muladd_16s_16s_33s_33_4_1_U37_n_20,mac_muladd_16s_16s_33s_33_4_1_U37_n_21,mac_muladd_16s_16s_33s_33_4_1_U37_n_22,mac_muladd_16s_16s_33s_33_4_1_U37_n_23,mac_muladd_16s_16s_33s_33_4_1_U37_n_24,mac_muladd_16s_16s_33s_33_4_1_U37_n_25,mac_muladd_16s_16s_33s_33_4_1_U37_n_26,mac_muladd_16s_16s_33s_33_4_1_U37_n_27,mac_muladd_16s_16s_33s_33_4_1_U37_n_28,mac_muladd_16s_16s_33s_33_4_1_U37_n_29,mac_muladd_16s_16s_33s_33_4_1_U37_n_30,mac_muladd_16s_16s_33s_33_4_1_U37_n_31,mac_muladd_16s_16s_33s_33_4_1_U37_n_32,mac_muladd_16s_16s_33s_33_4_1_U37_n_33,mac_muladd_16s_16s_33s_33_4_1_U37_n_34,mac_muladd_16s_16s_33s_33_4_1_U37_n_35,mac_muladd_16s_16s_33s_33_4_1_U37_n_36,mac_muladd_16s_16s_33s_33_4_1_U37_n_37,mac_muladd_16s_16s_33s_33_4_1_U37_n_38,mac_muladd_16s_16s_33s_33_4_1_U37_n_39,mac_muladd_16s_16s_33s_33_4_1_U37_n_40,mac_muladd_16s_16s_33s_33_4_1_U37_n_41,mac_muladd_16s_16s_33s_33_4_1_U37_n_42,mac_muladd_16s_16s_33s_33_4_1_U37_n_43}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U32_n_12,mac_muladd_16s_16s_32s_33_4_1_U32_n_13,mac_muladd_16s_16s_32s_33_4_1_U32_n_14,mac_muladd_16s_16s_32s_33_4_1_U32_n_15,mac_muladd_16s_16s_32s_33_4_1_U32_n_16,mac_muladd_16s_16s_32s_33_4_1_U32_n_17,mac_muladd_16s_16s_32s_33_4_1_U32_n_18,mac_muladd_16s_16s_32s_33_4_1_U32_n_19,mac_muladd_16s_16s_32s_33_4_1_U32_n_20,mac_muladd_16s_16s_32s_33_4_1_U32_n_21,mac_muladd_16s_16s_32s_33_4_1_U32_n_22,mac_muladd_16s_16s_32s_33_4_1_U32_n_23,mac_muladd_16s_16s_32s_33_4_1_U32_n_24,mac_muladd_16s_16s_32s_33_4_1_U32_n_25,mac_muladd_16s_16s_32s_33_4_1_U32_n_26,mac_muladd_16s_16s_32s_33_4_1_U32_n_27,mac_muladd_16s_16s_32s_33_4_1_U32_n_28,mac_muladd_16s_16s_32s_33_4_1_U32_n_29,mac_muladd_16s_16s_32s_33_4_1_U32_n_30,mac_muladd_16s_16s_32s_33_4_1_U32_n_31,mac_muladd_16s_16s_32s_33_4_1_U32_n_32,mac_muladd_16s_16s_32s_33_4_1_U32_n_33,mac_muladd_16s_16s_32s_33_4_1_U32_n_34,mac_muladd_16s_16s_32s_33_4_1_U32_n_35,mac_muladd_16s_16s_32s_33_4_1_U32_n_36,mac_muladd_16s_16s_32s_33_4_1_U32_n_37,mac_muladd_16s_16s_32s_33_4_1_U32_n_38,mac_muladd_16s_16s_32s_33_4_1_U32_n_39,mac_muladd_16s_16s_32s_33_4_1_U32_n_40,mac_muladd_16s_16s_32s_33_4_1_U32_n_41,mac_muladd_16s_16s_32s_33_4_1_U32_n_42,mac_muladd_16s_16s_32s_33_4_1_U32_n_43,mac_muladd_16s_16s_32s_33_4_1_U32_n_44,mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59}),
        .Q(ap_CS_fsm_state10),
        .S({\empty_85_fu_192[39]_i_10_n_11 ,\empty_85_fu_192[39]_i_11_n_11 ,\empty_85_fu_192[39]_i_12_n_11 ,\empty_85_fu_192[39]_i_13_n_11 ,\empty_85_fu_192[39]_i_14_n_11 ,mul_16s_16s_32_1_1_U23_n_206}),
        .ap_clk(ap_clk),
        .\empty_85_fu_192_reg[39] ({mul_ln102_reg_2394_reg_n_85,mul_ln102_reg_2394_reg_n_116}),
        .\empty_85_fu_192_reg[39]_0 ({L_ACF_load_4_reg_2332[33:32],L_ACF_load_4_reg_2332[0]}),
        .\empty_85_fu_192_reg[39]_1 (\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .\empty_85_fu_192_reg[39]_2 ({\empty_85_fu_192_reg_n_11_[33] ,\empty_85_fu_192_reg_n_11_[32] ,\empty_85_fu_192_reg_n_11_[0] }),
        .\empty_85_fu_192_reg[39]_3 ({mul_16s_16s_32_1_1_U23_n_11,mul_16s_16s_32_1_1_U23_n_42}),
        .\empty_85_fu_192_reg[39]_4 (\empty_85_fu_192[39]_i_19_n_11 ),
        .\empty_85_fu_192_reg[39]_5 (mul_16s_16s_32_1_1_U23_n_44),
        .\empty_85_fu_192_reg[47] ({\empty_85_fu_192[47]_i_2_n_11 ,\empty_85_fu_192[47]_i_3_n_11 ,\empty_85_fu_192[47]_i_4_n_11 ,\empty_85_fu_192[47]_i_5_n_11 ,\empty_85_fu_192[47]_i_6_n_11 ,\empty_85_fu_192[47]_i_7_n_11 ,\empty_85_fu_192[47]_i_8_n_11 ,\empty_85_fu_192[47]_i_9_n_11 }),
        .\empty_85_fu_192_reg[47]_0 ({\empty_85_fu_192[47]_i_10_n_11 ,\empty_85_fu_192[47]_i_11_n_11 ,\empty_85_fu_192[47]_i_12_n_11 ,\empty_85_fu_192[47]_i_13_n_11 ,\empty_85_fu_192[47]_i_14_n_11 ,\empty_85_fu_192[47]_i_15_n_11 ,\empty_85_fu_192[47]_i_16_n_11 ,\empty_85_fu_192[47]_i_17_n_11 }),
        .\empty_85_fu_192_reg[55] ({\empty_85_fu_192[55]_i_2_n_11 ,\empty_85_fu_192[55]_i_3_n_11 ,\empty_85_fu_192[55]_i_4_n_11 ,\empty_85_fu_192[55]_i_5_n_11 ,\empty_85_fu_192[55]_i_6_n_11 ,\empty_85_fu_192[55]_i_7_n_11 ,\empty_85_fu_192[55]_i_8_n_11 ,\empty_85_fu_192[55]_i_9_n_11 }),
        .\empty_85_fu_192_reg[55]_0 ({\empty_85_fu_192[55]_i_10_n_11 ,\empty_85_fu_192[55]_i_11_n_11 ,\empty_85_fu_192[55]_i_12_n_11 ,\empty_85_fu_192[55]_i_13_n_11 ,\empty_85_fu_192[55]_i_14_n_11 ,\empty_85_fu_192[55]_i_15_n_11 ,\empty_85_fu_192[55]_i_16_n_11 ,\empty_85_fu_192[55]_i_17_n_11 }),
        .\empty_85_fu_192_reg[63] ({\empty_85_fu_192[63]_i_3_n_11 ,\empty_85_fu_192[63]_i_4_n_11 ,\empty_85_fu_192[63]_i_5_n_11 ,\empty_85_fu_192[63]_i_6_n_11 ,\empty_85_fu_192[63]_i_7_n_11 ,\empty_85_fu_192[63]_i_8_n_11 ,\empty_85_fu_192[63]_i_9_n_11 }),
        .\empty_85_fu_192_reg[63]_0 ({\empty_85_fu_192[63]_i_10_n_11 ,\empty_85_fu_192[63]_i_11_n_11 ,\empty_85_fu_192[63]_i_12_n_11 ,\empty_85_fu_192[63]_i_13_n_11 ,\empty_85_fu_192[63]_i_14_n_11 ,\empty_85_fu_192[63]_i_15_n_11 ,\empty_85_fu_192[63]_i_16_n_11 ,\empty_85_fu_192[63]_i_17_n_11 }),
        .\empty_85_fu_192_reg[7] (\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 mul_16s_16s_32_1_1_U10
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .CO(mac_muladd_16s_16s_33s_33_4_1_U36_n_43),
        .D(add_ln119_1_fu_1233_p2),
        .DI({\empty_81_fu_176[39]_i_2_n_11 ,\empty_81_fu_176[39]_i_3_n_11 ,\empty_81_fu_176[39]_i_4_n_11 ,\empty_81_fu_176[39]_i_5_n_11 ,mac_muladd_16s_16s_32s_33_4_1_U34_n_47}),
        .O({mac_muladd_16s_16s_33s_33_4_1_U36_n_11,mac_muladd_16s_16s_33s_33_4_1_U36_n_12,mac_muladd_16s_16s_33s_33_4_1_U36_n_13,mac_muladd_16s_16s_33s_33_4_1_U36_n_14,mac_muladd_16s_16s_33s_33_4_1_U36_n_15,mac_muladd_16s_16s_33s_33_4_1_U36_n_16,mac_muladd_16s_16s_33s_33_4_1_U36_n_17,mac_muladd_16s_16s_33s_33_4_1_U36_n_18}),
        .P({mul_16s_16s_32_1_1_U10_n_11,mul_16s_16s_32_1_1_U10_n_12}),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state7}),
        .S({\add_ln119_1_reg_2414[39]_i_3_n_11 ,\add_ln119_1_reg_2414[39]_i_4_n_11 ,\add_ln119_1_reg_2414[39]_i_5_n_11 ,\add_ln119_1_reg_2414[39]_i_6_n_11 ,\add_ln119_1_reg_2414[39]_i_7_n_11 ,\add_ln119_1_reg_2414[39]_i_8_n_11 ,\add_ln119_1_reg_2414[39]_i_9_n_11 }),
        .\add_ln119_1_reg_2414_reg[47] ({\add_ln119_1_reg_2414[47]_i_2_n_11 ,\add_ln119_1_reg_2414[47]_i_3_n_11 ,\add_ln119_1_reg_2414[47]_i_4_n_11 ,\add_ln119_1_reg_2414[47]_i_5_n_11 ,\add_ln119_1_reg_2414[47]_i_6_n_11 ,\add_ln119_1_reg_2414[47]_i_7_n_11 ,\add_ln119_1_reg_2414[47]_i_8_n_11 ,\add_ln119_1_reg_2414[47]_i_9_n_11 }),
        .\add_ln119_1_reg_2414_reg[55] ({\add_ln119_1_reg_2414[55]_i_2_n_11 ,\add_ln119_1_reg_2414[55]_i_3_n_11 ,\add_ln119_1_reg_2414[55]_i_4_n_11 ,\add_ln119_1_reg_2414[55]_i_5_n_11 ,\add_ln119_1_reg_2414[55]_i_6_n_11 ,\add_ln119_1_reg_2414[55]_i_7_n_11 ,\add_ln119_1_reg_2414[55]_i_8_n_11 ,\add_ln119_1_reg_2414[55]_i_9_n_11 }),
        .\add_ln119_1_reg_2414_reg[61] (empty_81_fu_176),
        .\add_ln119_1_reg_2414_reg[63] (reg_593[61:0]),
        .\add_ln119_1_reg_2414_reg[63]_0 ({\add_ln119_1_reg_2414[63]_i_2_n_11 ,\add_ln119_1_reg_2414[63]_i_3_n_11 ,\add_ln119_1_reg_2414[63]_i_4_n_11 ,\add_ln119_1_reg_2414[63]_i_5_n_11 ,\add_ln119_1_reg_2414[63]_i_6_n_11 ,\add_ln119_1_reg_2414[63]_i_7_n_11 ,\add_ln119_1_reg_2414[63]_i_8_n_11 ,\add_ln119_1_reg_2414[63]_i_9_n_11 }),
        .ap_clk(ap_clk),
        .\empty_81_fu_176_reg[15] ({mac_muladd_16s_16s_33s_33_4_1_U36_n_19,mac_muladd_16s_16s_33s_33_4_1_U36_n_20,mac_muladd_16s_16s_33s_33_4_1_U36_n_21,mac_muladd_16s_16s_33s_33_4_1_U36_n_22,mac_muladd_16s_16s_33s_33_4_1_U36_n_23,mac_muladd_16s_16s_33s_33_4_1_U36_n_24,mac_muladd_16s_16s_33s_33_4_1_U36_n_25,mac_muladd_16s_16s_33s_33_4_1_U36_n_26}),
        .\empty_81_fu_176_reg[15]_0 (\empty_81_fu_176[15]_i_26_n_11 ),
        .\empty_81_fu_176_reg[15]_1 (\empty_81_fu_176[15]_i_25_n_11 ),
        .\empty_81_fu_176_reg[15]_2 (\empty_81_fu_176[15]_i_24_n_11 ),
        .\empty_81_fu_176_reg[15]_3 (\empty_81_fu_176[15]_i_23_n_11 ),
        .\empty_81_fu_176_reg[15]_4 (\empty_81_fu_176[15]_i_22_n_11 ),
        .\empty_81_fu_176_reg[15]_5 (\empty_81_fu_176[15]_i_21_n_11 ),
        .\empty_81_fu_176_reg[15]_6 (\empty_81_fu_176[15]_i_20_n_11 ),
        .\empty_81_fu_176_reg[15]_7 (\empty_81_fu_176[15]_i_19_n_11 ),
        .\empty_81_fu_176_reg[23] ({mac_muladd_16s_16s_33s_33_4_1_U36_n_27,mac_muladd_16s_16s_33s_33_4_1_U36_n_28,mac_muladd_16s_16s_33s_33_4_1_U36_n_29,mac_muladd_16s_16s_33s_33_4_1_U36_n_30,mac_muladd_16s_16s_33s_33_4_1_U36_n_31,mac_muladd_16s_16s_33s_33_4_1_U36_n_32,mac_muladd_16s_16s_33s_33_4_1_U36_n_33,mac_muladd_16s_16s_33s_33_4_1_U36_n_34}),
        .\empty_81_fu_176_reg[23]_0 (\ap_CS_fsm_reg[14]_rep__3_n_11 ),
        .\empty_81_fu_176_reg[23]_1 (\empty_81_fu_176[23]_i_26_n_11 ),
        .\empty_81_fu_176_reg[23]_2 (\empty_81_fu_176[23]_i_25_n_11 ),
        .\empty_81_fu_176_reg[23]_3 (\empty_81_fu_176[23]_i_24_n_11 ),
        .\empty_81_fu_176_reg[23]_4 (\empty_81_fu_176[23]_i_23_n_11 ),
        .\empty_81_fu_176_reg[23]_5 (\empty_81_fu_176[23]_i_22_n_11 ),
        .\empty_81_fu_176_reg[23]_6 (\empty_81_fu_176[23]_i_21_n_11 ),
        .\empty_81_fu_176_reg[23]_7 (\empty_81_fu_176[23]_i_20_n_11 ),
        .\empty_81_fu_176_reg[23]_8 (\empty_81_fu_176[23]_i_19_n_11 ),
        .\empty_81_fu_176_reg[31] ({mac_muladd_16s_16s_33s_33_4_1_U36_n_35,mac_muladd_16s_16s_33s_33_4_1_U36_n_36,mac_muladd_16s_16s_33s_33_4_1_U36_n_37,mac_muladd_16s_16s_33s_33_4_1_U36_n_38,mac_muladd_16s_16s_33s_33_4_1_U36_n_39,mac_muladd_16s_16s_33s_33_4_1_U36_n_40,mac_muladd_16s_16s_33s_33_4_1_U36_n_41,mac_muladd_16s_16s_33s_33_4_1_U36_n_42}),
        .\empty_81_fu_176_reg[31]_0 (\empty_81_fu_176[31]_i_26_n_11 ),
        .\empty_81_fu_176_reg[31]_1 (\empty_81_fu_176[31]_i_25_n_11 ),
        .\empty_81_fu_176_reg[31]_2 (\empty_81_fu_176[31]_i_24_n_11 ),
        .\empty_81_fu_176_reg[31]_3 (\empty_81_fu_176[31]_i_23_n_11 ),
        .\empty_81_fu_176_reg[31]_4 (\empty_81_fu_176[31]_i_22_n_11 ),
        .\empty_81_fu_176_reg[31]_5 (\empty_81_fu_176[31]_i_21_n_11 ),
        .\empty_81_fu_176_reg[31]_6 (\empty_81_fu_176[31]_i_20_n_11 ),
        .\empty_81_fu_176_reg[31]_7 (\empty_81_fu_176[31]_i_19_n_11 ),
        .\empty_81_fu_176_reg[39] ({\empty_81_fu_176_reg_n_11_[35] ,\empty_81_fu_176_reg_n_11_[33] ,\empty_81_fu_176_reg_n_11_[31] ,\empty_81_fu_176_reg_n_11_[30] ,\empty_81_fu_176_reg_n_11_[29] ,\empty_81_fu_176_reg_n_11_[28] ,\empty_81_fu_176_reg_n_11_[27] ,\empty_81_fu_176_reg_n_11_[26] ,\empty_81_fu_176_reg_n_11_[25] ,\empty_81_fu_176_reg_n_11_[24] ,\empty_81_fu_176_reg_n_11_[23] ,\empty_81_fu_176_reg_n_11_[22] ,\empty_81_fu_176_reg_n_11_[21] ,\empty_81_fu_176_reg_n_11_[20] ,\empty_81_fu_176_reg_n_11_[19] ,\empty_81_fu_176_reg_n_11_[18] ,\empty_81_fu_176_reg_n_11_[17] ,\empty_81_fu_176_reg_n_11_[16] ,\empty_81_fu_176_reg_n_11_[15] ,\empty_81_fu_176_reg_n_11_[14] ,\empty_81_fu_176_reg_n_11_[13] ,\empty_81_fu_176_reg_n_11_[12] ,\empty_81_fu_176_reg_n_11_[11] ,\empty_81_fu_176_reg_n_11_[10] ,\empty_81_fu_176_reg_n_11_[9] ,\empty_81_fu_176_reg_n_11_[8] ,\empty_81_fu_176_reg_n_11_[7] ,\empty_81_fu_176_reg_n_11_[6] ,\empty_81_fu_176_reg_n_11_[5] ,\empty_81_fu_176_reg_n_11_[4] ,\empty_81_fu_176_reg_n_11_[3] ,\empty_81_fu_176_reg_n_11_[2] ,\empty_81_fu_176_reg_n_11_[1] ,\empty_81_fu_176_reg_n_11_[0] }),
        .\empty_81_fu_176_reg[39]_0 ({add_ln119_1_reg_2414[35],add_ln119_1_reg_2414[33],add_ln119_1_reg_2414[31:0]}),
        .\empty_81_fu_176_reg[39]_1 ({mac_muladd_16s_16s_32s_33_4_1_U34_n_11,mac_muladd_16s_16s_32s_33_4_1_U34_n_12,mac_muladd_16s_16s_32s_33_4_1_U34_n_13,mac_muladd_16s_16s_32s_33_4_1_U34_n_14,mac_muladd_16s_16s_32s_33_4_1_U34_n_15,mac_muladd_16s_16s_32s_33_4_1_U34_n_16,mac_muladd_16s_16s_32s_33_4_1_U34_n_17,mac_muladd_16s_16s_32s_33_4_1_U34_n_18,mac_muladd_16s_16s_32s_33_4_1_U34_n_19,mac_muladd_16s_16s_32s_33_4_1_U34_n_20,mac_muladd_16s_16s_32s_33_4_1_U34_n_21,mac_muladd_16s_16s_32s_33_4_1_U34_n_22,mac_muladd_16s_16s_32s_33_4_1_U34_n_23,mac_muladd_16s_16s_32s_33_4_1_U34_n_24,mac_muladd_16s_16s_32s_33_4_1_U34_n_25,mac_muladd_16s_16s_32s_33_4_1_U34_n_26,mac_muladd_16s_16s_32s_33_4_1_U34_n_27,mac_muladd_16s_16s_32s_33_4_1_U34_n_28,mac_muladd_16s_16s_32s_33_4_1_U34_n_29,mac_muladd_16s_16s_32s_33_4_1_U34_n_30,mac_muladd_16s_16s_32s_33_4_1_U34_n_31,mac_muladd_16s_16s_32s_33_4_1_U34_n_32,mac_muladd_16s_16s_32s_33_4_1_U34_n_33,mac_muladd_16s_16s_32s_33_4_1_U34_n_34,mac_muladd_16s_16s_32s_33_4_1_U34_n_35,mac_muladd_16s_16s_32s_33_4_1_U34_n_36,mac_muladd_16s_16s_32s_33_4_1_U34_n_37,mac_muladd_16s_16s_32s_33_4_1_U34_n_38,mac_muladd_16s_16s_32s_33_4_1_U34_n_39,mac_muladd_16s_16s_32s_33_4_1_U34_n_40,mac_muladd_16s_16s_32s_33_4_1_U34_n_41,mac_muladd_16s_16s_32s_33_4_1_U34_n_42,mac_muladd_16s_16s_32s_33_4_1_U34_n_43}),
        .\empty_81_fu_176_reg[39]_2 (\empty_81_fu_176[39]_i_19_n_11 ),
        .\empty_81_fu_176_reg[39]_3 ({\empty_81_fu_176[39]_i_10_n_11 ,\empty_81_fu_176[39]_i_11_n_11 ,\empty_81_fu_176[39]_i_12_n_11 ,\empty_81_fu_176[39]_i_13_n_11 ,mac_muladd_16s_16s_32s_33_4_1_U34_n_45,mac_muladd_16s_16s_32s_33_4_1_U34_n_46}),
        .\empty_81_fu_176_reg[39]_4 (mac_muladd_16s_16s_33s_33_4_1_U36_n_44),
        .\empty_81_fu_176_reg[39]_5 (\empty_81_fu_176[39]_i_22_n_11 ),
        .\empty_81_fu_176_reg[47] ({\empty_81_fu_176[47]_i_2_n_11 ,\empty_81_fu_176[47]_i_3_n_11 ,\empty_81_fu_176[47]_i_4_n_11 ,\empty_81_fu_176[47]_i_5_n_11 ,\empty_81_fu_176[47]_i_6_n_11 ,\empty_81_fu_176[47]_i_7_n_11 ,\empty_81_fu_176[47]_i_8_n_11 ,\empty_81_fu_176[47]_i_9_n_11 }),
        .\empty_81_fu_176_reg[47]_0 ({\empty_81_fu_176[47]_i_10_n_11 ,\empty_81_fu_176[47]_i_11_n_11 ,\empty_81_fu_176[47]_i_12_n_11 ,\empty_81_fu_176[47]_i_13_n_11 ,\empty_81_fu_176[47]_i_14_n_11 ,\empty_81_fu_176[47]_i_15_n_11 ,\empty_81_fu_176[47]_i_16_n_11 ,\empty_81_fu_176[47]_i_17_n_11 }),
        .\empty_81_fu_176_reg[55] ({\empty_81_fu_176[55]_i_2_n_11 ,\empty_81_fu_176[55]_i_3_n_11 ,\empty_81_fu_176[55]_i_4_n_11 ,\empty_81_fu_176[55]_i_5_n_11 ,\empty_81_fu_176[55]_i_6_n_11 ,\empty_81_fu_176[55]_i_7_n_11 ,\empty_81_fu_176[55]_i_8_n_11 ,\empty_81_fu_176[55]_i_9_n_11 }),
        .\empty_81_fu_176_reg[55]_0 ({\empty_81_fu_176[55]_i_10_n_11 ,\empty_81_fu_176[55]_i_11_n_11 ,\empty_81_fu_176[55]_i_12_n_11 ,\empty_81_fu_176[55]_i_13_n_11 ,\empty_81_fu_176[55]_i_14_n_11 ,\empty_81_fu_176[55]_i_15_n_11 ,\empty_81_fu_176[55]_i_16_n_11 ,\empty_81_fu_176[55]_i_17_n_11 }),
        .\empty_81_fu_176_reg[63] ({\empty_81_fu_176[63]_i_2_n_11 ,\empty_81_fu_176[63]_i_3_n_11 ,\empty_81_fu_176[63]_i_4_n_11 ,\empty_81_fu_176[63]_i_5_n_11 ,\empty_81_fu_176[63]_i_6_n_11 ,\empty_81_fu_176[63]_i_7_n_11 ,\empty_81_fu_176[63]_i_8_n_11 }),
        .\empty_81_fu_176_reg[63]_0 ({\empty_81_fu_176[63]_i_9_n_11 ,\empty_81_fu_176[63]_i_10_n_11 ,\empty_81_fu_176[63]_i_11_n_11 ,\empty_81_fu_176[63]_i_12_n_11 ,\empty_81_fu_176[63]_i_13_n_11 ,\empty_81_fu_176[63]_i_14_n_11 ,\empty_81_fu_176[63]_i_15_n_11 ,\empty_81_fu_176[63]_i_16_n_11 }),
        .\empty_81_fu_176_reg[7] (\ap_CS_fsm_reg[14]_rep__2_n_11 ),
        .\empty_81_fu_176_reg[7]_0 (mac_muladd_16s_16s_32s_33_4_1_U34_n_44),
        .\empty_81_fu_176_reg[7]_1 (\empty_81_fu_176[7]_i_23_n_11 ),
        .\empty_81_fu_176_reg[7]_2 (\empty_81_fu_176[7]_i_22_n_11 ),
        .\empty_81_fu_176_reg[7]_3 (\empty_81_fu_176[7]_i_21_n_11 ),
        .\empty_81_fu_176_reg[7]_4 (\empty_81_fu_176[7]_i_20_n_11 ),
        .\empty_81_fu_176_reg[7]_5 (\empty_81_fu_176[7]_i_19_n_11 ),
        .\empty_81_fu_176_reg[7]_6 (\empty_81_fu_176[7]_i_18_n_11 ),
        .\empty_81_fu_176_reg[7]_7 (\empty_81_fu_176[7]_i_17_n_11 ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 mul_16s_16s_32_1_1_U16
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .D(empty_86_fu_196),
        .DI({\empty_86_fu_196[39]_i_2_n_11 ,\empty_86_fu_196[39]_i_3_n_11 ,\empty_86_fu_196[39]_i_4_n_11 ,\empty_86_fu_196[39]_i_5_n_11 ,\empty_86_fu_196[39]_i_6_n_11 ,mac_muladd_16s_16s_32s_33_4_1_U33_n_91}),
        .P({mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_12,mul_16s_16s_32_1_1_U22_n_13,mul_16s_16s_32_1_1_U22_n_14,mul_16s_16s_32_1_1_U22_n_15,mul_16s_16s_32_1_1_U22_n_16,mul_16s_16s_32_1_1_U22_n_17,mul_16s_16s_32_1_1_U22_n_18,mul_16s_16s_32_1_1_U22_n_19,mul_16s_16s_32_1_1_U22_n_20,mul_16s_16s_32_1_1_U22_n_21,mul_16s_16s_32_1_1_U22_n_22,mul_16s_16s_32_1_1_U22_n_23,mul_16s_16s_32_1_1_U22_n_24,mul_16s_16s_32_1_1_U22_n_25,mul_16s_16s_32_1_1_U22_n_26,mul_16s_16s_32_1_1_U22_n_27,mul_16s_16s_32_1_1_U22_n_28,mul_16s_16s_32_1_1_U22_n_29,mul_16s_16s_32_1_1_U22_n_30,mul_16s_16s_32_1_1_U22_n_31,mul_16s_16s_32_1_1_U22_n_32,mul_16s_16s_32_1_1_U22_n_33,mul_16s_16s_32_1_1_U22_n_34,mul_16s_16s_32_1_1_U22_n_35,mul_16s_16s_32_1_1_U22_n_36,mul_16s_16s_32_1_1_U22_n_37,mul_16s_16s_32_1_1_U22_n_38,mul_16s_16s_32_1_1_U22_n_39,mul_16s_16s_32_1_1_U22_n_40,mul_16s_16s_32_1_1_U22_n_41,mul_16s_16s_32_1_1_U22_n_42}),
        .Q({Q[1],ap_CS_fsm_state12,ap_CS_fsm_state10}),
        .S({\empty_86_fu_196[39]_i_10_n_11 ,\empty_86_fu_196[39]_i_11_n_11 ,\empty_86_fu_196[39]_i_12_n_11 ,\empty_86_fu_196[39]_i_13_n_11 ,\empty_86_fu_196[39]_i_14_n_11 ,mac_muladd_16s_16s_32s_33_4_1_U33_n_92}),
        .ap_clk(ap_clk),
        .\empty_86_fu_196_reg[15] (mac_muladd_16s_16s_32s_33_4_1_U33_n_67),
        .\empty_86_fu_196_reg[15]_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_68),
        .\empty_86_fu_196_reg[15]_1 (mac_muladd_16s_16s_32s_33_4_1_U33_n_69),
        .\empty_86_fu_196_reg[15]_2 (mac_muladd_16s_16s_32s_33_4_1_U33_n_70),
        .\empty_86_fu_196_reg[15]_3 (mac_muladd_16s_16s_32s_33_4_1_U33_n_71),
        .\empty_86_fu_196_reg[15]_4 (mac_muladd_16s_16s_32s_33_4_1_U33_n_72),
        .\empty_86_fu_196_reg[15]_5 (mac_muladd_16s_16s_32s_33_4_1_U33_n_73),
        .\empty_86_fu_196_reg[15]_6 (mac_muladd_16s_16s_32s_33_4_1_U33_n_74),
        .\empty_86_fu_196_reg[23] (mac_muladd_16s_16s_32s_33_4_1_U33_n_75),
        .\empty_86_fu_196_reg[23]_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_76),
        .\empty_86_fu_196_reg[23]_1 (mac_muladd_16s_16s_32s_33_4_1_U33_n_77),
        .\empty_86_fu_196_reg[23]_2 (mac_muladd_16s_16s_32s_33_4_1_U33_n_78),
        .\empty_86_fu_196_reg[23]_3 (mac_muladd_16s_16s_32s_33_4_1_U33_n_79),
        .\empty_86_fu_196_reg[23]_4 (mac_muladd_16s_16s_32s_33_4_1_U33_n_80),
        .\empty_86_fu_196_reg[23]_5 (mac_muladd_16s_16s_32s_33_4_1_U33_n_81),
        .\empty_86_fu_196_reg[23]_6 (mac_muladd_16s_16s_32s_33_4_1_U33_n_82),
        .\empty_86_fu_196_reg[31] (mac_muladd_16s_16s_32s_33_4_1_U33_n_83),
        .\empty_86_fu_196_reg[31]_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_84),
        .\empty_86_fu_196_reg[31]_1 (mac_muladd_16s_16s_32s_33_4_1_U33_n_85),
        .\empty_86_fu_196_reg[31]_2 (mac_muladd_16s_16s_32s_33_4_1_U33_n_86),
        .\empty_86_fu_196_reg[31]_3 (mac_muladd_16s_16s_32s_33_4_1_U33_n_87),
        .\empty_86_fu_196_reg[31]_4 (mac_muladd_16s_16s_32s_33_4_1_U33_n_88),
        .\empty_86_fu_196_reg[31]_5 (mac_muladd_16s_16s_32s_33_4_1_U33_n_89),
        .\empty_86_fu_196_reg[31]_6 (mac_muladd_16s_16s_32s_33_4_1_U33_n_90),
        .\empty_86_fu_196_reg[39] ({\empty_86_fu_196_reg_n_11_[33] ,\empty_86_fu_196_reg_n_11_[32] ,\empty_86_fu_196_reg_n_11_[31] ,\empty_86_fu_196_reg_n_11_[30] ,\empty_86_fu_196_reg_n_11_[29] ,\empty_86_fu_196_reg_n_11_[28] ,\empty_86_fu_196_reg_n_11_[27] ,\empty_86_fu_196_reg_n_11_[26] ,\empty_86_fu_196_reg_n_11_[25] ,\empty_86_fu_196_reg_n_11_[24] ,\empty_86_fu_196_reg_n_11_[23] ,\empty_86_fu_196_reg_n_11_[22] ,\empty_86_fu_196_reg_n_11_[21] ,\empty_86_fu_196_reg_n_11_[20] ,\empty_86_fu_196_reg_n_11_[19] ,\empty_86_fu_196_reg_n_11_[18] ,\empty_86_fu_196_reg_n_11_[17] ,\empty_86_fu_196_reg_n_11_[16] ,\empty_86_fu_196_reg_n_11_[15] ,\empty_86_fu_196_reg_n_11_[14] ,\empty_86_fu_196_reg_n_11_[13] ,\empty_86_fu_196_reg_n_11_[12] ,\empty_86_fu_196_reg_n_11_[11] ,\empty_86_fu_196_reg_n_11_[10] ,\empty_86_fu_196_reg_n_11_[9] ,\empty_86_fu_196_reg_n_11_[8] ,\empty_86_fu_196_reg_n_11_[7] ,\empty_86_fu_196_reg_n_11_[6] ,\empty_86_fu_196_reg_n_11_[5] ,\empty_86_fu_196_reg_n_11_[4] ,\empty_86_fu_196_reg_n_11_[3] ,\empty_86_fu_196_reg_n_11_[2] ,\empty_86_fu_196_reg_n_11_[1] ,\empty_86_fu_196_reg_n_11_[0] }),
        .\empty_86_fu_196_reg[39]_0 ({mac_muladd_16s_16s_32s_33_4_1_U33_n_27,mac_muladd_16s_16s_32s_33_4_1_U33_n_28,mac_muladd_16s_16s_32s_33_4_1_U33_n_29,mac_muladd_16s_16s_32s_33_4_1_U33_n_30,mac_muladd_16s_16s_32s_33_4_1_U33_n_31,mac_muladd_16s_16s_32s_33_4_1_U33_n_32,mac_muladd_16s_16s_32s_33_4_1_U33_n_33,mac_muladd_16s_16s_32s_33_4_1_U33_n_34,mac_muladd_16s_16s_32s_33_4_1_U33_n_35,mac_muladd_16s_16s_32s_33_4_1_U33_n_36,mac_muladd_16s_16s_32s_33_4_1_U33_n_37,mac_muladd_16s_16s_32s_33_4_1_U33_n_38,mac_muladd_16s_16s_32s_33_4_1_U33_n_39,mac_muladd_16s_16s_32s_33_4_1_U33_n_40,mac_muladd_16s_16s_32s_33_4_1_U33_n_41,mac_muladd_16s_16s_32s_33_4_1_U33_n_42,mac_muladd_16s_16s_32s_33_4_1_U33_n_43,mac_muladd_16s_16s_32s_33_4_1_U33_n_44,mac_muladd_16s_16s_32s_33_4_1_U33_n_45,mac_muladd_16s_16s_32s_33_4_1_U33_n_46,mac_muladd_16s_16s_32s_33_4_1_U33_n_47,mac_muladd_16s_16s_32s_33_4_1_U33_n_48,mac_muladd_16s_16s_32s_33_4_1_U33_n_49,mac_muladd_16s_16s_32s_33_4_1_U33_n_50,mac_muladd_16s_16s_32s_33_4_1_U33_n_51,mac_muladd_16s_16s_32s_33_4_1_U33_n_52,mac_muladd_16s_16s_32s_33_4_1_U33_n_53,mac_muladd_16s_16s_32s_33_4_1_U33_n_54,mac_muladd_16s_16s_32s_33_4_1_U33_n_55,mac_muladd_16s_16s_32s_33_4_1_U33_n_56,mac_muladd_16s_16s_32s_33_4_1_U33_n_57,mac_muladd_16s_16s_32s_33_4_1_U33_n_58,mac_muladd_16s_16s_32s_33_4_1_U33_n_59}),
        .\empty_86_fu_196_reg[39]_1 (\empty_86_fu_196[39]_i_20_n_11 ),
        .\empty_86_fu_196_reg[39]_2 (mul_16s_16s_32_1_1_U22_n_43),
        .\empty_86_fu_196_reg[47] ({\empty_86_fu_196[47]_i_2_n_11 ,\empty_86_fu_196[47]_i_3_n_11 ,\empty_86_fu_196[47]_i_4_n_11 ,\empty_86_fu_196[47]_i_5_n_11 ,\empty_86_fu_196[47]_i_6_n_11 ,\empty_86_fu_196[47]_i_7_n_11 ,\empty_86_fu_196[47]_i_8_n_11 ,\empty_86_fu_196[47]_i_9_n_11 }),
        .\empty_86_fu_196_reg[47]_0 ({\empty_86_fu_196[47]_i_10_n_11 ,\empty_86_fu_196[47]_i_11_n_11 ,\empty_86_fu_196[47]_i_12_n_11 ,\empty_86_fu_196[47]_i_13_n_11 ,\empty_86_fu_196[47]_i_14_n_11 ,\empty_86_fu_196[47]_i_15_n_11 ,\empty_86_fu_196[47]_i_16_n_11 ,\empty_86_fu_196[47]_i_17_n_11 }),
        .\empty_86_fu_196_reg[55] ({\empty_86_fu_196[55]_i_2_n_11 ,\empty_86_fu_196[55]_i_3_n_11 ,\empty_86_fu_196[55]_i_4_n_11 ,\empty_86_fu_196[55]_i_5_n_11 ,\empty_86_fu_196[55]_i_6_n_11 ,\empty_86_fu_196[55]_i_7_n_11 ,\empty_86_fu_196[55]_i_8_n_11 ,\empty_86_fu_196[55]_i_9_n_11 }),
        .\empty_86_fu_196_reg[55]_0 ({\empty_86_fu_196[55]_i_10_n_11 ,\empty_86_fu_196[55]_i_11_n_11 ,\empty_86_fu_196[55]_i_12_n_11 ,\empty_86_fu_196[55]_i_13_n_11 ,\empty_86_fu_196[55]_i_14_n_11 ,\empty_86_fu_196[55]_i_15_n_11 ,\empty_86_fu_196[55]_i_16_n_11 ,\empty_86_fu_196[55]_i_17_n_11 }),
        .\empty_86_fu_196_reg[63] ({\empty_86_fu_196[63]_i_3_n_11 ,\empty_86_fu_196[63]_i_4_n_11 ,\empty_86_fu_196[63]_i_5_n_11 ,\empty_86_fu_196[63]_i_6_n_11 ,\empty_86_fu_196[63]_i_7_n_11 ,\empty_86_fu_196[63]_i_8_n_11 ,\empty_86_fu_196[63]_i_9_n_11 }),
        .\empty_86_fu_196_reg[63]_0 ({\empty_86_fu_196[63]_i_10_n_11 ,\empty_86_fu_196[63]_i_11_n_11 ,\empty_86_fu_196[63]_i_12_n_11 ,\empty_86_fu_196[63]_i_13_n_11 ,\empty_86_fu_196[63]_i_14_n_11 ,\empty_86_fu_196[63]_i_15_n_11 ,\empty_86_fu_196[63]_i_16_n_11 ,\empty_86_fu_196[63]_i_17_n_11 }),
        .\empty_86_fu_196_reg[7] (mac_muladd_16s_16s_32s_33_4_1_U33_n_60),
        .\empty_86_fu_196_reg[7]_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_61),
        .\empty_86_fu_196_reg[7]_1 (mac_muladd_16s_16s_32s_33_4_1_U33_n_62),
        .\empty_86_fu_196_reg[7]_2 (mac_muladd_16s_16s_32s_33_4_1_U33_n_63),
        .\empty_86_fu_196_reg[7]_3 (mac_muladd_16s_16s_32s_33_4_1_U33_n_64),
        .\empty_86_fu_196_reg[7]_4 (mac_muladd_16s_16s_32s_33_4_1_U33_n_65),
        .\empty_86_fu_196_reg[7]_5 (mac_muladd_16s_16s_32s_33_4_1_U33_n_66),
        .indata_q1(indata_q1),
        .q0(q0[33:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19 mul_16s_16s_32_1_1_U20
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .DI(mul_16s_16s_32_1_1_U20_n_45),
        .DSP_ALU_INST({ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44}),
        .OPMODE(mul_16s_16s_32_1_1_U21_n_11),
        .P({mul_16s_16s_32_1_1_U20_n_11,mul_16s_16s_32_1_1_U20_n_12,mul_16s_16s_32_1_1_U20_n_13,mul_16s_16s_32_1_1_U20_n_14,mul_16s_16s_32_1_1_U20_n_15,mul_16s_16s_32_1_1_U20_n_16,mul_16s_16s_32_1_1_U20_n_17,mul_16s_16s_32_1_1_U20_n_18,mul_16s_16s_32_1_1_U20_n_19,mul_16s_16s_32_1_1_U20_n_20,mul_16s_16s_32_1_1_U20_n_21,mul_16s_16s_32_1_1_U20_n_22,mul_16s_16s_32_1_1_U20_n_23,mul_16s_16s_32_1_1_U20_n_24,mul_16s_16s_32_1_1_U20_n_25,mul_16s_16s_32_1_1_U20_n_26,mul_16s_16s_32_1_1_U20_n_27,mul_16s_16s_32_1_1_U20_n_28,mul_16s_16s_32_1_1_U20_n_29,mul_16s_16s_32_1_1_U20_n_30,mul_16s_16s_32_1_1_U20_n_31,mul_16s_16s_32_1_1_U20_n_32,mul_16s_16s_32_1_1_U20_n_33,mul_16s_16s_32_1_1_U20_n_34,mul_16s_16s_32_1_1_U20_n_35,mul_16s_16s_32_1_1_U20_n_36,mul_16s_16s_32_1_1_U20_n_37,mul_16s_16s_32_1_1_U20_n_38,mul_16s_16s_32_1_1_U20_n_39,mul_16s_16s_32_1_1_U20_n_40,mul_16s_16s_32_1_1_U20_n_41,mul_16s_16s_32_1_1_U20_n_42,mul_16s_16s_32_1_1_U20_n_43,mul_16s_16s_32_1_1_U20_n_44}),
        .Q({\empty_82_fu_180_reg_n_11_[35] ,\empty_82_fu_180_reg_n_11_[34] ,\empty_82_fu_180_reg_n_11_[33] }),
        .S({mul_16s_16s_32_1_1_U20_n_46,mul_16s_16s_32_1_1_U20_n_47}),
        .ap_clk(ap_clk),
        .\empty_82_fu_180_reg[39] (\ap_CS_fsm_reg[14]_rep_n_11 ),
        .\empty_82_fu_180_reg[39]_0 (L_ACF_load_1_reg_2288[35:33]),
        .\empty_82_fu_180_reg[39]_1 (am_addmul_16s_16s_16s_33_4_1_U39_n_75),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20 mul_16s_16s_32_1_1_U21
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .D(empty_83_fu_1840_in),
        .DI({\empty_83_fu_184[39]_i_2_n_11 ,\empty_83_fu_184[39]_i_3_n_11 ,\empty_83_fu_184[39]_i_4_n_11 ,\empty_83_fu_184[39]_i_5_n_11 }),
        .OPMODE(mul_16s_16s_32_1_1_U21_n_11),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U40_n_44}),
        .Q({\empty_83_fu_184_reg_n_11_[35] ,\empty_83_fu_184_reg_n_11_[34] ,\empty_83_fu_184_reg_n_11_[33] ,\empty_83_fu_184_reg_n_11_[32] ,\empty_83_fu_184_reg_n_11_[31] ,\empty_83_fu_184_reg_n_11_[30] ,\empty_83_fu_184_reg_n_11_[29] ,\empty_83_fu_184_reg_n_11_[28] ,\empty_83_fu_184_reg_n_11_[27] ,\empty_83_fu_184_reg_n_11_[26] ,\empty_83_fu_184_reg_n_11_[25] ,\empty_83_fu_184_reg_n_11_[24] ,\empty_83_fu_184_reg_n_11_[23] ,\empty_83_fu_184_reg_n_11_[22] ,\empty_83_fu_184_reg_n_11_[21] ,\empty_83_fu_184_reg_n_11_[20] ,\empty_83_fu_184_reg_n_11_[19] ,\empty_83_fu_184_reg_n_11_[18] ,\empty_83_fu_184_reg_n_11_[17] ,\empty_83_fu_184_reg_n_11_[16] ,\empty_83_fu_184_reg_n_11_[15] ,\empty_83_fu_184_reg_n_11_[14] ,\empty_83_fu_184_reg_n_11_[13] ,\empty_83_fu_184_reg_n_11_[12] ,\empty_83_fu_184_reg_n_11_[11] ,\empty_83_fu_184_reg_n_11_[10] ,\empty_83_fu_184_reg_n_11_[9] ,\empty_83_fu_184_reg_n_11_[8] ,\empty_83_fu_184_reg_n_11_[7] ,\empty_83_fu_184_reg_n_11_[6] ,\empty_83_fu_184_reg_n_11_[5] ,\empty_83_fu_184_reg_n_11_[4] ,\empty_83_fu_184_reg_n_11_[3] ,\empty_83_fu_184_reg_n_11_[2] ,\empty_83_fu_184_reg_n_11_[1] ,\empty_83_fu_184_reg_n_11_[0] }),
        .S({\empty_83_fu_184[39]_i_10_n_11 ,\empty_83_fu_184[39]_i_11_n_11 ,\empty_83_fu_184[39]_i_12_n_11 ,\empty_83_fu_184[39]_i_13_n_11 }),
        .ap_clk(ap_clk),
        .\empty_83_fu_184_reg[31] ({mul_ln91_reg_2384_reg_n_85,mul_ln91_reg_2384_reg_n_86,mul_ln91_reg_2384_reg_n_87,mul_ln91_reg_2384_reg_n_88,mul_ln91_reg_2384_reg_n_89,mul_ln91_reg_2384_reg_n_90,mul_ln91_reg_2384_reg_n_91,mul_ln91_reg_2384_reg_n_92,mul_ln91_reg_2384_reg_n_93,mul_ln91_reg_2384_reg_n_94,mul_ln91_reg_2384_reg_n_95,mul_ln91_reg_2384_reg_n_96,mul_ln91_reg_2384_reg_n_97,mul_ln91_reg_2384_reg_n_98,mul_ln91_reg_2384_reg_n_99,mul_ln91_reg_2384_reg_n_100,mul_ln91_reg_2384_reg_n_101,mul_ln91_reg_2384_reg_n_102,mul_ln91_reg_2384_reg_n_103,mul_ln91_reg_2384_reg_n_104,mul_ln91_reg_2384_reg_n_105,mul_ln91_reg_2384_reg_n_106,mul_ln91_reg_2384_reg_n_107,mul_ln91_reg_2384_reg_n_108,mul_ln91_reg_2384_reg_n_109,mul_ln91_reg_2384_reg_n_110,mul_ln91_reg_2384_reg_n_111,mul_ln91_reg_2384_reg_n_112,mul_ln91_reg_2384_reg_n_113,mul_ln91_reg_2384_reg_n_114,mul_ln91_reg_2384_reg_n_115,mul_ln91_reg_2384_reg_n_116}),
        .\empty_83_fu_184_reg[39] (\ap_CS_fsm_reg[14]_rep_n_11 ),
        .\empty_83_fu_184_reg[39]_0 (L_ACF_load_2_reg_2293[35:0]),
        .\empty_83_fu_184_reg[47] ({\empty_83_fu_184[47]_i_2_n_11 ,\empty_83_fu_184[47]_i_3_n_11 ,\empty_83_fu_184[47]_i_4_n_11 ,\empty_83_fu_184[47]_i_5_n_11 ,\empty_83_fu_184[47]_i_6_n_11 ,\empty_83_fu_184[47]_i_7_n_11 ,\empty_83_fu_184[47]_i_8_n_11 ,\empty_83_fu_184[47]_i_9_n_11 }),
        .\empty_83_fu_184_reg[47]_0 ({\empty_83_fu_184[47]_i_10_n_11 ,\empty_83_fu_184[47]_i_11_n_11 ,\empty_83_fu_184[47]_i_12_n_11 ,\empty_83_fu_184[47]_i_13_n_11 ,\empty_83_fu_184[47]_i_14_n_11 ,\empty_83_fu_184[47]_i_15_n_11 ,\empty_83_fu_184[47]_i_16_n_11 ,\empty_83_fu_184[47]_i_17_n_11 }),
        .\empty_83_fu_184_reg[55] ({\empty_83_fu_184[55]_i_2_n_11 ,\empty_83_fu_184[55]_i_3_n_11 ,\empty_83_fu_184[55]_i_4_n_11 ,\empty_83_fu_184[55]_i_5_n_11 ,\empty_83_fu_184[55]_i_6_n_11 ,\empty_83_fu_184[55]_i_7_n_11 ,\empty_83_fu_184[55]_i_8_n_11 ,\empty_83_fu_184[55]_i_9_n_11 }),
        .\empty_83_fu_184_reg[55]_0 ({\empty_83_fu_184[55]_i_10_n_11 ,\empty_83_fu_184[55]_i_11_n_11 ,\empty_83_fu_184[55]_i_12_n_11 ,\empty_83_fu_184[55]_i_13_n_11 ,\empty_83_fu_184[55]_i_14_n_11 ,\empty_83_fu_184[55]_i_15_n_11 ,\empty_83_fu_184[55]_i_16_n_11 ,\empty_83_fu_184[55]_i_17_n_11 }),
        .\empty_83_fu_184_reg[63] ({\empty_83_fu_184[63]_i_3_n_11 ,\empty_83_fu_184[63]_i_4_n_11 ,\empty_83_fu_184[63]_i_5_n_11 ,\empty_83_fu_184[63]_i_6_n_11 ,\empty_83_fu_184[63]_i_7_n_11 ,\empty_83_fu_184[63]_i_8_n_11 ,\empty_83_fu_184[63]_i_9_n_11 }),
        .\empty_83_fu_184_reg[63]_0 ({\empty_83_fu_184[63]_i_10_n_11 ,\empty_83_fu_184[63]_i_11_n_11 ,\empty_83_fu_184[63]_i_12_n_11 ,\empty_83_fu_184[63]_i_13_n_11 ,\empty_83_fu_184[63]_i_14_n_11 ,\empty_83_fu_184[63]_i_15_n_11 ,\empty_83_fu_184[63]_i_16_n_11 ,\empty_83_fu_184[63]_i_17_n_11 }),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21 mul_16s_16s_32_1_1_U22
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .D(empty_84_fu_188),
        .DI({\empty_84_fu_188[39]_i_2_n_11 ,\empty_84_fu_188[39]_i_3_n_11 ,\empty_84_fu_188[39]_i_4_n_11 ,\empty_84_fu_188[39]_i_5_n_11 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_75,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_76}),
        .P({mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_12,mul_16s_16s_32_1_1_U22_n_13,mul_16s_16s_32_1_1_U22_n_14,mul_16s_16s_32_1_1_U22_n_15,mul_16s_16s_32_1_1_U22_n_16,mul_16s_16s_32_1_1_U22_n_17,mul_16s_16s_32_1_1_U22_n_18,mul_16s_16s_32_1_1_U22_n_19,mul_16s_16s_32_1_1_U22_n_20,mul_16s_16s_32_1_1_U22_n_21,mul_16s_16s_32_1_1_U22_n_22,mul_16s_16s_32_1_1_U22_n_23,mul_16s_16s_32_1_1_U22_n_24,mul_16s_16s_32_1_1_U22_n_25,mul_16s_16s_32_1_1_U22_n_26,mul_16s_16s_32_1_1_U22_n_27,mul_16s_16s_32_1_1_U22_n_28,mul_16s_16s_32_1_1_U22_n_29,mul_16s_16s_32_1_1_U22_n_30,mul_16s_16s_32_1_1_U22_n_31,mul_16s_16s_32_1_1_U22_n_32,mul_16s_16s_32_1_1_U22_n_33,mul_16s_16s_32_1_1_U22_n_34,mul_16s_16s_32_1_1_U22_n_35,mul_16s_16s_32_1_1_U22_n_36,mul_16s_16s_32_1_1_U22_n_37,mul_16s_16s_32_1_1_U22_n_38,mul_16s_16s_32_1_1_U22_n_39,mul_16s_16s_32_1_1_U22_n_40,mul_16s_16s_32_1_1_U22_n_41,mul_16s_16s_32_1_1_U22_n_42}),
        .Q({ap_CS_fsm_state18,Q[1]}),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_77),
        .ap_clk(ap_clk),
        .\empty_84_fu_188[39]_i_16_0 ({ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_11,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44}),
        .\empty_84_fu_188_reg[15] (\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .\empty_84_fu_188_reg[15]_0 (\ap_CS_fsm_reg[14]_rep__6_n_11 ),
        .\empty_84_fu_188_reg[15]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_52),
        .\empty_84_fu_188_reg[15]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_53),
        .\empty_84_fu_188_reg[15]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_54),
        .\empty_84_fu_188_reg[15]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_55),
        .\empty_84_fu_188_reg[15]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_56),
        .\empty_84_fu_188_reg[15]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_57),
        .\empty_84_fu_188_reg[15]_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_58),
        .\empty_84_fu_188_reg[15]_8 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_59),
        .\empty_84_fu_188_reg[23] (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_60),
        .\empty_84_fu_188_reg[23]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_61),
        .\empty_84_fu_188_reg[23]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_62),
        .\empty_84_fu_188_reg[23]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_63),
        .\empty_84_fu_188_reg[23]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_64),
        .\empty_84_fu_188_reg[23]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_65),
        .\empty_84_fu_188_reg[23]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_66),
        .\empty_84_fu_188_reg[23]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_67),
        .\empty_84_fu_188_reg[31] ({mul_ln107_reg_2399_reg_n_85,mul_ln107_reg_2399_reg_n_86,mul_ln107_reg_2399_reg_n_87,mul_ln107_reg_2399_reg_n_88,mul_ln107_reg_2399_reg_n_89,mul_ln107_reg_2399_reg_n_90,mul_ln107_reg_2399_reg_n_91,mul_ln107_reg_2399_reg_n_92,mul_ln107_reg_2399_reg_n_93,mul_ln107_reg_2399_reg_n_94,mul_ln107_reg_2399_reg_n_95,mul_ln107_reg_2399_reg_n_96,mul_ln107_reg_2399_reg_n_97,mul_ln107_reg_2399_reg_n_98,mul_ln107_reg_2399_reg_n_99,mul_ln107_reg_2399_reg_n_100,mul_ln107_reg_2399_reg_n_101,mul_ln107_reg_2399_reg_n_102,mul_ln107_reg_2399_reg_n_103,mul_ln107_reg_2399_reg_n_104,mul_ln107_reg_2399_reg_n_105,mul_ln107_reg_2399_reg_n_106,mul_ln107_reg_2399_reg_n_107,mul_ln107_reg_2399_reg_n_108,mul_ln107_reg_2399_reg_n_109,mul_ln107_reg_2399_reg_n_110,mul_ln107_reg_2399_reg_n_111,mul_ln107_reg_2399_reg_n_112,mul_ln107_reg_2399_reg_n_113,mul_ln107_reg_2399_reg_n_114,mul_ln107_reg_2399_reg_n_115,mul_ln107_reg_2399_reg_n_116}),
        .\empty_84_fu_188_reg[31]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_68),
        .\empty_84_fu_188_reg[31]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_69),
        .\empty_84_fu_188_reg[31]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_70),
        .\empty_84_fu_188_reg[31]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_71),
        .\empty_84_fu_188_reg[31]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_72),
        .\empty_84_fu_188_reg[31]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_73),
        .\empty_84_fu_188_reg[31]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_74),
        .\empty_84_fu_188_reg[31]_7 (\empty_84_fu_188[39]_i_21_n_11 ),
        .\empty_84_fu_188_reg[39] ({\empty_84_fu_188_reg_n_11_[35] ,\empty_84_fu_188_reg_n_11_[34] ,\empty_84_fu_188_reg_n_11_[33] ,\empty_84_fu_188_reg_n_11_[32] ,\empty_84_fu_188_reg_n_11_[30] ,\empty_84_fu_188_reg_n_11_[29] ,\empty_84_fu_188_reg_n_11_[28] ,\empty_84_fu_188_reg_n_11_[27] ,\empty_84_fu_188_reg_n_11_[26] ,\empty_84_fu_188_reg_n_11_[25] ,\empty_84_fu_188_reg_n_11_[24] ,\empty_84_fu_188_reg_n_11_[23] ,\empty_84_fu_188_reg_n_11_[22] ,\empty_84_fu_188_reg_n_11_[21] ,\empty_84_fu_188_reg_n_11_[20] ,\empty_84_fu_188_reg_n_11_[19] ,\empty_84_fu_188_reg_n_11_[18] ,\empty_84_fu_188_reg_n_11_[17] ,\empty_84_fu_188_reg_n_11_[16] ,\empty_84_fu_188_reg_n_11_[15] ,\empty_84_fu_188_reg_n_11_[14] ,\empty_84_fu_188_reg_n_11_[13] ,\empty_84_fu_188_reg_n_11_[12] ,\empty_84_fu_188_reg_n_11_[11] ,\empty_84_fu_188_reg_n_11_[10] ,\empty_84_fu_188_reg_n_11_[9] ,\empty_84_fu_188_reg_n_11_[8] ,\empty_84_fu_188_reg_n_11_[7] ,\empty_84_fu_188_reg_n_11_[6] ,\empty_84_fu_188_reg_n_11_[5] ,\empty_84_fu_188_reg_n_11_[4] ,\empty_84_fu_188_reg_n_11_[3] ,\empty_84_fu_188_reg_n_11_[2] ,\empty_84_fu_188_reg_n_11_[1] ,\empty_84_fu_188_reg_n_11_[0] }),
        .\empty_84_fu_188_reg[39]_0 ({L_ACF_load_3_reg_2327[35:32],L_ACF_load_3_reg_2327[30:0]}),
        .\empty_84_fu_188_reg[39]_1 ({\empty_84_fu_188[39]_i_10_n_11 ,\empty_84_fu_188[39]_i_11_n_11 ,\empty_84_fu_188[39]_i_12_n_11 ,\empty_84_fu_188[39]_i_13_n_11 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_78}),
        .\empty_84_fu_188_reg[47] ({\empty_84_fu_188[47]_i_2_n_11 ,\empty_84_fu_188[47]_i_3_n_11 ,\empty_84_fu_188[47]_i_4_n_11 ,\empty_84_fu_188[47]_i_5_n_11 ,\empty_84_fu_188[47]_i_6_n_11 ,\empty_84_fu_188[47]_i_7_n_11 ,\empty_84_fu_188[47]_i_8_n_11 ,\empty_84_fu_188[47]_i_9_n_11 }),
        .\empty_84_fu_188_reg[47]_0 ({\empty_84_fu_188[47]_i_10_n_11 ,\empty_84_fu_188[47]_i_11_n_11 ,\empty_84_fu_188[47]_i_12_n_11 ,\empty_84_fu_188[47]_i_13_n_11 ,\empty_84_fu_188[47]_i_14_n_11 ,\empty_84_fu_188[47]_i_15_n_11 ,\empty_84_fu_188[47]_i_16_n_11 ,\empty_84_fu_188[47]_i_17_n_11 }),
        .\empty_84_fu_188_reg[55] ({\empty_84_fu_188[55]_i_2_n_11 ,\empty_84_fu_188[55]_i_3_n_11 ,\empty_84_fu_188[55]_i_4_n_11 ,\empty_84_fu_188[55]_i_5_n_11 ,\empty_84_fu_188[55]_i_6_n_11 ,\empty_84_fu_188[55]_i_7_n_11 ,\empty_84_fu_188[55]_i_8_n_11 ,\empty_84_fu_188[55]_i_9_n_11 }),
        .\empty_84_fu_188_reg[55]_0 ({\empty_84_fu_188[55]_i_10_n_11 ,\empty_84_fu_188[55]_i_11_n_11 ,\empty_84_fu_188[55]_i_12_n_11 ,\empty_84_fu_188[55]_i_13_n_11 ,\empty_84_fu_188[55]_i_14_n_11 ,\empty_84_fu_188[55]_i_15_n_11 ,\empty_84_fu_188[55]_i_16_n_11 ,\empty_84_fu_188[55]_i_17_n_11 }),
        .\empty_84_fu_188_reg[63] ({\empty_84_fu_188[63]_i_2_n_11 ,\empty_84_fu_188[63]_i_3_n_11 ,\empty_84_fu_188[63]_i_4_n_11 ,\empty_84_fu_188[63]_i_5_n_11 ,\empty_84_fu_188[63]_i_6_n_11 ,\empty_84_fu_188[63]_i_7_n_11 ,\empty_84_fu_188[63]_i_8_n_11 }),
        .\empty_84_fu_188_reg[63]_0 ({\empty_84_fu_188[63]_i_9_n_11 ,\empty_84_fu_188[63]_i_10_n_11 ,\empty_84_fu_188[63]_i_11_n_11 ,\empty_84_fu_188[63]_i_12_n_11 ,\empty_84_fu_188[63]_i_13_n_11 ,\empty_84_fu_188[63]_i_14_n_11 ,\empty_84_fu_188[63]_i_15_n_11 ,\empty_84_fu_188[63]_i_16_n_11 }),
        .\empty_84_fu_188_reg[7] (\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .\empty_84_fu_188_reg[7]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45),
        .\empty_84_fu_188_reg[7]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_46),
        .\empty_84_fu_188_reg[7]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_47),
        .\empty_84_fu_188_reg[7]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_48),
        .\empty_84_fu_188_reg[7]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_49),
        .\empty_84_fu_188_reg[7]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_50),
        .\empty_84_fu_188_reg[7]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_51),
        .\empty_86_fu_196[39]_i_16 (\empty_86_fu_196_reg_n_11_[32] ),
        .\empty_86_fu_196[39]_i_16_0 (mac_muladd_16s_16s_32s_33_4_1_U33_n_27),
        .\empty_86_fu_196_reg[32] (mul_16s_16s_32_1_1_U22_n_43),
        .indata_q1(indata_q1),
        .q0(q0[32]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_22 mul_16s_16s_32_1_1_U23
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .CO(mul_16s_16s_32_1_1_U23_n_85),
        .D(D),
        .DI(mul_16s_16s_32_1_1_U23_n_43),
        .\L_ACF_load_4_reg_2332_reg[33] (mul_16s_16s_32_1_1_U23_n_206),
        .O({mul_16s_16s_32_1_1_U23_n_86,mul_16s_16s_32_1_1_U23_n_87,mul_16s_16s_32_1_1_U23_n_88,mul_16s_16s_32_1_1_U23_n_89,mul_16s_16s_32_1_1_U23_n_90,mul_16s_16s_32_1_1_U23_n_91,mul_16s_16s_32_1_1_U23_n_92,mul_16s_16s_32_1_1_U23_n_93}),
        .P({mul_16s_16s_32_1_1_U23_n_11,mul_16s_16s_32_1_1_U23_n_12,mul_16s_16s_32_1_1_U23_n_13,mul_16s_16s_32_1_1_U23_n_14,mul_16s_16s_32_1_1_U23_n_15,mul_16s_16s_32_1_1_U23_n_16,mul_16s_16s_32_1_1_U23_n_17,mul_16s_16s_32_1_1_U23_n_18,mul_16s_16s_32_1_1_U23_n_19,mul_16s_16s_32_1_1_U23_n_20,mul_16s_16s_32_1_1_U23_n_21,mul_16s_16s_32_1_1_U23_n_22,mul_16s_16s_32_1_1_U23_n_23,mul_16s_16s_32_1_1_U23_n_24,mul_16s_16s_32_1_1_U23_n_25,mul_16s_16s_32_1_1_U23_n_26,mul_16s_16s_32_1_1_U23_n_27,mul_16s_16s_32_1_1_U23_n_28,mul_16s_16s_32_1_1_U23_n_29,mul_16s_16s_32_1_1_U23_n_30,mul_16s_16s_32_1_1_U23_n_31,mul_16s_16s_32_1_1_U23_n_32,mul_16s_16s_32_1_1_U23_n_33,mul_16s_16s_32_1_1_U23_n_34,mul_16s_16s_32_1_1_U23_n_35,mul_16s_16s_32_1_1_U23_n_36,mul_16s_16s_32_1_1_U23_n_37,mul_16s_16s_32_1_1_U23_n_38,mul_16s_16s_32_1_1_U23_n_39,mul_16s_16s_32_1_1_U23_n_40,mul_16s_16s_32_1_1_U23_n_41,mul_16s_16s_32_1_1_U23_n_42}),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state15}),
        .S({mul_16s_16s_32_1_1_U23_n_150,mul_16s_16s_32_1_1_U23_n_151,mul_16s_16s_32_1_1_U23_n_152,mul_16s_16s_32_1_1_U23_n_153,mul_16s_16s_32_1_1_U23_n_154,mul_16s_16s_32_1_1_U23_n_155,mul_16s_16s_32_1_1_U23_n_156,mul_16s_16s_32_1_1_U23_n_157}),
        .\ap_CS_fsm_reg[14]_rep__1 ({mul_16s_16s_32_1_1_U23_n_94,mul_16s_16s_32_1_1_U23_n_95,mul_16s_16s_32_1_1_U23_n_96,mul_16s_16s_32_1_1_U23_n_97,mul_16s_16s_32_1_1_U23_n_98,mul_16s_16s_32_1_1_U23_n_99,mul_16s_16s_32_1_1_U23_n_100,mul_16s_16s_32_1_1_U23_n_101}),
        .\ap_CS_fsm_reg[14]_rep__1_0 ({mul_16s_16s_32_1_1_U23_n_102,mul_16s_16s_32_1_1_U23_n_103,mul_16s_16s_32_1_1_U23_n_104,mul_16s_16s_32_1_1_U23_n_105,mul_16s_16s_32_1_1_U23_n_106,mul_16s_16s_32_1_1_U23_n_107,mul_16s_16s_32_1_1_U23_n_108,mul_16s_16s_32_1_1_U23_n_109}),
        .\ap_CS_fsm_reg[14]_rep__1_1 ({mul_16s_16s_32_1_1_U23_n_110,mul_16s_16s_32_1_1_U23_n_111,mul_16s_16s_32_1_1_U23_n_112,mul_16s_16s_32_1_1_U23_n_113,mul_16s_16s_32_1_1_U23_n_114,mul_16s_16s_32_1_1_U23_n_115,mul_16s_16s_32_1_1_U23_n_116,mul_16s_16s_32_1_1_U23_n_117}),
        .\ap_CS_fsm_reg[14]_rep__1_2 ({mul_16s_16s_32_1_1_U23_n_118,mul_16s_16s_32_1_1_U23_n_119,mul_16s_16s_32_1_1_U23_n_120,mul_16s_16s_32_1_1_U23_n_121,mul_16s_16s_32_1_1_U23_n_122,mul_16s_16s_32_1_1_U23_n_123,mul_16s_16s_32_1_1_U23_n_124,mul_16s_16s_32_1_1_U23_n_125}),
        .\ap_CS_fsm_reg[14]_rep__1_3 ({mul_16s_16s_32_1_1_U23_n_126,mul_16s_16s_32_1_1_U23_n_127,mul_16s_16s_32_1_1_U23_n_128,mul_16s_16s_32_1_1_U23_n_129,mul_16s_16s_32_1_1_U23_n_130,mul_16s_16s_32_1_1_U23_n_131,mul_16s_16s_32_1_1_U23_n_132,mul_16s_16s_32_1_1_U23_n_133}),
        .\ap_CS_fsm_reg[14]_rep__1_4 ({mul_16s_16s_32_1_1_U23_n_134,mul_16s_16s_32_1_1_U23_n_135,mul_16s_16s_32_1_1_U23_n_136,mul_16s_16s_32_1_1_U23_n_137,mul_16s_16s_32_1_1_U23_n_138,mul_16s_16s_32_1_1_U23_n_139,mul_16s_16s_32_1_1_U23_n_140,mul_16s_16s_32_1_1_U23_n_141}),
        .\ap_CS_fsm_reg[14]_rep__1_5 ({mul_16s_16s_32_1_1_U23_n_142,mul_16s_16s_32_1_1_U23_n_143,mul_16s_16s_32_1_1_U23_n_144,mul_16s_16s_32_1_1_U23_n_145,mul_16s_16s_32_1_1_U23_n_146,mul_16s_16s_32_1_1_U23_n_147,mul_16s_16s_32_1_1_U23_n_148,mul_16s_16s_32_1_1_U23_n_149}),
        .ap_clk(ap_clk),
        .\empty_85_fu_192[39]_i_16 ({mac_muladd_16s_16s_33s_33_4_1_U37_n_11,mac_muladd_16s_16s_33s_33_4_1_U37_n_12,mac_muladd_16s_16s_33s_33_4_1_U37_n_13,mac_muladd_16s_16s_33s_33_4_1_U37_n_14,mac_muladd_16s_16s_33s_33_4_1_U37_n_15,mac_muladd_16s_16s_33s_33_4_1_U37_n_16,mac_muladd_16s_16s_33s_33_4_1_U37_n_17,mac_muladd_16s_16s_33s_33_4_1_U37_n_18,mac_muladd_16s_16s_33s_33_4_1_U37_n_19,mac_muladd_16s_16s_33s_33_4_1_U37_n_20,mac_muladd_16s_16s_33s_33_4_1_U37_n_21,mac_muladd_16s_16s_33s_33_4_1_U37_n_22,mac_muladd_16s_16s_33s_33_4_1_U37_n_23,mac_muladd_16s_16s_33s_33_4_1_U37_n_24,mac_muladd_16s_16s_33s_33_4_1_U37_n_25,mac_muladd_16s_16s_33s_33_4_1_U37_n_26,mac_muladd_16s_16s_33s_33_4_1_U37_n_27,mac_muladd_16s_16s_33s_33_4_1_U37_n_28,mac_muladd_16s_16s_33s_33_4_1_U37_n_29,mac_muladd_16s_16s_33s_33_4_1_U37_n_30,mac_muladd_16s_16s_33s_33_4_1_U37_n_31,mac_muladd_16s_16s_33s_33_4_1_U37_n_32,mac_muladd_16s_16s_33s_33_4_1_U37_n_33,mac_muladd_16s_16s_33s_33_4_1_U37_n_34,mac_muladd_16s_16s_33s_33_4_1_U37_n_35,mac_muladd_16s_16s_33s_33_4_1_U37_n_36,mac_muladd_16s_16s_33s_33_4_1_U37_n_37,mac_muladd_16s_16s_33s_33_4_1_U37_n_38,mac_muladd_16s_16s_33s_33_4_1_U37_n_39,mac_muladd_16s_16s_33s_33_4_1_U37_n_40,mac_muladd_16s_16s_33s_33_4_1_U37_n_41,mac_muladd_16s_16s_33s_33_4_1_U37_n_42,mac_muladd_16s_16s_33s_33_4_1_U37_n_43}),
        .\empty_85_fu_192_reg[15] (\empty_85_fu_192[15]_i_25_n_11 ),
        .\empty_85_fu_192_reg[15]_0 (\empty_85_fu_192[15]_i_24_n_11 ),
        .\empty_85_fu_192_reg[15]_1 (\empty_85_fu_192[15]_i_23_n_11 ),
        .\empty_85_fu_192_reg[15]_2 (\empty_85_fu_192[15]_i_22_n_11 ),
        .\empty_85_fu_192_reg[15]_3 (\empty_85_fu_192[15]_i_21_n_11 ),
        .\empty_85_fu_192_reg[15]_4 (\empty_85_fu_192[15]_i_20_n_11 ),
        .\empty_85_fu_192_reg[15]_5 (\empty_85_fu_192[15]_i_19_n_11 ),
        .\empty_85_fu_192_reg[15]_6 (\empty_85_fu_192[15]_i_18_n_11 ),
        .\empty_85_fu_192_reg[23] (\ap_CS_fsm_reg[14]_rep__5_n_11 ),
        .\empty_85_fu_192_reg[23]_0 (\empty_85_fu_192[23]_i_25_n_11 ),
        .\empty_85_fu_192_reg[23]_1 (\empty_85_fu_192[23]_i_24_n_11 ),
        .\empty_85_fu_192_reg[23]_2 (\empty_85_fu_192[23]_i_23_n_11 ),
        .\empty_85_fu_192_reg[23]_3 (\empty_85_fu_192[23]_i_22_n_11 ),
        .\empty_85_fu_192_reg[23]_4 (\empty_85_fu_192[23]_i_21_n_11 ),
        .\empty_85_fu_192_reg[23]_5 (\empty_85_fu_192[23]_i_20_n_11 ),
        .\empty_85_fu_192_reg[23]_6 (\empty_85_fu_192[23]_i_19_n_11 ),
        .\empty_85_fu_192_reg[23]_7 (\empty_85_fu_192[23]_i_18_n_11 ),
        .\empty_85_fu_192_reg[30] (empty_85_fu_1920_in[31:0]),
        .\empty_85_fu_192_reg[31] ({mul_ln102_reg_2394_reg_n_85,mul_ln102_reg_2394_reg_n_86,mul_ln102_reg_2394_reg_n_87,mul_ln102_reg_2394_reg_n_88,mul_ln102_reg_2394_reg_n_89,mul_ln102_reg_2394_reg_n_90,mul_ln102_reg_2394_reg_n_91,mul_ln102_reg_2394_reg_n_92,mul_ln102_reg_2394_reg_n_93,mul_ln102_reg_2394_reg_n_94,mul_ln102_reg_2394_reg_n_95,mul_ln102_reg_2394_reg_n_96,mul_ln102_reg_2394_reg_n_97,mul_ln102_reg_2394_reg_n_98,mul_ln102_reg_2394_reg_n_99,mul_ln102_reg_2394_reg_n_100,mul_ln102_reg_2394_reg_n_101,mul_ln102_reg_2394_reg_n_102,mul_ln102_reg_2394_reg_n_103,mul_ln102_reg_2394_reg_n_104,mul_ln102_reg_2394_reg_n_105,mul_ln102_reg_2394_reg_n_106,mul_ln102_reg_2394_reg_n_107,mul_ln102_reg_2394_reg_n_108,mul_ln102_reg_2394_reg_n_109,mul_ln102_reg_2394_reg_n_110,mul_ln102_reg_2394_reg_n_111,mul_ln102_reg_2394_reg_n_112,mul_ln102_reg_2394_reg_n_113,mul_ln102_reg_2394_reg_n_114,mul_ln102_reg_2394_reg_n_115,mul_ln102_reg_2394_reg_n_116}),
        .\empty_85_fu_192_reg[31]_0 (\empty_85_fu_192[31]_i_24_n_11 ),
        .\empty_85_fu_192_reg[31]_1 (\empty_85_fu_192[31]_i_23_n_11 ),
        .\empty_85_fu_192_reg[31]_2 (\empty_85_fu_192[31]_i_22_n_11 ),
        .\empty_85_fu_192_reg[31]_3 (\empty_85_fu_192[31]_i_21_n_11 ),
        .\empty_85_fu_192_reg[31]_4 (\empty_85_fu_192[31]_i_20_n_11 ),
        .\empty_85_fu_192_reg[31]_5 (\empty_85_fu_192[31]_i_19_n_11 ),
        .\empty_85_fu_192_reg[31]_6 (\empty_85_fu_192[31]_i_18_n_11 ),
        .\empty_85_fu_192_reg[31]_7 (\empty_85_fu_192[39]_i_19_n_11 ),
        .\empty_85_fu_192_reg[32] (mul_16s_16s_32_1_1_U23_n_44),
        .\empty_85_fu_192_reg[39] ({\empty_85_fu_192_reg_n_11_[34] ,\empty_85_fu_192_reg_n_11_[33] ,\empty_85_fu_192_reg_n_11_[32] ,\empty_85_fu_192_reg_n_11_[30] ,\empty_85_fu_192_reg_n_11_[29] ,\empty_85_fu_192_reg_n_11_[28] ,\empty_85_fu_192_reg_n_11_[27] ,\empty_85_fu_192_reg_n_11_[26] ,\empty_85_fu_192_reg_n_11_[25] ,\empty_85_fu_192_reg_n_11_[24] ,\empty_85_fu_192_reg_n_11_[23] ,\empty_85_fu_192_reg_n_11_[22] ,\empty_85_fu_192_reg_n_11_[21] ,\empty_85_fu_192_reg_n_11_[20] ,\empty_85_fu_192_reg_n_11_[19] ,\empty_85_fu_192_reg_n_11_[18] ,\empty_85_fu_192_reg_n_11_[17] ,\empty_85_fu_192_reg_n_11_[16] ,\empty_85_fu_192_reg_n_11_[15] ,\empty_85_fu_192_reg_n_11_[14] ,\empty_85_fu_192_reg_n_11_[13] ,\empty_85_fu_192_reg_n_11_[12] ,\empty_85_fu_192_reg_n_11_[11] ,\empty_85_fu_192_reg_n_11_[10] ,\empty_85_fu_192_reg_n_11_[9] ,\empty_85_fu_192_reg_n_11_[8] ,\empty_85_fu_192_reg_n_11_[7] ,\empty_85_fu_192_reg_n_11_[6] ,\empty_85_fu_192_reg_n_11_[5] ,\empty_85_fu_192_reg_n_11_[4] ,\empty_85_fu_192_reg_n_11_[3] ,\empty_85_fu_192_reg_n_11_[2] ,\empty_85_fu_192_reg_n_11_[1] ,\empty_85_fu_192_reg_n_11_[0] }),
        .\empty_85_fu_192_reg[39]_0 ({L_ACF_load_4_reg_2332[34:32],L_ACF_load_4_reg_2332[30:0]}),
        .\empty_85_fu_192_reg[7] (\ap_CS_fsm_reg[14]_rep__4_n_11 ),
        .\empty_85_fu_192_reg[7]_0 (mac_muladd_16s_16s_33s_33_4_1_U37_n_76),
        .\empty_85_fu_192_reg[7]_1 (\empty_85_fu_192[7]_i_23_n_11 ),
        .\empty_85_fu_192_reg[7]_2 (\empty_85_fu_192[7]_i_22_n_11 ),
        .\empty_85_fu_192_reg[7]_3 (\empty_85_fu_192[7]_i_21_n_11 ),
        .\empty_85_fu_192_reg[7]_4 (\empty_85_fu_192[7]_i_20_n_11 ),
        .\empty_85_fu_192_reg[7]_5 (\empty_85_fu_192[7]_i_19_n_11 ),
        .\empty_85_fu_192_reg[7]_6 (\empty_85_fu_192[7]_i_18_n_11 ),
        .\empty_85_fu_192_reg[7]_7 (\empty_85_fu_192[7]_i_17_n_11 ),
        .empty_87_fu_200_reg(empty_87_fu_200_reg),
        .\empty_87_fu_200_reg[15] ({mul_16s_16s_32_1_1_U23_n_158,mul_16s_16s_32_1_1_U23_n_159,mul_16s_16s_32_1_1_U23_n_160,mul_16s_16s_32_1_1_U23_n_161,mul_16s_16s_32_1_1_U23_n_162,mul_16s_16s_32_1_1_U23_n_163,mul_16s_16s_32_1_1_U23_n_164,mul_16s_16s_32_1_1_U23_n_165}),
        .\empty_87_fu_200_reg[23] ({mul_16s_16s_32_1_1_U23_n_166,mul_16s_16s_32_1_1_U23_n_167,mul_16s_16s_32_1_1_U23_n_168,mul_16s_16s_32_1_1_U23_n_169,mul_16s_16s_32_1_1_U23_n_170,mul_16s_16s_32_1_1_U23_n_171,mul_16s_16s_32_1_1_U23_n_172,mul_16s_16s_32_1_1_U23_n_173}),
        .\empty_87_fu_200_reg[31] ({mul_16s_16s_32_1_1_U23_n_174,mul_16s_16s_32_1_1_U23_n_175,mul_16s_16s_32_1_1_U23_n_176,mul_16s_16s_32_1_1_U23_n_177,mul_16s_16s_32_1_1_U23_n_178,mul_16s_16s_32_1_1_U23_n_179,mul_16s_16s_32_1_1_U23_n_180,mul_16s_16s_32_1_1_U23_n_181}),
        .\empty_87_fu_200_reg[39] ({mul_16s_16s_32_1_1_U23_n_182,mul_16s_16s_32_1_1_U23_n_183,mul_16s_16s_32_1_1_U23_n_184,mul_16s_16s_32_1_1_U23_n_185,mul_16s_16s_32_1_1_U23_n_186,mul_16s_16s_32_1_1_U23_n_187,mul_16s_16s_32_1_1_U23_n_188,mul_16s_16s_32_1_1_U23_n_189}),
        .\empty_87_fu_200_reg[39]_0 ({mac_muladd_16s_16s_32s_33_4_1_U42_n_11,mac_muladd_16s_16s_32s_33_4_1_U42_n_12,mac_muladd_16s_16s_32s_33_4_1_U42_n_13,mac_muladd_16s_16s_32s_33_4_1_U42_n_14,mac_muladd_16s_16s_32s_33_4_1_U42_n_15,mac_muladd_16s_16s_32s_33_4_1_U42_n_16,mac_muladd_16s_16s_32s_33_4_1_U42_n_17,mac_muladd_16s_16s_32s_33_4_1_U42_n_18,mac_muladd_16s_16s_32s_33_4_1_U42_n_19,mac_muladd_16s_16s_32s_33_4_1_U42_n_20,mac_muladd_16s_16s_32s_33_4_1_U42_n_21,mac_muladd_16s_16s_32s_33_4_1_U42_n_22,mac_muladd_16s_16s_32s_33_4_1_U42_n_23,mac_muladd_16s_16s_32s_33_4_1_U42_n_24,mac_muladd_16s_16s_32s_33_4_1_U42_n_25,mac_muladd_16s_16s_32s_33_4_1_U42_n_26,mac_muladd_16s_16s_32s_33_4_1_U42_n_27,mac_muladd_16s_16s_32s_33_4_1_U42_n_28,mac_muladd_16s_16s_32s_33_4_1_U42_n_29,mac_muladd_16s_16s_32s_33_4_1_U42_n_30,mac_muladd_16s_16s_32s_33_4_1_U42_n_31,mac_muladd_16s_16s_32s_33_4_1_U42_n_32,mac_muladd_16s_16s_32s_33_4_1_U42_n_33,mac_muladd_16s_16s_32s_33_4_1_U42_n_34,mac_muladd_16s_16s_32s_33_4_1_U42_n_35,mac_muladd_16s_16s_32s_33_4_1_U42_n_36,mac_muladd_16s_16s_32s_33_4_1_U42_n_37,mac_muladd_16s_16s_32s_33_4_1_U42_n_38,mac_muladd_16s_16s_32s_33_4_1_U42_n_39,mac_muladd_16s_16s_32s_33_4_1_U42_n_40,mac_muladd_16s_16s_32s_33_4_1_U42_n_41,mac_muladd_16s_16s_32s_33_4_1_U42_n_42,mac_muladd_16s_16s_32s_33_4_1_U42_n_43}),
        .\empty_87_fu_200_reg[47] ({mul_16s_16s_32_1_1_U23_n_190,mul_16s_16s_32_1_1_U23_n_191,mul_16s_16s_32_1_1_U23_n_192,mul_16s_16s_32_1_1_U23_n_193,mul_16s_16s_32_1_1_U23_n_194,mul_16s_16s_32_1_1_U23_n_195,mul_16s_16s_32_1_1_U23_n_196,mul_16s_16s_32_1_1_U23_n_197}),
        .\empty_87_fu_200_reg[55] ({mul_16s_16s_32_1_1_U23_n_198,mul_16s_16s_32_1_1_U23_n_199,mul_16s_16s_32_1_1_U23_n_200,mul_16s_16s_32_1_1_U23_n_201,mul_16s_16s_32_1_1_U23_n_202,mul_16s_16s_32_1_1_U23_n_203,mul_16s_16s_32_1_1_U23_n_204,mul_16s_16s_32_1_1_U23_n_205}),
        .\empty_87_fu_200_reg[63] ({mul_16s_16s_32_1_1_U23_n_45,mul_16s_16s_32_1_1_U23_n_46,mul_16s_16s_32_1_1_U23_n_47,mul_16s_16s_32_1_1_U23_n_48,mul_16s_16s_32_1_1_U23_n_49,mul_16s_16s_32_1_1_U23_n_50,mul_16s_16s_32_1_1_U23_n_51,mul_16s_16s_32_1_1_U23_n_52}),
        .\empty_87_fu_200_reg[63]_0 (reg_593),
        .empty_89_fu_208_reg(empty_89_fu_208_reg),
        .\empty_89_fu_208_reg[7]_0 (\ap_CS_fsm_reg[14]_rep__0_n_11 ),
        .empty_89_fu_208_reg_7_sp_1(\ap_CS_fsm_reg[14]_rep__1_n_11 ),
        .indata_q0(indata_q0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln102_reg_2394_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln102_reg_2394_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln102_reg_2394_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln102_reg_2394_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln102_reg_2394_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state10),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln102_reg_2394_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln102_reg_2394_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln102_reg_2394_reg_P_UNCONNECTED[47:32],mul_ln102_reg_2394_reg_n_85,mul_ln102_reg_2394_reg_n_86,mul_ln102_reg_2394_reg_n_87,mul_ln102_reg_2394_reg_n_88,mul_ln102_reg_2394_reg_n_89,mul_ln102_reg_2394_reg_n_90,mul_ln102_reg_2394_reg_n_91,mul_ln102_reg_2394_reg_n_92,mul_ln102_reg_2394_reg_n_93,mul_ln102_reg_2394_reg_n_94,mul_ln102_reg_2394_reg_n_95,mul_ln102_reg_2394_reg_n_96,mul_ln102_reg_2394_reg_n_97,mul_ln102_reg_2394_reg_n_98,mul_ln102_reg_2394_reg_n_99,mul_ln102_reg_2394_reg_n_100,mul_ln102_reg_2394_reg_n_101,mul_ln102_reg_2394_reg_n_102,mul_ln102_reg_2394_reg_n_103,mul_ln102_reg_2394_reg_n_104,mul_ln102_reg_2394_reg_n_105,mul_ln102_reg_2394_reg_n_106,mul_ln102_reg_2394_reg_n_107,mul_ln102_reg_2394_reg_n_108,mul_ln102_reg_2394_reg_n_109,mul_ln102_reg_2394_reg_n_110,mul_ln102_reg_2394_reg_n_111,mul_ln102_reg_2394_reg_n_112,mul_ln102_reg_2394_reg_n_113,mul_ln102_reg_2394_reg_n_114,mul_ln102_reg_2394_reg_n_115,mul_ln102_reg_2394_reg_n_116}),
        .PATTERNBDETECT(NLW_mul_ln102_reg_2394_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln102_reg_2394_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln102_reg_2394_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln102_reg_2394_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln102_reg_2394_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln107_reg_2399_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln107_reg_2399_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln107_reg_2399_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln107_reg_2399_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln107_reg_2399_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state10),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_588),
        .CEB2(ap_CS_fsm_state11),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln107_reg_2399_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln107_reg_2399_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln107_reg_2399_reg_P_UNCONNECTED[47:32],mul_ln107_reg_2399_reg_n_85,mul_ln107_reg_2399_reg_n_86,mul_ln107_reg_2399_reg_n_87,mul_ln107_reg_2399_reg_n_88,mul_ln107_reg_2399_reg_n_89,mul_ln107_reg_2399_reg_n_90,mul_ln107_reg_2399_reg_n_91,mul_ln107_reg_2399_reg_n_92,mul_ln107_reg_2399_reg_n_93,mul_ln107_reg_2399_reg_n_94,mul_ln107_reg_2399_reg_n_95,mul_ln107_reg_2399_reg_n_96,mul_ln107_reg_2399_reg_n_97,mul_ln107_reg_2399_reg_n_98,mul_ln107_reg_2399_reg_n_99,mul_ln107_reg_2399_reg_n_100,mul_ln107_reg_2399_reg_n_101,mul_ln107_reg_2399_reg_n_102,mul_ln107_reg_2399_reg_n_103,mul_ln107_reg_2399_reg_n_104,mul_ln107_reg_2399_reg_n_105,mul_ln107_reg_2399_reg_n_106,mul_ln107_reg_2399_reg_n_107,mul_ln107_reg_2399_reg_n_108,mul_ln107_reg_2399_reg_n_109,mul_ln107_reg_2399_reg_n_110,mul_ln107_reg_2399_reg_n_111,mul_ln107_reg_2399_reg_n_112,mul_ln107_reg_2399_reg_n_113,mul_ln107_reg_2399_reg_n_114,mul_ln107_reg_2399_reg_n_115,mul_ln107_reg_2399_reg_n_116}),
        .PATTERNBDETECT(NLW_mul_ln107_reg_2399_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln107_reg_2399_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln107_reg_2399_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln107_reg_2399_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln107_reg_2399_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln126_reg_2439_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln126_reg_2439_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln126_reg_2439_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_11,mul_16s_16s_32_1_1_U22_n_12,mul_16s_16s_32_1_1_U22_n_13,mul_16s_16s_32_1_1_U22_n_14,mul_16s_16s_32_1_1_U22_n_15,mul_16s_16s_32_1_1_U22_n_16,mul_16s_16s_32_1_1_U22_n_17,mul_16s_16s_32_1_1_U22_n_18,mul_16s_16s_32_1_1_U22_n_19,mul_16s_16s_32_1_1_U22_n_20,mul_16s_16s_32_1_1_U22_n_21,mul_16s_16s_32_1_1_U22_n_22,mul_16s_16s_32_1_1_U22_n_23,mul_16s_16s_32_1_1_U22_n_24,mul_16s_16s_32_1_1_U22_n_25,mul_16s_16s_32_1_1_U22_n_26,mul_16s_16s_32_1_1_U22_n_27,mul_16s_16s_32_1_1_U22_n_28,mul_16s_16s_32_1_1_U22_n_29,mul_16s_16s_32_1_1_U22_n_30,mul_16s_16s_32_1_1_U22_n_31,mul_16s_16s_32_1_1_U22_n_32,mul_16s_16s_32_1_1_U22_n_33,mul_16s_16s_32_1_1_U22_n_34,mul_16s_16s_32_1_1_U22_n_35,mul_16s_16s_32_1_1_U22_n_36,mul_16s_16s_32_1_1_U22_n_37,mul_16s_16s_32_1_1_U22_n_38,mul_16s_16s_32_1_1_U22_n_39,mul_16s_16s_32_1_1_U22_n_40,mul_16s_16s_32_1_1_U22_n_41,mul_16s_16s_32_1_1_U22_n_42}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln126_reg_2439_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln126_reg_2439_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state11),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln126_reg_2439_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,mul_16s_16s_32_1_1_U21_n_11,mul_16s_16s_32_1_1_U21_n_11,1'b0,\ap_CS_fsm_reg[14]_rep__0_n_11 ,1'b0,\ap_CS_fsm_reg[14]_rep__0_n_11 }),
        .OVERFLOW(NLW_mul_ln126_reg_2439_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln126_reg_2439_reg_P_UNCONNECTED[47:33],mul_ln126_reg_2439_reg_n_84,mul_ln126_reg_2439_reg_n_85,mul_ln126_reg_2439_reg_n_86,mul_ln126_reg_2439_reg_n_87,mul_ln126_reg_2439_reg_n_88,mul_ln126_reg_2439_reg_n_89,mul_ln126_reg_2439_reg_n_90,mul_ln126_reg_2439_reg_n_91,mul_ln126_reg_2439_reg_n_92,mul_ln126_reg_2439_reg_n_93,mul_ln126_reg_2439_reg_n_94,mul_ln126_reg_2439_reg_n_95,mul_ln126_reg_2439_reg_n_96,mul_ln126_reg_2439_reg_n_97,mul_ln126_reg_2439_reg_n_98,mul_ln126_reg_2439_reg_n_99,mul_ln126_reg_2439_reg_n_100,mul_ln126_reg_2439_reg_n_101,mul_ln126_reg_2439_reg_n_102,mul_ln126_reg_2439_reg_n_103,mul_ln126_reg_2439_reg_n_104,mul_ln126_reg_2439_reg_n_105,mul_ln126_reg_2439_reg_n_106,mul_ln126_reg_2439_reg_n_107,mul_ln126_reg_2439_reg_n_108,mul_ln126_reg_2439_reg_n_109,mul_ln126_reg_2439_reg_n_110,mul_ln126_reg_2439_reg_n_111,mul_ln126_reg_2439_reg_n_112,mul_ln126_reg_2439_reg_n_113,mul_ln126_reg_2439_reg_n_114,mul_ln126_reg_2439_reg_n_115,mul_ln126_reg_2439_reg_n_116}),
        .PATTERNBDETECT(NLW_mul_ln126_reg_2439_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln126_reg_2439_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln126_reg_2439_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln126_reg_2439_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln126_reg_2439_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln91_reg_2384_reg
       (.A({mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_11,mac_muladd_16s_16s_32s_33_4_1_U33_n_12,mac_muladd_16s_16s_32s_33_4_1_U33_n_13,mac_muladd_16s_16s_32s_33_4_1_U33_n_14,mac_muladd_16s_16s_32s_33_4_1_U33_n_15,mac_muladd_16s_16s_32s_33_4_1_U33_n_16,mac_muladd_16s_16s_32s_33_4_1_U33_n_17,mac_muladd_16s_16s_32s_33_4_1_U33_n_18,mac_muladd_16s_16s_32s_33_4_1_U33_n_19,mac_muladd_16s_16s_32s_33_4_1_U33_n_20,mac_muladd_16s_16s_32s_33_4_1_U33_n_21,mac_muladd_16s_16s_32s_33_4_1_U33_n_22,mac_muladd_16s_16s_32s_33_4_1_U33_n_23,mac_muladd_16s_16s_32s_33_4_1_U33_n_24,mac_muladd_16s_16s_32s_33_4_1_U33_n_25,mac_muladd_16s_16s_32s_33_4_1_U33_n_26}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln91_reg_2384_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln91_reg_2384_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln91_reg_2384_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln91_reg_2384_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_588),
        .CEA2(ap_CS_fsm_state11),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U10_n_13),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln91_reg_2384_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln91_reg_2384_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln91_reg_2384_reg_P_UNCONNECTED[47:32],mul_ln91_reg_2384_reg_n_85,mul_ln91_reg_2384_reg_n_86,mul_ln91_reg_2384_reg_n_87,mul_ln91_reg_2384_reg_n_88,mul_ln91_reg_2384_reg_n_89,mul_ln91_reg_2384_reg_n_90,mul_ln91_reg_2384_reg_n_91,mul_ln91_reg_2384_reg_n_92,mul_ln91_reg_2384_reg_n_93,mul_ln91_reg_2384_reg_n_94,mul_ln91_reg_2384_reg_n_95,mul_ln91_reg_2384_reg_n_96,mul_ln91_reg_2384_reg_n_97,mul_ln91_reg_2384_reg_n_98,mul_ln91_reg_2384_reg_n_99,mul_ln91_reg_2384_reg_n_100,mul_ln91_reg_2384_reg_n_101,mul_ln91_reg_2384_reg_n_102,mul_ln91_reg_2384_reg_n_103,mul_ln91_reg_2384_reg_n_104,mul_ln91_reg_2384_reg_n_105,mul_ln91_reg_2384_reg_n_106,mul_ln91_reg_2384_reg_n_107,mul_ln91_reg_2384_reg_n_108,mul_ln91_reg_2384_reg_n_109,mul_ln91_reg_2384_reg_n_110,mul_ln91_reg_2384_reg_n_111,mul_ln91_reg_2384_reg_n_112,mul_ln91_reg_2384_reg_n_113,mul_ln91_reg_2384_reg_n_114,mul_ln91_reg_2384_reg_n_115,mul_ln91_reg_2384_reg_n_116}),
        .PATTERNBDETECT(NLW_mul_ln91_reg_2384_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln91_reg_2384_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln91_reg_2384_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln91_reg_2384_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln91_reg_2384_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state16),
        .I3(ram_reg_bram_0_i_85_n_11),
        .I4(ap_CS_fsm_state26),
        .I5(ram_reg_bram_0_i_86_n_11),
        .O(ce1));
  LUT6 #(
    .INIT(64'h8F8F8F808F808F80)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[0]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_96_n_11),
        .I4(L_ACF_addr_11_reg_2539[0]),
        .I5(ap_CS_fsm_state27),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_100
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[30] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[30] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_100_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_101
       (.I0(\empty_82_fu_180_reg_n_11_[29] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_101_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_102
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[29] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[29] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_102_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_103
       (.I0(\empty_82_fu_180_reg_n_11_[28] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_103_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_104
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[28] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[28] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_104_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_105
       (.I0(\empty_82_fu_180_reg_n_11_[27] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_105_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_106
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[27] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[27] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_106_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_107
       (.I0(\empty_82_fu_180_reg_n_11_[26] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_107_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_108
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[26] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[26] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_108_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_109
       (.I0(\empty_82_fu_180_reg_n_11_[25] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_109_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_i_97_n_11),
        .I1(ram_reg_bram_0_i_98_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[31]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[31]),
        .O(d1[31]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_110
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[25] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[25] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_110_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_111
       (.I0(\empty_82_fu_180_reg_n_11_[24] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_111_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_112
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[24] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[24] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_112_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_113
       (.I0(\empty_82_fu_180_reg_n_11_[23] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_113_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_114
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[23] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[23] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_114_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_115
       (.I0(\empty_82_fu_180_reg_n_11_[22] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_115_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_116
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[22] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[22] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_116_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_117
       (.I0(\empty_82_fu_180_reg_n_11_[21] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_117_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_118
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[21] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[21] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_118_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_119
       (.I0(\empty_82_fu_180_reg_n_11_[20] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_119_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_i_99_n_11),
        .I1(ram_reg_bram_0_i_100_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[30]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[30]),
        .O(d1[30]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_120
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[20] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[20] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_120_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_121
       (.I0(\empty_82_fu_180_reg_n_11_[19] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_121_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_122
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[19] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[19] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_122_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_123
       (.I0(\empty_82_fu_180_reg_n_11_[18] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_123_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_124
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[18] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[18] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_124_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_125
       (.I0(\empty_82_fu_180_reg_n_11_[17] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_125_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_126
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[17] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[17] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_126_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_127
       (.I0(\empty_82_fu_180_reg_n_11_[16] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_127_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_128
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[16] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[16] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_128_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_129
       (.I0(\empty_82_fu_180_reg_n_11_[15] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_129_n_11));
  LUT6 #(
    .INIT(64'hFFFBAAFBAAAAAAAA)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_i_101_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(empty_88_fu_204_reg[29]),
        .I3(ap_CS_fsm_state25),
        .I4(empty_89_fu_208_reg[29]),
        .I5(ram_reg_bram_0_i_102_n_11),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_130
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[15] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[15] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_130_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_131
       (.I0(\empty_82_fu_180_reg_n_11_[14] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_131_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_132
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[14] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[14] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_132_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_133
       (.I0(\empty_82_fu_180_reg_n_11_[13] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_133_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_134
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[13] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[13] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_134_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_135
       (.I0(\empty_82_fu_180_reg_n_11_[12] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_135_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_136
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[12] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[12] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_136_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_137
       (.I0(\empty_82_fu_180_reg_n_11_[11] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_137_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_138
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[11] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[11] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_138_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_139
       (.I0(\empty_82_fu_180_reg_n_11_[10] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_139_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_i_103_n_11),
        .I1(ram_reg_bram_0_i_104_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[28]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[28]),
        .O(d1[28]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_140
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[10] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[10] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_140_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_141
       (.I0(\empty_82_fu_180_reg_n_11_[9] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_141_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_142
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[9] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[9] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_142_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_143
       (.I0(\empty_82_fu_180_reg_n_11_[8] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_143_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_144
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[8] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[8] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_144_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_145
       (.I0(\empty_82_fu_180_reg_n_11_[7] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_145_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_146
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[7] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[7] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_146_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_147
       (.I0(\empty_82_fu_180_reg_n_11_[6] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_147_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_148
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[6] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[6] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_148_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_149
       (.I0(\empty_82_fu_180_reg_n_11_[5] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_149_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_i_105_n_11),
        .I1(ram_reg_bram_0_i_106_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[27]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[27]),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_150
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[5] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[5] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_150_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_151
       (.I0(\empty_82_fu_180_reg_n_11_[4] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_151_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_152
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[4] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[4] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_152_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_153
       (.I0(\empty_82_fu_180_reg_n_11_[3] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_153_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_154
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[3] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[3] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_154_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_155
       (.I0(\empty_82_fu_180_reg_n_11_[2] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_155_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_156
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[2] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[2] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_156_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_157
       (.I0(\empty_82_fu_180_reg_n_11_[1] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_157_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_158
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[1] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[1] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_158_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_159
       (.I0(\empty_82_fu_180_reg_n_11_[0] ),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_159_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_107_n_11),
        .I1(ram_reg_bram_0_i_108_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[26]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[26]),
        .O(d1[26]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_160
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[0] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[0] ),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_160_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_161
       (.I0(ram_reg_bram_0_i_212_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[31] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[31] ),
        .O(ram_reg_bram_0_i_161_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_162
       (.I0(\empty_83_fu_184_reg_n_11_[30] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_85_fu_192_reg_n_11_[30] ),
        .I4(ram_reg_bram_0_i_213_n_11),
        .O(ram_reg_bram_0_i_162_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_163
       (.I0(ram_reg_bram_0_i_214_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[29] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[29] ),
        .O(ram_reg_bram_0_i_163_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_164
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[28] ),
        .I2(\empty_83_fu_184_reg_n_11_[28] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_215_n_11),
        .O(ram_reg_bram_0_i_164_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_165
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_0_i_216_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[27] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_165_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_166
       (.I0(\empty_83_fu_184_reg_n_11_[26] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_85_fu_192_reg_n_11_[26] ),
        .I4(ram_reg_bram_0_i_217_n_11),
        .O(ram_reg_bram_0_i_166_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_167
       (.I0(ram_reg_bram_0_i_218_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[25] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[25] ),
        .O(ram_reg_bram_0_i_167_n_11));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_168
       (.I0(ram_reg_bram_0_i_219_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[24] ),
        .O(ram_reg_bram_0_i_168_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_169
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_0_i_220_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[23] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_169_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_109_n_11),
        .I1(ram_reg_bram_0_i_110_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[25]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[25]),
        .O(d1[25]));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_170
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[22] ),
        .I2(\empty_83_fu_184_reg_n_11_[22] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_221_n_11),
        .O(ram_reg_bram_0_i_170_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_171
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_0_i_222_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[21] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_171_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_172
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[20] ),
        .I2(\empty_83_fu_184_reg_n_11_[20] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_223_n_11),
        .O(ram_reg_bram_0_i_172_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_173
       (.I0(ram_reg_bram_0_i_224_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[19] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[19] ),
        .O(ram_reg_bram_0_i_173_n_11));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_174
       (.I0(ram_reg_bram_0_i_225_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[18] ),
        .O(ram_reg_bram_0_i_174_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_175
       (.I0(ram_reg_bram_0_i_226_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[17] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[17] ),
        .O(ram_reg_bram_0_i_175_n_11));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_176
       (.I0(ram_reg_bram_0_i_227_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[16] ),
        .O(ram_reg_bram_0_i_176_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_177
       (.I0(ram_reg_bram_0_i_228_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[15] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[15] ),
        .O(ram_reg_bram_0_i_177_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_178
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[14] ),
        .I2(\empty_83_fu_184_reg_n_11_[14] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_229_n_11),
        .O(ram_reg_bram_0_i_178_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_179
       (.I0(ram_reg_bram_0_i_230_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[13] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[13] ),
        .O(ram_reg_bram_0_i_179_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_111_n_11),
        .I1(ram_reg_bram_0_i_112_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[24]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[24]),
        .O(d1[24]));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_180
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[12] ),
        .I2(\empty_83_fu_184_reg_n_11_[12] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_231_n_11),
        .O(ram_reg_bram_0_i_180_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_181
       (.I0(ram_reg_bram_0_i_232_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[11] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[11] ),
        .O(ram_reg_bram_0_i_181_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_182
       (.I0(\empty_83_fu_184_reg_n_11_[10] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_85_fu_192_reg_n_11_[10] ),
        .I4(ram_reg_bram_0_i_233_n_11),
        .O(ram_reg_bram_0_i_182_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_183
       (.I0(ram_reg_bram_0_i_234_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[9] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[9] ),
        .O(ram_reg_bram_0_i_183_n_11));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_184
       (.I0(ram_reg_bram_0_i_235_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[8] ),
        .O(ram_reg_bram_0_i_184_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_185
       (.I0(ram_reg_bram_0_i_236_n_11),
        .I1(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[7] ),
        .I3(\empty_83_fu_184_reg_n_11_[7] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_185_n_11));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_186
       (.I0(ram_reg_bram_0_i_237_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[6] ),
        .O(ram_reg_bram_0_i_186_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_187
       (.I0(ram_reg_bram_0_i_238_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[5] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[5] ),
        .O(ram_reg_bram_0_i_187_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_188
       (.I0(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I1(\empty_85_fu_192_reg_n_11_[4] ),
        .I2(\empty_83_fu_184_reg_n_11_[4] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_0_i_239_n_11),
        .O(ram_reg_bram_0_i_188_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_189
       (.I0(ram_reg_bram_0_i_240_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[3] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(\empty_85_fu_192_reg_n_11_[3] ),
        .O(ram_reg_bram_0_i_189_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_113_n_11),
        .I1(ram_reg_bram_0_i_114_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[23]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[23]),
        .O(d1[23]));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_0_i_190
       (.I0(\empty_83_fu_184_reg_n_11_[2] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_85_fu_192_reg_n_11_[2] ),
        .I4(ram_reg_bram_0_i_241_n_11),
        .O(ram_reg_bram_0_i_190_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_191
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_0_i_242_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[1] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_191_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_192
       (.I0(ram_reg_bram_0_i_243_n_11),
        .I1(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I2(\empty_85_fu_192_reg_n_11_[0] ),
        .I3(\empty_83_fu_184_reg_n_11_[0] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_192_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_193
       (.I0(\empty_82_fu_180_reg_n_11_[35] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_193_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_194
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[35] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[35] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_194_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_195
       (.I0(\empty_82_fu_180_reg_n_11_[34] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_195_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_196
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[34] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[34] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_196_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_197
       (.I0(\empty_82_fu_180_reg_n_11_[33] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_197_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_198
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[33] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[33] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_198_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_199
       (.I0(\empty_82_fu_180_reg_n_11_[32] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_199_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_i_115_n_11),
        .I1(ram_reg_bram_0_i_116_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[22]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_200
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[32] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[32] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_200_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_201
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_0_i_244_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[35] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_201_n_11));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_202
       (.I0(ram_reg_bram_0_i_245_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[34] ),
        .O(ram_reg_bram_0_i_202_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_0_i_203
       (.I0(ram_reg_bram_0_i_246_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[33] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[33] ),
        .O(ram_reg_bram_0_i_203_n_11));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_204
       (.I0(ram_reg_bram_0_i_247_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[32] ),
        .O(ram_reg_bram_0_i_204_n_11));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_205
       (.I0(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_205_n_11));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_206
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_206_n_11));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_207
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_207_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_208
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_208_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_209
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_209_n_11));
  LUT6 #(
    .INIT(64'hFFFBAAFBAAAAAAAA)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_117_n_11),
        .I1(ap_CS_fsm_state24),
        .I2(empty_88_fu_204_reg[21]),
        .I3(ap_CS_fsm_state25),
        .I4(empty_89_fu_208_reg[21]),
        .I5(ram_reg_bram_0_i_118_n_11),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h0505050405050505)) 
    ram_reg_bram_0_i_210
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(Q[1]),
        .I3(indata_ce1_INST_0_i_1_n_11),
        .I4(ap_CS_fsm_state10),
        .I5(k_3_fu_164_reg[2]),
        .O(ram_reg_bram_0_i_210_n_11));
  LUT6 #(
    .INIT(64'h3301000033013301)) 
    ram_reg_bram_0_i_211
       (.I0(ap_CS_fsm_state12),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state13),
        .I4(ram_reg_bram_0_i_209_n_11),
        .I5(k_3_fu_164_reg[1]),
        .O(ram_reg_bram_0_i_211_n_11));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_212
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[31] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_212_n_11));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_213
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[30] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_213_n_11));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_214
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[29] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_214_n_11));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_215
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[28] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_215_n_11));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_216
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[27] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[27] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_216_n_11));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_217
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[26] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_217_n_11));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_218
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[25] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_218_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_219
       (.I0(\empty_85_fu_192_reg_n_11_[24] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[24] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_219_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_i_119_n_11),
        .I1(ram_reg_bram_0_i_120_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[20]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[20]),
        .O(d1[20]));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_220
       (.I0(\empty_85_fu_192_reg_n_11_[23] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[23] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_220_n_11));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_221
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[22] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_221_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_222
       (.I0(\empty_85_fu_192_reg_n_11_[21] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[21] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_222_n_11));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_223
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[20] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_223_n_11));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_224
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[19] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_224_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_225
       (.I0(\empty_85_fu_192_reg_n_11_[18] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[18] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_225_n_11));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_226
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[17] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_226_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_227
       (.I0(\empty_85_fu_192_reg_n_11_[16] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[16] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_227_n_11));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_228
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[15] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_228_n_11));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_229
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[14] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_229_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_121_n_11),
        .I1(ram_reg_bram_0_i_122_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[19]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[19]),
        .O(d1[19]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_230
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[13] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_230_n_11));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_231
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[12] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_231_n_11));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_232
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[11] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_232_n_11));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_233
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[10] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_233_n_11));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_234
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[9] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_234_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_235
       (.I0(\empty_85_fu_192_reg_n_11_[8] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[8] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_235_n_11));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_236
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[7] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_236_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_237
       (.I0(\empty_85_fu_192_reg_n_11_[6] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[6] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_237_n_11));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_238
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[5] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_238_n_11));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_239
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[4] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_239_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_123_n_11),
        .I1(ram_reg_bram_0_i_124_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[18]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[18]),
        .O(d1[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_240
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[3] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_240_n_11));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_241
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[2] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_241_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_242
       (.I0(\empty_85_fu_192_reg_n_11_[1] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[1] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_242_n_11));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_243
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[0] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_243_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_244
       (.I0(\empty_85_fu_192_reg_n_11_[35] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[35] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_244_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_245
       (.I0(\empty_85_fu_192_reg_n_11_[34] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[34] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_245_n_11));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_0_i_246
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[33] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_246_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_0_i_247
       (.I0(\empty_85_fu_192_reg_n_11_[32] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[32] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_247_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_125_n_11),
        .I1(ram_reg_bram_0_i_126_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[17]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_127_n_11),
        .I1(ram_reg_bram_0_i_128_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[16]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_i_129_n_11),
        .I1(ram_reg_bram_0_i_130_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[15]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_i_131_n_11),
        .I1(ram_reg_bram_0_i_132_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[14]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'hFFFBAAFBAAAAAAAA)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_133_n_11),
        .I1(ap_CS_fsm_state24),
        .I2(empty_88_fu_204_reg[13]),
        .I3(ap_CS_fsm_state25),
        .I4(empty_89_fu_208_reg[13]),
        .I5(ram_reg_bram_0_i_134_n_11),
        .O(d1[13]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_i_88_n_11),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(k_4_fu_212_reg[3]),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_135_n_11),
        .I1(ram_reg_bram_0_i_136_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[12]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_137_n_11),
        .I1(ram_reg_bram_0_i_138_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[11]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_139_n_11),
        .I1(ram_reg_bram_0_i_140_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[10]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_141_n_11),
        .I1(ram_reg_bram_0_i_142_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[9]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_143_n_11),
        .I1(ram_reg_bram_0_i_144_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[8]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_145_n_11),
        .I1(ram_reg_bram_0_i_146_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[7]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[7]),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_147_n_11),
        .I1(ram_reg_bram_0_i_148_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[6]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[6]),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hFFFBAAFBAAAAAAAA)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_149_n_11),
        .I1(ap_CS_fsm_state24),
        .I2(empty_88_fu_204_reg[5]),
        .I3(ap_CS_fsm_state25),
        .I4(empty_89_fu_208_reg[5]),
        .I5(ram_reg_bram_0_i_150_n_11),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_151_n_11),
        .I1(ram_reg_bram_0_i_152_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[4]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[4]),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_153_n_11),
        .I1(ram_reg_bram_0_i_154_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[3]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[3]),
        .O(d1[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    ram_reg_bram_0_i_4
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(ram_reg_bram_0_i_88_n_11),
        .I4(ram_reg_bram_0_i_89_n_11),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_155_n_11),
        .I1(ram_reg_bram_0_i_156_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[2]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[2]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_41
       (.I0(ram_reg_bram_0_i_157_n_11),
        .I1(ram_reg_bram_0_i_158_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[1]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[1]),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_42
       (.I0(ram_reg_bram_0_i_159_n_11),
        .I1(ram_reg_bram_0_i_160_n_11),
        .I2(ap_CS_fsm_state24),
        .I3(empty_88_fu_204_reg[0]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_161_n_11),
        .I1(empty_87_fu_200_reg[31]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[30]),
        .O(\empty_87_fu_200_reg[63]_0 [31]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_44
       (.I0(ram_reg_bram_0_i_162_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[29]),
        .I4(empty_87_fu_200_reg[30]),
        .O(\empty_87_fu_200_reg[63]_0 [30]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_45
       (.I0(ram_reg_bram_0_i_163_n_11),
        .I1(empty_87_fu_200_reg[29]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[28]),
        .O(\empty_87_fu_200_reg[63]_0 [29]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_46
       (.I0(ram_reg_bram_0_i_164_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[27]),
        .I4(empty_87_fu_200_reg[28]),
        .O(\empty_87_fu_200_reg[63]_0 [28]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_165_n_11),
        .I1(empty_87_fu_200_reg[27]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[26]),
        .O(\empty_87_fu_200_reg[63]_0 [27]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_166_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[25]),
        .I4(empty_87_fu_200_reg[26]),
        .O(\empty_87_fu_200_reg[63]_0 [26]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_49
       (.I0(ram_reg_bram_0_i_167_n_11),
        .I1(empty_87_fu_200_reg[25]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[24]),
        .O(\empty_87_fu_200_reg[63]_0 [25]));
  LUT6 #(
    .INIT(64'hFBFBFBFAABABABAA)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_i_90_n_11),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I5(k_4_fu_212_reg[1]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_50
       (.I0(ram_reg_bram_0_i_168_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[23]),
        .I4(empty_87_fu_200_reg[24]),
        .O(\empty_87_fu_200_reg[63]_0 [24]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_i_169_n_11),
        .I1(empty_87_fu_200_reg[23]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[22]),
        .O(\empty_87_fu_200_reg[63]_0 [23]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_i_170_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[21]),
        .I4(empty_87_fu_200_reg[22]),
        .O(\empty_87_fu_200_reg[63]_0 [22]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_i_171_n_11),
        .I1(empty_87_fu_200_reg[21]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[20]),
        .O(\empty_87_fu_200_reg[63]_0 [21]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_54
       (.I0(ram_reg_bram_0_i_172_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[19]),
        .I4(empty_87_fu_200_reg[20]),
        .O(\empty_87_fu_200_reg[63]_0 [20]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_55
       (.I0(ram_reg_bram_0_i_173_n_11),
        .I1(empty_87_fu_200_reg[19]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[18]),
        .O(\empty_87_fu_200_reg[63]_0 [19]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_i_174_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[17]),
        .I4(empty_87_fu_200_reg[18]),
        .O(\empty_87_fu_200_reg[63]_0 [18]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_57
       (.I0(ram_reg_bram_0_i_175_n_11),
        .I1(empty_87_fu_200_reg[17]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[16]),
        .O(\empty_87_fu_200_reg[63]_0 [17]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_i_176_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[15]),
        .I4(empty_87_fu_200_reg[16]),
        .O(\empty_87_fu_200_reg[63]_0 [16]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_i_177_n_11),
        .I1(empty_87_fu_200_reg[15]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[14]),
        .O(\empty_87_fu_200_reg[63]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFF0F0B00000F0B)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_i_92_n_11),
        .I1(ram_reg_bram_0_i_85_n_11),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state26),
        .I5(k_4_fu_212_reg[0]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_60
       (.I0(ram_reg_bram_0_i_178_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[13]),
        .I4(empty_87_fu_200_reg[14]),
        .O(\empty_87_fu_200_reg[63]_0 [14]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_179_n_11),
        .I1(empty_87_fu_200_reg[13]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[12]),
        .O(\empty_87_fu_200_reg[63]_0 [13]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_62
       (.I0(ram_reg_bram_0_i_180_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[11]),
        .I4(empty_87_fu_200_reg[12]),
        .O(\empty_87_fu_200_reg[63]_0 [12]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_63
       (.I0(ram_reg_bram_0_i_181_n_11),
        .I1(empty_87_fu_200_reg[11]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[10]),
        .O(\empty_87_fu_200_reg[63]_0 [11]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_64
       (.I0(ram_reg_bram_0_i_182_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[9]),
        .I4(empty_87_fu_200_reg[10]),
        .O(\empty_87_fu_200_reg[63]_0 [10]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_65
       (.I0(ram_reg_bram_0_i_183_n_11),
        .I1(empty_87_fu_200_reg[9]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[8]),
        .O(\empty_87_fu_200_reg[63]_0 [9]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_66
       (.I0(ram_reg_bram_0_i_184_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[7]),
        .I4(empty_87_fu_200_reg[8]),
        .O(\empty_87_fu_200_reg[63]_0 [8]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_67
       (.I0(ram_reg_bram_0_i_185_n_11),
        .I1(empty_87_fu_200_reg[7]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[6]),
        .O(\empty_87_fu_200_reg[63]_0 [7]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_68
       (.I0(ram_reg_bram_0_i_186_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[5]),
        .I4(empty_87_fu_200_reg[6]),
        .O(\empty_87_fu_200_reg[63]_0 [6]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_69
       (.I0(ram_reg_bram_0_i_187_n_11),
        .I1(empty_87_fu_200_reg[5]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[4]),
        .O(\empty_87_fu_200_reg[63]_0 [5]));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F808080)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[2]),
        .I2(ram_reg_bram_1[2]),
        .I3(L_ACF_addr_11_reg_2539[3]),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_bram_0_i_93_n_11),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_i_188_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[3]),
        .I4(empty_87_fu_200_reg[4]),
        .O(\empty_87_fu_200_reg[63]_0 [4]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_i_189_n_11),
        .I1(empty_87_fu_200_reg[3]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[2]),
        .O(\empty_87_fu_200_reg[63]_0 [3]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_72
       (.I0(ram_reg_bram_0_i_190_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[1]),
        .I4(empty_87_fu_200_reg[2]),
        .O(\empty_87_fu_200_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_73
       (.I0(ram_reg_bram_0_i_191_n_11),
        .I1(empty_87_fu_200_reg[1]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[0]),
        .O(\empty_87_fu_200_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h00A3)) 
    ram_reg_bram_0_i_74
       (.I0(empty_87_fu_200_reg[0]),
        .I1(ram_reg_bram_0_i_192_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .O(\empty_87_fu_200_reg[63]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_i_193_n_11),
        .I1(ram_reg_bram_0_i_194_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[35]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[35]),
        .O(d1[35]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_195_n_11),
        .I1(ram_reg_bram_0_i_196_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[34]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[34]),
        .O(d1[34]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_197_n_11),
        .I1(ram_reg_bram_0_i_198_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[33]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[33]),
        .O(d1[33]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_i_199_n_11),
        .I1(ram_reg_bram_0_i_200_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[32]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[32]),
        .O(d1[32]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_79
       (.I0(ram_reg_bram_0_i_201_n_11),
        .I1(empty_87_fu_200_reg[35]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[34]),
        .O(\empty_87_fu_200_reg[63]_0 [35]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_80
       (.I0(ram_reg_bram_0_i_202_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[33]),
        .I4(empty_87_fu_200_reg[34]),
        .O(\empty_87_fu_200_reg[63]_0 [34]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_81
       (.I0(ram_reg_bram_0_i_203_n_11),
        .I1(empty_87_fu_200_reg[33]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[32]),
        .O(\empty_87_fu_200_reg[63]_0 [33]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_0_i_82
       (.I0(ram_reg_bram_0_i_204_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[31]),
        .I4(empty_87_fu_200_reg[32]),
        .O(\empty_87_fu_200_reg[63]_0 [32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_83
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state25),
        .I4(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I5(\ap_CS_fsm[21]_i_1_n_11 ),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AAAAAA)) 
    ram_reg_bram_0_i_84
       (.I0(ram_reg_bram_1[1]),
        .I1(tmp_32_fu_1023_p3),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_bram_0_i_205_n_11),
        .I4(ram_reg_bram_0_i_206_n_11),
        .I5(\ap_CS_fsm[21]_i_1_n_11 ),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_85
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_bram_0_i_85_n_11));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_86
       (.I0(ap_CS_fsm_state22),
        .I1(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .O(ram_reg_bram_0_i_86_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_bram_0_i_87
       (.I0(ram_reg_bram_0_i_207_n_11),
        .I1(\reg_593[63]_i_1_n_11 ),
        .I2(ram_reg_bram_0_i_208_n_11),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state8),
        .O(grp_Autocorrelation_fu_40_L_ACF_ce0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_88
       (.I0(ap_CS_fsm_state26),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_88_n_11));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    ram_reg_bram_0_i_89
       (.I0(k_4_fu_212_reg[2]),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .O(ram_reg_bram_0_i_89_n_11));
  LUT6 #(
    .INIT(64'h808080808F8F808F)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[1]),
        .I2(ram_reg_bram_1[2]),
        .I3(ap_CS_fsm_state27),
        .I4(L_ACF_addr_11_reg_2539[1]),
        .I5(ram_reg_bram_0_i_95_n_11),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_bram_0_i_90
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state16),
        .I3(ram_reg_bram_0_i_206_n_11),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_90_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_91
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_91_n_11));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_92
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_92_n_11));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_bram_0_i_93
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state24),
        .I4(k_3_fu_164_reg[3]),
        .I5(ram_reg_bram_0_i_209_n_11),
        .O(ram_reg_bram_0_i_93_n_11));
  LUT6 #(
    .INIT(64'hAFACAFACAFACAFAF)) 
    ram_reg_bram_0_i_94
       (.I0(L_ACF_addr_11_reg_2539[2]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state22),
        .I5(ram_reg_bram_0_i_210_n_11),
        .O(grp_Autocorrelation_fu_40_L_ACF_address0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_bram_0_i_95
       (.I0(ram_reg_bram_0_i_211_n_11),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_0_i_95_n_11));
  LUT6 #(
    .INIT(64'h8080808880808080)) 
    ram_reg_bram_0_i_96
       (.I0(ram_reg_bram_0_i_205_n_11),
        .I1(ram_reg_bram_0_i_206_n_11),
        .I2(ram_reg_bram_0_i_85_n_11),
        .I3(indata_ce1_INST_0_i_1_n_11),
        .I4(ap_CS_fsm_state10),
        .I5(k_3_fu_164_reg[0]),
        .O(ram_reg_bram_0_i_96_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_97
       (.I0(\empty_82_fu_180_reg_n_11_[31] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_97_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_98
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[31] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[31] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_98_n_11));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_99
       (.I0(\empty_82_fu_180_reg_n_11_[30] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_99_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_1
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[63] ),
        .I2(\empty_86_fu_196_reg_n_11_[63] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_58_n_11),
        .O(d1[63]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_10
       (.I0(ram_reg_bram_1_i_72_n_11),
        .I1(ram_reg_bram_1_i_73_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[54]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[54]),
        .O(d1[54]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_100
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[37] ),
        .I2(empty_88_fu_204_reg[37]),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[37]),
        .O(ram_reg_bram_1_i_100_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_101
       (.I0(\empty_82_fu_180_reg_n_11_[36] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_101_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_102
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[36] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[36] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_102_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_103
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_132_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[63] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_103_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_104
       (.I0(ram_reg_bram_1_i_133_n_11),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_85_fu_192_reg_n_11_[62] ),
        .I3(\empty_83_fu_184_reg_n_11_[62] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_104_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_105
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_134_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[61] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_105_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_106
       (.I0(ram_reg_bram_1_i_135_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[60] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[60] ),
        .O(ram_reg_bram_1_i_106_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_107
       (.I0(ram_reg_bram_1_i_136_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[59] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[59] ),
        .O(ram_reg_bram_1_i_107_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_108
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_137_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[58] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_108_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_109
       (.I0(ram_reg_bram_1_i_138_n_11),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_85_fu_192_reg_n_11_[57] ),
        .I3(\empty_83_fu_184_reg_n_11_[57] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_109_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_11
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[53] ),
        .I2(\empty_86_fu_196_reg_n_11_[53] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_74_n_11),
        .O(d1[53]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_bram_1_i_110
       (.I0(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .I4(\empty_81_fu_176_reg_n_11_[56] ),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_110_n_11));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_bram_1_i_111
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[56] ),
        .I2(\empty_85_fu_192_reg_n_11_[56] ),
        .I3(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_111_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_112
       (.I0(ram_reg_bram_1_i_139_n_11),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_85_fu_192_reg_n_11_[55] ),
        .I3(\empty_83_fu_184_reg_n_11_[55] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_112_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_1_i_113
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_85_fu_192_reg_n_11_[54] ),
        .I2(\empty_83_fu_184_reg_n_11_[54] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_1_i_140_n_11),
        .O(ram_reg_bram_1_i_113_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_114
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_141_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[53] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_114_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_1_i_115
       (.I0(\empty_83_fu_184_reg_n_11_[52] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(ap_CS_fsm_state23),
        .I3(\empty_85_fu_192_reg_n_11_[52] ),
        .I4(ram_reg_bram_1_i_142_n_11),
        .O(ram_reg_bram_1_i_115_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_116
       (.I0(ram_reg_bram_1_i_143_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[51] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[51] ),
        .O(ram_reg_bram_1_i_116_n_11));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_1_i_117
       (.I0(ram_reg_bram_1_i_144_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[50] ),
        .O(ram_reg_bram_1_i_117_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_118
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_145_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[49] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_118_n_11));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_1_i_119
       (.I0(ram_reg_bram_1_i_146_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[48] ),
        .O(ram_reg_bram_1_i_119_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_12
       (.I0(ram_reg_bram_1_i_75_n_11),
        .I1(ram_reg_bram_1_i_76_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[52]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[52]),
        .O(d1[52]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_120
       (.I0(ram_reg_bram_1_i_147_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[47] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[47] ),
        .O(ram_reg_bram_1_i_120_n_11));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_1_i_121
       (.I0(ram_reg_bram_1_i_148_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[46] ),
        .O(ram_reg_bram_1_i_121_n_11));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_122
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ram_reg_bram_1_i_149_n_11),
        .I3(\empty_83_fu_184_reg_n_11_[45] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_122_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_1_i_123
       (.I0(\empty_83_fu_184_reg_n_11_[44] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(ap_CS_fsm_state23),
        .I3(\empty_85_fu_192_reg_n_11_[44] ),
        .I4(ram_reg_bram_1_i_150_n_11),
        .O(ram_reg_bram_1_i_123_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_124
       (.I0(ram_reg_bram_1_i_151_n_11),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_85_fu_192_reg_n_11_[43] ),
        .I3(\empty_83_fu_184_reg_n_11_[43] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_124_n_11));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_1_i_125
       (.I0(ram_reg_bram_1_i_152_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[42] ),
        .O(ram_reg_bram_1_i_125_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_126
       (.I0(ram_reg_bram_1_i_153_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[41] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[41] ),
        .O(ram_reg_bram_1_i_126_n_11));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_1_i_127
       (.I0(ram_reg_bram_1_i_154_n_11),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(\empty_83_fu_184_reg_n_11_[40] ),
        .O(ram_reg_bram_1_i_127_n_11));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_128
       (.I0(ram_reg_bram_1_i_155_n_11),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_85_fu_192_reg_n_11_[39] ),
        .I3(\empty_83_fu_184_reg_n_11_[39] ),
        .I4(ram_reg_bram_0_i_91_n_11),
        .O(ram_reg_bram_1_i_128_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_1_i_129
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_85_fu_192_reg_n_11_[38] ),
        .I2(\empty_83_fu_184_reg_n_11_[38] ),
        .I3(ram_reg_bram_0_i_91_n_11),
        .I4(ram_reg_bram_1_i_156_n_11),
        .O(ram_reg_bram_1_i_129_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_13
       (.I0(ram_reg_bram_1_i_77_n_11),
        .I1(ram_reg_bram_1_i_78_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[51]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[51]),
        .O(d1[51]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_bram_1_i_130
       (.I0(ram_reg_bram_1_i_157_n_11),
        .I1(\empty_83_fu_184_reg_n_11_[37] ),
        .I2(ram_reg_bram_0_i_91_n_11),
        .I3(ap_CS_fsm_state23),
        .I4(\empty_85_fu_192_reg_n_11_[37] ),
        .O(ram_reg_bram_1_i_130_n_11));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_bram_1_i_131
       (.I0(\empty_83_fu_184_reg_n_11_[36] ),
        .I1(ram_reg_bram_0_i_91_n_11),
        .I2(ap_CS_fsm_state23),
        .I3(\empty_85_fu_192_reg_n_11_[36] ),
        .I4(ram_reg_bram_1_i_158_n_11),
        .O(ram_reg_bram_1_i_131_n_11));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_132
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[63] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[63] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_132_n_11));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_133
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[62] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_133_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_1_i_134
       (.I0(\empty_85_fu_192_reg_n_11_[61] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[61] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_134_n_11));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_135
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[60] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_135_n_11));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_136
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[59] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_136_n_11));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_137
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[58] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[58] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_137_n_11));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_138
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[57] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_138_n_11));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_139
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[55] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_139_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_14
       (.I0(ram_reg_bram_1_i_79_n_11),
        .I1(ram_reg_bram_1_i_80_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[50]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[50]),
        .O(d1[50]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_140
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[54] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_140_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_1_i_141
       (.I0(\empty_85_fu_192_reg_n_11_[53] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[53] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_141_n_11));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_142
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[52] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_142_n_11));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_143
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[51] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_143_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_1_i_144
       (.I0(\empty_85_fu_192_reg_n_11_[50] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[50] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_144_n_11));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_145
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[49] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[49] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_145_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_1_i_146
       (.I0(\empty_85_fu_192_reg_n_11_[48] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[48] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_146_n_11));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_147
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[47] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_147_n_11));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_148
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[46] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[46] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_148_n_11));
  LUT5 #(
    .INIT(32'hAA00AAC0)) 
    ram_reg_bram_1_i_149
       (.I0(\empty_85_fu_192_reg_n_11_[45] ),
        .I1(ap_CS_fsm_state16),
        .I2(\empty_81_fu_176_reg_n_11_[45] ),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_149_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_15
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[49] ),
        .I2(\empty_86_fu_196_reg_n_11_[49] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_81_n_11),
        .O(d1[49]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_150
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[44] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_150_n_11));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_151
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[43] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_151_n_11));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_152
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[42] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[42] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_152_n_11));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_153
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[41] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_153_n_11));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_154
       (.I0(ap_CS_fsm_state16),
        .I1(\empty_81_fu_176_reg_n_11_[40] ),
        .I2(ap_CS_fsm_state22),
        .I3(\empty_85_fu_192_reg_n_11_[40] ),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_154_n_11));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_155
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[39] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_155_n_11));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_156
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[38] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_156_n_11));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_157
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[37] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_157_n_11));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_bram_1_i_158
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(\empty_81_fu_176_reg_n_11_[36] ),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_1_i_158_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_16
       (.I0(ram_reg_bram_1_i_82_n_11),
        .I1(ram_reg_bram_1_i_83_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[48]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[48]),
        .O(d1[48]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_17
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[47] ),
        .I2(\empty_86_fu_196_reg_n_11_[47] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_84_n_11),
        .O(d1[47]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_18
       (.I0(ram_reg_bram_1_i_85_n_11),
        .I1(ram_reg_bram_1_i_86_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[46]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[46]),
        .O(d1[46]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_19
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[45] ),
        .I2(\empty_86_fu_196_reg_n_11_[45] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_87_n_11),
        .O(d1[45]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_2
       (.I0(ram_reg_bram_1_i_59_n_11),
        .I1(ram_reg_bram_1_i_60_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[62]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[62]),
        .O(d1[62]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_20
       (.I0(ram_reg_bram_1_i_88_n_11),
        .I1(ram_reg_bram_1_i_89_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[44]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[44]),
        .O(d1[44]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_21
       (.I0(ram_reg_bram_1_i_90_n_11),
        .I1(ram_reg_bram_1_i_91_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[43]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[43]),
        .O(d1[43]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_22
       (.I0(ram_reg_bram_1_i_92_n_11),
        .I1(ram_reg_bram_1_i_93_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[42]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[42]),
        .O(d1[42]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_23
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[41] ),
        .I2(\empty_86_fu_196_reg_n_11_[41] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_94_n_11),
        .O(d1[41]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_24
       (.I0(ram_reg_bram_1_i_95_n_11),
        .I1(ram_reg_bram_1_i_96_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[40]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[40]),
        .O(d1[40]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_25
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[39] ),
        .I2(\empty_86_fu_196_reg_n_11_[39] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_97_n_11),
        .O(d1[39]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_26
       (.I0(ram_reg_bram_1_i_98_n_11),
        .I1(ram_reg_bram_1_i_99_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[38]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[38]),
        .O(d1[38]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_27
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[37] ),
        .I2(\empty_86_fu_196_reg_n_11_[37] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_100_n_11),
        .O(d1[37]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_28
       (.I0(ram_reg_bram_1_i_101_n_11),
        .I1(ram_reg_bram_1_i_102_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[36]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[36]),
        .O(d1[36]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_29
       (.I0(ram_reg_bram_1_i_103_n_11),
        .I1(empty_87_fu_200_reg[63]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[62]),
        .O(\empty_87_fu_200_reg[63]_0 [63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_3
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[61] ),
        .I2(\empty_86_fu_196_reg_n_11_[61] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_61_n_11),
        .O(d1[61]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_30
       (.I0(ram_reg_bram_1_i_104_n_11),
        .I1(empty_87_fu_200_reg[62]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[61]),
        .O(\empty_87_fu_200_reg[63]_0 [62]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_31
       (.I0(ram_reg_bram_1_i_105_n_11),
        .I1(empty_87_fu_200_reg[61]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[60]),
        .O(\empty_87_fu_200_reg[63]_0 [61]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_32
       (.I0(ram_reg_bram_1_i_106_n_11),
        .I1(empty_87_fu_200_reg[60]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[59]),
        .O(\empty_87_fu_200_reg[63]_0 [60]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_33
       (.I0(ram_reg_bram_1_i_107_n_11),
        .I1(empty_87_fu_200_reg[59]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[58]),
        .O(\empty_87_fu_200_reg[63]_0 [59]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_34
       (.I0(ram_reg_bram_1_i_108_n_11),
        .I1(empty_87_fu_200_reg[58]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[57]),
        .O(\empty_87_fu_200_reg[63]_0 [58]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_35
       (.I0(ram_reg_bram_1_i_109_n_11),
        .I1(empty_87_fu_200_reg[57]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[56]),
        .O(\empty_87_fu_200_reg[63]_0 [57]));
  LUT6 #(
    .INIT(64'hFAEEFAFFFAEEFAAA)) 
    ram_reg_bram_1_i_36
       (.I0(ram_reg_bram_1_i_110_n_11),
        .I1(empty_87_fu_200_reg[56]),
        .I2(D[55]),
        .I3(ap_CS_fsm_state27),
        .I4(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I5(ram_reg_bram_1_i_111_n_11),
        .O(\empty_87_fu_200_reg[63]_0 [56]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_37
       (.I0(ram_reg_bram_1_i_112_n_11),
        .I1(empty_87_fu_200_reg[55]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[54]),
        .O(\empty_87_fu_200_reg[63]_0 [55]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_38
       (.I0(ram_reg_bram_1_i_113_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[53]),
        .I4(empty_87_fu_200_reg[54]),
        .O(\empty_87_fu_200_reg[63]_0 [54]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_39
       (.I0(ram_reg_bram_1_i_114_n_11),
        .I1(empty_87_fu_200_reg[53]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[52]),
        .O(\empty_87_fu_200_reg[63]_0 [53]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_4
       (.I0(ram_reg_bram_1_i_62_n_11),
        .I1(ram_reg_bram_1_i_63_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[60]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[60]),
        .O(d1[60]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_40
       (.I0(ram_reg_bram_1_i_115_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[51]),
        .I4(empty_87_fu_200_reg[52]),
        .O(\empty_87_fu_200_reg[63]_0 [52]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_41
       (.I0(ram_reg_bram_1_i_116_n_11),
        .I1(empty_87_fu_200_reg[51]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[50]),
        .O(\empty_87_fu_200_reg[63]_0 [51]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_42
       (.I0(ram_reg_bram_1_i_117_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[49]),
        .I4(empty_87_fu_200_reg[50]),
        .O(\empty_87_fu_200_reg[63]_0 [50]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_43
       (.I0(ram_reg_bram_1_i_118_n_11),
        .I1(empty_87_fu_200_reg[49]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[48]),
        .O(\empty_87_fu_200_reg[63]_0 [49]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_44
       (.I0(ram_reg_bram_1_i_119_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[47]),
        .I4(empty_87_fu_200_reg[48]),
        .O(\empty_87_fu_200_reg[63]_0 [48]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_45
       (.I0(ram_reg_bram_1_i_120_n_11),
        .I1(empty_87_fu_200_reg[47]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[46]),
        .O(\empty_87_fu_200_reg[63]_0 [47]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_46
       (.I0(ram_reg_bram_1_i_121_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[45]),
        .I4(empty_87_fu_200_reg[46]),
        .O(\empty_87_fu_200_reg[63]_0 [46]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_47
       (.I0(ram_reg_bram_1_i_122_n_11),
        .I1(empty_87_fu_200_reg[45]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[44]),
        .O(\empty_87_fu_200_reg[63]_0 [45]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_48
       (.I0(ram_reg_bram_1_i_123_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[43]),
        .I4(empty_87_fu_200_reg[44]),
        .O(\empty_87_fu_200_reg[63]_0 [44]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_49
       (.I0(ram_reg_bram_1_i_124_n_11),
        .I1(empty_87_fu_200_reg[43]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[42]),
        .O(\empty_87_fu_200_reg[63]_0 [43]));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_5
       (.I0(ram_reg_bram_1_i_64_n_11),
        .I1(ram_reg_bram_1_i_65_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[59]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[59]),
        .O(d1[59]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_50
       (.I0(ram_reg_bram_1_i_125_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[41]),
        .I4(empty_87_fu_200_reg[42]),
        .O(\empty_87_fu_200_reg[63]_0 [42]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_51
       (.I0(ram_reg_bram_1_i_126_n_11),
        .I1(empty_87_fu_200_reg[41]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[40]),
        .O(\empty_87_fu_200_reg[63]_0 [41]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_52
       (.I0(ram_reg_bram_1_i_127_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[39]),
        .I4(empty_87_fu_200_reg[40]),
        .O(\empty_87_fu_200_reg[63]_0 [40]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_53
       (.I0(ram_reg_bram_1_i_128_n_11),
        .I1(empty_87_fu_200_reg[39]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[38]),
        .O(\empty_87_fu_200_reg[63]_0 [39]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_54
       (.I0(ram_reg_bram_1_i_129_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[37]),
        .I4(empty_87_fu_200_reg[38]),
        .O(\empty_87_fu_200_reg[63]_0 [38]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_55
       (.I0(ram_reg_bram_1_i_130_n_11),
        .I1(empty_87_fu_200_reg[37]),
        .I2(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I3(ap_CS_fsm_state27),
        .I4(D[36]),
        .O(\empty_87_fu_200_reg[63]_0 [37]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_bram_1_i_56
       (.I0(ram_reg_bram_1_i_131_n_11),
        .I1(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I2(ap_CS_fsm_state27),
        .I3(D[35]),
        .I4(empty_87_fu_200_reg[36]),
        .O(\empty_87_fu_200_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_1_i_57
       (.I0(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I1(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_57_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_58
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[63] ),
        .I2(empty_88_fu_204_reg[63]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[63]),
        .O(ram_reg_bram_1_i_58_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_59
       (.I0(\empty_82_fu_180_reg_n_11_[62] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_59_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_6
       (.I0(ram_reg_bram_1_i_66_n_11),
        .I1(ram_reg_bram_1_i_67_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[58]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[58]),
        .O(d1[58]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_60
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[62] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[62] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_60_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_61
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[61] ),
        .I2(empty_88_fu_204_reg[61]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[61]),
        .O(ram_reg_bram_1_i_61_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_62
       (.I0(\empty_82_fu_180_reg_n_11_[60] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_62_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_63
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[60] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[60] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_63_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_64
       (.I0(\empty_82_fu_180_reg_n_11_[59] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_64_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_65
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[59] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[59] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_65_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_66
       (.I0(\empty_82_fu_180_reg_n_11_[58] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_66_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_67
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[58] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[58] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_67_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_68
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[57] ),
        .I2(empty_88_fu_204_reg[57]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[57]),
        .O(ram_reg_bram_1_i_68_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_69
       (.I0(\empty_82_fu_180_reg_n_11_[56] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_69_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_7
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[57] ),
        .I2(\empty_86_fu_196_reg_n_11_[57] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_68_n_11),
        .O(d1[57]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_70
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[56] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[56] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_70_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_71
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[55] ),
        .I2(empty_88_fu_204_reg[55]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[55]),
        .O(ram_reg_bram_1_i_71_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_72
       (.I0(\empty_82_fu_180_reg_n_11_[54] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_72_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_73
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[54] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[54] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_73_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_74
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[53] ),
        .I2(empty_88_fu_204_reg[53]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[53]),
        .O(ram_reg_bram_1_i_74_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_75
       (.I0(\empty_82_fu_180_reg_n_11_[52] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_75_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_76
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[52] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[52] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_76_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_77
       (.I0(\empty_82_fu_180_reg_n_11_[51] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_77_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_78
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[51] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[51] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_78_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_79
       (.I0(\empty_82_fu_180_reg_n_11_[50] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_79_n_11));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAABBAB)) 
    ram_reg_bram_1_i_8
       (.I0(ram_reg_bram_1_i_69_n_11),
        .I1(ram_reg_bram_1_i_70_n_11),
        .I2(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I3(empty_88_fu_204_reg[56]),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[56]),
        .O(d1[56]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_80
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[50] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[50] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_80_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_81
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[49] ),
        .I2(empty_88_fu_204_reg[49]),
        .I3(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[49]),
        .O(ram_reg_bram_1_i_81_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_82
       (.I0(\empty_82_fu_180_reg_n_11_[48] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_82_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_83
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[48] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[48] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_83_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_84
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[47] ),
        .I2(empty_88_fu_204_reg[47]),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[47]),
        .O(ram_reg_bram_1_i_84_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_85
       (.I0(\empty_82_fu_180_reg_n_11_[46] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_85_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_86
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[46] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[46] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_86_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_87
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[45] ),
        .I2(empty_88_fu_204_reg[45]),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[45]),
        .O(ram_reg_bram_1_i_87_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_88
       (.I0(\empty_82_fu_180_reg_n_11_[44] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_88_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_89
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[44] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[44] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_89_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_9
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[55] ),
        .I2(\empty_86_fu_196_reg_n_11_[55] ),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ram_reg_bram_1_i_57_n_11),
        .I5(ram_reg_bram_1_i_71_n_11),
        .O(d1[55]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_90
       (.I0(\empty_82_fu_180_reg_n_11_[43] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_90_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_91
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[43] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[43] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_91_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_92
       (.I0(\empty_82_fu_180_reg_n_11_[42] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_92_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_93
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[42] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[42] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_93_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_94
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[41] ),
        .I2(empty_88_fu_204_reg[41]),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[41]),
        .O(ram_reg_bram_1_i_94_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_95
       (.I0(\empty_82_fu_180_reg_n_11_[40] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_95_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_96
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[40] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[40] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_96_n_11));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_bram_1_i_97
       (.I0(ram_reg_bram_0_i_86_n_11),
        .I1(\empty_82_fu_180_reg_n_11_[39] ),
        .I2(empty_88_fu_204_reg[39]),
        .I3(\ap_CS_fsm_reg[23]_rep__0_n_11 ),
        .I4(ap_CS_fsm_state25),
        .I5(empty_89_fu_208_reg[39]),
        .O(ram_reg_bram_1_i_97_n_11));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_98
       (.I0(\empty_82_fu_180_reg_n_11_[38] ),
        .I1(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_bram_1_i_98_n_11));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_99
       (.I0(ram_reg_bram_0_i_91_n_11),
        .I1(\empty_84_fu_188_reg_n_11_[38] ),
        .I2(\ap_CS_fsm_reg[22]_rep_n_11 ),
        .I3(\empty_86_fu_196_reg_n_11_[38] ),
        .I4(\ap_CS_fsm_reg[23]_rep_n_11 ),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_1_i_99_n_11));
  FDRE \reg_578_reg[0] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[0]),
        .Q(reg_578[0]),
        .R(1'b0));
  FDRE \reg_578_reg[10] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[10]),
        .Q(reg_578[10]),
        .R(1'b0));
  FDRE \reg_578_reg[11] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[11]),
        .Q(reg_578[11]),
        .R(1'b0));
  FDRE \reg_578_reg[12] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[12]),
        .Q(reg_578[12]),
        .R(1'b0));
  FDRE \reg_578_reg[13] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[13]),
        .Q(reg_578[13]),
        .R(1'b0));
  FDRE \reg_578_reg[14] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[14]),
        .Q(reg_578[14]),
        .R(1'b0));
  FDRE \reg_578_reg[15] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[15]),
        .Q(reg_578[15]),
        .R(1'b0));
  FDRE \reg_578_reg[1] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[1]),
        .Q(reg_578[1]),
        .R(1'b0));
  FDRE \reg_578_reg[2] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[2]),
        .Q(reg_578[2]),
        .R(1'b0));
  FDRE \reg_578_reg[3] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[3]),
        .Q(reg_578[3]),
        .R(1'b0));
  FDRE \reg_578_reg[4] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[4]),
        .Q(reg_578[4]),
        .R(1'b0));
  FDRE \reg_578_reg[5] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[5]),
        .Q(reg_578[5]),
        .R(1'b0));
  FDRE \reg_578_reg[6] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[6]),
        .Q(reg_578[6]),
        .R(1'b0));
  FDRE \reg_578_reg[7] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[7]),
        .Q(reg_578[7]),
        .R(1'b0));
  FDRE \reg_578_reg[8] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[8]),
        .Q(reg_578[8]),
        .R(1'b0));
  FDRE \reg_578_reg[9] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U10_n_13),
        .D(p_1_in__0[9]),
        .Q(reg_578[9]),
        .R(1'b0));
  FDRE \reg_583_reg[0] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_26),
        .Q(reg_583[0]),
        .R(1'b0));
  FDRE \reg_583_reg[10] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_16),
        .Q(reg_583[10]),
        .R(1'b0));
  FDRE \reg_583_reg[11] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_15),
        .Q(reg_583[11]),
        .R(1'b0));
  FDRE \reg_583_reg[12] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_14),
        .Q(reg_583[12]),
        .R(1'b0));
  FDRE \reg_583_reg[13] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_13),
        .Q(reg_583[13]),
        .R(1'b0));
  FDRE \reg_583_reg[14] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_12),
        .Q(reg_583[14]),
        .R(1'b0));
  FDRE \reg_583_reg[15] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_11),
        .Q(reg_583[15]),
        .R(1'b0));
  FDRE \reg_583_reg[1] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_25),
        .Q(reg_583[1]),
        .R(1'b0));
  FDRE \reg_583_reg[2] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_24),
        .Q(reg_583[2]),
        .R(1'b0));
  FDRE \reg_583_reg[3] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_23),
        .Q(reg_583[3]),
        .R(1'b0));
  FDRE \reg_583_reg[4] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_22),
        .Q(reg_583[4]),
        .R(1'b0));
  FDRE \reg_583_reg[5] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_21),
        .Q(reg_583[5]),
        .R(1'b0));
  FDRE \reg_583_reg[6] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_20),
        .Q(reg_583[6]),
        .R(1'b0));
  FDRE \reg_583_reg[7] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_19),
        .Q(reg_583[7]),
        .R(1'b0));
  FDRE \reg_583_reg[8] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_18),
        .Q(reg_583[8]),
        .R(1'b0));
  FDRE \reg_583_reg[9] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U33_n_17),
        .Q(reg_583[9]),
        .R(1'b0));
  FDRE \reg_588_reg[0] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_59),
        .Q(\reg_588_reg_n_11_[0] ),
        .R(1'b0));
  FDRE \reg_588_reg[10] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_49),
        .Q(\reg_588_reg_n_11_[10] ),
        .R(1'b0));
  FDRE \reg_588_reg[11] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_48),
        .Q(\reg_588_reg_n_11_[11] ),
        .R(1'b0));
  FDRE \reg_588_reg[12] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_47),
        .Q(\reg_588_reg_n_11_[12] ),
        .R(1'b0));
  FDRE \reg_588_reg[13] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_46),
        .Q(\reg_588_reg_n_11_[13] ),
        .R(1'b0));
  FDRE \reg_588_reg[14] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_45),
        .Q(\reg_588_reg_n_11_[14] ),
        .R(1'b0));
  FDRE \reg_588_reg[15] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_44),
        .Q(\reg_588_reg_n_11_[15] ),
        .R(1'b0));
  FDRE \reg_588_reg[1] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_58),
        .Q(\reg_588_reg_n_11_[1] ),
        .R(1'b0));
  FDRE \reg_588_reg[2] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_57),
        .Q(\reg_588_reg_n_11_[2] ),
        .R(1'b0));
  FDRE \reg_588_reg[3] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_56),
        .Q(\reg_588_reg_n_11_[3] ),
        .R(1'b0));
  FDRE \reg_588_reg[4] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_55),
        .Q(\reg_588_reg_n_11_[4] ),
        .R(1'b0));
  FDRE \reg_588_reg[5] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_54),
        .Q(\reg_588_reg_n_11_[5] ),
        .R(1'b0));
  FDRE \reg_588_reg[6] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_53),
        .Q(\reg_588_reg_n_11_[6] ),
        .R(1'b0));
  FDRE \reg_588_reg[7] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_52),
        .Q(\reg_588_reg_n_11_[7] ),
        .R(1'b0));
  FDRE \reg_588_reg[8] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_51),
        .Q(\reg_588_reg_n_11_[8] ),
        .R(1'b0));
  FDRE \reg_588_reg[9] 
       (.C(ap_clk),
        .CE(reg_588),
        .D(mac_muladd_16s_16s_32s_33_4_1_U35_n_50),
        .Q(\reg_588_reg_n_11_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_593[63]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(Q[1]),
        .O(\reg_593[63]_i_1_n_11 ));
  FDRE \reg_593_reg[0] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [0]),
        .Q(reg_593[0]),
        .R(1'b0));
  FDRE \reg_593_reg[10] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [10]),
        .Q(reg_593[10]),
        .R(1'b0));
  FDRE \reg_593_reg[11] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [11]),
        .Q(reg_593[11]),
        .R(1'b0));
  FDRE \reg_593_reg[12] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [12]),
        .Q(reg_593[12]),
        .R(1'b0));
  FDRE \reg_593_reg[13] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [13]),
        .Q(reg_593[13]),
        .R(1'b0));
  FDRE \reg_593_reg[14] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [14]),
        .Q(reg_593[14]),
        .R(1'b0));
  FDRE \reg_593_reg[15] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [15]),
        .Q(reg_593[15]),
        .R(1'b0));
  FDRE \reg_593_reg[16] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [16]),
        .Q(reg_593[16]),
        .R(1'b0));
  FDRE \reg_593_reg[17] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [17]),
        .Q(reg_593[17]),
        .R(1'b0));
  FDRE \reg_593_reg[18] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [18]),
        .Q(reg_593[18]),
        .R(1'b0));
  FDRE \reg_593_reg[19] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [19]),
        .Q(reg_593[19]),
        .R(1'b0));
  FDRE \reg_593_reg[1] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [1]),
        .Q(reg_593[1]),
        .R(1'b0));
  FDRE \reg_593_reg[20] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [20]),
        .Q(reg_593[20]),
        .R(1'b0));
  FDRE \reg_593_reg[21] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [21]),
        .Q(reg_593[21]),
        .R(1'b0));
  FDRE \reg_593_reg[22] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [22]),
        .Q(reg_593[22]),
        .R(1'b0));
  FDRE \reg_593_reg[23] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [23]),
        .Q(reg_593[23]),
        .R(1'b0));
  FDRE \reg_593_reg[24] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [24]),
        .Q(reg_593[24]),
        .R(1'b0));
  FDRE \reg_593_reg[25] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [25]),
        .Q(reg_593[25]),
        .R(1'b0));
  FDRE \reg_593_reg[26] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [26]),
        .Q(reg_593[26]),
        .R(1'b0));
  FDRE \reg_593_reg[27] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [27]),
        .Q(reg_593[27]),
        .R(1'b0));
  FDRE \reg_593_reg[28] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [28]),
        .Q(reg_593[28]),
        .R(1'b0));
  FDRE \reg_593_reg[29] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [29]),
        .Q(reg_593[29]),
        .R(1'b0));
  FDRE \reg_593_reg[2] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [2]),
        .Q(reg_593[2]),
        .R(1'b0));
  FDRE \reg_593_reg[30] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [30]),
        .Q(reg_593[30]),
        .R(1'b0));
  FDRE \reg_593_reg[31] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [31]),
        .Q(reg_593[31]),
        .R(1'b0));
  FDRE \reg_593_reg[32] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [32]),
        .Q(reg_593[32]),
        .R(1'b0));
  FDRE \reg_593_reg[33] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [33]),
        .Q(reg_593[33]),
        .R(1'b0));
  FDRE \reg_593_reg[34] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [34]),
        .Q(reg_593[34]),
        .R(1'b0));
  FDRE \reg_593_reg[35] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [35]),
        .Q(reg_593[35]),
        .R(1'b0));
  FDRE \reg_593_reg[36] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [36]),
        .Q(reg_593[36]),
        .R(1'b0));
  FDRE \reg_593_reg[37] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [37]),
        .Q(reg_593[37]),
        .R(1'b0));
  FDRE \reg_593_reg[38] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [38]),
        .Q(reg_593[38]),
        .R(1'b0));
  FDRE \reg_593_reg[39] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [39]),
        .Q(reg_593[39]),
        .R(1'b0));
  FDRE \reg_593_reg[3] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [3]),
        .Q(reg_593[3]),
        .R(1'b0));
  FDRE \reg_593_reg[40] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [40]),
        .Q(reg_593[40]),
        .R(1'b0));
  FDRE \reg_593_reg[41] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [41]),
        .Q(reg_593[41]),
        .R(1'b0));
  FDRE \reg_593_reg[42] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [42]),
        .Q(reg_593[42]),
        .R(1'b0));
  FDRE \reg_593_reg[43] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [43]),
        .Q(reg_593[43]),
        .R(1'b0));
  FDRE \reg_593_reg[44] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [44]),
        .Q(reg_593[44]),
        .R(1'b0));
  FDRE \reg_593_reg[45] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [45]),
        .Q(reg_593[45]),
        .R(1'b0));
  FDRE \reg_593_reg[46] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [46]),
        .Q(reg_593[46]),
        .R(1'b0));
  FDRE \reg_593_reg[47] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [47]),
        .Q(reg_593[47]),
        .R(1'b0));
  FDRE \reg_593_reg[48] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [48]),
        .Q(reg_593[48]),
        .R(1'b0));
  FDRE \reg_593_reg[49] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [49]),
        .Q(reg_593[49]),
        .R(1'b0));
  FDRE \reg_593_reg[4] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [4]),
        .Q(reg_593[4]),
        .R(1'b0));
  FDRE \reg_593_reg[50] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [50]),
        .Q(reg_593[50]),
        .R(1'b0));
  FDRE \reg_593_reg[51] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [51]),
        .Q(reg_593[51]),
        .R(1'b0));
  FDRE \reg_593_reg[52] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [52]),
        .Q(reg_593[52]),
        .R(1'b0));
  FDRE \reg_593_reg[53] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [53]),
        .Q(reg_593[53]),
        .R(1'b0));
  FDRE \reg_593_reg[54] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [54]),
        .Q(reg_593[54]),
        .R(1'b0));
  FDRE \reg_593_reg[55] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [55]),
        .Q(reg_593[55]),
        .R(1'b0));
  FDRE \reg_593_reg[56] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [56]),
        .Q(reg_593[56]),
        .R(1'b0));
  FDRE \reg_593_reg[57] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [57]),
        .Q(reg_593[57]),
        .R(1'b0));
  FDRE \reg_593_reg[58] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [58]),
        .Q(reg_593[58]),
        .R(1'b0));
  FDRE \reg_593_reg[59] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [59]),
        .Q(reg_593[59]),
        .R(1'b0));
  FDRE \reg_593_reg[5] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [5]),
        .Q(reg_593[5]),
        .R(1'b0));
  FDRE \reg_593_reg[60] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [60]),
        .Q(reg_593[60]),
        .R(1'b0));
  FDRE \reg_593_reg[61] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [61]),
        .Q(reg_593[61]),
        .R(1'b0));
  FDRE \reg_593_reg[62] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [62]),
        .Q(reg_593[62]),
        .R(1'b0));
  FDRE \reg_593_reg[63] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [63]),
        .Q(reg_593[63]),
        .R(1'b0));
  FDRE \reg_593_reg[6] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [6]),
        .Q(reg_593[6]),
        .R(1'b0));
  FDRE \reg_593_reg[7] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [7]),
        .Q(reg_593[7]),
        .R(1'b0));
  FDRE \reg_593_reg[8] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [8]),
        .Q(reg_593[8]),
        .R(1'b0));
  FDRE \reg_593_reg[9] 
       (.C(ap_clk),
        .CE(\reg_593[63]_i_1_n_11 ),
        .D(\reg_593_reg[63]_0 [9]),
        .Q(reg_593[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0055101000551515)) 
    \scalauto_2_reg_2042[0]_i_1 
       (.I0(\icmp_ln57_reg_1995_reg[0]_0 ),
        .I1(\scalauto_2_reg_2042_reg[0]_0 ),
        .I2(and_ln107_reg_2020),
        .I3(\scalauto_2_reg_2042_reg[0]_1 ),
        .I4(and_ln107_8_reg_2026),
        .I5(\scalauto_2_reg_2042_reg[0]_2 ),
        .O(\icmp_ln57_reg_1995_reg[0]_1 ));
  FDRE \scalauto_2_reg_2042_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\icmp_ln57_reg_1995_reg[0]_1 ),
        .Q(scalauto_2_reg_2042[0]),
        .R(1'b0));
  FDRE \scalauto_2_reg_2042_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\scalauto_2_reg_2042_reg[2]_0 [0]),
        .Q(scalauto_2_reg_2042[1]),
        .R(1'b0));
  FDRE \scalauto_2_reg_2042_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\scalauto_2_reg_2042_reg[2]_0 [1]),
        .Q(scalauto_2_reg_2042[2]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[0]),
        .Q(sl_4_reg_2172[0]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[10]),
        .Q(sl_4_reg_2172[10]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[11]),
        .Q(sl_4_reg_2172[11]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[12]),
        .Q(sl_4_reg_2172[12]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[13]),
        .Q(sl_4_reg_2172[13]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[14]),
        .Q(sl_4_reg_2172[14]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[15]),
        .Q(sl_4_reg_2172[15]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[1]),
        .Q(sl_4_reg_2172[1]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[2]),
        .Q(sl_4_reg_2172[2]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[3]),
        .Q(sl_4_reg_2172[3]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[4]),
        .Q(sl_4_reg_2172[4]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[5]),
        .Q(sl_4_reg_2172[5]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[6]),
        .Q(sl_4_reg_2172[6]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[7]),
        .Q(sl_4_reg_2172[7]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[8]),
        .Q(sl_4_reg_2172[8]),
        .R(1'b0));
  FDRE \sl_4_reg_2172_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(indata_q0[9]),
        .Q(sl_4_reg_2172[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \smax_fu_156[0]_i_1 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[0]),
        .O(temp_fu_854_p3[0]));
  LUT6 #(
    .INIT(64'h5E5E5EEE5E5E5E5E)) 
    \smax_fu_156[10]_i_1 
       (.I0(indata_q0[10]),
        .I1(\smax_fu_156[10]_i_2_n_11 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[8]),
        .I4(indata_q0[9]),
        .I5(\smax_fu_156[10]_i_3_n_11 ),
        .O(temp_fu_854_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \smax_fu_156[10]_i_2 
       (.I0(\smax_fu_156[14]_i_5_n_11 ),
        .I1(indata_q0[14]),
        .I2(indata_q0[15]),
        .I3(indata_q0[12]),
        .I4(indata_q0[13]),
        .O(\smax_fu_156[10]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \smax_fu_156[10]_i_3 
       (.I0(\smax_fu_156[4]_i_2_n_11 ),
        .I1(indata_q0[7]),
        .I2(indata_q0[4]),
        .I3(indata_q0[6]),
        .I4(indata_q0[5]),
        .O(\smax_fu_156[10]_i_3_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_156[11]_i_1 
       (.I0(\smax_fu_156[11]_i_2_n_11 ),
        .O(temp_fu_854_p3[11]));
  LUT5 #(
    .INIT(32'h40441511)) 
    \smax_fu_156[11]_i_2 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[10]),
        .I3(\smax_fu_156[11]_i_3_n_11 ),
        .I4(indata_q0[11]),
        .O(\smax_fu_156[11]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \smax_fu_156[11]_i_3 
       (.I0(\smax_fu_156[10]_i_3_n_11 ),
        .I1(indata_q0[9]),
        .I2(indata_q0[8]),
        .O(\smax_fu_156[11]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h99CC9BCC)) 
    \smax_fu_156[12]_i_1 
       (.I0(\smax_fu_156[14]_i_5_n_11 ),
        .I1(indata_q0[12]),
        .I2(indata_q0[13]),
        .I3(indata_q0[15]),
        .I4(indata_q0[14]),
        .O(temp_fu_854_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6A7A5A5A)) 
    \smax_fu_156[13]_i_1 
       (.I0(indata_q0[13]),
        .I1(indata_q0[12]),
        .I2(indata_q0[15]),
        .I3(indata_q0[14]),
        .I4(\smax_fu_156[14]_i_5_n_11 ),
        .O(temp_fu_854_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_156[14]_i_1 
       (.I0(grp_Autocorrelation_fu_40_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .O(ap_NS_fsm16_out));
  LUT4 #(
    .INIT(16'h444D)) 
    \smax_fu_156[14]_i_10 
       (.I0(\smax_fu_156_reg[14]_0 [7]),
        .I1(temp_fu_854_p3[7]),
        .I2(\smax_fu_156_reg[14]_0 [6]),
        .I3(\smax_fu_156[14]_i_24_n_11 ),
        .O(\smax_fu_156[14]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_156[14]_i_11 
       (.I0(\smax_fu_156_reg[14]_0 [5]),
        .I1(\smax_fu_156[14]_i_25_n_11 ),
        .I2(\smax_fu_156_reg[14]_0 [4]),
        .I3(\smax_fu_156[14]_i_26_n_11 ),
        .O(\smax_fu_156[14]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_156[14]_i_12 
       (.I0(\smax_fu_156_reg[14]_0 [3]),
        .I1(\smax_fu_156[14]_i_27_n_11 ),
        .I2(\smax_fu_156_reg[14]_0 [2]),
        .I3(\smax_fu_156[14]_i_28_n_11 ),
        .O(\smax_fu_156[14]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h55551444FFFF7D44)) 
    \smax_fu_156[14]_i_13 
       (.I0(\smax_fu_156_reg[14]_0 [1]),
        .I1(indata_q0[1]),
        .I2(indata_q0[15]),
        .I3(indata_q0[0]),
        .I4(\smax_fu_156[10]_i_2_n_11 ),
        .I5(\smax_fu_156_reg[14]_0 [0]),
        .O(\smax_fu_156[14]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h696969696969A969)) 
    \smax_fu_156[14]_i_14 
       (.I0(\smax_fu_156_reg[14]_0 [14]),
        .I1(indata_q0[15]),
        .I2(indata_q0[14]),
        .I3(\smax_fu_156[14]_i_5_n_11 ),
        .I4(indata_q0[13]),
        .I5(indata_q0[12]),
        .O(\smax_fu_156[14]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_156[14]_i_15 
       (.I0(\smax_fu_156[14]_i_22_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [13]),
        .I2(\smax_fu_156[14]_i_23_n_11 ),
        .I3(\smax_fu_156_reg[14]_0 [12]),
        .O(\smax_fu_156[14]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \smax_fu_156[14]_i_16 
       (.I0(\smax_fu_156[11]_i_2_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [11]),
        .I2(temp_fu_854_p3[10]),
        .I3(\smax_fu_156_reg[14]_0 [10]),
        .O(\smax_fu_156[14]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_156[14]_i_17 
       (.I0(\smax_fu_156[9]_i_2_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [9]),
        .I2(\smax_fu_156[8]_i_2_n_11 ),
        .I3(\smax_fu_156_reg[14]_0 [8]),
        .O(\smax_fu_156[14]_i_17_n_11 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \smax_fu_156[14]_i_18 
       (.I0(\smax_fu_156[14]_i_24_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [6]),
        .I2(temp_fu_854_p3[7]),
        .I3(\smax_fu_156_reg[14]_0 [7]),
        .O(\smax_fu_156[14]_i_18_n_11 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_156[14]_i_19 
       (.I0(\smax_fu_156[14]_i_25_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [5]),
        .I2(\smax_fu_156[14]_i_26_n_11 ),
        .I3(\smax_fu_156_reg[14]_0 [4]),
        .O(\smax_fu_156[14]_i_19_n_11 ));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_156[14]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(p_0_in),
        .O(smax_fu_156));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_156[14]_i_20 
       (.I0(\smax_fu_156[14]_i_27_n_11 ),
        .I1(\smax_fu_156_reg[14]_0 [3]),
        .I2(\smax_fu_156[14]_i_28_n_11 ),
        .I3(\smax_fu_156_reg[14]_0 [2]),
        .O(\smax_fu_156[14]_i_20_n_11 ));
  LUT6 #(
    .INIT(64'hF0F06900000000C3)) 
    \smax_fu_156[14]_i_21 
       (.I0(indata_q0[15]),
        .I1(indata_q0[1]),
        .I2(\smax_fu_156_reg[14]_0 [1]),
        .I3(indata_q0[0]),
        .I4(\smax_fu_156[10]_i_2_n_11 ),
        .I5(\smax_fu_156_reg[14]_0 [0]),
        .O(\smax_fu_156[14]_i_21_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF0500F8F)) 
    \smax_fu_156[14]_i_22 
       (.I0(\smax_fu_156[14]_i_5_n_11 ),
        .I1(indata_q0[14]),
        .I2(indata_q0[15]),
        .I3(indata_q0[12]),
        .I4(indata_q0[13]),
        .O(\smax_fu_156[14]_i_22_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00FBCC33)) 
    \smax_fu_156[14]_i_23 
       (.I0(indata_q0[14]),
        .I1(indata_q0[15]),
        .I2(indata_q0[13]),
        .I3(indata_q0[12]),
        .I4(\smax_fu_156[14]_i_5_n_11 ),
        .O(\smax_fu_156[14]_i_23_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h40441511)) 
    \smax_fu_156[14]_i_24 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[5]),
        .I3(\smax_fu_156[7]_i_2_n_11 ),
        .I4(indata_q0[6]),
        .O(\smax_fu_156[14]_i_24_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0451)) 
    \smax_fu_156[14]_i_25 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(\smax_fu_156[7]_i_2_n_11 ),
        .I3(indata_q0[5]),
        .O(\smax_fu_156[14]_i_25_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4015)) 
    \smax_fu_156[14]_i_26 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(\smax_fu_156[4]_i_2_n_11 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[4]),
        .O(\smax_fu_156[14]_i_26_n_11 ));
  LUT6 #(
    .INIT(64'h4444444011111115)) 
    \smax_fu_156[14]_i_27 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[0]),
        .I3(indata_q0[1]),
        .I4(indata_q0[2]),
        .I5(indata_q0[3]),
        .O(\smax_fu_156[14]_i_27_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h54000155)) 
    \smax_fu_156[14]_i_28 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[1]),
        .I2(indata_q0[0]),
        .I3(indata_q0[15]),
        .I4(indata_q0[2]),
        .O(\smax_fu_156[14]_i_28_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h666666E6)) 
    \smax_fu_156[14]_i_3 
       (.I0(indata_q0[15]),
        .I1(indata_q0[14]),
        .I2(\smax_fu_156[14]_i_5_n_11 ),
        .I3(indata_q0[13]),
        .I4(indata_q0[12]),
        .O(temp_fu_854_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \smax_fu_156[14]_i_5 
       (.I0(\smax_fu_156[10]_i_3_n_11 ),
        .I1(indata_q0[11]),
        .I2(indata_q0[10]),
        .I3(indata_q0[8]),
        .I4(indata_q0[9]),
        .O(\smax_fu_156[14]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h1414141414145414)) 
    \smax_fu_156[14]_i_6 
       (.I0(\smax_fu_156_reg[14]_0 [14]),
        .I1(indata_q0[15]),
        .I2(indata_q0[14]),
        .I3(\smax_fu_156[14]_i_5_n_11 ),
        .I4(indata_q0[13]),
        .I5(indata_q0[12]),
        .O(\smax_fu_156[14]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_156[14]_i_7 
       (.I0(\smax_fu_156_reg[14]_0 [13]),
        .I1(\smax_fu_156[14]_i_22_n_11 ),
        .I2(\smax_fu_156_reg[14]_0 [12]),
        .I3(\smax_fu_156[14]_i_23_n_11 ),
        .O(\smax_fu_156[14]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \smax_fu_156[14]_i_8 
       (.I0(\smax_fu_156_reg[14]_0 [11]),
        .I1(\smax_fu_156[11]_i_2_n_11 ),
        .I2(temp_fu_854_p3[10]),
        .I3(\smax_fu_156_reg[14]_0 [10]),
        .O(\smax_fu_156[14]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_156[14]_i_9 
       (.I0(\smax_fu_156_reg[14]_0 [9]),
        .I1(\smax_fu_156[9]_i_2_n_11 ),
        .I2(\smax_fu_156_reg[14]_0 [8]),
        .I3(\smax_fu_156[8]_i_2_n_11 ),
        .O(\smax_fu_156[14]_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \smax_fu_156[1]_i_1 
       (.I0(indata_q0[1]),
        .I1(indata_q0[15]),
        .I2(indata_q0[0]),
        .I3(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFF666A)) 
    \smax_fu_156[2]_i_1 
       (.I0(indata_q0[2]),
        .I1(indata_q0[15]),
        .I2(indata_q0[0]),
        .I3(indata_q0[1]),
        .I4(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5556AAAA)) 
    \smax_fu_156[3]_i_1 
       (.I0(indata_q0[3]),
        .I1(indata_q0[2]),
        .I2(indata_q0[1]),
        .I3(indata_q0[0]),
        .I4(indata_q0[15]),
        .I5(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \smax_fu_156[4]_i_1 
       (.I0(indata_q0[4]),
        .I1(indata_q0[15]),
        .I2(\smax_fu_156[4]_i_2_n_11 ),
        .I3(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \smax_fu_156[4]_i_2 
       (.I0(indata_q0[1]),
        .I1(indata_q0[0]),
        .I2(indata_q0[3]),
        .I3(indata_q0[2]),
        .O(\smax_fu_156[4]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFF9A)) 
    \smax_fu_156[5]_i_1 
       (.I0(indata_q0[5]),
        .I1(\smax_fu_156[7]_i_2_n_11 ),
        .I2(indata_q0[15]),
        .I3(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFF59AA)) 
    \smax_fu_156[6]_i_1 
       (.I0(indata_q0[6]),
        .I1(\smax_fu_156[7]_i_2_n_11 ),
        .I2(indata_q0[5]),
        .I3(indata_q0[15]),
        .I4(\smax_fu_156[10]_i_2_n_11 ),
        .O(temp_fu_854_p3[6]));
  LUT6 #(
    .INIT(64'hBBBBBBFBEEEEEEAE)) 
    \smax_fu_156[7]_i_1 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(\smax_fu_156[7]_i_2_n_11 ),
        .I3(indata_q0[6]),
        .I4(indata_q0[5]),
        .I5(indata_q0[7]),
        .O(temp_fu_854_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \smax_fu_156[7]_i_2 
       (.I0(indata_q0[4]),
        .I1(indata_q0[2]),
        .I2(indata_q0[3]),
        .I3(indata_q0[0]),
        .I4(indata_q0[1]),
        .O(\smax_fu_156[7]_i_2_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_156[8]_i_1 
       (.I0(\smax_fu_156[8]_i_2_n_11 ),
        .O(temp_fu_854_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0451)) 
    \smax_fu_156[8]_i_2 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(indata_q0[15]),
        .I2(\smax_fu_156[10]_i_3_n_11 ),
        .I3(indata_q0[8]),
        .O(\smax_fu_156[8]_i_2_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_156[9]_i_1 
       (.I0(\smax_fu_156[9]_i_2_n_11 ),
        .O(temp_fu_854_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h50100545)) 
    \smax_fu_156[9]_i_2 
       (.I0(\smax_fu_156[10]_i_2_n_11 ),
        .I1(\smax_fu_156[10]_i_3_n_11 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[8]),
        .I4(indata_q0[9]),
        .O(\smax_fu_156[9]_i_2_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[0]),
        .Q(\smax_fu_156_reg[14]_0 [0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[10]),
        .Q(\smax_fu_156_reg[14]_0 [10]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[11]),
        .Q(\smax_fu_156_reg[14]_0 [11]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[12]),
        .Q(\smax_fu_156_reg[14]_0 [12]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[13]),
        .Q(\smax_fu_156_reg[14]_0 [13]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[14]),
        .Q(\smax_fu_156_reg[14]_0 [14]),
        .R(ap_NS_fsm16_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \smax_fu_156_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,\smax_fu_156_reg[14]_i_4_n_12 ,\smax_fu_156_reg[14]_i_4_n_13 ,\smax_fu_156_reg[14]_i_4_n_14 ,\smax_fu_156_reg[14]_i_4_n_15 ,\smax_fu_156_reg[14]_i_4_n_16 ,\smax_fu_156_reg[14]_i_4_n_17 ,\smax_fu_156_reg[14]_i_4_n_18 }),
        .DI({\smax_fu_156[14]_i_6_n_11 ,\smax_fu_156[14]_i_7_n_11 ,\smax_fu_156[14]_i_8_n_11 ,\smax_fu_156[14]_i_9_n_11 ,\smax_fu_156[14]_i_10_n_11 ,\smax_fu_156[14]_i_11_n_11 ,\smax_fu_156[14]_i_12_n_11 ,\smax_fu_156[14]_i_13_n_11 }),
        .O(\NLW_smax_fu_156_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\smax_fu_156[14]_i_14_n_11 ,\smax_fu_156[14]_i_15_n_11 ,\smax_fu_156[14]_i_16_n_11 ,\smax_fu_156[14]_i_17_n_11 ,\smax_fu_156[14]_i_18_n_11 ,\smax_fu_156[14]_i_19_n_11 ,\smax_fu_156[14]_i_20_n_11 ,\smax_fu_156[14]_i_21_n_11 }));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[1]),
        .Q(\smax_fu_156_reg[14]_0 [1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[2]),
        .Q(\smax_fu_156_reg[14]_0 [2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[3]),
        .Q(\smax_fu_156_reg[14]_0 [3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[4]),
        .Q(\smax_fu_156_reg[14]_0 [4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[5]),
        .Q(\smax_fu_156_reg[14]_0 [5]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[6]),
        .Q(\smax_fu_156_reg[14]_0 [6]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[7]),
        .Q(\smax_fu_156_reg[14]_0 [7]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[8]),
        .Q(\smax_fu_156_reg[14]_0 [8]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(smax_fu_156),
        .D(temp_fu_854_p3[9]),
        .Q(\smax_fu_156_reg[14]_0 [9]),
        .R(ap_NS_fsm16_out));
  FDRE \zext_ln152_reg_2552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(scalauto_2_reg_2042[0]),
        .Q(zext_ln152_reg_2552[0]),
        .R(1'b0));
  FDRE \zext_ln152_reg_2552_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(scalauto_2_reg_2042[1]),
        .Q(zext_ln152_reg_2552[1]),
        .R(1'b0));
  FDRE \zext_ln152_reg_2552_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(scalauto_2_reg_2042[2]),
        .Q(zext_ln152_reg_2552[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1
   (indata_address1,
    ap_NS_fsm,
    indata_ce0,
    indata_we0,
    indata_address0,
    \ap_CS_fsm_reg[3] ,
    indata_d0,
    ap_clk,
    indata_address1_0_sp_1,
    Q,
    \indata_address1[0]_0 ,
    \indata_address1[7] ,
    indata_address1_1_sp_1,
    indata_address0_0_sp_1,
    \indata_address1[7]_INST_0_i_4 ,
    \indata_address1[1]_INST_0_i_2 ,
    indata_address1_2_sp_1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg,
    indata_address1_3_sp_1,
    indata_address1_6_sp_1,
    indata_address1_4_sp_1,
    indata_address1_5_sp_1,
    \indata_address1[5]_0 ,
    \indata_address1[6]_0 ,
    \indata_address1[6]_1 ,
    \indata_address1[7]_0 ,
    \indata_address1[7]_1 ,
    \indata_address1[7]_2 ,
    \indata_address1[7]_3 ,
    \indata_address0[7] ,
    \indata_address1[7]_INST_0_i_1 ,
    \indata_address1[7]_INST_0_i_1_0 ,
    \indata_address1[7]_INST_0_i_4_0 ,
    icmp_ln62_1_reg_2051,
    indata_ce0_0,
    indata_ce0_1,
    indata_ce0_2,
    \indata_address0[7]_0 ,
    \indata_address0[7]_1 ,
    indata_address0_6_sp_1,
    \indata_address0[6]_0 ,
    indata_address0_5_sp_1,
    indata_address0_4_sp_1,
    indata_address0_3_sp_1,
    indata_address0_2_sp_1,
    indata_address0_1_sp_1,
    \indata_address0[7]_2 ,
    \indata_address0[0]_0 ,
    \indata_address1[0]_1 ,
    icmp_ln62_1_fu_994_p2,
    indata_q1,
    DSP_ALU_INST,
    ap_rst);
  output [7:0]indata_address1;
  output [1:0]ap_NS_fsm;
  output indata_ce0;
  output indata_we0;
  output [7:0]indata_address0;
  output \ap_CS_fsm_reg[3] ;
  output [15:0]indata_d0;
  input ap_clk;
  input indata_address1_0_sp_1;
  input [7:0]Q;
  input [13:0]\indata_address1[0]_0 ;
  input [7:0]\indata_address1[7] ;
  input indata_address1_1_sp_1;
  input indata_address0_0_sp_1;
  input [7:0]\indata_address1[7]_INST_0_i_4 ;
  input \indata_address1[1]_INST_0_i_2 ;
  input indata_address1_2_sp_1;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
  input indata_address1_3_sp_1;
  input indata_address1_6_sp_1;
  input indata_address1_4_sp_1;
  input indata_address1_5_sp_1;
  input \indata_address1[5]_0 ;
  input \indata_address1[6]_0 ;
  input \indata_address1[6]_1 ;
  input \indata_address1[7]_0 ;
  input \indata_address1[7]_1 ;
  input \indata_address1[7]_2 ;
  input \indata_address1[7]_3 ;
  input [7:0]\indata_address0[7] ;
  input \indata_address1[7]_INST_0_i_1 ;
  input \indata_address1[7]_INST_0_i_1_0 ;
  input \indata_address1[7]_INST_0_i_4_0 ;
  input icmp_ln62_1_reg_2051;
  input indata_ce0_0;
  input indata_ce0_1;
  input indata_ce0_2;
  input \indata_address0[7]_0 ;
  input [7:0]\indata_address0[7]_1 ;
  input indata_address0_6_sp_1;
  input \indata_address0[6]_0 ;
  input indata_address0_5_sp_1;
  input indata_address0_4_sp_1;
  input indata_address0_3_sp_1;
  input indata_address0_2_sp_1;
  input indata_address0_1_sp_1;
  input [7:0]\indata_address0[7]_2 ;
  input \indata_address0[0]_0 ;
  input \indata_address1[0]_1 ;
  input icmp_ln62_1_fu_994_p2;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;
  input ap_rst;

  wire [3:0]DSP_ALU_INST;
  wire [7:0]Q;
  wire [7:0]add_ln65_fu_89_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_11;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0;
  wire icmp_ln62_1_fu_994_p2;
  wire icmp_ln62_1_reg_2051;
  wire [7:1]indata_addr_reg_143;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_11 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_11 ;
  wire [7:0]indata_address0;
  wire \indata_address0[0]_0 ;
  wire \indata_address0[0]_INST_0_i_1_n_11 ;
  wire \indata_address0[1]_INST_0_i_1_n_11 ;
  wire \indata_address0[1]_INST_0_i_2_n_11 ;
  wire \indata_address0[2]_INST_0_i_1_n_11 ;
  wire \indata_address0[3]_INST_0_i_2_n_11 ;
  wire \indata_address0[4]_INST_0_i_2_n_11 ;
  wire \indata_address0[5]_INST_0_i_2_n_11 ;
  wire \indata_address0[6]_0 ;
  wire \indata_address0[6]_INST_0_i_1_n_11 ;
  wire \indata_address0[6]_INST_0_i_3_n_11 ;
  wire [7:0]\indata_address0[7] ;
  wire \indata_address0[7]_0 ;
  wire [7:0]\indata_address0[7]_1 ;
  wire [7:0]\indata_address0[7]_2 ;
  wire \indata_address0[7]_INST_0_i_1_n_11 ;
  wire indata_address0_0_sn_1;
  wire indata_address0_1_sn_1;
  wire indata_address0_2_sn_1;
  wire indata_address0_3_sn_1;
  wire indata_address0_4_sn_1;
  wire indata_address0_5_sn_1;
  wire indata_address0_6_sn_1;
  wire [7:0]indata_address1;
  wire [13:0]\indata_address1[0]_0 ;
  wire \indata_address1[0]_1 ;
  wire \indata_address1[1]_INST_0_i_2 ;
  wire \indata_address1[5]_0 ;
  wire \indata_address1[6]_0 ;
  wire \indata_address1[6]_1 ;
  wire [7:0]\indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_1 ;
  wire \indata_address1[7]_2 ;
  wire \indata_address1[7]_3 ;
  wire \indata_address1[7]_INST_0_i_1 ;
  wire \indata_address1[7]_INST_0_i_1_0 ;
  wire [7:0]\indata_address1[7]_INST_0_i_4 ;
  wire \indata_address1[7]_INST_0_i_4_0 ;
  wire indata_address1_0_sn_1;
  wire indata_address1_1_sn_1;
  wire indata_address1_2_sn_1;
  wire indata_address1_3_sn_1;
  wire indata_address1_4_sn_1;
  wire indata_address1_5_sn_1;
  wire indata_address1_6_sn_1;
  wire indata_ce0;
  wire indata_ce0_0;
  wire indata_ce0_1;
  wire indata_ce0_2;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire k_fu_440;
  wire \k_fu_44[5]_i_2_n_11 ;
  wire \k_fu_44[7]_i_3_n_11 ;
  wire \k_fu_44[7]_i_4_n_11 ;
  wire \k_fu_44[7]_i_5_n_11 ;
  wire \k_fu_44_reg_n_11_[0] ;
  wire \k_fu_44_reg_n_11_[1] ;
  wire \k_fu_44_reg_n_11_[2] ;
  wire \k_fu_44_reg_n_11_[3] ;
  wire \k_fu_44_reg_n_11_[4] ;
  wire \k_fu_44_reg_n_11_[5] ;
  wire \k_fu_44_reg_n_11_[6] ;
  wire \k_fu_44_reg_n_11_[7] ;

  assign indata_address0_0_sn_1 = indata_address0_0_sp_1;
  assign indata_address0_1_sn_1 = indata_address0_1_sp_1;
  assign indata_address0_2_sn_1 = indata_address0_2_sp_1;
  assign indata_address0_3_sn_1 = indata_address0_3_sp_1;
  assign indata_address0_4_sn_1 = indata_address0_4_sp_1;
  assign indata_address0_5_sn_1 = indata_address0_5_sp_1;
  assign indata_address0_6_sn_1 = indata_address0_6_sp_1;
  assign indata_address1_0_sn_1 = indata_address1_0_sp_1;
  assign indata_address1_1_sn_1 = indata_address1_1_sp_1;
  assign indata_address1_2_sn_1 = indata_address1_2_sp_1;
  assign indata_address1_3_sn_1 = indata_address1_3_sp_1;
  assign indata_address1_4_sn_1 = indata_address1_4_sp_1;
  assign indata_address1_5_sn_1 = indata_address1_5_sp_1;
  assign indata_address1_6_sn_1 = indata_address1_6_sp_1;
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0),
        .R(ap_rst));
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_11));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_11),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.Q(Q),
        .add_ln65_fu_89_p2(add_ln65_fu_89_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\k_fu_44[7]_i_3_n_11 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst(ap_rst),
        .ap_rst_0(flow_control_loop_pipe_sequential_init_U_n_32),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_31),
        .icmp_ln62_1_fu_994_p2(icmp_ln62_1_fu_994_p2),
        .icmp_ln62_1_reg_2051(icmp_ln62_1_reg_2051),
        .indata_address1(indata_address1),
        .\indata_address1[0]_0 ({\indata_address1[0]_0 [13],\indata_address1[0]_0 [11:10],\indata_address1[0]_0 [8:4],\indata_address1[0]_0 [2:1]}),
        .\indata_address1[0]_1 (\indata_address1[0]_1 ),
        .\indata_address1[1]_INST_0_i_2_0 (\indata_address1[1]_INST_0_i_2 ),
        .\indata_address1[5]_0 (\indata_address1[5]_0 ),
        .\indata_address1[6]_0 (indata_address1_6_sn_1),
        .\indata_address1[6]_1 (\indata_address1[6]_0 ),
        .\indata_address1[6]_2 (\indata_address1[6]_1 ),
        .\indata_address1[7] (\indata_address1[7] ),
        .\indata_address1[7]_0 (\indata_address1[7]_0 ),
        .\indata_address1[7]_1 (\indata_address1[7]_1 ),
        .\indata_address1[7]_2 (\indata_address1[7]_2 ),
        .\indata_address1[7]_3 (\indata_address1[7]_3 ),
        .\indata_address1[7]_4 (\indata_address0[7] [7]),
        .\indata_address1[7]_INST_0_i_1_0 (\indata_address1[7]_INST_0_i_1 ),
        .\indata_address1[7]_INST_0_i_1_1 (\indata_address1[7]_INST_0_i_1_0 ),
        .\indata_address1[7]_INST_0_i_4_0 (\indata_address1[7]_INST_0_i_4 ),
        .\indata_address1[7]_INST_0_i_4_1 (\indata_address1[7]_INST_0_i_4_0 ),
        .indata_address1_0_sp_1(indata_address1_0_sn_1),
        .indata_address1_1_sp_1(indata_address1_1_sn_1),
        .indata_address1_2_sp_1(indata_address1_2_sn_1),
        .indata_address1_3_sp_1(indata_address1_3_sn_1),
        .indata_address1_4_sp_1(indata_address1_4_sn_1),
        .indata_address1_5_sp_1(indata_address1_5_sn_1),
        .indata_address1_6_sp_1(indata_address0_0_sn_1),
        .k_fu_440(k_fu_440),
        .\k_fu_44_reg[0] (grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1),
        .\k_fu_44_reg[4] (\k_fu_44_reg_n_11_[1] ),
        .\k_fu_44_reg[4]_0 (\k_fu_44_reg_n_11_[2] ),
        .\k_fu_44_reg[4]_1 (\k_fu_44_reg_n_11_[3] ),
        .\k_fu_44_reg[4]_2 (\k_fu_44_reg_n_11_[0] ),
        .\k_fu_44_reg[4]_3 (\k_fu_44_reg_n_11_[4] ),
        .\k_fu_44_reg[5] (\k_fu_44_reg_n_11_[5] ),
        .\k_fu_44_reg[5]_0 (\k_fu_44[5]_i_2_n_11 ),
        .\k_fu_44_reg[7] (\k_fu_44_reg_n_11_[7] ),
        .\k_fu_44_reg[7]_0 (\k_fu_44_reg_n_11_[6] ),
        .\k_fu_44_reg[7]_1 (\k_fu_44[7]_i_4_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[1]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[2]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[3]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[4]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[5]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[6]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_11 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[7]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_11 ));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[0]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[1]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[2]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[3]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[4]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[5]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[6]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_11 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[7]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[1] ),
        .Q(indata_addr_reg_143[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[2] ),
        .Q(indata_addr_reg_143[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[3] ),
        .Q(indata_addr_reg_143[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[4] ),
        .Q(indata_addr_reg_143[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[5] ),
        .Q(indata_addr_reg_143[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[6] ),
        .Q(indata_addr_reg_143[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \indata_addr_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_fu_44_reg_n_11_[7] ),
        .Q(indata_addr_reg_143[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  LUT6 #(
    .INIT(64'hFFFFF0750000F075)) 
    \indata_address0[0]_INST_0 
       (.I0(\indata_address0[0]_INST_0_i_1_n_11 ),
        .I1(indata_address0_0_sn_1),
        .I2(\indata_address0[7] [0]),
        .I3(\indata_address1[0]_0 [11]),
        .I4(\indata_address1[0]_0 [12]),
        .I5(\indata_address0[7]_1 [0]),
        .O(indata_address0[0]));
  LUT6 #(
    .INIT(64'h50515455FFFFFFFF)) 
    \indata_address0[0]_INST_0_i_1 
       (.I0(\indata_address1[0]_0 [4]),
        .I1(\indata_address1[0]_0 [0]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[0]),
        .I4(\indata_address0[7]_2 [0]),
        .I5(\indata_address0[0]_0 ),
        .O(\indata_address0[0]_INST_0_i_1_n_11 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \indata_address0[1]_INST_0 
       (.I0(\indata_address0[1]_INST_0_i_1_n_11 ),
        .I1(\indata_address0[7] [1]),
        .I2(\indata_address1[0]_0 [11]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7]_1 [1]),
        .O(indata_address0[1]));
  LUT6 #(
    .INIT(64'h00000000DFDFDFDD)) 
    \indata_address0[1]_INST_0_i_1 
       (.I0(indata_address0_0_sn_1),
        .I1(\indata_address1[0]_0 [6]),
        .I2(\indata_address1[0]_0 [5]),
        .I3(\indata_address1[0]_0 [4]),
        .I4(\indata_address0[1]_INST_0_i_2_n_11 ),
        .I5(indata_address0_1_sn_1),
        .O(\indata_address0[1]_INST_0_i_1_n_11 ));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \indata_address0[1]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[1]),
        .I1(\indata_address0[7]_2 [1]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(\indata_address1[0]_0 [0]),
        .O(\indata_address0[1]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address0[2]_INST_0 
       (.I0(\indata_address0[2]_INST_0_i_1_n_11 ),
        .I1(indata_address0_2_sn_1),
        .I2(\indata_address0[7] [2]),
        .I3(\indata_address1[0]_0 [11]),
        .I4(\indata_address1[0]_0 [12]),
        .I5(\indata_address0[7]_1 [2]),
        .O(indata_address0[2]));
  LUT6 #(
    .INIT(64'hAAAA88AAAAAA8A8A)) 
    \indata_address0[2]_INST_0_i_1 
       (.I0(\indata_address0[0]_0 ),
        .I1(\indata_address1[0]_0 [4]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[2]),
        .I3(\indata_address0[7]_2 [2]),
        .I4(\indata_address1[0]_0 [3]),
        .I5(\indata_address1[0]_0 [0]),
        .O(\indata_address0[2]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hE0EEE000E0EEE0EE)) 
    \indata_address0[3]_INST_0 
       (.I0(indata_address0_3_sn_1),
        .I1(\indata_address0[3]_INST_0_i_2_n_11 ),
        .I2(\indata_address0[7]_1 [3]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7] [3]),
        .I5(\indata_address1[0]_0 [11]),
        .O(indata_address0[3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \indata_address0[3]_INST_0_i_2 
       (.I0(indata_ce0_0),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[3]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(\indata_address1[0]_0 [0]),
        .I4(\indata_address0[7]_2 [3]),
        .O(\indata_address0[3]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hF0FFF000F0EEF0EE)) 
    \indata_address0[4]_INST_0 
       (.I0(indata_address0_4_sn_1),
        .I1(\indata_address0[4]_INST_0_i_2_n_11 ),
        .I2(\indata_address0[7]_1 [4]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7] [4]),
        .I5(\indata_address1[0]_0 [11]),
        .O(indata_address0[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \indata_address0[4]_INST_0_i_2 
       (.I0(indata_ce0_0),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[4]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(\indata_address1[0]_0 [0]),
        .I4(\indata_address0[7]_2 [4]),
        .O(\indata_address0[4]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hF0FFF000F0EEF0EE)) 
    \indata_address0[5]_INST_0 
       (.I0(indata_address0_5_sn_1),
        .I1(\indata_address0[5]_INST_0_i_2_n_11 ),
        .I2(\indata_address0[7]_1 [5]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7] [5]),
        .I5(\indata_address1[0]_0 [11]),
        .O(indata_address0[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \indata_address0[5]_INST_0_i_2 
       (.I0(indata_ce0_0),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[5]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(\indata_address1[0]_0 [0]),
        .I4(\indata_address0[7]_2 [5]),
        .O(\indata_address0[5]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hE0EEE000E0EEE0EE)) 
    \indata_address0[6]_INST_0 
       (.I0(\indata_address0[6]_INST_0_i_1_n_11 ),
        .I1(indata_address0_6_sn_1),
        .I2(\indata_address0[7]_1 [6]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7] [6]),
        .I5(\indata_address1[0]_0 [11]),
        .O(indata_address0[6]));
  LUT6 #(
    .INIT(64'hBEBBBEAAEEEEEEAA)) 
    \indata_address0[6]_INST_0_i_1 
       (.I0(\indata_address0[6]_INST_0_i_3_n_11 ),
        .I1(\indata_address0[7] [6]),
        .I2(\indata_address0[7] [1]),
        .I3(\indata_address1[0]_0 [10]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address0[6]_0 ),
        .O(\indata_address0[6]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h0B080000FFFFFFFF)) 
    \indata_address0[6]_INST_0_i_3 
       (.I0(\indata_address0[7]_2 [6]),
        .I1(\indata_address1[0]_0 [0]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[6]),
        .I4(indata_ce0_0),
        .I5(indata_ce0_2),
        .O(\indata_address0[6]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hF0FFF000F0EEF0EE)) 
    \indata_address0[7]_INST_0 
       (.I0(\indata_address0[7]_INST_0_i_1_n_11 ),
        .I1(\indata_address0[7]_0 ),
        .I2(\indata_address0[7]_1 [7]),
        .I3(\indata_address1[0]_0 [12]),
        .I4(\indata_address0[7] [7]),
        .I5(\indata_address1[0]_0 [11]),
        .O(indata_address0[7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \indata_address0[7]_INST_0_i_1 
       (.I0(indata_ce0_0),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address0[7]),
        .I2(\indata_address1[0]_0 [3]),
        .I3(\indata_address1[0]_0 [0]),
        .I4(\indata_address0[7]_2 [7]),
        .O(\indata_address0[7]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hFFDFDFDFDFDFDFDF)) 
    indata_ce0_INST_0
       (.I0(indata_ce0_0),
        .I1(indata_ce0_1),
        .I2(indata_ce0_2),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0),
        .I4(\indata_address1[0]_0 [2]),
        .I5(icmp_ln62_1_reg_2051),
        .O(indata_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    indata_we0_INST_0
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_ce0),
        .I1(\indata_address1[0]_0 [2]),
        .I2(icmp_ln62_1_reg_2051),
        .O(indata_we0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \k_fu_44[5]_i_2 
       (.I0(\k_fu_44_reg_n_11_[3] ),
        .I1(\k_fu_44_reg_n_11_[1] ),
        .I2(\k_fu_44_reg_n_11_[0] ),
        .I3(\k_fu_44_reg_n_11_[2] ),
        .I4(\k_fu_44_reg_n_11_[4] ),
        .O(\k_fu_44[5]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \k_fu_44[7]_i_3 
       (.I0(\k_fu_44_reg_n_11_[2] ),
        .I1(\k_fu_44_reg_n_11_[3] ),
        .I2(\k_fu_44_reg_n_11_[0] ),
        .I3(\k_fu_44_reg_n_11_[1] ),
        .I4(\k_fu_44[7]_i_5_n_11 ),
        .O(\k_fu_44[7]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \k_fu_44[7]_i_4 
       (.I0(\k_fu_44_reg_n_11_[4] ),
        .I1(\k_fu_44_reg_n_11_[2] ),
        .I2(\k_fu_44_reg_n_11_[0] ),
        .I3(\k_fu_44_reg_n_11_[1] ),
        .I4(\k_fu_44_reg_n_11_[3] ),
        .I5(\k_fu_44_reg_n_11_[5] ),
        .O(\k_fu_44[7]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \k_fu_44[7]_i_5 
       (.I0(\k_fu_44_reg_n_11_[5] ),
        .I1(\k_fu_44_reg_n_11_[4] ),
        .I2(\k_fu_44_reg_n_11_[7] ),
        .I3(\k_fu_44_reg_n_11_[6] ),
        .O(\k_fu_44[7]_i_5_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[0]),
        .Q(\k_fu_44_reg_n_11_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[1]),
        .Q(\k_fu_44_reg_n_11_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[2]),
        .Q(\k_fu_44_reg_n_11_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[3]),
        .Q(\k_fu_44_reg_n_11_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[4]),
        .Q(\k_fu_44_reg_n_11_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[5]),
        .Q(\k_fu_44_reg_n_11_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[6]),
        .Q(\k_fu_44_reg_n_11_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(add_ln65_fu_89_p2[7]),
        .Q(\k_fu_44_reg_n_11_[7] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 mac_muladd_16s_15ns_15ns_31_4_1_U1
       (.DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
   (D,
    q1,
    q0,
    icmp_ln172_fu_460_p2,
    S,
    ram_reg_bram_0_0,
    DI,
    and_ln107_fu_642_p2,
    or_ln107_fu_684_p2,
    and_ln107_4_fu_678_p2,
    ram_reg_bram_0_1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    d0,
    \smax_fu_156_reg[5] ,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \smax_fu_156_reg[11] ,
    \ap_CS_fsm_reg[1] ,
    Q,
    CO,
    \q2_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[21] ,
    ap_clk,
    ce1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_bram_1_4,
    WEA,
    WEBWE);
  output [63:0]D;
  output [63:0]q1;
  output [63:0]q0;
  output icmp_ln172_fu_460_p2;
  output [7:0]S;
  output [7:0]ram_reg_bram_0_0;
  output [0:0]DI;
  output and_ln107_fu_642_p2;
  output or_ln107_fu_684_p2;
  output and_ln107_4_fu_678_p2;
  output [0:0]ram_reg_bram_0_1;
  output [7:0]ram_reg_bram_1_0;
  output [7:0]ram_reg_bram_1_1;
  output [7:0]ram_reg_bram_1_2;
  output [7:0]ram_reg_bram_1_3;
  output [15:0]d0;
  output [3:0]\smax_fu_156_reg[5] ;
  output [3:0]ram_reg_bram_0_2;
  output [3:0]ram_reg_bram_0_3;
  output [3:0]\smax_fu_156_reg[11] ;
  output [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]\q2_reg[2] ;
  input [14:0]\q0_reg[3] ;
  input [5:0]\q0_reg[15] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[21] ;
  input ap_clk;
  input ce1;
  input ce0;
  input [3:0]address1;
  input [3:0]address0;
  input [63:0]d1;
  input [63:0]ram_reg_bram_1_4;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]address0;
  wire [3:0]address1;
  wire and_ln107_4_fu_678_p2;
  wire \and_ln107_4_reg_1568[0]_i_2_n_11 ;
  wire \and_ln107_4_reg_1568[0]_i_3_n_11 ;
  wire \and_ln107_4_reg_1568[0]_i_4_n_11 ;
  wire \and_ln107_4_reg_1568[0]_i_5_n_11 ;
  wire and_ln107_fu_642_p2;
  wire \and_ln107_reg_1562[0]_i_2_n_11 ;
  wire \and_ln107_reg_1562[0]_i_3_n_11 ;
  wire \and_ln107_reg_1562[0]_i_4_n_11 ;
  wire \and_ln107_reg_1562[0]_i_5_n_11 ;
  wire \and_ln107_reg_1562[0]_i_6_n_11 ;
  wire \and_ln107_reg_1562[0]_i_7_n_11 ;
  wire \and_ln107_reg_1562[0]_i_8_n_11 ;
  wire \and_ln107_reg_1562[0]_i_9_n_11 ;
  wire \ap_CS_fsm[21]_i_10_n_11 ;
  wire \ap_CS_fsm[21]_i_11_n_11 ;
  wire \ap_CS_fsm[21]_i_12_n_11 ;
  wire \ap_CS_fsm[21]_i_13_n_11 ;
  wire \ap_CS_fsm[21]_i_14_n_11 ;
  wire \ap_CS_fsm[21]_i_15_n_11 ;
  wire \ap_CS_fsm[21]_i_16_n_11 ;
  wire \ap_CS_fsm[21]_i_17_n_11 ;
  wire \ap_CS_fsm[21]_i_2__0_n_11 ;
  wire \ap_CS_fsm[21]_i_3_n_11 ;
  wire \ap_CS_fsm[21]_i_4_n_11 ;
  wire \ap_CS_fsm[21]_i_5_n_11 ;
  wire \ap_CS_fsm[21]_i_6_n_11 ;
  wire \ap_CS_fsm[21]_i_7_n_11 ;
  wire \ap_CS_fsm[21]_i_8_n_11 ;
  wire \ap_CS_fsm[21]_i_9_n_11 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[21] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [6:2]bitoff_address0;
  wire [7:2]bitoff_address1;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [63:0]d1;
  wire icmp_ln172_fu_460_p2;
  wire or_ln107_fu_684_p2;
  wire \or_ln107_reg_1573[0]_i_2_n_11 ;
  wire \or_ln107_reg_1573[0]_i_3_n_11 ;
  wire [63:0]q0;
  wire \q0[0]_i_2_n_11 ;
  wire \q0[0]_i_5_n_11 ;
  wire \q0[0]_i_7_n_11 ;
  wire \q0[1]_i_2_n_11 ;
  wire \q0[1]_i_3_n_11 ;
  wire \q0[3]_i_3_n_11 ;
  wire \q0[3]_i_4_n_11 ;
  wire \q0[3]_i_5_n_11 ;
  wire [5:0]\q0_reg[15] ;
  wire [14:0]\q0_reg[3] ;
  wire [63:0]q1;
  wire \q1[0]_i_5_n_11 ;
  wire \q1[0]_i_7_n_11 ;
  wire \q1[3]_i_2_n_11 ;
  wire \q1[3]_i_3_n_11 ;
  wire \q1[3]_i_4_n_11 ;
  wire \q1[3]_i_5_n_11 ;
  wire \q2[0]_i_2_n_11 ;
  wire \q2[0]_i_3_n_11 ;
  wire \q2[0]_i_4_n_11 ;
  wire \q2[1]_i_2_n_11 ;
  wire \q2[1]_i_3_n_11 ;
  wire \q2[1]_i_4_n_11 ;
  wire \q2[3]_i_2_n_11 ;
  wire \q2[3]_i_3_n_11 ;
  wire [0:0]\q2_reg[2] ;
  wire \q3[0]_i_2_n_11 ;
  wire \q3[0]_i_3_n_11 ;
  wire \q3[1]_i_2_n_11 ;
  wire \q3[1]_i_3_n_11 ;
  wire \q3[1]_i_4_n_11 ;
  wire \q3[3]_i_3_n_11 ;
  wire ram_reg_0_15_0_0_i_10__0_n_11;
  wire ram_reg_0_15_0_0_i_11__0_n_11;
  wire ram_reg_0_15_0_0_i_12_n_11;
  wire ram_reg_0_15_0_0_i_6__0_n_11;
  wire ram_reg_0_15_0_0_i_7_n_11;
  wire ram_reg_0_15_0_0_i_8_n_11;
  wire ram_reg_0_15_0_0_i_9__0_n_11;
  wire ram_reg_0_15_10_10_i_2__0_n_11;
  wire ram_reg_0_15_10_10_i_3_n_11;
  wire ram_reg_0_15_11_11_i_2__0_n_11;
  wire ram_reg_0_15_11_11_i_3_n_11;
  wire ram_reg_0_15_12_12_i_2__0_n_11;
  wire ram_reg_0_15_12_12_i_3_n_11;
  wire ram_reg_0_15_12_12_i_4_n_11;
  wire ram_reg_0_15_13_13_i_2__0_n_11;
  wire ram_reg_0_15_13_13_i_3_n_11;
  wire ram_reg_0_15_14_14_i_2__0_n_11;
  wire ram_reg_0_15_14_14_i_3_n_11;
  wire ram_reg_0_15_15_15_i_2__0_n_11;
  wire ram_reg_0_15_15_15_i_3_n_11;
  wire ram_reg_0_15_1_1_i_2_n_11;
  wire ram_reg_0_15_1_1_i_3__0_n_11;
  wire ram_reg_0_15_2_2_i_2_n_11;
  wire ram_reg_0_15_2_2_i_3_n_11;
  wire ram_reg_0_15_2_2_i_4_n_11;
  wire ram_reg_0_15_2_2_i_5_n_11;
  wire ram_reg_0_15_3_3_i_2__0_n_11;
  wire ram_reg_0_15_3_3_i_3_n_11;
  wire ram_reg_0_15_4_4_i_2__0_n_11;
  wire ram_reg_0_15_4_4_i_3_n_11;
  wire ram_reg_0_15_5_5_i_2__0_n_11;
  wire ram_reg_0_15_5_5_i_3_n_11;
  wire ram_reg_0_15_5_5_i_4_n_11;
  wire ram_reg_0_15_6_6_i_2__0_n_11;
  wire ram_reg_0_15_6_6_i_3_n_11;
  wire ram_reg_0_15_7_7_i_2__0_n_11;
  wire ram_reg_0_15_7_7_i_3_n_11;
  wire ram_reg_0_15_7_7_i_4_n_11;
  wire ram_reg_0_15_8_8_i_2__0_n_11;
  wire ram_reg_0_15_8_8_i_3_n_11;
  wire ram_reg_0_15_9_9_i_2__0_n_11;
  wire ram_reg_0_15_9_9_i_3_n_11;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [3:0]ram_reg_bram_0_2;
  wire [3:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_1_0;
  wire [7:0]ram_reg_bram_1_1;
  wire [7:0]ram_reg_bram_1_2;
  wire [7:0]ram_reg_bram_1_3;
  wire [63:0]ram_reg_bram_1_4;
  wire [3:0]\smax_fu_156_reg[11] ;
  wire [3:0]\smax_fu_156_reg[5] ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0082)) 
    \and_ln107_4_reg_1568[0]_i_1 
       (.I0(\and_ln107_4_reg_1568[0]_i_2_n_11 ),
        .I1(q0[63]),
        .I2(q0[29]),
        .I3(\and_ln107_reg_1562[0]_i_6_n_11 ),
        .O(and_ln107_4_fu_678_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABEA)) 
    \and_ln107_4_reg_1568[0]_i_2 
       (.I0(\and_ln107_4_reg_1568[0]_i_3_n_11 ),
        .I1(q0[63]),
        .I2(q0[20]),
        .I3(q0[19]),
        .I4(\and_ln107_reg_1562[0]_i_9_n_11 ),
        .I5(\and_ln107_4_reg_1568[0]_i_4_n_11 ),
        .O(\and_ln107_4_reg_1568[0]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \and_ln107_4_reg_1568[0]_i_3 
       (.I0(q0[16]),
        .I1(q0[17]),
        .I2(q0[63]),
        .O(\and_ln107_4_reg_1568[0]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFE)) 
    \and_ln107_4_reg_1568[0]_i_4 
       (.I0(\and_ln107_reg_1562[0]_i_2_n_11 ),
        .I1(\and_ln107_4_reg_1568[0]_i_5_n_11 ),
        .I2(q0[24]),
        .I3(q0[28]),
        .I4(q0[29]),
        .I5(q0[63]),
        .O(\and_ln107_4_reg_1568[0]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'h7E7FFE7E)) 
    \and_ln107_4_reg_1568[0]_i_5 
       (.I0(q0[23]),
        .I1(q0[18]),
        .I2(q0[63]),
        .I3(q0[26]),
        .I4(q0[25]),
        .O(\and_ln107_4_reg_1568[0]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \and_ln107_reg_1562[0]_i_1 
       (.I0(\and_ln107_reg_1562[0]_i_2_n_11 ),
        .I1(\and_ln107_reg_1562[0]_i_3_n_11 ),
        .I2(\and_ln107_reg_1562[0]_i_4_n_11 ),
        .I3(\and_ln107_reg_1562[0]_i_5_n_11 ),
        .I4(\and_ln107_reg_1562[0]_i_6_n_11 ),
        .O(and_ln107_fu_642_p2));
  LUT4 #(
    .INIT(16'h7FFE)) 
    \and_ln107_reg_1562[0]_i_2 
       (.I0(q0[22]),
        .I1(q0[63]),
        .I2(q0[21]),
        .I3(q0[20]),
        .O(\and_ln107_reg_1562[0]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \and_ln107_reg_1562[0]_i_3 
       (.I0(q0[8]),
        .I1(q0[63]),
        .I2(q0[10]),
        .I3(q0[9]),
        .O(\and_ln107_reg_1562[0]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \and_ln107_reg_1562[0]_i_4 
       (.I0(q0[18]),
        .I1(q0[23]),
        .I2(q0[63]),
        .I3(q0[19]),
        .I4(q0[13]),
        .I5(\and_ln107_reg_1562[0]_i_7_n_11 ),
        .O(\and_ln107_reg_1562[0]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hF7FFFEFEF7F7FFFE)) 
    \and_ln107_reg_1562[0]_i_5 
       (.I0(q0[14]),
        .I1(q0[15]),
        .I2(\and_ln107_reg_1562[0]_i_8_n_11 ),
        .I3(q0[29]),
        .I4(q0[63]),
        .I5(q0[30]),
        .O(\and_ln107_reg_1562[0]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFE)) 
    \and_ln107_reg_1562[0]_i_6 
       (.I0(\and_ln107_reg_1562[0]_i_9_n_11 ),
        .I1(q0[28]),
        .I2(q0[24]),
        .I3(q0[63]),
        .I4(CO),
        .I5(q0[25]),
        .O(\and_ln107_reg_1562[0]_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7E7FFE7E)) 
    \and_ln107_reg_1562[0]_i_7 
       (.I0(q0[17]),
        .I1(q0[16]),
        .I2(q0[63]),
        .I3(q0[12]),
        .I4(q0[11]),
        .O(\and_ln107_reg_1562[0]_i_7_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \and_ln107_reg_1562[0]_i_8 
       (.I0(q0[13]),
        .I1(q0[12]),
        .I2(q0[63]),
        .O(\and_ln107_reg_1562[0]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1562[0]_i_9 
       (.I0(q0[31]),
        .I1(q0[30]),
        .I2(q0[63]),
        .I3(q0[26]),
        .I4(q0[27]),
        .O(\and_ln107_reg_1562[0]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_10 
       (.I0(q0[45]),
        .I1(q0[38]),
        .I2(q0[47]),
        .I3(q0[40]),
        .O(\ap_CS_fsm[21]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_11 
       (.I0(q0[53]),
        .I1(q0[21]),
        .I2(q0[51]),
        .I3(q0[54]),
        .I4(\ap_CS_fsm[21]_i_16_n_11 ),
        .O(\ap_CS_fsm[21]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_12 
       (.I0(q0[61]),
        .I1(q0[34]),
        .I2(q0[56]),
        .I3(q0[32]),
        .O(\ap_CS_fsm[21]_i_12_n_11 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_13 
       (.I0(q0[48]),
        .I1(q0[55]),
        .I2(q0[49]),
        .I3(q0[50]),
        .I4(\ap_CS_fsm[21]_i_17_n_11 ),
        .O(\ap_CS_fsm[21]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_14 
       (.I0(q0[28]),
        .I1(q0[29]),
        .I2(q0[2]),
        .I3(q0[3]),
        .O(\ap_CS_fsm[21]_i_14_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_15 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[14]),
        .I3(q0[15]),
        .O(\ap_CS_fsm[21]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_16 
       (.I0(q0[20]),
        .I1(q0[44]),
        .I2(q0[26]),
        .I3(q0[60]),
        .O(\ap_CS_fsm[21]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_17 
       (.I0(q0[35]),
        .I1(q0[31]),
        .I2(q0[39]),
        .I3(q0[36]),
        .O(\ap_CS_fsm[21]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFF0000)) 
    \ap_CS_fsm[21]_i_1__0 
       (.I0(\ap_CS_fsm[21]_i_2__0_n_11 ),
        .I1(\ap_CS_fsm[21]_i_3_n_11 ),
        .I2(\ap_CS_fsm[21]_i_4_n_11 ),
        .I3(\ap_CS_fsm[21]_i_5_n_11 ),
        .I4(\ap_CS_fsm_reg[21] ),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_2__0 
       (.I0(\ap_CS_fsm[21]_i_6_n_11 ),
        .I1(q0[11]),
        .I2(q0[10]),
        .I3(q0[19]),
        .I4(q0[18]),
        .I5(\ap_CS_fsm[21]_i_7_n_11 ),
        .O(\ap_CS_fsm[21]_i_2__0_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(\ap_CS_fsm[21]_i_8_n_11 ),
        .I1(q0[25]),
        .I2(q0[24]),
        .I3(q0[8]),
        .I4(q0[9]),
        .I5(\ap_CS_fsm[21]_i_9_n_11 ),
        .O(\ap_CS_fsm[21]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_4 
       (.I0(\ap_CS_fsm[21]_i_10_n_11 ),
        .I1(q0[59]),
        .I2(q0[42]),
        .I3(q0[27]),
        .I4(q0[57]),
        .I5(\ap_CS_fsm[21]_i_11_n_11 ),
        .O(\ap_CS_fsm[21]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_5 
       (.I0(\ap_CS_fsm[21]_i_12_n_11 ),
        .I1(q0[41]),
        .I2(q0[33]),
        .I3(q0[52]),
        .I4(q0[43]),
        .I5(\ap_CS_fsm[21]_i_13_n_11 ),
        .O(\ap_CS_fsm[21]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_6 
       (.I0(q0[22]),
        .I1(q0[23]),
        .I2(q0[63]),
        .I3(q0[30]),
        .O(\ap_CS_fsm[21]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_7 
       (.I0(q0[17]),
        .I1(q0[16]),
        .I2(q0[13]),
        .I3(q0[12]),
        .I4(\ap_CS_fsm[21]_i_14_n_11 ),
        .O(\ap_CS_fsm[21]_i_7_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_8 
       (.I0(q0[1]),
        .I1(q0[0]),
        .I2(q0[6]),
        .I3(q0[7]),
        .O(\ap_CS_fsm[21]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_9 
       (.I0(q0[37]),
        .I1(q0[46]),
        .I2(q0[58]),
        .I3(q0[62]),
        .I4(\ap_CS_fsm[21]_i_15_n_11 ),
        .O(\ap_CS_fsm[21]_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm[21]_i_2__0_n_11 ),
        .I1(\ap_CS_fsm[21]_i_3_n_11 ),
        .I2(\ap_CS_fsm[21]_i_4_n_11 ),
        .I3(\ap_CS_fsm[21]_i_5_n_11 ),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__0_i_1
       (.I0(q0[31]),
        .I1(q0[30]),
        .O(ram_reg_bram_0_1));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__0_i_2
       (.I0(q0[30]),
        .I1(q0[31]),
        .O(ram_reg_bram_0_0[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_3
       (.I0(q0[29]),
        .I1(q0[28]),
        .O(ram_reg_bram_0_0[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_4
       (.I0(q0[27]),
        .I1(q0[26]),
        .O(ram_reg_bram_0_0[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_5
       (.I0(q0[24]),
        .I1(q0[25]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_6
       (.I0(q0[23]),
        .I1(q0[22]),
        .O(ram_reg_bram_0_0[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_7
       (.I0(q0[21]),
        .I1(q0[20]),
        .O(ram_reg_bram_0_0[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_8
       (.I0(q0[18]),
        .I1(q0[19]),
        .O(ram_reg_bram_0_0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry__0_i_9
       (.I0(q0[17]),
        .I1(q0[16]),
        .O(ram_reg_bram_0_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_1
       (.I0(q0[46]),
        .I1(q0[47]),
        .O(ram_reg_bram_1_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_10
       (.I0(q0[44]),
        .I1(q0[45]),
        .O(ram_reg_bram_1_1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_11
       (.I0(q0[42]),
        .I1(q0[43]),
        .O(ram_reg_bram_1_1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_12
       (.I0(q0[41]),
        .I1(q0[40]),
        .O(ram_reg_bram_1_1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_13
       (.I0(q0[38]),
        .I1(q0[39]),
        .O(ram_reg_bram_1_1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_14
       (.I0(q0[36]),
        .I1(q0[37]),
        .O(ram_reg_bram_1_1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_15
       (.I0(q0[35]),
        .I1(q0[34]),
        .O(ram_reg_bram_1_1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_16
       (.I0(q0[32]),
        .I1(q0[33]),
        .O(ram_reg_bram_1_1[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_2
       (.I0(q0[45]),
        .I1(q0[44]),
        .O(ram_reg_bram_1_0[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_3
       (.I0(q0[43]),
        .I1(q0[42]),
        .O(ram_reg_bram_1_0[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_4
       (.I0(q0[40]),
        .I1(q0[41]),
        .O(ram_reg_bram_1_0[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_5
       (.I0(q0[39]),
        .I1(q0[38]),
        .O(ram_reg_bram_1_0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_6
       (.I0(q0[37]),
        .I1(q0[36]),
        .O(ram_reg_bram_1_0[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_7
       (.I0(q0[34]),
        .I1(q0[35]),
        .O(ram_reg_bram_1_0[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__1_i_8
       (.I0(q0[33]),
        .I1(q0[32]),
        .O(ram_reg_bram_1_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__1_i_9
       (.I0(q0[47]),
        .I1(q0[46]),
        .O(ram_reg_bram_1_1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_466_p2_carry__2_i_1
       (.I0(q0[63]),
        .I1(q0[62]),
        .O(ram_reg_bram_1_2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_10
       (.I0(q0[60]),
        .I1(q0[61]),
        .O(ram_reg_bram_1_3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_11
       (.I0(q0[59]),
        .I1(q0[58]),
        .O(ram_reg_bram_1_3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_12
       (.I0(q0[56]),
        .I1(q0[57]),
        .O(ram_reg_bram_1_3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_13
       (.I0(q0[54]),
        .I1(q0[55]),
        .O(ram_reg_bram_1_3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_14
       (.I0(q0[53]),
        .I1(q0[52]),
        .O(ram_reg_bram_1_3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_15
       (.I0(q0[50]),
        .I1(q0[51]),
        .O(ram_reg_bram_1_3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_16
       (.I0(q0[48]),
        .I1(q0[49]),
        .O(ram_reg_bram_1_3[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_2
       (.I0(q0[61]),
        .I1(q0[60]),
        .O(ram_reg_bram_1_2[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_3
       (.I0(q0[58]),
        .I1(q0[59]),
        .O(ram_reg_bram_1_2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_4
       (.I0(q0[57]),
        .I1(q0[56]),
        .O(ram_reg_bram_1_2[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_5
       (.I0(q0[55]),
        .I1(q0[54]),
        .O(ram_reg_bram_1_2[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_6
       (.I0(q0[52]),
        .I1(q0[53]),
        .O(ram_reg_bram_1_2[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_7
       (.I0(q0[51]),
        .I1(q0[50]),
        .O(ram_reg_bram_1_2[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_466_p2_carry__2_i_8
       (.I0(q0[49]),
        .I1(q0[48]),
        .O(ram_reg_bram_1_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_466_p2_carry__2_i_9
       (.I0(q0[62]),
        .I1(q0[63]),
        .O(ram_reg_bram_1_3[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_1
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_2
       (.I0(q0[15]),
        .I1(q0[14]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_3
       (.I0(q0[13]),
        .I1(q0[12]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_4
       (.I0(q0[10]),
        .I1(q0[11]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_5
       (.I0(q0[9]),
        .I1(q0[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_6
       (.I0(q0[7]),
        .I1(q0[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_7
       (.I0(q0[4]),
        .I1(q0[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_466_p2_carry_i_8
       (.I0(q0[3]),
        .I1(q0[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_466_p2_carry_i_9
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln172_reg_1533[0]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2__0_n_11 ),
        .I1(\ap_CS_fsm[21]_i_3_n_11 ),
        .I2(\ap_CS_fsm[21]_i_4_n_11 ),
        .I3(\ap_CS_fsm[21]_i_5_n_11 ),
        .O(icmp_ln172_fu_460_p2));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \or_ln107_reg_1573[0]_i_1 
       (.I0(\or_ln107_reg_1573[0]_i_2_n_11 ),
        .I1(\and_ln107_4_reg_1568[0]_i_2_n_11 ),
        .I2(\and_ln107_reg_1562[0]_i_3_n_11 ),
        .I3(\or_ln107_reg_1573[0]_i_3_n_11 ),
        .I4(CO),
        .O(or_ln107_fu_684_p2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \or_ln107_reg_1573[0]_i_2 
       (.I0(\and_ln107_reg_1562[0]_i_6_n_11 ),
        .I1(q0[29]),
        .I2(q0[63]),
        .O(\or_ln107_reg_1573[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \or_ln107_reg_1573[0]_i_3 
       (.I0(q0[14]),
        .I1(q0[15]),
        .I2(q0[13]),
        .I3(q0[12]),
        .I4(q0[63]),
        .I5(q0[11]),
        .O(\or_ln107_reg_1573[0]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_11 ),
        .I1(bitoff_address0[3]),
        .I2(bitoff_address0[5]),
        .I3(\q0[0]_i_5_n_11 ),
        .I4(bitoff_address0[2]),
        .I5(\q0[0]_i_7_n_11 ),
        .O(\smax_fu_156_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \q0[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q2_reg[2] ),
        .O(\q0[0]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_3 
       (.I0(q0[63]),
        .I1(q0[27]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [11]),
        .O(bitoff_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_4 
       (.I0(q0[63]),
        .I1(q0[29]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [13]),
        .O(bitoff_address0[5]));
  LUT6 #(
    .INIT(64'h330A000A000ACC0A)) 
    \q0[0]_i_5 
       (.I0(\q0_reg[3] [8]),
        .I1(q0[24]),
        .I2(\q0_reg[3] [9]),
        .I3(\q2_reg[2] ),
        .I4(q0[25]),
        .I5(q0[63]),
        .O(\q0[0]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_6 
       (.I0(q0[63]),
        .I1(q0[26]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [10]),
        .O(bitoff_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14551400)) 
    \q0[0]_i_7 
       (.I0(bitoff_address0[5]),
        .I1(q0[63]),
        .I2(q0[28]),
        .I3(\q2_reg[2] ),
        .I4(\q0_reg[3] [12]),
        .I5(bitoff_address0[6]),
        .O(\q0[0]_i_7_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_8 
       (.I0(q0[30]),
        .I1(q0[63]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [14]),
        .O(bitoff_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q0[1]_i_1 
       (.I0(\q0[3]_i_3_n_11 ),
        .I1(\q0[1]_i_2_n_11 ),
        .I2(\q0[1]_i_3_n_11 ),
        .I3(\q0[3]_i_4_n_11 ),
        .O(\smax_fu_156_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hC5050535)) 
    \q0[1]_i_2 
       (.I0(\q0_reg[3] [14]),
        .I1(q0[30]),
        .I2(\q2_reg[2] ),
        .I3(q0[31]),
        .I4(q0[63]),
        .O(\q0[1]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[1]_i_3 
       (.I0(\q0_reg[3] [13]),
        .I1(q0[29]),
        .I2(\q0_reg[3] [12]),
        .I3(\q2_reg[2] ),
        .I4(q0[28]),
        .I5(q0[63]),
        .O(\q0[1]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q0[2]_i_1 
       (.I0(\q0[3]_i_3_n_11 ),
        .I1(\q0[3]_i_4_n_11 ),
        .I2(\q0[3]_i_5_n_11 ),
        .O(\smax_fu_156_reg[11] [2]));
  LUT3 #(
    .INIT(8'h10)) 
    \q0[3]_i_2 
       (.I0(\q0[3]_i_3_n_11 ),
        .I1(\q0[3]_i_4_n_11 ),
        .I2(\q0[3]_i_5_n_11 ),
        .O(\smax_fu_156_reg[11] [3]));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[3]_i_3 
       (.I0(\q0_reg[3] [11]),
        .I1(q0[27]),
        .I2(\q0_reg[3] [10]),
        .I3(\q2_reg[2] ),
        .I4(q0[26]),
        .I5(q0[63]),
        .O(\q0[3]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[3]_i_4 
       (.I0(\q0_reg[3] [8]),
        .I1(q0[24]),
        .I2(\q0_reg[3] [9]),
        .I3(\q2_reg[2] ),
        .I4(q0[25]),
        .I5(q0[63]),
        .O(\q0[3]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0000000080108F1F)) 
    \q0[3]_i_5 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q2_reg[2] ),
        .I3(q0[30]),
        .I4(\q0_reg[3] [14]),
        .I5(\q0[1]_i_3_n_11 ),
        .O(\q0[3]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q1[0]_i_1 
       (.I0(bitoff_address1[7]),
        .I1(bitoff_address1[3]),
        .I2(bitoff_address1[5]),
        .I3(\q1[0]_i_5_n_11 ),
        .I4(bitoff_address1[2]),
        .I5(\q1[0]_i_7_n_11 ),
        .O(\smax_fu_156_reg[5] [0]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[23]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [7]),
        .O(bitoff_address1[7]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_3 
       (.I0(q0[63]),
        .I1(q0[19]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [3]),
        .O(bitoff_address1[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_4 
       (.I0(q0[63]),
        .I1(q0[21]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [5]),
        .O(bitoff_address1[5]));
  LUT6 #(
    .INIT(64'h330A000A000ACC0A)) 
    \q1[0]_i_5 
       (.I0(\q0_reg[3] [0]),
        .I1(q0[16]),
        .I2(\q0_reg[3] [1]),
        .I3(\q2_reg[2] ),
        .I4(q0[17]),
        .I5(q0[63]),
        .O(\q1[0]_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_6 
       (.I0(q0[63]),
        .I1(q0[18]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [2]),
        .O(bitoff_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14551400)) 
    \q1[0]_i_7 
       (.I0(bitoff_address1[5]),
        .I1(q0[63]),
        .I2(q0[20]),
        .I3(\q2_reg[2] ),
        .I4(\q0_reg[3] [4]),
        .I5(bitoff_address1[6]),
        .O(\q1[0]_i_7_n_11 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_8 
       (.I0(q0[63]),
        .I1(q0[22]),
        .I2(\q2_reg[2] ),
        .I3(\q0_reg[3] [6]),
        .O(bitoff_address1[6]));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q1[1]_i_1 
       (.I0(\q1[3]_i_5_n_11 ),
        .I1(\q1[3]_i_3_n_11 ),
        .I2(\q1[3]_i_2_n_11 ),
        .I3(\q1[3]_i_4_n_11 ),
        .O(\smax_fu_156_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \q1[2]_i_1 
       (.I0(\q1[3]_i_2_n_11 ),
        .I1(\q1[3]_i_3_n_11 ),
        .I2(\q1[3]_i_4_n_11 ),
        .I3(\q1[3]_i_5_n_11 ),
        .O(\smax_fu_156_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \q1[3]_i_1 
       (.I0(\q1[3]_i_2_n_11 ),
        .I1(\q1[3]_i_3_n_11 ),
        .I2(\q1[3]_i_4_n_11 ),
        .I3(\q1[3]_i_5_n_11 ),
        .O(\smax_fu_156_reg[5] [3]));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_2 
       (.I0(\q0_reg[3] [5]),
        .I1(q0[21]),
        .I2(\q0_reg[3] [4]),
        .I3(\q2_reg[2] ),
        .I4(q0[20]),
        .I5(q0[63]),
        .O(\q1[3]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hCC05000500053305)) 
    \q1[3]_i_3 
       (.I0(\q0_reg[3] [6]),
        .I1(q0[22]),
        .I2(\q0_reg[3] [7]),
        .I3(\q2_reg[2] ),
        .I4(q0[23]),
        .I5(q0[63]),
        .O(\q1[3]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_4 
       (.I0(\q0_reg[3] [0]),
        .I1(q0[16]),
        .I2(\q0_reg[3] [1]),
        .I3(\q2_reg[2] ),
        .I4(q0[17]),
        .I5(q0[63]),
        .O(\q1[3]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_5 
       (.I0(\q0_reg[3] [3]),
        .I1(q0[19]),
        .I2(\q0_reg[3] [2]),
        .I3(\q2_reg[2] ),
        .I4(q0[18]),
        .I5(q0[63]),
        .O(\q1[3]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hD7000000)) 
    \q2[0]_i_1 
       (.I0(\q2_reg[2] ),
        .I1(q0[15]),
        .I2(q0[63]),
        .I3(\q2[0]_i_2_n_11 ),
        .I4(\q2[0]_i_3_n_11 ),
        .O(ram_reg_bram_0_2[0]));
  LUT6 #(
    .INIT(64'hBFF3FFF33FFF3FF7)) 
    \q2[0]_i_2 
       (.I0(q0[11]),
        .I1(\q2_reg[2] ),
        .I2(q0[14]),
        .I3(q0[63]),
        .I4(q0[12]),
        .I5(q0[13]),
        .O(\q2[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hBABAEAFAFABAEAEA)) 
    \q2[0]_i_3 
       (.I0(\q2[0]_i_4_n_11 ),
        .I1(q0[10]),
        .I2(\q2_reg[2] ),
        .I3(q0[9]),
        .I4(q0[63]),
        .I5(q0[8]),
        .O(\q2[0]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h2FF40000)) 
    \q2[0]_i_4 
       (.I0(q0[13]),
        .I1(q0[12]),
        .I2(q0[63]),
        .I3(q0[14]),
        .I4(\q2_reg[2] ),
        .O(\q2[0]_i_4_n_11 ));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q2[1]_i_1 
       (.I0(\q2[1]_i_2_n_11 ),
        .I1(\q2[1]_i_3_n_11 ),
        .I2(\q2[3]_i_3_n_11 ),
        .I3(\q2[1]_i_4_n_11 ),
        .O(ram_reg_bram_0_2[1]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \q2[1]_i_2 
       (.I0(q0[11]),
        .I1(q0[63]),
        .I2(q0[10]),
        .I3(\q2_reg[2] ),
        .O(\q2[1]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h81FF)) 
    \q2[1]_i_3 
       (.I0(q0[14]),
        .I1(q0[63]),
        .I2(q0[15]),
        .I3(\q2_reg[2] ),
        .O(\q2[1]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7E00)) 
    \q2[1]_i_4 
       (.I0(q0[8]),
        .I1(q0[63]),
        .I2(q0[9]),
        .I3(\q2_reg[2] ),
        .O(\q2[1]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0000000040015555)) 
    \q2[2]_i_1 
       (.I0(\q2[3]_i_3_n_11 ),
        .I1(q0[14]),
        .I2(q0[63]),
        .I3(q0[15]),
        .I4(\q2_reg[2] ),
        .I5(\q2[3]_i_2_n_11 ),
        .O(ram_reg_bram_0_2[2]));
  LUT6 #(
    .INIT(64'h2000000222222222)) 
    \q2[3]_i_1 
       (.I0(\q2[3]_i_2_n_11 ),
        .I1(\q2[3]_i_3_n_11 ),
        .I2(q0[14]),
        .I3(q0[63]),
        .I4(q0[15]),
        .I5(\q2_reg[2] ),
        .O(ram_reg_bram_0_2[3]));
  LUT6 #(
    .INIT(64'h8F0F0F0F0F0F0F1F)) 
    \q2[3]_i_2 
       (.I0(q0[10]),
        .I1(q0[11]),
        .I2(\q2_reg[2] ),
        .I3(q0[9]),
        .I4(q0[63]),
        .I5(q0[8]),
        .O(\q2[3]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7E00)) 
    \q2[3]_i_3 
       (.I0(q0[13]),
        .I1(q0[63]),
        .I2(q0[12]),
        .I3(\q2_reg[2] ),
        .O(\q2[3]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AAAA08)) 
    \q3[0]_i_1 
       (.I0(\q3[0]_i_2_n_11 ),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(q0[63]),
        .I4(q0[2]),
        .I5(\q3[0]_i_3_n_11 ),
        .O(ram_reg_bram_0_3[0]));
  LUT6 #(
    .INIT(64'hAF2F00000000F4F5)) 
    \q3[0]_i_2 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[6]),
        .I3(q0[3]),
        .I4(q0[7]),
        .I5(q0[63]),
        .O(\q3[0]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h2FF4)) 
    \q3[0]_i_3 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[6]),
        .I3(q0[63]),
        .O(\q3[0]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hC0034001C0030000)) 
    \q3[1]_i_1 
       (.I0(\q3[1]_i_2_n_11 ),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(q0[63]),
        .I4(\q3[1]_i_3_n_11 ),
        .I5(\q3[1]_i_4_n_11 ),
        .O(ram_reg_bram_0_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_2 
       (.I0(q0[3]),
        .I1(q0[2]),
        .I2(q0[63]),
        .O(\q3[1]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_3 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .O(\q3[1]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_4 
       (.I0(q0[0]),
        .I1(q0[1]),
        .I2(q0[63]),
        .O(\q3[1]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h8000000100000000)) 
    \q3[2]_i_1 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_11 ),
        .O(ram_reg_bram_0_3[2]));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \q3[3]_i_2 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_11 ),
        .O(ram_reg_bram_0_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \q3[3]_i_3 
       (.I0(q0[2]),
        .I1(q0[3]),
        .I2(q0[63]),
        .I3(q0[1]),
        .I4(q0[0]),
        .O(\q3[3]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_10__0_n_11));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_11__0_n_11));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_12
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_12_n_11));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_6__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_7_n_11),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_0_0_i_8_n_11),
        .I5(\q0_reg[15] [5]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(ram_reg_0_15_0_0_i_9__0_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_2_n_11),
        .O(ram_reg_0_15_0_0_i_6__0_n_11));
  LUT6 #(
    .INIT(64'h32023202FFFF0000)) 
    ram_reg_0_15_0_0_i_7
       (.I0(q0[11]),
        .I1(\q0_reg[15] [4]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[3]),
        .I4(ram_reg_0_15_0_0_i_10__0_n_11),
        .I5(\q0_reg[15] [2]),
        .O(ram_reg_0_15_0_0_i_7_n_11));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_8
       (.I0(q0[1]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[9]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_11__0_n_11),
        .O(ram_reg_0_15_0_0_i_8_n_11));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_9__0
       (.I0(q0[2]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[10]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_12_n_11),
        .O(ram_reg_0_15_0_0_i_9__0_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(ram_reg_0_15_10_10_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_9_9_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_2__0
       (.I0(ram_reg_0_15_4_4_i_3_n_11),
        .I1(ram_reg_0_15_8_8_i_3_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_6_6_i_3_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_10_10_i_3_n_11),
        .O(ram_reg_0_15_10_10_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_3
       (.I0(q0[2]),
        .I1(q0[18]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[10]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[26]),
        .O(ram_reg_0_15_10_10_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(ram_reg_0_15_11_11_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_10_10_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_2__0
       (.I0(ram_reg_0_15_5_5_i_4_n_11),
        .I1(ram_reg_0_15_9_9_i_3_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_4_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_11_11_i_3_n_11),
        .O(ram_reg_0_15_11_11_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_3
       (.I0(q0[3]),
        .I1(q0[19]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[11]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[27]),
        .O(ram_reg_0_15_11_11_i_3_n_11));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_12_12_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_11),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_11_11_i_2__0_n_11),
        .I5(\q0_reg[15] [5]),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_2__0
       (.I0(ram_reg_0_15_6_6_i_3_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_10_10_i_3_n_11),
        .O(ram_reg_0_15_12_12_i_2__0_n_11));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_3
       (.I0(ram_reg_0_15_8_8_i_3_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_12_12_i_4_n_11),
        .O(ram_reg_0_15_12_12_i_3_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_12_12_i_4
       (.I0(q0[4]),
        .I1(q0[20]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[12]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[28]),
        .O(ram_reg_0_15_12_12_i_4_n_11));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_13_13_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_11),
        .I3(ram_reg_0_15_13_13_i_2__0_n_11),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    ram_reg_0_15_13_13_i_2__0
       (.I0(ram_reg_0_15_7_7_i_4_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_11_11_i_3_n_11),
        .I3(ram_reg_0_15_9_9_i_3_n_11),
        .I4(ram_reg_0_15_13_13_i_3_n_11),
        .I5(\q0_reg[15] [1]),
        .O(ram_reg_0_15_13_13_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_13_13_i_3
       (.I0(q0[5]),
        .I1(q0[21]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[13]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[29]),
        .O(ram_reg_0_15_13_13_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(ram_reg_0_15_14_14_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_13_13_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_14_14_i_2__0
       (.I0(ram_reg_0_15_12_12_i_3_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_10_10_i_3_n_11),
        .I3(\q0_reg[15] [2]),
        .I4(ram_reg_0_15_14_14_i_3_n_11),
        .O(ram_reg_0_15_14_14_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_14_14_i_3
       (.I0(q0[6]),
        .I1(q0[22]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[14]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[30]),
        .O(ram_reg_0_15_14_14_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(ram_reg_0_15_15_15_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_14_14_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    ram_reg_0_15_15_15_i_2__0
       (.I0(ram_reg_0_15_9_9_i_3_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_13_13_i_3_n_11),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_11_11_i_3_n_11),
        .I5(ram_reg_0_15_15_15_i_3_n_11),
        .O(ram_reg_0_15_15_15_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_15_15_i_3
       (.I0(q0[7]),
        .I1(q0[23]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[15]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[31]),
        .O(ram_reg_0_15_15_15_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(ram_reg_0_15_1_1_i_2_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_6__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_2
       (.I0(ram_reg_0_15_0_0_i_7_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_1_1_i_3__0_n_11),
        .O(ram_reg_0_15_1_1_i_2_n_11));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_1_1_i_3__0
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_5_5_i_3_n_11),
        .O(ram_reg_0_15_1_1_i_3__0_n_11));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_2_2_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_11),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_1_1_i_2_n_11),
        .I5(\q0_reg[15] [5]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_2
       (.I0(q0[4]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[12]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_4_n_11),
        .O(ram_reg_0_15_2_2_i_2_n_11));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_3
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_5_n_11),
        .O(ram_reg_0_15_2_2_i_3_n_11));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_4
       (.I0(q0[8]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[0]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[16]),
        .O(ram_reg_0_15_2_2_i_4_n_11));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_5
       (.I0(q0[10]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[2]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[18]),
        .O(ram_reg_0_15_2_2_i_5_n_11));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_3_3_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_11),
        .I3(ram_reg_0_15_3_3_i_2__0_n_11),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_2__0
       (.I0(ram_reg_0_15_1_1_i_3__0_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_3_3_i_3_n_11),
        .O(ram_reg_0_15_3_3_i_2__0_n_11));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_3_3_i_3
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_3_n_11),
        .O(ram_reg_0_15_3_3_i_3_n_11));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_4_4_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_11),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_3_3_i_2__0_n_11),
        .I5(\q0_reg[15] [5]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_4_4_i_3_n_11),
        .O(ram_reg_0_15_4_4_i_2__0_n_11));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_4_4_i_3
       (.I0(q0[12]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[4]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[20]),
        .O(ram_reg_0_15_4_4_i_3_n_11));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_5_5_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_11),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_11),
        .I3(ram_reg_0_15_5_5_i_2__0_n_11),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    ram_reg_0_15_5_5_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_11),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_5_5_i_4_n_11),
        .I3(ram_reg_0_15_3_3_i_3_n_11),
        .I4(\q0_reg[15] [1]),
        .O(ram_reg_0_15_5_5_i_2__0_n_11));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_3
       (.I0(q0[9]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[1]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[17]),
        .O(ram_reg_0_15_5_5_i_3_n_11));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_4
       (.I0(q0[13]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[5]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[21]),
        .O(ram_reg_0_15_5_5_i_4_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(ram_reg_0_15_6_6_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_5_5_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_11),
        .I1(ram_reg_0_15_4_4_i_3_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_2_2_i_5_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_6_6_i_3_n_11),
        .O(ram_reg_0_15_6_6_i_2__0_n_11));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_6_6_i_3
       (.I0(q0[14]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[6]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[22]),
        .O(ram_reg_0_15_6_6_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(ram_reg_0_15_7_7_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_6_6_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_11),
        .I1(ram_reg_0_15_5_5_i_4_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_3_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_4_n_11),
        .O(ram_reg_0_15_7_7_i_2__0_n_11));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_3
       (.I0(q0[11]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[3]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[19]),
        .O(ram_reg_0_15_7_7_i_3_n_11));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_4
       (.I0(q0[15]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[7]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[23]),
        .O(ram_reg_0_15_7_7_i_4_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(ram_reg_0_15_8_8_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_7_7_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_2__0
       (.I0(ram_reg_0_15_2_2_i_5_n_11),
        .I1(ram_reg_0_15_6_6_i_3_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_4_4_i_3_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_8_8_i_3_n_11),
        .O(ram_reg_0_15_8_8_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_3
       (.I0(q0[0]),
        .I1(q0[16]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[8]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[24]),
        .O(ram_reg_0_15_8_8_i_3_n_11));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(ram_reg_0_15_9_9_i_2__0_n_11),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_8_8_i_2__0_n_11),
        .I3(\q0_reg[15] [5]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_2__0
       (.I0(ram_reg_0_15_7_7_i_3_n_11),
        .I1(ram_reg_0_15_7_7_i_4_n_11),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_5_5_i_4_n_11),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_9_9_i_3_n_11),
        .O(ram_reg_0_15_9_9_i_2__0_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_3
       (.I0(q0[1]),
        .I1(q0[17]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[9]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[25]),
        .O(ram_reg_0_15_9_9_i_3_n_11));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(d1[31:0]),
        .DINBDIN(ram_reg_bram_1_4[31:0]),
        .DINPADINP(d1[35:32]),
        .DINPBDINP(ram_reg_bram_1_4[35:32]),
        .DOUTADOUT(q1[31:0]),
        .DOUTBDOUT(q0[31:0]),
        .DOUTPADOUTP(q1[35:32]),
        .DOUTPBDOUTP(q0[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,d1[63:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_4[63:36]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:28],q1[63:36]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:28],q0[63:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[0]_i_1 
       (.I0(q1[0]),
        .I1(Q),
        .I2(q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[10]_i_1 
       (.I0(q1[10]),
        .I1(Q),
        .I2(q0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[11]_i_1 
       (.I0(q1[11]),
        .I1(Q),
        .I2(q0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[12]_i_1 
       (.I0(q1[12]),
        .I1(Q),
        .I2(q0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[13]_i_1 
       (.I0(q1[13]),
        .I1(Q),
        .I2(q0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[14]_i_1 
       (.I0(q1[14]),
        .I1(Q),
        .I2(q0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[15]_i_1 
       (.I0(q1[15]),
        .I1(Q),
        .I2(q0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[16]_i_1 
       (.I0(q1[16]),
        .I1(Q),
        .I2(q0[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[17]_i_1 
       (.I0(q1[17]),
        .I1(Q),
        .I2(q0[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[18]_i_1 
       (.I0(q1[18]),
        .I1(Q),
        .I2(q0[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[19]_i_1 
       (.I0(q1[19]),
        .I1(Q),
        .I2(q0[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[1]_i_1 
       (.I0(q1[1]),
        .I1(Q),
        .I2(q0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[20]_i_1 
       (.I0(q1[20]),
        .I1(Q),
        .I2(q0[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[21]_i_1 
       (.I0(q1[21]),
        .I1(Q),
        .I2(q0[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[22]_i_1 
       (.I0(q1[22]),
        .I1(Q),
        .I2(q0[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[23]_i_1 
       (.I0(q1[23]),
        .I1(Q),
        .I2(q0[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[24]_i_1 
       (.I0(q1[24]),
        .I1(Q),
        .I2(q0[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[25]_i_1 
       (.I0(q1[25]),
        .I1(Q),
        .I2(q0[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[26]_i_1 
       (.I0(q1[26]),
        .I1(Q),
        .I2(q0[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[27]_i_1 
       (.I0(q1[27]),
        .I1(Q),
        .I2(q0[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[28]_i_1 
       (.I0(q1[28]),
        .I1(Q),
        .I2(q0[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[29]_i_1 
       (.I0(q1[29]),
        .I1(Q),
        .I2(q0[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[2]_i_1 
       (.I0(q1[2]),
        .I1(Q),
        .I2(q0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[30]_i_1 
       (.I0(q1[30]),
        .I1(Q),
        .I2(q0[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[31]_i_1 
       (.I0(q1[31]),
        .I1(Q),
        .I2(q0[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[32]_i_1 
       (.I0(q1[32]),
        .I1(Q),
        .I2(q0[32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[33]_i_1 
       (.I0(q1[33]),
        .I1(Q),
        .I2(q0[33]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[34]_i_1 
       (.I0(q1[34]),
        .I1(Q),
        .I2(q0[34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[35]_i_1 
       (.I0(q1[35]),
        .I1(Q),
        .I2(q0[35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[36]_i_1 
       (.I0(q1[36]),
        .I1(Q),
        .I2(q0[36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[37]_i_1 
       (.I0(q1[37]),
        .I1(Q),
        .I2(q0[37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[38]_i_1 
       (.I0(q1[38]),
        .I1(Q),
        .I2(q0[38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[39]_i_1 
       (.I0(q1[39]),
        .I1(Q),
        .I2(q0[39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[3]_i_1 
       (.I0(q1[3]),
        .I1(Q),
        .I2(q0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[40]_i_1 
       (.I0(q1[40]),
        .I1(Q),
        .I2(q0[40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[41]_i_1 
       (.I0(q1[41]),
        .I1(Q),
        .I2(q0[41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[42]_i_1 
       (.I0(q1[42]),
        .I1(Q),
        .I2(q0[42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[43]_i_1 
       (.I0(q1[43]),
        .I1(Q),
        .I2(q0[43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[44]_i_1 
       (.I0(q1[44]),
        .I1(Q),
        .I2(q0[44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[45]_i_1 
       (.I0(q1[45]),
        .I1(Q),
        .I2(q0[45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[46]_i_1 
       (.I0(q1[46]),
        .I1(Q),
        .I2(q0[46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[47]_i_1 
       (.I0(q1[47]),
        .I1(Q),
        .I2(q0[47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[48]_i_1 
       (.I0(q1[48]),
        .I1(Q),
        .I2(q0[48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[49]_i_1 
       (.I0(q1[49]),
        .I1(Q),
        .I2(q0[49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[4]_i_1 
       (.I0(q1[4]),
        .I1(Q),
        .I2(q0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[50]_i_1 
       (.I0(q1[50]),
        .I1(Q),
        .I2(q0[50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[51]_i_1 
       (.I0(q1[51]),
        .I1(Q),
        .I2(q0[51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[52]_i_1 
       (.I0(q1[52]),
        .I1(Q),
        .I2(q0[52]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[53]_i_1 
       (.I0(q1[53]),
        .I1(Q),
        .I2(q0[53]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[54]_i_1 
       (.I0(q1[54]),
        .I1(Q),
        .I2(q0[54]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[55]_i_1 
       (.I0(q1[55]),
        .I1(Q),
        .I2(q0[55]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[56]_i_1 
       (.I0(q1[56]),
        .I1(Q),
        .I2(q0[56]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[57]_i_1 
       (.I0(q1[57]),
        .I1(Q),
        .I2(q0[57]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[58]_i_1 
       (.I0(q1[58]),
        .I1(Q),
        .I2(q0[58]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[59]_i_1 
       (.I0(q1[59]),
        .I1(Q),
        .I2(q0[59]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[5]_i_1 
       (.I0(q1[5]),
        .I1(Q),
        .I2(q0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[60]_i_1 
       (.I0(q1[60]),
        .I1(Q),
        .I2(q0[60]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[61]_i_1 
       (.I0(q1[61]),
        .I1(Q),
        .I2(q0[61]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[62]_i_1 
       (.I0(q1[62]),
        .I1(Q),
        .I2(q0[62]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[63]_i_2 
       (.I0(q1[63]),
        .I1(Q),
        .I2(q0[63]),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[6]_i_1 
       (.I0(q1[6]),
        .I1(Q),
        .I2(q0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[7]_i_1 
       (.I0(q1[7]),
        .I1(Q),
        .I2(q0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[8]_i_1 
       (.I0(q1[8]),
        .I1(Q),
        .I2(q0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_593[9]_i_1 
       (.I0(q1[9]),
        .I1(Q),
        .I2(q0[9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding
   (LARc_we0,
    LARc_address0,
    LARc_address1,
    LARc_d0,
    D,
    LARc_ce1,
    LARc_we1,
    LARc_d1,
    \ap_CS_fsm_reg[7]_0 ,
    ap_done,
    \ap_CS_fsm_reg[6]_0 ,
    \select_ln290_1_reg_1458_reg[4]_0 ,
    LARc_ce0,
    ap_clk,
    LARc_q0,
    LARc_q1,
    Q,
    LARc_we0_0,
    \LARc_address0[2] ,
    \LARc_address0[2]_0 ,
    LARc_address0_1_sp_1,
    \LARc_address0[1]_0 ,
    LARc_d0_0_sp_1,
    LARc_d0_1_sp_1,
    LARc_d0_2_sp_1,
    LARc_d0_3_sp_1,
    \LARc_d0[6] ,
    grp_Quantization_and_coding_fu_65_ap_start_reg,
    ap_start,
    LARc_ce0_0,
    ap_rst);
  output LARc_we0;
  output [1:0]LARc_address0;
  output [1:0]LARc_address1;
  output [4:0]LARc_d0;
  output [1:0]D;
  output LARc_ce1;
  output LARc_we1;
  output [6:0]LARc_d1;
  output \ap_CS_fsm_reg[7]_0 ;
  output ap_done;
  output \ap_CS_fsm_reg[6]_0 ;
  output \select_ln290_1_reg_1458_reg[4]_0 ;
  output LARc_ce0;
  input ap_clk;
  input [15:0]LARc_q0;
  input [15:0]LARc_q1;
  input [3:0]Q;
  input LARc_we0_0;
  input \LARc_address0[2] ;
  input \LARc_address0[2]_0 ;
  input LARc_address0_1_sp_1;
  input \LARc_address0[1]_0 ;
  input LARc_d0_0_sp_1;
  input LARc_d0_1_sp_1;
  input LARc_d0_2_sp_1;
  input LARc_d0_3_sp_1;
  input \LARc_d0[6] ;
  input grp_Quantization_and_coding_fu_65_ap_start_reg;
  input ap_start;
  input LARc_ce0_0;
  input ap_rst;

  wire [1:0]D;
  wire [1:0]LARc_address0;
  wire \LARc_address0[1]_0 ;
  wire \LARc_address0[2] ;
  wire \LARc_address0[2]_0 ;
  wire LARc_address0_1_sn_1;
  wire [1:0]LARc_address1;
  wire \LARc_address1[1]_INST_0_i_1_n_11 ;
  wire LARc_ce0;
  wire LARc_ce0_0;
  wire LARc_ce0_INST_0_i_1_n_11;
  wire LARc_ce0_INST_0_i_3_n_11;
  wire LARc_ce1;
  wire [4:0]LARc_d0;
  wire \LARc_d0[0]_INST_0_i_1_n_11 ;
  wire \LARc_d0[1]_INST_0_i_1_n_11 ;
  wire \LARc_d0[2]_INST_0_i_1_n_11 ;
  wire \LARc_d0[3]_INST_0_i_1_n_11 ;
  wire \LARc_d0[6] ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_2_sn_1;
  wire LARc_d0_3_sn_1;
  wire [6:0]LARc_d1;
  wire \LARc_d1[0]_INST_0_i_1_n_11 ;
  wire \LARc_d1[1]_INST_0_i_1_n_11 ;
  wire \LARc_d1[2]_INST_0_i_1_n_11 ;
  wire \LARc_d1[3]_INST_0_i_1_n_11 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we0_0;
  wire LARc_we1;
  wire [3:0]Q;
  wire add_ln48_1_fu_375_p2_carry__0_i_1_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_2_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_3_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_4_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_5_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_6_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_7_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_8_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_i_9_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_n_11;
  wire add_ln48_1_fu_375_p2_carry__0_n_12;
  wire add_ln48_1_fu_375_p2_carry__0_n_13;
  wire add_ln48_1_fu_375_p2_carry__0_n_14;
  wire add_ln48_1_fu_375_p2_carry__0_n_15;
  wire add_ln48_1_fu_375_p2_carry__0_n_16;
  wire add_ln48_1_fu_375_p2_carry__0_n_17;
  wire add_ln48_1_fu_375_p2_carry__0_n_18;
  wire add_ln48_1_fu_375_p2_carry__1_i_1_n_11;
  wire add_ln48_1_fu_375_p2_carry__1_n_18;
  wire add_ln48_1_fu_375_p2_carry_i_1_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_2_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_3_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_4_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_5_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_6_n_11;
  wire add_ln48_1_fu_375_p2_carry_i_7_n_11;
  wire add_ln48_1_fu_375_p2_carry_n_11;
  wire add_ln48_1_fu_375_p2_carry_n_12;
  wire add_ln48_1_fu_375_p2_carry_n_13;
  wire add_ln48_1_fu_375_p2_carry_n_14;
  wire add_ln48_1_fu_375_p2_carry_n_15;
  wire add_ln48_1_fu_375_p2_carry_n_16;
  wire add_ln48_1_fu_375_p2_carry_n_17;
  wire add_ln48_1_fu_375_p2_carry_n_18;
  wire add_ln48_2_fu_509_p2_carry__0_i_1_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_2_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_3_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_4_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_5_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_6_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_7_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_8_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_i_9_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_n_11;
  wire add_ln48_2_fu_509_p2_carry__0_n_12;
  wire add_ln48_2_fu_509_p2_carry__0_n_13;
  wire add_ln48_2_fu_509_p2_carry__0_n_14;
  wire add_ln48_2_fu_509_p2_carry__0_n_15;
  wire add_ln48_2_fu_509_p2_carry__0_n_16;
  wire add_ln48_2_fu_509_p2_carry__0_n_17;
  wire add_ln48_2_fu_509_p2_carry__0_n_18;
  wire add_ln48_2_fu_509_p2_carry__1_i_1_n_11;
  wire add_ln48_2_fu_509_p2_carry__1_n_17;
  wire add_ln48_2_fu_509_p2_carry_i_1_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_2_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_3_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_4_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_5_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_6_n_11;
  wire add_ln48_2_fu_509_p2_carry_i_7_n_11;
  wire add_ln48_2_fu_509_p2_carry_n_11;
  wire add_ln48_2_fu_509_p2_carry_n_12;
  wire add_ln48_2_fu_509_p2_carry_n_13;
  wire add_ln48_2_fu_509_p2_carry_n_14;
  wire add_ln48_2_fu_509_p2_carry_n_15;
  wire add_ln48_2_fu_509_p2_carry_n_16;
  wire add_ln48_2_fu_509_p2_carry_n_17;
  wire add_ln48_2_fu_509_p2_carry_n_18;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_11_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst;
  wire ap_start;
  wire grp_Quantization_and_coding_fu_65_ap_ready;
  wire grp_Quantization_and_coding_fu_65_ap_start_reg;
  wire \icmp_ln40_12_reg_1493_reg_n_11_[0] ;
  wire icmp_ln40_13_fu_963_p2_carry_i_1_n_11;
  wire icmp_ln40_13_fu_963_p2_carry_i_2_n_11;
  wire icmp_ln40_13_fu_963_p2_carry_i_3_n_11;
  wire icmp_ln40_13_fu_963_p2_carry_i_4_n_11;
  wire icmp_ln40_13_fu_963_p2_carry_n_17;
  wire icmp_ln40_13_fu_963_p2_carry_n_18;
  wire icmp_ln40_15_fu_1169_p2_carry_n_17;
  wire icmp_ln40_15_fu_1169_p2_carry_n_18;
  wire \icmp_ln40_16_reg_1523_reg_n_11_[0] ;
  wire icmp_ln40_17_fu_1253_p2_carry_n_17;
  wire icmp_ln40_17_fu_1253_p2_carry_n_18;
  wire \icmp_ln40_18_reg_1533_reg_n_11_[0] ;
  wire icmp_ln40_9_fu_707_p2_carry_i_1_n_11;
  wire icmp_ln40_9_fu_707_p2_carry_i_2_n_11;
  wire icmp_ln40_9_fu_707_p2_carry_i_3_n_11;
  wire icmp_ln40_9_fu_707_p2_carry_n_17;
  wire icmp_ln40_9_fu_707_p2_carry_n_18;
  wire mul_16s_15ns_31_1_1_U61_n_17;
  wire mul_16s_15ns_31_1_1_U61_n_18;
  wire mul_16s_15ns_31_1_1_U62_n_17;
  wire mul_16s_15ns_31_1_1_U62_n_18;
  wire mul_16s_15ns_31_1_1_U62_n_19;
  wire mul_16s_15ns_31_1_1_U62_n_20;
  wire mul_16s_15ns_31_1_1_U62_n_21;
  wire mul_16s_15ns_31_1_1_U63_n_18;
  wire mul_16s_15ns_31_1_1_U63_n_19;
  wire mul_16s_15ns_31_1_1_U63_n_20;
  wire mul_16s_15ns_31_1_1_U63_n_21;
  wire [5:0]p_0_in;
  wire [5:1]p_0_in__0;
  wire [5:1]p_0_in__1;
  wire [15:0]p_0_in__2;
  wire [5:5]select_ln289_1_reg_1453;
  wire \select_ln289_1_reg_1453[0]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453[1]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453[2]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453[3]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453[4]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453[4]_i_2_n_11 ;
  wire \select_ln289_1_reg_1453[5]_i_2_n_11 ;
  wire \select_ln289_1_reg_1453[5]_i_3_n_11 ;
  wire \select_ln289_1_reg_1453[5]_i_4_n_11 ;
  wire \select_ln289_1_reg_1453[5]_i_5_n_11 ;
  wire \select_ln289_1_reg_1453[5]_i_6_n_11 ;
  wire \select_ln289_1_reg_1453[6]_i_1_n_11 ;
  wire \select_ln289_1_reg_1453_reg_n_11_[0] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[1] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[2] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[3] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[4] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[5] ;
  wire \select_ln289_1_reg_1453_reg_n_11_[6] ;
  wire [5:5]select_ln290_1_reg_1458;
  wire \select_ln290_1_reg_1458[0]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458[1]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458[2]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458[2]_i_2_n_11 ;
  wire \select_ln290_1_reg_1458[3]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458[3]_i_2_n_11 ;
  wire \select_ln290_1_reg_1458[4]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458[4]_i_2_n_11 ;
  wire \select_ln290_1_reg_1458[5]_i_2_n_11 ;
  wire \select_ln290_1_reg_1458[5]_i_3_n_11 ;
  wire \select_ln290_1_reg_1458[5]_i_4_n_11 ;
  wire \select_ln290_1_reg_1458[5]_i_5_n_11 ;
  wire \select_ln290_1_reg_1458[6]_i_1_n_11 ;
  wire \select_ln290_1_reg_1458_reg[4]_0 ;
  wire \select_ln290_1_reg_1458_reg_n_11_[0] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[1] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[2] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[3] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[4] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[5] ;
  wire \select_ln290_1_reg_1458_reg_n_11_[6] ;
  wire [5:0]select_ln291_1_reg_1473;
  wire \select_ln291_1_reg_1473[0]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[1]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[2]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[3]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[3]_i_2_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_2_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_3_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_4_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_5_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_6_n_11 ;
  wire \select_ln291_1_reg_1473[4]_i_7_n_11 ;
  wire \select_ln291_1_reg_1473[5]_i_1_n_11 ;
  wire \select_ln291_1_reg_1473[5]_i_2_n_11 ;
  wire [5:0]select_ln292_1_reg_1478;
  wire \select_ln292_1_reg_1478[0]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[1]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[2]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[2]_i_2_n_11 ;
  wire \select_ln292_1_reg_1478[3]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[3]_i_2_n_11 ;
  wire \select_ln292_1_reg_1478[3]_i_3_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_2_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_3_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_4_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_5_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_6_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_7_n_11 ;
  wire \select_ln292_1_reg_1478[4]_i_9_n_11 ;
  wire \select_ln292_1_reg_1478[5]_i_1_n_11 ;
  wire \select_ln292_1_reg_1478[5]_i_2_n_11 ;
  wire [4:0]select_ln294_1_reg_1518;
  wire \select_ln294_1_reg_1518[0]_i_1_n_11 ;
  wire \select_ln294_1_reg_1518[1]_i_1_n_11 ;
  wire \select_ln294_1_reg_1518[2]_i_1_n_11 ;
  wire \select_ln294_1_reg_1518[2]_i_2_n_11 ;
  wire \select_ln294_1_reg_1518[3]_i_1_n_11 ;
  wire \select_ln294_1_reg_1518[3]_i_2_n_11 ;
  wire \select_ln294_1_reg_1518[4]_i_1_n_11 ;
  wire [4:0]select_ln295_1_reg_1503;
  wire \select_ln295_1_reg_1503[0]_i_1_n_11 ;
  wire \select_ln295_1_reg_1503[1]_i_1_n_11 ;
  wire \select_ln295_1_reg_1503[2]_i_1_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_10_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_11_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_1_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_2_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_3_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_4_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_5_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_6_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_7_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_8_n_11 ;
  wire \select_ln295_1_reg_1503[3]_i_9_n_11 ;
  wire \select_ln295_1_reg_1503[4]_i_1_n_11 ;
  wire \select_ln295_1_reg_1503[4]_i_2_n_11 ;
  wire [3:0]select_ln296_1_reg_1543;
  wire \select_ln296_1_reg_1543[0]_i_1_n_11 ;
  wire \select_ln296_1_reg_1543[1]_i_1_n_11 ;
  wire \select_ln296_1_reg_1543[2]_i_1_n_11 ;
  wire \select_ln296_1_reg_1543[2]_i_2_n_11 ;
  wire \select_ln296_1_reg_1543[2]_i_3_n_11 ;
  wire \select_ln296_1_reg_1543[2]_i_4_n_11 ;
  wire \select_ln296_1_reg_1543[3]_i_1_n_11 ;
  wire [3:0]select_ln297_1_reg_1548;
  wire \select_ln297_1_reg_1548[0]_i_1_n_11 ;
  wire \select_ln297_1_reg_1548[1]_i_1_n_11 ;
  wire \select_ln297_1_reg_1548[2]_i_1_n_11 ;
  wire \select_ln297_1_reg_1548[2]_i_2_n_11 ;
  wire \select_ln297_1_reg_1548[2]_i_3_n_11 ;
  wire \select_ln297_1_reg_1548[2]_i_4_n_11 ;
  wire \select_ln297_1_reg_1548[3]_i_1_n_11 ;
  wire [15:8]sext_ln39_11_fu_953_p1;
  wire [15:8]sext_ln39_4_fu_391_p1;
  wire [14:8]sext_ln39_5_fu_525_p1;
  wire sub_ln48_fu_937_p2_carry__0_i_1_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_2_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_3_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_4_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_5_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_6_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_7_n_11;
  wire sub_ln48_fu_937_p2_carry__0_i_8_n_11;
  wire sub_ln48_fu_937_p2_carry__0_n_11;
  wire sub_ln48_fu_937_p2_carry__0_n_12;
  wire sub_ln48_fu_937_p2_carry__0_n_13;
  wire sub_ln48_fu_937_p2_carry__0_n_14;
  wire sub_ln48_fu_937_p2_carry__0_n_15;
  wire sub_ln48_fu_937_p2_carry__0_n_16;
  wire sub_ln48_fu_937_p2_carry__0_n_17;
  wire sub_ln48_fu_937_p2_carry__0_n_18;
  wire sub_ln48_fu_937_p2_carry__1_i_2_n_11;
  wire sub_ln48_fu_937_p2_carry__1_i_3_n_11;
  wire sub_ln48_fu_937_p2_carry__1_i_4_n_11;
  wire sub_ln48_fu_937_p2_carry__1_i_5_n_11;
  wire sub_ln48_fu_937_p2_carry__1_i_6_n_11;
  wire sub_ln48_fu_937_p2_carry__1_n_14;
  wire sub_ln48_fu_937_p2_carry__1_n_15;
  wire sub_ln48_fu_937_p2_carry__1_n_16;
  wire sub_ln48_fu_937_p2_carry__1_n_17;
  wire sub_ln48_fu_937_p2_carry__1_n_18;
  wire sub_ln48_fu_937_p2_carry_i_2_n_11;
  wire sub_ln48_fu_937_p2_carry_i_3_n_11;
  wire sub_ln48_fu_937_p2_carry_i_4_n_11;
  wire sub_ln48_fu_937_p2_carry_n_11;
  wire sub_ln48_fu_937_p2_carry_n_12;
  wire sub_ln48_fu_937_p2_carry_n_13;
  wire sub_ln48_fu_937_p2_carry_n_14;
  wire sub_ln48_fu_937_p2_carry_n_15;
  wire sub_ln48_fu_937_p2_carry_n_16;
  wire sub_ln48_fu_937_p2_carry_n_17;
  wire sub_ln48_fu_937_p2_carry_n_18;
  wire [15:15]sum_13_fu_1191_p2;
  wire [15:15]sum_15_fu_1275_p2;
  wire [15:15]sum_9_fu_881_p2;
  wire [0:0]tmp_16_fu_769_p4;
  wire [6:0]tmp_4_reg_1498;
  wire [6:0]tmp_6_reg_1528;
  wire [6:0]tmp_7_reg_1538;
  wire [7:0]NLW_add_ln48_1_fu_375_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_1_fu_375_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln48_1_fu_375_p2_carry__1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln48_1_fu_375_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_509_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_2_fu_509_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_509_p2_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln48_2_fu_509_p2_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_13_fu_963_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_13_fu_963_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_15_fu_1169_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_15_fu_1169_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_17_fu_1253_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_17_fu_1253_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_9_fu_707_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_9_fu_707_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln48_fu_937_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sub_ln48_fu_937_p2_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_sub_ln48_fu_937_p2_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_sub_ln48_fu_937_p2_carry__1_O_UNCONNECTED;

  assign LARc_address0_1_sn_1 = LARc_address0_1_sp_1;
  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_2_sn_1 = LARc_d0_2_sp_1;
  assign LARc_d0_3_sn_1 = LARc_d0_3_sp_1;
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[1]_INST_0 
       (.I0(LARc_address1[0]),
        .I1(Q[3]),
        .I2(LARc_address0_1_sn_1),
        .I3(Q[1]),
        .I4(\LARc_address0[1]_0 ),
        .O(LARc_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[2]_INST_0 
       (.I0(LARc_address1[1]),
        .I1(Q[3]),
        .I2(\LARc_address0[2] ),
        .I3(Q[1]),
        .I4(\LARc_address0[2]_0 ),
        .O(LARc_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \LARc_address1[1]_INST_0 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(grp_Quantization_and_coding_fu_65_ap_ready),
        .I3(\LARc_address1[1]_INST_0_i_1_n_11 ),
        .O(LARc_address1[0]));
  LUT5 #(
    .INIT(32'h11110010)) 
    \LARc_address1[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(\LARc_address1[1]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \LARc_address1[2]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state3),
        .O(LARc_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFDDDA888)) 
    LARc_ce0_INST_0
       (.I0(Q[3]),
        .I1(LARc_ce0_INST_0_i_1_n_11),
        .I2(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_11_[0] ),
        .I4(LARc_ce0_0),
        .O(LARc_ce0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    LARc_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .I2(grp_Quantization_and_coding_fu_65_ap_ready),
        .I3(LARc_ce0_INST_0_i_3_n_11),
        .O(LARc_ce0_INST_0_i_1_n_11));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    LARc_ce0_INST_0_i_3
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state2),
        .O(LARc_ce0_INST_0_i_3_n_11));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    LARc_ce1_INST_0
       (.I0(Q[3]),
        .I1(LARc_ce0_INST_0_i_1_n_11),
        .I2(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_11_[0] ),
        .O(LARc_ce1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \LARc_d0[0]_INST_0 
       (.I0(select_ln297_1_reg_1548[0]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d0[0]_INST_0_i_1_n_11 ),
        .I3(Q[3]),
        .I4(LARc_d0_0_sn_1),
        .O(LARc_d0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[0]_INST_0_i_1 
       (.I0(select_ln295_1_reg_1503[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1478[0]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1458_reg_n_11_[0] ),
        .O(\LARc_d0[0]_INST_0_i_1_n_11 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \LARc_d0[1]_INST_0 
       (.I0(select_ln297_1_reg_1548[1]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d0[1]_INST_0_i_1_n_11 ),
        .I3(Q[3]),
        .I4(LARc_d0_1_sn_1),
        .O(LARc_d0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[1]_INST_0_i_1 
       (.I0(select_ln295_1_reg_1503[1]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1478[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1458_reg_n_11_[1] ),
        .O(\LARc_d0[1]_INST_0_i_1_n_11 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \LARc_d0[2]_INST_0 
       (.I0(select_ln297_1_reg_1548[2]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d0[2]_INST_0_i_1_n_11 ),
        .I3(Q[3]),
        .I4(LARc_d0_2_sn_1),
        .O(LARc_d0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_1 
       (.I0(select_ln295_1_reg_1503[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1478[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1458_reg_n_11_[2] ),
        .O(\LARc_d0[2]_INST_0_i_1_n_11 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \LARc_d0[3]_INST_0 
       (.I0(select_ln297_1_reg_1548[3]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d0[3]_INST_0_i_1_n_11 ),
        .I3(Q[3]),
        .I4(LARc_d0_3_sn_1),
        .O(LARc_d0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[3]_INST_0_i_1 
       (.I0(select_ln295_1_reg_1503[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1478[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1458_reg_n_11_[3] ),
        .O(\LARc_d0[3]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d0[4]_INST_0_i_2 
       (.I0(\select_ln290_1_reg_1458_reg_n_11_[4] ),
        .I1(ap_CS_fsm_state6),
        .I2(select_ln292_1_reg_1478[4]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln295_1_reg_1503[4]),
        .I5(grp_Quantization_and_coding_fu_65_ap_ready),
        .O(\select_ln290_1_reg_1458_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \LARc_d0[5]_INST_0_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(select_ln292_1_reg_1478[5]),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln290_1_reg_1458_reg_n_11_[5] ),
        .I4(grp_Quantization_and_coding_fu_65_ap_ready),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \LARc_d0[6]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(\select_ln290_1_reg_1458_reg_n_11_[6] ),
        .I2(ap_CS_fsm_state6),
        .I3(grp_Quantization_and_coding_fu_65_ap_ready),
        .I4(Q[3]),
        .I5(\LARc_d0[6] ),
        .O(LARc_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[0]_INST_0 
       (.I0(select_ln296_1_reg_1543[0]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d1[0]_INST_0_i_1_n_11 ),
        .O(LARc_d1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[0]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1518[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1473[0]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1453_reg_n_11_[0] ),
        .O(\LARc_d1[0]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[1]_INST_0 
       (.I0(select_ln296_1_reg_1543[1]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d1[1]_INST_0_i_1_n_11 ),
        .O(LARc_d1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[1]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1518[1]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1473[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1453_reg_n_11_[1] ),
        .O(\LARc_d1[1]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[2]_INST_0 
       (.I0(select_ln296_1_reg_1543[2]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d1[2]_INST_0_i_1_n_11 ),
        .O(LARc_d1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[2]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1518[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1473[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1453_reg_n_11_[2] ),
        .O(\LARc_d1[2]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[3]_INST_0 
       (.I0(select_ln296_1_reg_1543[3]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(\LARc_d1[3]_INST_0_i_1_n_11 ),
        .O(LARc_d1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[3]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1518[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1473[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1453_reg_n_11_[3] ),
        .O(\LARc_d1[3]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d1[4]_INST_0 
       (.I0(\select_ln289_1_reg_1453_reg_n_11_[4] ),
        .I1(ap_CS_fsm_state6),
        .I2(select_ln291_1_reg_1473[4]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln294_1_reg_1518[4]),
        .I5(grp_Quantization_and_coding_fu_65_ap_ready),
        .O(LARc_d1[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \LARc_d1[5]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(select_ln291_1_reg_1473[5]),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln289_1_reg_1453_reg_n_11_[5] ),
        .I4(grp_Quantization_and_coding_fu_65_ap_ready),
        .O(LARc_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \LARc_d1[6]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(\select_ln289_1_reg_1453_reg_n_11_[6] ),
        .I2(ap_CS_fsm_state6),
        .I3(grp_Quantization_and_coding_fu_65_ap_ready),
        .O(LARc_d1[6]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    LARc_we0_INST_0
       (.I0(ap_CS_fsm_state7),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(Q[3]),
        .I5(LARc_we0_0),
        .O(LARc_we0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    LARc_we1_INST_0
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(grp_Quantization_and_coding_fu_65_ap_ready),
        .I4(ap_CS_fsm_state7),
        .O(LARc_we1));
  CARRY8 add_ln48_1_fu_375_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_375_p2_carry_n_11,add_ln48_1_fu_375_p2_carry_n_12,add_ln48_1_fu_375_p2_carry_n_13,add_ln48_1_fu_375_p2_carry_n_14,add_ln48_1_fu_375_p2_carry_n_15,add_ln48_1_fu_375_p2_carry_n_16,add_ln48_1_fu_375_p2_carry_n_17,add_ln48_1_fu_375_p2_carry_n_18}),
        .DI({LARc_q0[6:0],1'b0}),
        .O(NLW_add_ln48_1_fu_375_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_1_fu_375_p2_carry_i_1_n_11,add_ln48_1_fu_375_p2_carry_i_2_n_11,add_ln48_1_fu_375_p2_carry_i_3_n_11,add_ln48_1_fu_375_p2_carry_i_4_n_11,add_ln48_1_fu_375_p2_carry_i_5_n_11,add_ln48_1_fu_375_p2_carry_i_6_n_11,add_ln48_1_fu_375_p2_carry_i_7_n_11,LARc_q0[1]}));
  CARRY8 add_ln48_1_fu_375_p2_carry__0
       (.CI(add_ln48_1_fu_375_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_375_p2_carry__0_n_11,add_ln48_1_fu_375_p2_carry__0_n_12,add_ln48_1_fu_375_p2_carry__0_n_13,add_ln48_1_fu_375_p2_carry__0_n_14,add_ln48_1_fu_375_p2_carry__0_n_15,add_ln48_1_fu_375_p2_carry__0_n_16,add_ln48_1_fu_375_p2_carry__0_n_17,add_ln48_1_fu_375_p2_carry__0_n_18}),
        .DI({add_ln48_1_fu_375_p2_carry__0_i_1_n_11,LARc_q0[15],LARc_q0[12:7]}),
        .O({sext_ln39_4_fu_391_p1[13:8],NLW_add_ln48_1_fu_375_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_1_fu_375_p2_carry__0_i_2_n_11,add_ln48_1_fu_375_p2_carry__0_i_3_n_11,add_ln48_1_fu_375_p2_carry__0_i_4_n_11,add_ln48_1_fu_375_p2_carry__0_i_5_n_11,add_ln48_1_fu_375_p2_carry__0_i_6_n_11,add_ln48_1_fu_375_p2_carry__0_i_7_n_11,add_ln48_1_fu_375_p2_carry__0_i_8_n_11,add_ln48_1_fu_375_p2_carry__0_i_9_n_11}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_1_fu_375_p2_carry__0_i_1
       (.I0(LARc_q0[15]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_2
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_2_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_3
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_3_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_4
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_4_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_5
       (.I0(LARc_q0[11]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_5_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_6
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[12]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_6_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_7
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[11]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_7_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_8
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[10]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_8_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry__0_i_9
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[9]),
        .O(add_ln48_1_fu_375_p2_carry__0_i_9_n_11));
  CARRY8 add_ln48_1_fu_375_p2_carry__1
       (.CI(add_ln48_1_fu_375_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_1_fu_375_p2_carry__1_CO_UNCONNECTED[7:1],add_ln48_1_fu_375_p2_carry__1_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q0[14]}),
        .O({NLW_add_ln48_1_fu_375_p2_carry__1_O_UNCONNECTED[7:2],sext_ln39_4_fu_391_p1[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_1_fu_375_p2_carry__1_i_1_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_1_fu_375_p2_carry__1_i_1
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(add_ln48_1_fu_375_p2_carry__1_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_1
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[8]),
        .O(add_ln48_1_fu_375_p2_carry_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_2
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[7]),
        .O(add_ln48_1_fu_375_p2_carry_i_2_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_3
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[6]),
        .O(add_ln48_1_fu_375_p2_carry_i_3_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_4
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[5]),
        .O(add_ln48_1_fu_375_p2_carry_i_4_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_5
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[4]),
        .O(add_ln48_1_fu_375_p2_carry_i_5_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_6
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[3]),
        .O(add_ln48_1_fu_375_p2_carry_i_6_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_375_p2_carry_i_7
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[2]),
        .O(add_ln48_1_fu_375_p2_carry_i_7_n_11));
  CARRY8 add_ln48_2_fu_509_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_509_p2_carry_n_11,add_ln48_2_fu_509_p2_carry_n_12,add_ln48_2_fu_509_p2_carry_n_13,add_ln48_2_fu_509_p2_carry_n_14,add_ln48_2_fu_509_p2_carry_n_15,add_ln48_2_fu_509_p2_carry_n_16,add_ln48_2_fu_509_p2_carry_n_17,add_ln48_2_fu_509_p2_carry_n_18}),
        .DI({LARc_q1[6:0],1'b0}),
        .O(NLW_add_ln48_2_fu_509_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_2_fu_509_p2_carry_i_1_n_11,add_ln48_2_fu_509_p2_carry_i_2_n_11,add_ln48_2_fu_509_p2_carry_i_3_n_11,add_ln48_2_fu_509_p2_carry_i_4_n_11,add_ln48_2_fu_509_p2_carry_i_5_n_11,add_ln48_2_fu_509_p2_carry_i_6_n_11,add_ln48_2_fu_509_p2_carry_i_7_n_11,LARc_q1[1]}));
  CARRY8 add_ln48_2_fu_509_p2_carry__0
       (.CI(add_ln48_2_fu_509_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_509_p2_carry__0_n_11,add_ln48_2_fu_509_p2_carry__0_n_12,add_ln48_2_fu_509_p2_carry__0_n_13,add_ln48_2_fu_509_p2_carry__0_n_14,add_ln48_2_fu_509_p2_carry__0_n_15,add_ln48_2_fu_509_p2_carry__0_n_16,add_ln48_2_fu_509_p2_carry__0_n_17,add_ln48_2_fu_509_p2_carry__0_n_18}),
        .DI({add_ln48_2_fu_509_p2_carry__0_i_1_n_11,LARc_q1[15],LARc_q1[12:7]}),
        .O({sext_ln39_5_fu_525_p1[13:8],NLW_add_ln48_2_fu_509_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_2_fu_509_p2_carry__0_i_2_n_11,add_ln48_2_fu_509_p2_carry__0_i_3_n_11,add_ln48_2_fu_509_p2_carry__0_i_4_n_11,add_ln48_2_fu_509_p2_carry__0_i_5_n_11,add_ln48_2_fu_509_p2_carry__0_i_6_n_11,add_ln48_2_fu_509_p2_carry__0_i_7_n_11,add_ln48_2_fu_509_p2_carry__0_i_8_n_11,add_ln48_2_fu_509_p2_carry__0_i_9_n_11}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_2_fu_509_p2_carry__0_i_1
       (.I0(LARc_q1[15]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_2
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_2_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_3
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_3_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_4
       (.I0(LARc_q1[12]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_4_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_5
       (.I0(LARc_q1[11]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_5_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_6
       (.I0(LARc_q1[10]),
        .I1(LARc_q1[12]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_6_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_7
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[11]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_7_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_8
       (.I0(LARc_q1[8]),
        .I1(LARc_q1[10]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_8_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry__0_i_9
       (.I0(LARc_q1[7]),
        .I1(LARc_q1[9]),
        .O(add_ln48_2_fu_509_p2_carry__0_i_9_n_11));
  CARRY8 add_ln48_2_fu_509_p2_carry__1
       (.CI(add_ln48_2_fu_509_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_2_fu_509_p2_carry__1_CO_UNCONNECTED[7:2],add_ln48_2_fu_509_p2_carry__1_n_17,NLW_add_ln48_2_fu_509_p2_carry__1_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q1[14]}),
        .O({NLW_add_ln48_2_fu_509_p2_carry__1_O_UNCONNECTED[7:1],sext_ln39_5_fu_525_p1[14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_2_fu_509_p2_carry__1_i_1_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_2_fu_509_p2_carry__1_i_1
       (.I0(LARc_q1[14]),
        .I1(LARc_q1[15]),
        .O(add_ln48_2_fu_509_p2_carry__1_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_1
       (.I0(LARc_q1[6]),
        .I1(LARc_q1[8]),
        .O(add_ln48_2_fu_509_p2_carry_i_1_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_2
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[7]),
        .O(add_ln48_2_fu_509_p2_carry_i_2_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_3
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[6]),
        .O(add_ln48_2_fu_509_p2_carry_i_3_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_4
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[5]),
        .O(add_ln48_2_fu_509_p2_carry_i_4_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_5
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[4]),
        .O(add_ln48_2_fu_509_p2_carry_i_5_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_6
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[3]),
        .O(add_ln48_2_fu_509_p2_carry_i_6_n_11));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_509_p2_carry_i_7
       (.I0(LARc_q1[0]),
        .I1(LARc_q1[2]),
        .O(add_ln48_2_fu_509_p2_carry_i_7_n_11));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[3]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_11_[0] ),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_Quantization_and_coding_fu_65_ap_ready),
        .I1(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_11_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_11_[0] ),
        .I1(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I2(LARc_ce0_INST_0_i_3_n_11),
        .I3(grp_Quantization_and_coding_fu_65_ap_ready),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(Q[2]),
        .I1(grp_Quantization_and_coding_fu_65_ap_ready),
        .I2(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_11_[0] ),
        .I4(Q[3]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_11_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(grp_Quantization_and_coding_fu_65_ap_ready),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ap_ready_INST_0
       (.I0(\ap_CS_fsm_reg_n_11_[0] ),
        .I1(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .I2(grp_Quantization_and_coding_fu_65_ap_ready),
        .I3(Q[3]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Quantization_and_coding_fu_65_ap_start_reg_i_1
       (.I0(grp_Quantization_and_coding_fu_65_ap_ready),
        .I1(Q[2]),
        .I2(grp_Quantization_and_coding_fu_65_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  FDRE \icmp_ln40_12_reg_1493_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U61_n_18),
        .Q(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_13_fu_963_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_13_fu_963_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_13_fu_963_p2_carry_n_17,icmp_ln40_13_fu_963_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_963_p2_carry_i_1_n_11}),
        .O(NLW_icmp_ln40_13_fu_963_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_963_p2_carry_i_2_n_11,icmp_ln40_13_fu_963_p2_carry_i_3_n_11}));
  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_13_fu_963_p2_carry_i_1
       (.I0(sext_ln39_11_fu_953_p1[14]),
        .I1(icmp_ln40_13_fu_963_p2_carry_i_4_n_11),
        .I2(sext_ln39_11_fu_953_p1[15]),
        .O(icmp_ln40_13_fu_963_p2_carry_i_1_n_11));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_13_fu_963_p2_carry_i_2
       (.I0(sext_ln39_11_fu_953_p1[15]),
        .I1(sext_ln39_11_fu_953_p1[14]),
        .I2(icmp_ln40_13_fu_963_p2_carry_i_4_n_11),
        .O(icmp_ln40_13_fu_963_p2_carry_i_2_n_11));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_13_fu_963_p2_carry_i_3
       (.I0(sext_ln39_11_fu_953_p1[15]),
        .I1(icmp_ln40_13_fu_963_p2_carry_i_4_n_11),
        .I2(sext_ln39_11_fu_953_p1[14]),
        .O(icmp_ln40_13_fu_963_p2_carry_i_3_n_11));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    icmp_ln40_13_fu_963_p2_carry_i_4
       (.I0(sext_ln39_11_fu_953_p1[12]),
        .I1(sext_ln39_11_fu_953_p1[11]),
        .I2(sext_ln39_11_fu_953_p1[10]),
        .I3(sext_ln39_11_fu_953_p1[8]),
        .I4(sext_ln39_11_fu_953_p1[9]),
        .I5(sext_ln39_11_fu_953_p1[13]),
        .O(icmp_ln40_13_fu_963_p2_carry_i_4_n_11));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_15_fu_1169_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_15_fu_1169_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_15_fu_1169_p2_carry_n_17,icmp_ln40_15_fu_1169_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U62_n_21}),
        .O(NLW_icmp_ln40_15_fu_1169_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U62_n_19,mul_16s_15ns_31_1_1_U62_n_20}));
  FDRE \icmp_ln40_16_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U62_n_18),
        .Q(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_17_fu_1253_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_17_fu_1253_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_17_fu_1253_p2_carry_n_17,icmp_ln40_17_fu_1253_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U63_n_21}),
        .O(NLW_icmp_ln40_17_fu_1253_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U63_n_19,mul_16s_15ns_31_1_1_U63_n_20}));
  FDRE \icmp_ln40_18_reg_1533_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U63_n_18),
        .Q(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_9_fu_707_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_9_fu_707_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_9_fu_707_p2_carry_n_17,icmp_ln40_9_fu_707_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_707_p2_carry_i_1_n_11}),
        .O(NLW_icmp_ln40_9_fu_707_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_707_p2_carry_i_2_n_11,icmp_ln40_9_fu_707_p2_carry_i_3_n_11}));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    icmp_ln40_9_fu_707_p2_carry_i_1
       (.I0(sext_ln39_4_fu_391_p1[14]),
        .I1(sext_ln39_4_fu_391_p1[11]),
        .I2(\select_ln292_1_reg_1478[2]_i_2_n_11 ),
        .I3(sext_ln39_4_fu_391_p1[12]),
        .I4(sext_ln39_4_fu_391_p1[13]),
        .I5(sext_ln39_4_fu_391_p1[15]),
        .O(icmp_ln40_9_fu_707_p2_carry_i_1_n_11));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABBAB)) 
    icmp_ln40_9_fu_707_p2_carry_i_2
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(sext_ln39_4_fu_391_p1[14]),
        .I2(sext_ln39_4_fu_391_p1[11]),
        .I3(\select_ln292_1_reg_1478[2]_i_2_n_11 ),
        .I4(sext_ln39_4_fu_391_p1[12]),
        .I5(sext_ln39_4_fu_391_p1[13]),
        .O(icmp_ln40_9_fu_707_p2_carry_i_2_n_11));
  LUT6 #(
    .INIT(64'h02000202A8AAA8A8)) 
    icmp_ln40_9_fu_707_p2_carry_i_3
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(sext_ln39_4_fu_391_p1[13]),
        .I2(sext_ln39_4_fu_391_p1[12]),
        .I3(\select_ln292_1_reg_1478[2]_i_2_n_11 ),
        .I4(sext_ln39_4_fu_391_p1[11]),
        .I5(sext_ln39_4_fu_391_p1[14]),
        .O(icmp_ln40_9_fu_707_p2_carry_i_3_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 mul_16s_15ns_31_1_1_U61
       (.D({sum_9_fu_881_p2,p_0_in__0,mul_16s_15ns_31_1_1_U61_n_17}),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state4),
        .\icmp_ln40_12_reg_1493_reg[0] (mul_16s_15ns_31_1_1_U61_n_18),
        .\icmp_ln40_12_reg_1493_reg[0]_0 (\icmp_ln40_12_reg_1493_reg_n_11_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 mul_16s_15ns_31_1_1_U62
       (.CO(icmp_ln40_15_fu_1169_p2_carry_n_17),
        .D({sum_13_fu_1191_p2,p_0_in__1,mul_16s_15ns_31_1_1_U62_n_17}),
        .DI(mul_16s_15ns_31_1_1_U62_n_21),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U62_n_19,mul_16s_15ns_31_1_1_U62_n_20}),
        .\icmp_ln40_16_reg_1523_reg[0] (mul_16s_15ns_31_1_1_U62_n_18),
        .\icmp_ln40_16_reg_1523_reg[0]_0 (\icmp_ln40_16_reg_1523_reg_n_11_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 mul_16s_15ns_31_1_1_U63
       (.CO(icmp_ln40_17_fu_1253_p2_carry_n_17),
        .D({sum_15_fu_1275_p2,p_0_in}),
        .DI(mul_16s_15ns_31_1_1_U63_n_21),
        .LARc_q0(LARc_q0),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U63_n_19,mul_16s_15ns_31_1_1_U63_n_20}),
        .\icmp_ln40_18_reg_1533_reg[0] (mul_16s_15ns_31_1_1_U63_n_18),
        .\icmp_ln40_18_reg_1533_reg[0]_0 (\icmp_ln40_18_reg_1533_reg_n_11_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h0000E666)) 
    \select_ln289_1_reg_1453[0]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[9]),
        .I1(sext_ln39_5_fu_525_p1[8]),
        .I2(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I3(sext_ln39_5_fu_525_p1[10]),
        .I4(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h0000EA6A)) 
    \select_ln289_1_reg_1453[1]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[10]),
        .I1(sext_ln39_5_fu_525_p1[8]),
        .I2(sext_ln39_5_fu_525_p1[9]),
        .I3(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I4(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[1]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF6AAA)) 
    \select_ln289_1_reg_1453[2]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[11]),
        .I1(sext_ln39_5_fu_525_p1[10]),
        .I2(sext_ln39_5_fu_525_p1[9]),
        .I3(sext_ln39_5_fu_525_p1[8]),
        .I4(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I5(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[2]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h0000FA6A)) 
    \select_ln289_1_reg_1453[3]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[12]),
        .I1(sext_ln39_5_fu_525_p1[11]),
        .I2(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I3(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I4(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[3]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFAA6AAA)) 
    \select_ln289_1_reg_1453[4]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[13]),
        .I1(sext_ln39_5_fu_525_p1[11]),
        .I2(sext_ln39_5_fu_525_p1[12]),
        .I3(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I4(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I5(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[4]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln289_1_reg_1453[4]_i_2 
       (.I0(sext_ln39_5_fu_525_p1[14]),
        .I1(sext_ln39_5_fu_525_p1[13]),
        .I2(sext_ln39_5_fu_525_p1[12]),
        .I3(sext_ln39_5_fu_525_p1[11]),
        .I4(add_ln48_2_fu_509_p2_carry__1_n_17),
        .O(\select_ln289_1_reg_1453[4]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h88808080)) 
    \select_ln289_1_reg_1453[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(add_ln48_2_fu_509_p2_carry__1_n_17),
        .I2(sext_ln39_5_fu_525_p1[14]),
        .I3(\select_ln289_1_reg_1453[5]_i_4_n_11 ),
        .I4(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .O(select_ln289_1_reg_1453));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln289_1_reg_1453[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln289_1_reg_1453[5]_i_6_n_11 ),
        .O(\select_ln289_1_reg_1453[5]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h402A403F)) 
    \select_ln289_1_reg_1453[5]_i_3 
       (.I0(add_ln48_2_fu_509_p2_carry__1_n_17),
        .I1(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I2(\select_ln289_1_reg_1453[5]_i_4_n_11 ),
        .I3(sext_ln39_5_fu_525_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln289_1_reg_1453[5]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln289_1_reg_1453[5]_i_4 
       (.I0(sext_ln39_5_fu_525_p1[13]),
        .I1(sext_ln39_5_fu_525_p1[12]),
        .I2(sext_ln39_5_fu_525_p1[11]),
        .O(\select_ln289_1_reg_1453[5]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln289_1_reg_1453[5]_i_5 
       (.I0(sext_ln39_5_fu_525_p1[8]),
        .I1(sext_ln39_5_fu_525_p1[9]),
        .I2(sext_ln39_5_fu_525_p1[10]),
        .O(\select_ln289_1_reg_1453[5]_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hA8880222)) 
    \select_ln289_1_reg_1453[5]_i_6 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_5_fu_525_p1[14]),
        .I2(\select_ln289_1_reg_1453[5]_i_4_n_11 ),
        .I3(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I4(add_ln48_2_fu_509_p2_carry__1_n_17),
        .O(\select_ln289_1_reg_1453[5]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln289_1_reg_1453[6]_i_1 
       (.I0(\select_ln289_1_reg_1453_reg_n_11_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln289_1_reg_1453[6]_i_1_n_11 ));
  FDSE \select_ln289_1_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[0]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[0] ),
        .S(select_ln289_1_reg_1453));
  FDSE \select_ln289_1_reg_1453_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[1]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[1] ),
        .S(select_ln289_1_reg_1453));
  FDSE \select_ln289_1_reg_1453_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[2]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[2] ),
        .S(select_ln289_1_reg_1453));
  FDSE \select_ln289_1_reg_1453_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[3]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[3] ),
        .S(select_ln289_1_reg_1453));
  FDSE \select_ln289_1_reg_1453_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[4]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[4] ),
        .S(select_ln289_1_reg_1453));
  FDSE \select_ln289_1_reg_1453_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1453[5]_i_2_n_11 ),
        .D(\select_ln289_1_reg_1453[5]_i_3_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[5] ),
        .S(select_ln289_1_reg_1453));
  FDRE \select_ln289_1_reg_1453_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln289_1_reg_1453[6]_i_1_n_11 ),
        .Q(\select_ln289_1_reg_1453_reg_n_11_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h606060066F666666)) 
    \select_ln290_1_reg_1458[0]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[9]),
        .I1(sext_ln39_4_fu_391_p1[8]),
        .I2(sext_ln39_4_fu_391_p1[15]),
        .I3(\select_ln290_1_reg_1458[5]_i_4_n_11 ),
        .I4(sext_ln39_4_fu_391_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1458[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h0000FF6A)) 
    \select_ln290_1_reg_1458[1]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[10]),
        .I1(sext_ln39_4_fu_391_p1[8]),
        .I2(sext_ln39_4_fu_391_p1[9]),
        .I3(\select_ln290_1_reg_1458[2]_i_2_n_11 ),
        .I4(\select_ln290_1_reg_1458[5]_i_5_n_11 ),
        .O(\select_ln290_1_reg_1458[1]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF6AAA)) 
    \select_ln290_1_reg_1458[2]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[11]),
        .I1(sext_ln39_4_fu_391_p1[9]),
        .I2(sext_ln39_4_fu_391_p1[8]),
        .I3(sext_ln39_4_fu_391_p1[10]),
        .I4(\select_ln290_1_reg_1458[2]_i_2_n_11 ),
        .I5(\select_ln290_1_reg_1458[5]_i_5_n_11 ),
        .O(\select_ln290_1_reg_1458[2]_i_1_n_11 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln290_1_reg_1458[2]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[14]),
        .I1(\select_ln290_1_reg_1458[5]_i_4_n_11 ),
        .I2(sext_ln39_4_fu_391_p1[15]),
        .O(\select_ln290_1_reg_1458[2]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h282814147C3C3C3C)) 
    \select_ln290_1_reg_1458[3]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(sext_ln39_4_fu_391_p1[12]),
        .I2(\select_ln290_1_reg_1458[3]_i_2_n_11 ),
        .I3(sext_ln39_4_fu_391_p1[13]),
        .I4(sext_ln39_4_fu_391_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1458[3]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \select_ln290_1_reg_1458[3]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[11]),
        .I1(sext_ln39_4_fu_391_p1[9]),
        .I2(sext_ln39_4_fu_391_p1[8]),
        .I3(sext_ln39_4_fu_391_p1[10]),
        .O(\select_ln290_1_reg_1458[3]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h28147C3C)) 
    \select_ln290_1_reg_1458[4]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(\select_ln290_1_reg_1458[4]_i_2_n_11 ),
        .I2(sext_ln39_4_fu_391_p1[13]),
        .I3(sext_ln39_4_fu_391_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1458[4]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln290_1_reg_1458[4]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[10]),
        .I1(sext_ln39_4_fu_391_p1[8]),
        .I2(sext_ln39_4_fu_391_p1[9]),
        .I3(sext_ln39_4_fu_391_p1[11]),
        .I4(sext_ln39_4_fu_391_p1[12]),
        .O(\select_ln290_1_reg_1458[4]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \select_ln290_1_reg_1458[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_4_fu_391_p1[14]),
        .I2(\select_ln290_1_reg_1458[5]_i_4_n_11 ),
        .I3(sext_ln39_4_fu_391_p1[15]),
        .O(select_ln290_1_reg_1458));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln290_1_reg_1458[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln290_1_reg_1458[5]_i_5_n_11 ),
        .O(\select_ln290_1_reg_1458[5]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8183)) 
    \select_ln290_1_reg_1458[5]_i_3 
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(\select_ln290_1_reg_1458[5]_i_4_n_11 ),
        .I2(sext_ln39_4_fu_391_p1[14]),
        .I3(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1458[5]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln290_1_reg_1458[5]_i_4 
       (.I0(sext_ln39_4_fu_391_p1[12]),
        .I1(sext_ln39_4_fu_391_p1[11]),
        .I2(sext_ln39_4_fu_391_p1[9]),
        .I3(sext_ln39_4_fu_391_p1[8]),
        .I4(sext_ln39_4_fu_391_p1[10]),
        .I5(sext_ln39_4_fu_391_p1[13]),
        .O(\select_ln290_1_reg_1458[5]_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    \select_ln290_1_reg_1458[5]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_4_fu_391_p1[14]),
        .I2(\select_ln290_1_reg_1458[5]_i_4_n_11 ),
        .I3(sext_ln39_4_fu_391_p1[15]),
        .O(\select_ln290_1_reg_1458[5]_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln290_1_reg_1458[6]_i_1 
       (.I0(\select_ln290_1_reg_1458_reg_n_11_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1458[6]_i_1_n_11 ));
  FDSE \select_ln290_1_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[0]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[0] ),
        .S(select_ln290_1_reg_1458));
  FDSE \select_ln290_1_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[1]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[1] ),
        .S(select_ln290_1_reg_1458));
  FDSE \select_ln290_1_reg_1458_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[2]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[2] ),
        .S(select_ln290_1_reg_1458));
  FDSE \select_ln290_1_reg_1458_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[3]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[3] ),
        .S(select_ln290_1_reg_1458));
  FDSE \select_ln290_1_reg_1458_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[4]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[4] ),
        .S(select_ln290_1_reg_1458));
  FDSE \select_ln290_1_reg_1458_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1458[5]_i_2_n_11 ),
        .D(\select_ln290_1_reg_1458[5]_i_3_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[5] ),
        .S(select_ln290_1_reg_1458));
  FDRE \select_ln290_1_reg_1458_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln290_1_reg_1458[6]_i_1_n_11 ),
        .Q(\select_ln290_1_reg_1458_reg_n_11_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF06)) 
    \select_ln291_1_reg_1473[0]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[8]),
        .I1(sext_ln39_5_fu_525_p1[9]),
        .I2(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I3(\select_ln291_1_reg_1473[3]_i_2_n_11 ),
        .I4(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[0]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0078)) 
    \select_ln291_1_reg_1473[1]_i_1 
       (.I0(sext_ln39_5_fu_525_p1[9]),
        .I1(sext_ln39_5_fu_525_p1[8]),
        .I2(sext_ln39_5_fu_525_p1[10]),
        .I3(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I4(\select_ln291_1_reg_1473[3]_i_2_n_11 ),
        .I5(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[1]_i_1_n_11 ));
  LUT5 #(
    .INIT(32'h0000FF41)) 
    \select_ln291_1_reg_1473[2]_i_1 
       (.I0(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I1(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I2(sext_ln39_5_fu_525_p1[11]),
        .I3(\select_ln291_1_reg_1473[3]_i_2_n_11 ),
        .I4(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[2]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0132)) 
    \select_ln291_1_reg_1473[3]_i_1 
       (.I0(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I1(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I2(sext_ln39_5_fu_525_p1[11]),
        .I3(sext_ln39_5_fu_525_p1[12]),
        .I4(\select_ln291_1_reg_1473[3]_i_2_n_11 ),
        .I5(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[3]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \select_ln291_1_reg_1473[3]_i_2 
       (.I0(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .I1(sext_ln39_5_fu_525_p1[11]),
        .I2(sext_ln39_5_fu_525_p1[12]),
        .I3(sext_ln39_5_fu_525_p1[13]),
        .I4(sext_ln39_5_fu_525_p1[14]),
        .I5(add_ln48_2_fu_509_p2_carry__1_n_17),
        .O(\select_ln291_1_reg_1473[3]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h88888880A8888888)) 
    \select_ln291_1_reg_1473[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(add_ln48_2_fu_509_p2_carry__1_n_17),
        .I2(\select_ln291_1_reg_1473[4]_i_4_n_11 ),
        .I3(sext_ln39_5_fu_525_p1[13]),
        .I4(sext_ln39_5_fu_525_p1[14]),
        .I5(\select_ln291_1_reg_1473[4]_i_5_n_11 ),
        .O(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln291_1_reg_1473[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[4]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln291_1_reg_1473[4]_i_3 
       (.I0(\select_ln291_1_reg_1473[4]_i_7_n_11 ),
        .I1(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[4]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln291_1_reg_1473[4]_i_4 
       (.I0(sext_ln39_5_fu_525_p1[11]),
        .I1(sext_ln39_5_fu_525_p1[12]),
        .O(\select_ln291_1_reg_1473[4]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h00FF007F00FF00FF)) 
    \select_ln291_1_reg_1473[4]_i_5 
       (.I0(sext_ln39_5_fu_525_p1[10]),
        .I1(sext_ln39_5_fu_525_p1[9]),
        .I2(sext_ln39_5_fu_525_p1[8]),
        .I3(\select_ln289_1_reg_1453[4]_i_2_n_11 ),
        .I4(sext_ln39_5_fu_525_p1[11]),
        .I5(sext_ln39_5_fu_525_p1[12]),
        .O(\select_ln291_1_reg_1473[4]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2280A0A8A)) 
    \select_ln291_1_reg_1473[4]_i_6 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln291_1_reg_1473[4]_i_5_n_11 ),
        .I2(sext_ln39_5_fu_525_p1[14]),
        .I3(sext_ln39_5_fu_525_p1[13]),
        .I4(\select_ln291_1_reg_1473[4]_i_4_n_11 ),
        .I5(add_ln48_2_fu_509_p2_carry__1_n_17),
        .O(\select_ln291_1_reg_1473[4]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h770000FF70000FFF)) 
    \select_ln291_1_reg_1473[4]_i_7 
       (.I0(add_ln48_2_fu_509_p2_carry__1_n_17),
        .I1(sext_ln39_5_fu_525_p1[14]),
        .I2(sext_ln39_5_fu_525_p1[11]),
        .I3(sext_ln39_5_fu_525_p1[12]),
        .I4(sext_ln39_5_fu_525_p1[13]),
        .I5(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .O(\select_ln291_1_reg_1473[4]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln291_1_reg_1473[5]_i_1 
       (.I0(select_ln291_1_reg_1473[5]),
        .I1(ap_CS_fsm_state3),
        .I2(\select_ln291_1_reg_1473[4]_i_7_n_11 ),
        .I3(\select_ln291_1_reg_1473[5]_i_2_n_11 ),
        .I4(\select_ln291_1_reg_1473[4]_i_6_n_11 ),
        .O(\select_ln291_1_reg_1473[5]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h50000FFF40003FFF)) 
    \select_ln291_1_reg_1473[5]_i_2 
       (.I0(add_ln48_2_fu_509_p2_carry__1_n_17),
        .I1(sext_ln39_5_fu_525_p1[11]),
        .I2(sext_ln39_5_fu_525_p1[12]),
        .I3(sext_ln39_5_fu_525_p1[13]),
        .I4(sext_ln39_5_fu_525_p1[14]),
        .I5(\select_ln289_1_reg_1453[5]_i_5_n_11 ),
        .O(\select_ln291_1_reg_1473[5]_i_2_n_11 ));
  FDSE \select_ln291_1_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1473[4]_i_2_n_11 ),
        .D(\select_ln291_1_reg_1473[0]_i_1_n_11 ),
        .Q(select_ln291_1_reg_1473[0]),
        .S(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  FDSE \select_ln291_1_reg_1473_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1473[4]_i_2_n_11 ),
        .D(\select_ln291_1_reg_1473[1]_i_1_n_11 ),
        .Q(select_ln291_1_reg_1473[1]),
        .S(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  FDSE \select_ln291_1_reg_1473_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1473[4]_i_2_n_11 ),
        .D(\select_ln291_1_reg_1473[2]_i_1_n_11 ),
        .Q(select_ln291_1_reg_1473[2]),
        .S(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  FDSE \select_ln291_1_reg_1473_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1473[4]_i_2_n_11 ),
        .D(\select_ln291_1_reg_1473[3]_i_1_n_11 ),
        .Q(select_ln291_1_reg_1473[3]),
        .S(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  FDSE \select_ln291_1_reg_1473_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1473[4]_i_2_n_11 ),
        .D(\select_ln291_1_reg_1473[4]_i_3_n_11 ),
        .Q(select_ln291_1_reg_1473[4]),
        .S(\select_ln291_1_reg_1473[4]_i_1_n_11 ));
  FDRE \select_ln291_1_reg_1473_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln291_1_reg_1473[5]_i_1_n_11 ),
        .Q(select_ln291_1_reg_1473[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF41)) 
    \select_ln292_1_reg_1478[0]_i_1 
       (.I0(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I1(sext_ln39_4_fu_391_p1[8]),
        .I2(sext_ln39_4_fu_391_p1[9]),
        .I3(\select_ln292_1_reg_1478[3]_i_3_n_11 ),
        .I4(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[0]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00E1)) 
    \select_ln292_1_reg_1478[1]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[8]),
        .I1(sext_ln39_4_fu_391_p1[9]),
        .I2(sext_ln39_4_fu_391_p1[10]),
        .I3(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I4(\select_ln292_1_reg_1478[3]_i_3_n_11 ),
        .I5(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[1]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0063)) 
    \select_ln292_1_reg_1478[2]_i_1 
       (.I0(sext_ln39_4_fu_391_p1[8]),
        .I1(sext_ln39_4_fu_391_p1[11]),
        .I2(\select_ln292_1_reg_1478[2]_i_2_n_11 ),
        .I3(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I4(\select_ln292_1_reg_1478[3]_i_3_n_11 ),
        .I5(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[2]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln292_1_reg_1478[2]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[9]),
        .I1(sext_ln39_4_fu_391_p1[10]),
        .O(\select_ln292_1_reg_1478[2]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln292_1_reg_1478[3]_i_1 
       (.I0(\select_ln292_1_reg_1478[3]_i_2_n_11 ),
        .I1(\select_ln292_1_reg_1478[3]_i_3_n_11 ),
        .I2(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[3]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000CCC93333)) 
    \select_ln292_1_reg_1478[3]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[8]),
        .I1(sext_ln39_4_fu_391_p1[12]),
        .I2(sext_ln39_4_fu_391_p1[9]),
        .I3(sext_ln39_4_fu_391_p1[10]),
        .I4(sext_ln39_4_fu_391_p1[11]),
        .I5(icmp_ln40_9_fu_707_p2_carry_n_17),
        .O(\select_ln292_1_reg_1478[3]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0000100000000800)) 
    \select_ln292_1_reg_1478[3]_i_3 
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(\select_ln292_1_reg_1478[4]_i_9_n_11 ),
        .I2(sext_ln39_4_fu_391_p1[13]),
        .I3(\select_ln292_1_reg_1478[4]_i_5_n_11 ),
        .I4(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I5(sext_ln39_4_fu_391_p1[14]),
        .O(\select_ln292_1_reg_1478[3]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h0000A2AA00000000)) 
    \select_ln292_1_reg_1478[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln292_1_reg_1478[4]_i_4_n_11 ),
        .I2(\select_ln292_1_reg_1478[4]_i_5_n_11 ),
        .I3(\select_ln292_1_reg_1478[4]_i_6_n_11 ),
        .I4(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I5(icmp_ln40_9_fu_707_p2_carry_i_1_n_11),
        .O(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln292_1_reg_1478[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[4]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln292_1_reg_1478[4]_i_3 
       (.I0(tmp_16_fu_769_p4),
        .I1(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[4]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h5555666A)) 
    \select_ln292_1_reg_1478[4]_i_4 
       (.I0(sext_ln39_4_fu_391_p1[13]),
        .I1(sext_ln39_4_fu_391_p1[11]),
        .I2(sext_ln39_4_fu_391_p1[10]),
        .I3(sext_ln39_4_fu_391_p1[9]),
        .I4(sext_ln39_4_fu_391_p1[12]),
        .O(\select_ln292_1_reg_1478[4]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \select_ln292_1_reg_1478[4]_i_5 
       (.I0(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I1(sext_ln39_4_fu_391_p1[9]),
        .I2(sext_ln39_4_fu_391_p1[10]),
        .I3(sext_ln39_4_fu_391_p1[11]),
        .I4(sext_ln39_4_fu_391_p1[8]),
        .I5(sext_ln39_4_fu_391_p1[12]),
        .O(\select_ln292_1_reg_1478[4]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h5555555656565656)) 
    \select_ln292_1_reg_1478[4]_i_6 
       (.I0(sext_ln39_4_fu_391_p1[14]),
        .I1(sext_ln39_4_fu_391_p1[13]),
        .I2(sext_ln39_4_fu_391_p1[12]),
        .I3(sext_ln39_4_fu_391_p1[9]),
        .I4(sext_ln39_4_fu_391_p1[10]),
        .I5(sext_ln39_4_fu_391_p1[11]),
        .O(\select_ln292_1_reg_1478[4]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hAAA8A2AA0A08AAA8)) 
    \select_ln292_1_reg_1478[4]_i_7 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln40_9_fu_707_p2_carry_i_1_n_11),
        .I2(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I3(\select_ln292_1_reg_1478[4]_i_6_n_11 ),
        .I4(\select_ln292_1_reg_1478[4]_i_5_n_11 ),
        .I5(\select_ln292_1_reg_1478[4]_i_4_n_11 ),
        .O(\select_ln292_1_reg_1478[4]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFF2F4FF000F0F00)) 
    \select_ln292_1_reg_1478[4]_i_8 
       (.I0(sext_ln39_4_fu_391_p1[14]),
        .I1(sext_ln39_4_fu_391_p1[15]),
        .I2(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I3(\select_ln292_1_reg_1478[4]_i_9_n_11 ),
        .I4(sext_ln39_4_fu_391_p1[13]),
        .I5(\select_ln292_1_reg_1478[4]_i_5_n_11 ),
        .O(tmp_16_fu_769_p4));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \select_ln292_1_reg_1478[4]_i_9 
       (.I0(sext_ln39_4_fu_391_p1[12]),
        .I1(sext_ln39_4_fu_391_p1[9]),
        .I2(sext_ln39_4_fu_391_p1[10]),
        .I3(sext_ln39_4_fu_391_p1[11]),
        .O(\select_ln292_1_reg_1478[4]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln292_1_reg_1478[5]_i_1 
       (.I0(select_ln292_1_reg_1478[5]),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_16_fu_769_p4),
        .I3(\select_ln292_1_reg_1478[5]_i_2_n_11 ),
        .I4(\select_ln292_1_reg_1478[4]_i_7_n_11 ),
        .O(\select_ln292_1_reg_1478[5]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h3C00DFF33C00380C)) 
    \select_ln292_1_reg_1478[5]_i_2 
       (.I0(sext_ln39_4_fu_391_p1[15]),
        .I1(\select_ln292_1_reg_1478[4]_i_9_n_11 ),
        .I2(sext_ln39_4_fu_391_p1[13]),
        .I3(\select_ln292_1_reg_1478[4]_i_5_n_11 ),
        .I4(icmp_ln40_9_fu_707_p2_carry_n_17),
        .I5(sext_ln39_4_fu_391_p1[14]),
        .O(\select_ln292_1_reg_1478[5]_i_2_n_11 ));
  FDSE \select_ln292_1_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1478[4]_i_2_n_11 ),
        .D(\select_ln292_1_reg_1478[0]_i_1_n_11 ),
        .Q(select_ln292_1_reg_1478[0]),
        .S(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  FDSE \select_ln292_1_reg_1478_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1478[4]_i_2_n_11 ),
        .D(\select_ln292_1_reg_1478[1]_i_1_n_11 ),
        .Q(select_ln292_1_reg_1478[1]),
        .S(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  FDSE \select_ln292_1_reg_1478_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1478[4]_i_2_n_11 ),
        .D(\select_ln292_1_reg_1478[2]_i_1_n_11 ),
        .Q(select_ln292_1_reg_1478[2]),
        .S(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  FDSE \select_ln292_1_reg_1478_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1478[4]_i_2_n_11 ),
        .D(\select_ln292_1_reg_1478[3]_i_1_n_11 ),
        .Q(select_ln292_1_reg_1478[3]),
        .S(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  FDSE \select_ln292_1_reg_1478_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1478[4]_i_2_n_11 ),
        .D(\select_ln292_1_reg_1478[4]_i_3_n_11 ),
        .Q(select_ln292_1_reg_1478[4]),
        .S(\select_ln292_1_reg_1478[4]_i_1_n_11 ));
  FDRE \select_ln292_1_reg_1478_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln292_1_reg_1478[5]_i_1_n_11 ),
        .Q(select_ln292_1_reg_1478[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1518[0]_i_1 
       (.I0(tmp_4_reg_1498[0]),
        .I1(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I2(\select_ln294_1_reg_1518[2]_i_2_n_11 ),
        .O(\select_ln294_1_reg_1518[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1518[1]_i_1 
       (.I0(tmp_4_reg_1498[1]),
        .I1(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I2(\select_ln294_1_reg_1518[2]_i_2_n_11 ),
        .O(\select_ln294_1_reg_1518[1]_i_1_n_11 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1518[2]_i_1 
       (.I0(tmp_4_reg_1498[2]),
        .I1(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I2(\select_ln294_1_reg_1518[2]_i_2_n_11 ),
        .O(\select_ln294_1_reg_1518[2]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAA8)) 
    \select_ln294_1_reg_1518[2]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_4_reg_1498[5]),
        .I2(tmp_4_reg_1498[3]),
        .I3(tmp_4_reg_1498[4]),
        .I4(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I5(tmp_4_reg_1498[6]),
        .O(\select_ln294_1_reg_1518[2]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0AAAAAAA8)) 
    \select_ln294_1_reg_1518[3]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_4_reg_1498[4]),
        .I2(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I3(tmp_4_reg_1498[3]),
        .I4(tmp_4_reg_1498[5]),
        .I5(tmp_4_reg_1498[6]),
        .O(\select_ln294_1_reg_1518[3]_i_1_n_11 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln294_1_reg_1518[3]_i_2 
       (.I0(tmp_4_reg_1498[6]),
        .I1(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I2(tmp_4_reg_1498[4]),
        .I3(tmp_4_reg_1498[3]),
        .I4(tmp_4_reg_1498[5]),
        .O(\select_ln294_1_reg_1518[3]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln294_1_reg_1518[4]_i_1 
       (.I0(select_ln294_1_reg_1518[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\icmp_ln40_12_reg_1493_reg_n_11_[0] ),
        .I3(tmp_4_reg_1498[4]),
        .I4(tmp_4_reg_1498[3]),
        .I5(\select_ln294_1_reg_1518[2]_i_2_n_11 ),
        .O(\select_ln294_1_reg_1518[4]_i_1_n_11 ));
  FDSE \select_ln294_1_reg_1518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1518[0]_i_1_n_11 ),
        .Q(select_ln294_1_reg_1518[0]),
        .S(\select_ln294_1_reg_1518[3]_i_1_n_11 ));
  FDSE \select_ln294_1_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1518[1]_i_1_n_11 ),
        .Q(select_ln294_1_reg_1518[1]),
        .S(\select_ln294_1_reg_1518[3]_i_1_n_11 ));
  FDSE \select_ln294_1_reg_1518_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1518[2]_i_1_n_11 ),
        .Q(select_ln294_1_reg_1518[2]),
        .S(\select_ln294_1_reg_1518[3]_i_1_n_11 ));
  FDSE \select_ln294_1_reg_1518_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1518[3]_i_2_n_11 ),
        .Q(select_ln294_1_reg_1518[3]),
        .S(\select_ln294_1_reg_1518[3]_i_1_n_11 ));
  FDRE \select_ln294_1_reg_1518_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln294_1_reg_1518[4]_i_1_n_11 ),
        .Q(select_ln294_1_reg_1518[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \select_ln295_1_reg_1503[0]_i_1 
       (.I0(sext_ln39_11_fu_953_p1[9]),
        .I1(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I2(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I3(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0000FF06)) 
    \select_ln295_1_reg_1503[1]_i_1 
       (.I0(sext_ln39_11_fu_953_p1[10]),
        .I1(sext_ln39_11_fu_953_p1[9]),
        .I2(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I3(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I4(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[1]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000BAAAABBB)) 
    \select_ln295_1_reg_1503[2]_i_1 
       (.I0(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I1(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I2(sext_ln39_11_fu_953_p1[9]),
        .I3(sext_ln39_11_fu_953_p1[10]),
        .I4(sext_ln39_11_fu_953_p1[11]),
        .I5(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[2]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \select_ln295_1_reg_1503[3]_i_1 
       (.I0(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I1(\select_ln295_1_reg_1503[3]_i_5_n_11 ),
        .I2(\select_ln295_1_reg_1503[3]_i_6_n_11 ),
        .I3(\select_ln295_1_reg_1503[3]_i_7_n_11 ),
        .I4(ap_CS_fsm_state4),
        .I5(\select_ln295_1_reg_1503[3]_i_8_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \select_ln295_1_reg_1503[3]_i_10 
       (.I0(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I1(sext_ln39_11_fu_953_p1[12]),
        .I2(sext_ln39_11_fu_953_p1[9]),
        .I3(sext_ln39_11_fu_953_p1[8]),
        .I4(sext_ln39_11_fu_953_p1[10]),
        .I5(sext_ln39_11_fu_953_p1[11]),
        .O(\select_ln295_1_reg_1503[3]_i_10_n_11 ));
  LUT5 #(
    .INIT(32'h0000007F)) 
    \select_ln295_1_reg_1503[3]_i_11 
       (.I0(sext_ln39_11_fu_953_p1[9]),
        .I1(sext_ln39_11_fu_953_p1[8]),
        .I2(sext_ln39_11_fu_953_p1[10]),
        .I3(sext_ln39_11_fu_953_p1[11]),
        .I4(sext_ln39_11_fu_953_p1[12]),
        .O(\select_ln295_1_reg_1503[3]_i_11_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln295_1_reg_1503[3]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln295_1_reg_1503[3]_i_3 
       (.I0(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I1(\select_ln295_1_reg_1503[3]_i_5_n_11 ),
        .I2(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h0000020000200000)) 
    \select_ln295_1_reg_1503[3]_i_4 
       (.I0(\select_ln295_1_reg_1503[3]_i_10_n_11 ),
        .I1(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I2(sext_ln39_11_fu_953_p1[14]),
        .I3(\select_ln295_1_reg_1503[3]_i_11_n_11 ),
        .I4(sext_ln39_11_fu_953_p1[13]),
        .I5(sext_ln39_11_fu_953_p1[15]),
        .O(\select_ln295_1_reg_1503[3]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'h44444111)) 
    \select_ln295_1_reg_1503[3]_i_5 
       (.I0(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I1(sext_ln39_11_fu_953_p1[12]),
        .I2(sext_ln39_11_fu_953_p1[9]),
        .I3(sext_ln39_11_fu_953_p1[10]),
        .I4(sext_ln39_11_fu_953_p1[11]),
        .O(\select_ln295_1_reg_1503[3]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFFF20C7FFFF0CF3)) 
    \select_ln295_1_reg_1503[3]_i_6 
       (.I0(sext_ln39_11_fu_953_p1[15]),
        .I1(\select_ln295_1_reg_1503[3]_i_11_n_11 ),
        .I2(sext_ln39_11_fu_953_p1[13]),
        .I3(sext_ln39_11_fu_953_p1[14]),
        .I4(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I5(\select_ln295_1_reg_1503[3]_i_10_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_6_n_11 ));
  LUT4 #(
    .INIT(16'hA99A)) 
    \select_ln295_1_reg_1503[3]_i_7 
       (.I0(\select_ln295_1_reg_1503[3]_i_10_n_11 ),
        .I1(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I2(sext_ln39_11_fu_953_p1[13]),
        .I3(\select_ln295_1_reg_1503[3]_i_11_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFAFAF2FAFAF1FAFA)) 
    \select_ln295_1_reg_1503[3]_i_8 
       (.I0(sext_ln39_11_fu_953_p1[15]),
        .I1(\select_ln295_1_reg_1503[3]_i_10_n_11 ),
        .I2(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I3(sext_ln39_11_fu_953_p1[13]),
        .I4(\select_ln295_1_reg_1503[3]_i_11_n_11 ),
        .I5(sext_ln39_11_fu_953_p1[14]),
        .O(\select_ln295_1_reg_1503[3]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hF0F0F0E010F050F0)) 
    \select_ln295_1_reg_1503[3]_i_9 
       (.I0(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I1(\select_ln295_1_reg_1503[3]_i_5_n_11 ),
        .I2(ap_CS_fsm_state4),
        .I3(\select_ln295_1_reg_1503[3]_i_8_n_11 ),
        .I4(\select_ln295_1_reg_1503[3]_i_7_n_11 ),
        .I5(\select_ln295_1_reg_1503[3]_i_6_n_11 ),
        .O(\select_ln295_1_reg_1503[3]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h00000000EEF011F0)) 
    \select_ln295_1_reg_1503[4]_i_1 
       (.I0(\select_ln295_1_reg_1503[3]_i_4_n_11 ),
        .I1(\select_ln295_1_reg_1503[3]_i_5_n_11 ),
        .I2(select_ln295_1_reg_1503[4]),
        .I3(ap_CS_fsm_state4),
        .I4(\select_ln295_1_reg_1503[4]_i_2_n_11 ),
        .I5(\select_ln295_1_reg_1503[3]_i_9_n_11 ),
        .O(\select_ln295_1_reg_1503[4]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h00000BD0FFFFF00F)) 
    \select_ln295_1_reg_1503[4]_i_2 
       (.I0(sext_ln39_11_fu_953_p1[15]),
        .I1(sext_ln39_11_fu_953_p1[14]),
        .I2(\select_ln295_1_reg_1503[3]_i_11_n_11 ),
        .I3(sext_ln39_11_fu_953_p1[13]),
        .I4(icmp_ln40_13_fu_963_p2_carry_n_17),
        .I5(\select_ln295_1_reg_1503[3]_i_10_n_11 ),
        .O(\select_ln295_1_reg_1503[4]_i_2_n_11 ));
  FDSE \select_ln295_1_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1503[3]_i_2_n_11 ),
        .D(\select_ln295_1_reg_1503[0]_i_1_n_11 ),
        .Q(select_ln295_1_reg_1503[0]),
        .S(\select_ln295_1_reg_1503[3]_i_1_n_11 ));
  FDSE \select_ln295_1_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1503[3]_i_2_n_11 ),
        .D(\select_ln295_1_reg_1503[1]_i_1_n_11 ),
        .Q(select_ln295_1_reg_1503[1]),
        .S(\select_ln295_1_reg_1503[3]_i_1_n_11 ));
  FDSE \select_ln295_1_reg_1503_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1503[3]_i_2_n_11 ),
        .D(\select_ln295_1_reg_1503[2]_i_1_n_11 ),
        .Q(select_ln295_1_reg_1503[2]),
        .S(\select_ln295_1_reg_1503[3]_i_1_n_11 ));
  FDSE \select_ln295_1_reg_1503_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1503[3]_i_2_n_11 ),
        .D(\select_ln295_1_reg_1503[3]_i_3_n_11 ),
        .Q(select_ln295_1_reg_1503[3]),
        .S(\select_ln295_1_reg_1503[3]_i_1_n_11 ));
  FDRE \select_ln295_1_reg_1503_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln295_1_reg_1503[4]_i_1_n_11 ),
        .Q(select_ln295_1_reg_1503[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \select_ln296_1_reg_1543[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln296_1_reg_1543[2]_i_4_n_11 ),
        .I2(tmp_6_reg_1528[0]),
        .I3(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .O(\select_ln296_1_reg_1543[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \select_ln296_1_reg_1543[1]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln296_1_reg_1543[2]_i_4_n_11 ),
        .I2(tmp_6_reg_1528[1]),
        .I3(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .O(\select_ln296_1_reg_1543[1]_i_1_n_11 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \select_ln296_1_reg_1543[2]_i_1 
       (.I0(tmp_6_reg_1528[6]),
        .I1(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln296_1_reg_1543[2]_i_3_n_11 ),
        .O(\select_ln296_1_reg_1543[2]_i_1_n_11 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \select_ln296_1_reg_1543[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln296_1_reg_1543[2]_i_4_n_11 ),
        .I2(tmp_6_reg_1528[2]),
        .I3(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .O(\select_ln296_1_reg_1543[2]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln296_1_reg_1543[2]_i_3 
       (.I0(tmp_6_reg_1528[3]),
        .I1(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .I2(tmp_6_reg_1528[2]),
        .I3(tmp_6_reg_1528[5]),
        .I4(tmp_6_reg_1528[4]),
        .O(\select_ln296_1_reg_1543[2]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h2000000000000001)) 
    \select_ln296_1_reg_1543[2]_i_4 
       (.I0(tmp_6_reg_1528[6]),
        .I1(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .I2(tmp_6_reg_1528[3]),
        .I3(tmp_6_reg_1528[2]),
        .I4(tmp_6_reg_1528[5]),
        .I5(tmp_6_reg_1528[4]),
        .O(\select_ln296_1_reg_1543[2]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h505050D850D85050)) 
    \select_ln296_1_reg_1543[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln296_1_reg_1543[2]_i_4_n_11 ),
        .I2(select_ln296_1_reg_1543[3]),
        .I3(\icmp_ln40_16_reg_1523_reg_n_11_[0] ),
        .I4(tmp_6_reg_1528[3]),
        .I5(tmp_6_reg_1528[2]),
        .O(\select_ln296_1_reg_1543[3]_i_1_n_11 ));
  FDSE \select_ln296_1_reg_1543_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln296_1_reg_1543[0]_i_1_n_11 ),
        .Q(select_ln296_1_reg_1543[0]),
        .S(\select_ln296_1_reg_1543[2]_i_1_n_11 ));
  FDSE \select_ln296_1_reg_1543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln296_1_reg_1543[1]_i_1_n_11 ),
        .Q(select_ln296_1_reg_1543[1]),
        .S(\select_ln296_1_reg_1543[2]_i_1_n_11 ));
  FDSE \select_ln296_1_reg_1543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln296_1_reg_1543[2]_i_2_n_11 ),
        .Q(select_ln296_1_reg_1543[2]),
        .S(\select_ln296_1_reg_1543[2]_i_1_n_11 ));
  FDRE \select_ln296_1_reg_1543_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln296_1_reg_1543[3]_i_1_n_11 ),
        .Q(select_ln296_1_reg_1543[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \select_ln297_1_reg_1548[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln297_1_reg_1548[2]_i_4_n_11 ),
        .I2(tmp_7_reg_1538[0]),
        .I3(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .O(\select_ln297_1_reg_1548[0]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \select_ln297_1_reg_1548[1]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln297_1_reg_1548[2]_i_4_n_11 ),
        .I2(tmp_7_reg_1538[1]),
        .I3(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .O(\select_ln297_1_reg_1548[1]_i_1_n_11 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \select_ln297_1_reg_1548[2]_i_1 
       (.I0(tmp_7_reg_1538[6]),
        .I1(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln297_1_reg_1548[2]_i_3_n_11 ),
        .O(\select_ln297_1_reg_1548[2]_i_1_n_11 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \select_ln297_1_reg_1548[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln297_1_reg_1548[2]_i_4_n_11 ),
        .I2(tmp_7_reg_1538[2]),
        .I3(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .O(\select_ln297_1_reg_1548[2]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln297_1_reg_1548[2]_i_3 
       (.I0(tmp_7_reg_1538[3]),
        .I1(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .I2(tmp_7_reg_1538[2]),
        .I3(tmp_7_reg_1538[5]),
        .I4(tmp_7_reg_1538[4]),
        .O(\select_ln297_1_reg_1548[2]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h2000000000000001)) 
    \select_ln297_1_reg_1548[2]_i_4 
       (.I0(tmp_7_reg_1538[6]),
        .I1(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .I2(tmp_7_reg_1538[3]),
        .I3(tmp_7_reg_1538[2]),
        .I4(tmp_7_reg_1538[5]),
        .I5(tmp_7_reg_1538[4]),
        .O(\select_ln297_1_reg_1548[2]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h505050D850D85050)) 
    \select_ln297_1_reg_1548[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln297_1_reg_1548[2]_i_4_n_11 ),
        .I2(select_ln297_1_reg_1548[3]),
        .I3(\icmp_ln40_18_reg_1533_reg_n_11_[0] ),
        .I4(tmp_7_reg_1538[3]),
        .I5(tmp_7_reg_1538[2]),
        .O(\select_ln297_1_reg_1548[3]_i_1_n_11 ));
  FDSE \select_ln297_1_reg_1548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln297_1_reg_1548[0]_i_1_n_11 ),
        .Q(select_ln297_1_reg_1548[0]),
        .S(\select_ln297_1_reg_1548[2]_i_1_n_11 ));
  FDSE \select_ln297_1_reg_1548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln297_1_reg_1548[1]_i_1_n_11 ),
        .Q(select_ln297_1_reg_1548[1]),
        .S(\select_ln297_1_reg_1548[2]_i_1_n_11 ));
  FDSE \select_ln297_1_reg_1548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln297_1_reg_1548[2]_i_2_n_11 ),
        .Q(select_ln297_1_reg_1548[2]),
        .S(\select_ln297_1_reg_1548[2]_i_1_n_11 ));
  FDRE \select_ln297_1_reg_1548_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln297_1_reg_1548[3]_i_1_n_11 ),
        .Q(select_ln297_1_reg_1548[3]),
        .R(1'b0));
  CARRY8 sub_ln48_fu_937_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_937_p2_carry_n_11,sub_ln48_fu_937_p2_carry_n_12,sub_ln48_fu_937_p2_carry_n_13,sub_ln48_fu_937_p2_carry_n_14,sub_ln48_fu_937_p2_carry_n_15,sub_ln48_fu_937_p2_carry_n_16,sub_ln48_fu_937_p2_carry_n_17,sub_ln48_fu_937_p2_carry_n_18}),
        .DI({LARc_q0[2:0],1'b0,1'b0,1'b0,p_0_in__2[0],1'b0}),
        .O(NLW_sub_ln48_fu_937_p2_carry_O_UNCONNECTED[7:0]),
        .S({sub_ln48_fu_937_p2_carry_i_2_n_11,sub_ln48_fu_937_p2_carry_i_3_n_11,sub_ln48_fu_937_p2_carry_i_4_n_11,p_0_in__2[3:1],LARc_q0[0],1'b0}));
  CARRY8 sub_ln48_fu_937_p2_carry__0
       (.CI(sub_ln48_fu_937_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_937_p2_carry__0_n_11,sub_ln48_fu_937_p2_carry__0_n_12,sub_ln48_fu_937_p2_carry__0_n_13,sub_ln48_fu_937_p2_carry__0_n_14,sub_ln48_fu_937_p2_carry__0_n_15,sub_ln48_fu_937_p2_carry__0_n_16,sub_ln48_fu_937_p2_carry__0_n_17,sub_ln48_fu_937_p2_carry__0_n_18}),
        .DI(LARc_q0[10:3]),
        .O({sext_ln39_11_fu_953_p1[9:8],NLW_sub_ln48_fu_937_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({sub_ln48_fu_937_p2_carry__0_i_1_n_11,sub_ln48_fu_937_p2_carry__0_i_2_n_11,sub_ln48_fu_937_p2_carry__0_i_3_n_11,sub_ln48_fu_937_p2_carry__0_i_4_n_11,sub_ln48_fu_937_p2_carry__0_i_5_n_11,sub_ln48_fu_937_p2_carry__0_i_6_n_11,sub_ln48_fu_937_p2_carry__0_i_7_n_11,sub_ln48_fu_937_p2_carry__0_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_1
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_937_p2_carry__0_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_2
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_937_p2_carry__0_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_3
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_937_p2_carry__0_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_4
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_937_p2_carry__0_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_5
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[10]),
        .O(sub_ln48_fu_937_p2_carry__0_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_6
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[9]),
        .O(sub_ln48_fu_937_p2_carry__0_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_7
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[8]),
        .O(sub_ln48_fu_937_p2_carry__0_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__0_i_8
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[7]),
        .O(sub_ln48_fu_937_p2_carry__0_i_8_n_11));
  CARRY8 sub_ln48_fu_937_p2_carry__1
       (.CI(sub_ln48_fu_937_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln48_fu_937_p2_carry__1_CO_UNCONNECTED[7:5],sub_ln48_fu_937_p2_carry__1_n_14,sub_ln48_fu_937_p2_carry__1_n_15,sub_ln48_fu_937_p2_carry__1_n_16,sub_ln48_fu_937_p2_carry__1_n_17,sub_ln48_fu_937_p2_carry__1_n_18}),
        .DI({1'b0,1'b0,1'b0,LARc_q0[14:12],LARc_q0[15],p_0_in__2[15]}),
        .O({NLW_sub_ln48_fu_937_p2_carry__1_O_UNCONNECTED[7:6],sext_ln39_11_fu_953_p1[15:10]}),
        .S({1'b0,1'b0,1'b1,sub_ln48_fu_937_p2_carry__1_i_2_n_11,sub_ln48_fu_937_p2_carry__1_i_3_n_11,sub_ln48_fu_937_p2_carry__1_i_4_n_11,sub_ln48_fu_937_p2_carry__1_i_5_n_11,sub_ln48_fu_937_p2_carry__1_i_6_n_11}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_937_p2_carry__1_i_1
       (.I0(LARc_q0[15]),
        .O(p_0_in__2[15]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__1_i_2
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(sub_ln48_fu_937_p2_carry__1_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__1_i_3
       (.I0(LARc_q0[13]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_937_p2_carry__1_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__1_i_4
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_937_p2_carry__1_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__1_i_5
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_937_p2_carry__1_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry__1_i_6
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_937_p2_carry__1_i_6_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_937_p2_carry_i_1
       (.I0(LARc_q0[0]),
        .O(p_0_in__2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry_i_2
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[6]),
        .O(sub_ln48_fu_937_p2_carry_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry_i_3
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[5]),
        .O(sub_ln48_fu_937_p2_carry_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_937_p2_carry_i_4
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[4]),
        .O(sub_ln48_fu_937_p2_carry_i_4_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_937_p2_carry_i_5
       (.I0(LARc_q0[3]),
        .O(p_0_in__2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_937_p2_carry_i_6
       (.I0(LARc_q0[2]),
        .O(p_0_in__2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_937_p2_carry_i_7
       (.I0(LARc_q0[1]),
        .O(p_0_in__2[1]));
  FDRE \tmp_4_reg_1498_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U61_n_17),
        .Q(tmp_4_reg_1498[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in__0[1]),
        .Q(tmp_4_reg_1498[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in__0[2]),
        .Q(tmp_4_reg_1498[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in__0[3]),
        .Q(tmp_4_reg_1498[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in__0[4]),
        .Q(tmp_4_reg_1498[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in__0[5]),
        .Q(tmp_4_reg_1498[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sum_9_fu_881_p2),
        .Q(tmp_4_reg_1498[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_17),
        .Q(tmp_6_reg_1528[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in__1[1]),
        .Q(tmp_6_reg_1528[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in__1[2]),
        .Q(tmp_6_reg_1528[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in__1[3]),
        .Q(tmp_6_reg_1528[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in__1[4]),
        .Q(tmp_6_reg_1528[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in__1[5]),
        .Q(tmp_6_reg_1528[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_1528_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_13_fu_1191_p2),
        .Q(tmp_6_reg_1528[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[0]),
        .Q(tmp_7_reg_1538[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[1]),
        .Q(tmp_7_reg_1538[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[2]),
        .Q(tmp_7_reg_1538[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[3]),
        .Q(tmp_7_reg_1538[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[4]),
        .Q(tmp_7_reg_1538[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in[5]),
        .Q(tmp_7_reg_1538[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1538_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_15_fu_1275_p2),
        .Q(tmp_7_reg_1538[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients
   (B,
    Q,
    and_ln107_reg_1562,
    and_ln107_4_reg_1568,
    or_ln107_reg_1573,
    icmp_ln107_reg_1537,
    CO,
    address0,
    \i_fu_162_reg[3]_0 ,
    ce0,
    \ap_CS_fsm_reg[2]_0 ,
    \i_fu_162_reg[0]_0 ,
    \i_fu_162_reg[2]_0 ,
    \i_fu_162_reg[1]_0 ,
    \i_fu_162_reg[0]_1 ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    or_ln107_2_fu_769_p2__1,
    \and_ln107_reg_1562_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    LARc_d0,
    grp_Reflection_coefficients_fu_50_ap_start_reg_reg,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 ,
    ap_clk,
    icmp_ln172_fu_460_p2,
    and_ln107_fu_642_p2,
    and_ln107_4_fu_678_p2,
    or_ln107_fu_684_p2,
    DI,
    S,
    icmp_ln107_fu_466_p2_carry__1_0,
    icmp_ln107_fu_466_p2_carry__1_1,
    \icmp_ln107_reg_1537_reg[0]_0 ,
    \icmp_ln107_reg_1537_reg[0]_1 ,
    \icmp_ln107_reg_1537_reg[0]_2 ,
    \icmp_ln107_reg_1537_reg[0]_3 ,
    \LARc_d0[7] ,
    grp_Autocorrelation_fu_40_L_ACF_address0,
    grp_Reflection_coefficients_fu_50_ap_start_reg,
    grp_Autocorrelation_fu_40_L_ACF_ce0,
    D,
    LARc_we0,
    LARc_d0_0_sp_1,
    \q0_reg[3] ,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_2 ,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_3 ,
    \LARc_d0[7]_0 ,
    LARc_d0_8_sp_1,
    \LARc_d0[9] ,
    \LARc_d0[10] ,
    \LARc_d0[11] ,
    \LARc_d0[12] ,
    \LARc_d0[13] ,
    \LARc_d0[14] ,
    \LARc_d0[15] ,
    ap_rst,
    d0);
  output [5:0]B;
  output [1:0]Q;
  output and_ln107_reg_1562;
  output and_ln107_4_reg_1568;
  output or_ln107_reg_1573;
  output icmp_ln107_reg_1537;
  output [0:0]CO;
  output [0:0]address0;
  output [2:0]\i_fu_162_reg[3]_0 ;
  output ce0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \i_fu_162_reg[0]_0 ;
  output \i_fu_162_reg[2]_0 ;
  output \i_fu_162_reg[1]_0 ;
  output \i_fu_162_reg[0]_1 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output or_ln107_2_fu_769_p2__1;
  output \and_ln107_reg_1562_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [8:0]LARc_d0;
  output [1:0]grp_Reflection_coefficients_fu_50_ap_start_reg_reg;
  output [5:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 ;
  input ap_clk;
  input icmp_ln172_fu_460_p2;
  input and_ln107_fu_642_p2;
  input and_ln107_4_fu_678_p2;
  input or_ln107_fu_684_p2;
  input [0:0]DI;
  input [7:0]S;
  input [0:0]icmp_ln107_fu_466_p2_carry__1_0;
  input [7:0]icmp_ln107_fu_466_p2_carry__1_1;
  input [7:0]\icmp_ln107_reg_1537_reg[0]_0 ;
  input [7:0]\icmp_ln107_reg_1537_reg[0]_1 ;
  input [7:0]\icmp_ln107_reg_1537_reg[0]_2 ;
  input [7:0]\icmp_ln107_reg_1537_reg[0]_3 ;
  input [4:0]\LARc_d0[7] ;
  input [0:0]grp_Autocorrelation_fu_40_L_ACF_address0;
  input grp_Reflection_coefficients_fu_50_ap_start_reg;
  input grp_Autocorrelation_fu_40_L_ACF_ce0;
  input [1:0]D;
  input [1:0]LARc_we0;
  input LARc_d0_0_sp_1;
  input [0:0]\q0_reg[3] ;
  input [4:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_0 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_2 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_3 ;
  input \LARc_d0[7]_0 ;
  input LARc_d0_8_sp_1;
  input \LARc_d0[9] ;
  input \LARc_d0[10] ;
  input \LARc_d0[11] ;
  input \LARc_d0[12] ;
  input \LARc_d0[13] ;
  input \LARc_d0[14] ;
  input \LARc_d0[15] ;
  input ap_rst;
  input [15:0]d0;

  wire [5:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire K_U_n_12;
  wire K_U_n_13;
  wire K_U_n_14;
  wire K_U_n_15;
  wire K_U_n_16;
  wire K_U_n_17;
  wire K_U_n_18;
  wire K_U_n_19;
  wire K_U_n_20;
  wire K_U_n_21;
  wire K_U_n_22;
  wire K_U_n_23;
  wire K_U_n_24;
  wire K_U_n_25;
  wire K_U_n_26;
  wire K_U_n_27;
  wire K_U_n_28;
  wire K_U_n_29;
  wire K_U_n_30;
  wire K_U_n_31;
  wire K_U_n_32;
  wire K_U_n_33;
  wire K_U_n_34;
  wire K_U_n_35;
  wire K_U_n_36;
  wire K_U_n_37;
  wire K_U_n_38;
  wire K_U_n_39;
  wire K_U_n_40;
  wire K_U_n_41;
  wire K_U_n_42;
  wire K_U_n_43;
  wire K_U_n_44;
  wire K_ce0;
  wire [15:0]K_load_reg_1827;
  wire \LARc_address0[1]_INST_0_i_3_n_11 ;
  wire \LARc_address0[2]_INST_0_i_3_n_11 ;
  wire LARc_ce0_INST_0_i_4_n_11;
  wire [8:0]LARc_d0;
  wire \LARc_d0[10] ;
  wire \LARc_d0[11] ;
  wire \LARc_d0[12] ;
  wire \LARc_d0[13] ;
  wire \LARc_d0[14] ;
  wire \LARc_d0[15] ;
  wire \LARc_d0[15]_INST_0_i_2_n_11 ;
  wire \LARc_d0[15]_INST_0_i_6_n_11 ;
  wire [4:0]\LARc_d0[7] ;
  wire \LARc_d0[7]_0 ;
  wire \LARc_d0[9] ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_8_sn_1;
  wire [1:0]LARc_we0;
  wire L_num_1_reg_4020;
  wire L_num_1_reg_4021;
  wire \L_num_1_reg_402[15]_i_1_n_11 ;
  wire \L_num_1_reg_402[16]_i_1_n_11 ;
  wire \L_num_1_reg_402[17]_i_1_n_11 ;
  wire \L_num_1_reg_402[18]_i_1_n_11 ;
  wire \L_num_1_reg_402[19]_i_1_n_11 ;
  wire \L_num_1_reg_402[20]_i_1_n_11 ;
  wire \L_num_1_reg_402[21]_i_1_n_11 ;
  wire \L_num_1_reg_402[22]_i_1_n_11 ;
  wire \L_num_1_reg_402[23]_i_1_n_11 ;
  wire \L_num_1_reg_402[24]_i_1_n_11 ;
  wire \L_num_1_reg_402[25]_i_1_n_11 ;
  wire \L_num_1_reg_402[26]_i_1_n_11 ;
  wire \L_num_1_reg_402[27]_i_1_n_11 ;
  wire \L_num_1_reg_402[28]_i_1_n_11 ;
  wire \L_num_1_reg_402[29]_i_1_n_11 ;
  wire \L_num_1_reg_402[30]_i_1_n_11 ;
  wire \L_num_1_reg_402[31]_i_1_n_11 ;
  wire \L_num_1_reg_402[32]_i_1_n_11 ;
  wire \L_num_1_reg_402[33]_i_1_n_11 ;
  wire \L_num_1_reg_402[34]_i_1_n_11 ;
  wire \L_num_1_reg_402[35]_i_1_n_11 ;
  wire \L_num_1_reg_402[36]_i_1_n_11 ;
  wire \L_num_1_reg_402[37]_i_1_n_11 ;
  wire \L_num_1_reg_402[38]_i_1_n_11 ;
  wire \L_num_1_reg_402[39]_i_1_n_11 ;
  wire \L_num_1_reg_402[40]_i_1_n_11 ;
  wire \L_num_1_reg_402[41]_i_1_n_11 ;
  wire \L_num_1_reg_402[42]_i_1_n_11 ;
  wire \L_num_1_reg_402[43]_i_1_n_11 ;
  wire \L_num_1_reg_402[44]_i_1_n_11 ;
  wire \L_num_1_reg_402[45]_i_1_n_11 ;
  wire \L_num_1_reg_402[46]_i_1_n_11 ;
  wire \L_num_1_reg_402[47]_i_1_n_11 ;
  wire \L_num_1_reg_402[48]_i_1_n_11 ;
  wire \L_num_1_reg_402[49]_i_1_n_11 ;
  wire \L_num_1_reg_402[50]_i_1_n_11 ;
  wire \L_num_1_reg_402[51]_i_1_n_11 ;
  wire \L_num_1_reg_402[52]_i_1_n_11 ;
  wire \L_num_1_reg_402[53]_i_1_n_11 ;
  wire \L_num_1_reg_402[54]_i_1_n_11 ;
  wire \L_num_1_reg_402[55]_i_1_n_11 ;
  wire \L_num_1_reg_402[56]_i_1_n_11 ;
  wire \L_num_1_reg_402[57]_i_1_n_11 ;
  wire \L_num_1_reg_402[58]_i_1_n_11 ;
  wire \L_num_1_reg_402[59]_i_1_n_11 ;
  wire \L_num_1_reg_402[60]_i_1_n_11 ;
  wire \L_num_1_reg_402[61]_i_1_n_11 ;
  wire \L_num_1_reg_402[62]_i_2_n_11 ;
  wire \L_num_1_reg_402_reg_n_11_[62] ;
  wire [62:1]L_num_3_fu_1028_p2;
  wire L_num_3_fu_1028_p2_carry__0_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__0_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__0_n_11;
  wire L_num_3_fu_1028_p2_carry__0_n_12;
  wire L_num_3_fu_1028_p2_carry__0_n_13;
  wire L_num_3_fu_1028_p2_carry__0_n_14;
  wire L_num_3_fu_1028_p2_carry__0_n_15;
  wire L_num_3_fu_1028_p2_carry__0_n_16;
  wire L_num_3_fu_1028_p2_carry__0_n_17;
  wire L_num_3_fu_1028_p2_carry__0_n_18;
  wire L_num_3_fu_1028_p2_carry__1_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__1_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__1_n_11;
  wire L_num_3_fu_1028_p2_carry__1_n_12;
  wire L_num_3_fu_1028_p2_carry__1_n_13;
  wire L_num_3_fu_1028_p2_carry__1_n_14;
  wire L_num_3_fu_1028_p2_carry__1_n_15;
  wire L_num_3_fu_1028_p2_carry__1_n_16;
  wire L_num_3_fu_1028_p2_carry__1_n_17;
  wire L_num_3_fu_1028_p2_carry__1_n_18;
  wire L_num_3_fu_1028_p2_carry__2_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__2_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__2_n_11;
  wire L_num_3_fu_1028_p2_carry__2_n_12;
  wire L_num_3_fu_1028_p2_carry__2_n_13;
  wire L_num_3_fu_1028_p2_carry__2_n_14;
  wire L_num_3_fu_1028_p2_carry__2_n_15;
  wire L_num_3_fu_1028_p2_carry__2_n_16;
  wire L_num_3_fu_1028_p2_carry__2_n_17;
  wire L_num_3_fu_1028_p2_carry__2_n_18;
  wire L_num_3_fu_1028_p2_carry__3_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__3_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__3_n_11;
  wire L_num_3_fu_1028_p2_carry__3_n_12;
  wire L_num_3_fu_1028_p2_carry__3_n_13;
  wire L_num_3_fu_1028_p2_carry__3_n_14;
  wire L_num_3_fu_1028_p2_carry__3_n_15;
  wire L_num_3_fu_1028_p2_carry__3_n_16;
  wire L_num_3_fu_1028_p2_carry__3_n_17;
  wire L_num_3_fu_1028_p2_carry__3_n_18;
  wire L_num_3_fu_1028_p2_carry__4_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__4_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__4_n_11;
  wire L_num_3_fu_1028_p2_carry__4_n_12;
  wire L_num_3_fu_1028_p2_carry__4_n_13;
  wire L_num_3_fu_1028_p2_carry__4_n_14;
  wire L_num_3_fu_1028_p2_carry__4_n_15;
  wire L_num_3_fu_1028_p2_carry__4_n_16;
  wire L_num_3_fu_1028_p2_carry__4_n_17;
  wire L_num_3_fu_1028_p2_carry__4_n_18;
  wire L_num_3_fu_1028_p2_carry__5_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry__5_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry__5_n_11;
  wire L_num_3_fu_1028_p2_carry__5_n_12;
  wire L_num_3_fu_1028_p2_carry__5_n_13;
  wire L_num_3_fu_1028_p2_carry__5_n_14;
  wire L_num_3_fu_1028_p2_carry__5_n_15;
  wire L_num_3_fu_1028_p2_carry__5_n_16;
  wire L_num_3_fu_1028_p2_carry__5_n_17;
  wire L_num_3_fu_1028_p2_carry__5_n_18;
  wire L_num_3_fu_1028_p2_carry__6_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry__6_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry__6_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry__6_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry__6_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry__6_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry__6_n_14;
  wire L_num_3_fu_1028_p2_carry__6_n_15;
  wire L_num_3_fu_1028_p2_carry__6_n_16;
  wire L_num_3_fu_1028_p2_carry__6_n_17;
  wire L_num_3_fu_1028_p2_carry__6_n_18;
  wire L_num_3_fu_1028_p2_carry_i_1_n_11;
  wire L_num_3_fu_1028_p2_carry_i_2_n_11;
  wire L_num_3_fu_1028_p2_carry_i_3_n_11;
  wire L_num_3_fu_1028_p2_carry_i_4_n_11;
  wire L_num_3_fu_1028_p2_carry_i_5_n_11;
  wire L_num_3_fu_1028_p2_carry_i_6_n_11;
  wire L_num_3_fu_1028_p2_carry_i_7_n_11;
  wire L_num_3_fu_1028_p2_carry_i_8_n_11;
  wire L_num_3_fu_1028_p2_carry_i_9_n_11;
  wire L_num_3_fu_1028_p2_carry_n_11;
  wire L_num_3_fu_1028_p2_carry_n_12;
  wire L_num_3_fu_1028_p2_carry_n_13;
  wire L_num_3_fu_1028_p2_carry_n_14;
  wire L_num_3_fu_1028_p2_carry_n_15;
  wire L_num_3_fu_1028_p2_carry_n_16;
  wire L_num_3_fu_1028_p2_carry_n_17;
  wire L_num_3_fu_1028_p2_carry_n_18;
  wire P_U_n_11;
  wire P_U_n_12;
  wire P_U_n_30;
  wire P_U_n_34;
  wire P_U_n_36;
  wire P_U_n_37;
  wire P_U_n_38;
  wire P_U_n_39;
  wire P_U_n_40;
  wire P_U_n_41;
  wire P_U_n_42;
  wire P_U_n_43;
  wire P_U_n_44;
  wire P_U_n_45;
  wire P_U_n_46;
  wire P_U_n_47;
  wire P_U_n_48;
  wire P_U_n_49;
  wire P_U_n_50;
  wire P_U_n_51;
  wire P_U_n_52;
  wire P_U_n_53;
  wire P_U_n_54;
  wire P_U_n_55;
  wire P_U_n_56;
  wire P_U_n_57;
  wire P_U_n_58;
  wire P_U_n_59;
  wire P_U_n_60;
  wire P_U_n_61;
  wire P_U_n_62;
  wire P_U_n_63;
  wire P_U_n_64;
  wire P_U_n_65;
  wire P_U_n_66;
  wire P_U_n_67;
  wire P_U_n_68;
  wire P_U_n_69;
  wire P_U_n_72;
  wire P_U_n_73;
  wire P_U_n_74;
  wire P_U_n_75;
  wire P_U_n_76;
  wire P_U_n_77;
  wire P_U_n_78;
  wire P_U_n_79;
  wire P_U_n_80;
  wire P_U_n_81;
  wire P_U_n_82;
  wire P_U_n_83;
  wire P_ce0;
  wire [15:0]P_load_reg_1839;
  wire [1:0]Q;
  wire [7:0]S;
  wire [3:0]add_ln191_fu_841_p2;
  wire [3:0]add_ln197_fu_866_p2;
  wire [2:0]add_ln204_1_fu_914_p2;
  wire [2:0]add_ln204_1_reg_1685;
  wire [3:0]add_ln204_3_fu_1265_p2;
  wire [3:0]add_ln204_fu_1254_p2;
  wire [3:0]add_ln210_fu_1124_p2;
  wire [3:0]add_ln232_reg_1817;
  wire [15:0]add_ln39_2_fu_1335_p2;
  wire add_ln39_2_fu_1335_p2_carry__0_n_12;
  wire add_ln39_2_fu_1335_p2_carry__0_n_13;
  wire add_ln39_2_fu_1335_p2_carry__0_n_14;
  wire add_ln39_2_fu_1335_p2_carry__0_n_15;
  wire add_ln39_2_fu_1335_p2_carry__0_n_16;
  wire add_ln39_2_fu_1335_p2_carry__0_n_17;
  wire add_ln39_2_fu_1335_p2_carry__0_n_18;
  wire add_ln39_2_fu_1335_p2_carry_n_11;
  wire add_ln39_2_fu_1335_p2_carry_n_12;
  wire add_ln39_2_fu_1335_p2_carry_n_13;
  wire add_ln39_2_fu_1335_p2_carry_n_14;
  wire add_ln39_2_fu_1335_p2_carry_n_15;
  wire add_ln39_2_fu_1335_p2_carry_n_16;
  wire add_ln39_2_fu_1335_p2_carry_n_17;
  wire add_ln39_2_fu_1335_p2_carry_n_18;
  wire [15:0]add_ln39_4_fu_1422_p2;
  wire add_ln39_4_fu_1422_p2_carry__0_n_12;
  wire add_ln39_4_fu_1422_p2_carry__0_n_13;
  wire add_ln39_4_fu_1422_p2_carry__0_n_14;
  wire add_ln39_4_fu_1422_p2_carry__0_n_15;
  wire add_ln39_4_fu_1422_p2_carry__0_n_16;
  wire add_ln39_4_fu_1422_p2_carry__0_n_17;
  wire add_ln39_4_fu_1422_p2_carry__0_n_18;
  wire add_ln39_4_fu_1422_p2_carry_n_11;
  wire add_ln39_4_fu_1422_p2_carry_n_12;
  wire add_ln39_4_fu_1422_p2_carry_n_13;
  wire add_ln39_4_fu_1422_p2_carry_n_14;
  wire add_ln39_4_fu_1422_p2_carry_n_15;
  wire add_ln39_4_fu_1422_p2_carry_n_16;
  wire add_ln39_4_fu_1422_p2_carry_n_17;
  wire add_ln39_4_fu_1422_p2_carry_n_18;
  wire [15:0]add_ln39_fu_1174_p2;
  wire add_ln39_fu_1174_p2_carry__0_n_12;
  wire add_ln39_fu_1174_p2_carry__0_n_13;
  wire add_ln39_fu_1174_p2_carry__0_n_14;
  wire add_ln39_fu_1174_p2_carry__0_n_15;
  wire add_ln39_fu_1174_p2_carry__0_n_16;
  wire add_ln39_fu_1174_p2_carry__0_n_17;
  wire add_ln39_fu_1174_p2_carry__0_n_18;
  wire add_ln39_fu_1174_p2_carry_n_11;
  wire add_ln39_fu_1174_p2_carry_n_12;
  wire add_ln39_fu_1174_p2_carry_n_13;
  wire add_ln39_fu_1174_p2_carry_n_14;
  wire add_ln39_fu_1174_p2_carry_n_15;
  wire add_ln39_fu_1174_p2_carry_n_16;
  wire add_ln39_fu_1174_p2_carry_n_17;
  wire add_ln39_fu_1174_p2_carry_n_18;
  wire [0:0]address0;
  wire and_ln107_4_fu_678_p2;
  wire and_ln107_4_reg_1568;
  wire and_ln107_fu_642_p2;
  wire and_ln107_reg_1562;
  wire \and_ln107_reg_1562_reg[0]_0 ;
  wire \ap_CS_fsm[0]_i_1__3_n_11 ;
  wire \ap_CS_fsm[0]_i_2_n_11 ;
  wire \ap_CS_fsm[12]_i_2_n_11 ;
  wire \ap_CS_fsm[12]_i_3_n_11 ;
  wire \ap_CS_fsm[12]_i_4_n_11 ;
  wire \ap_CS_fsm[12]_i_5_n_11 ;
  wire \ap_CS_fsm[17]_i_2_n_11 ;
  wire \ap_CS_fsm[1]_i_2_n_11 ;
  wire \ap_CS_fsm[1]_i_3_n_11 ;
  wire \ap_CS_fsm[1]_i_4_n_11 ;
  wire \ap_CS_fsm[1]_i_5_n_11 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_11_[0] ;
  wire \ap_CS_fsm_reg_n_11_[13] ;
  wire \ap_CS_fsm_reg_n_11_[14] ;
  wire \ap_CS_fsm_reg_n_11_[18] ;
  wire \ap_CS_fsm_reg_n_11_[19] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:1]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm117_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire ap_rst;
  wire ce0;
  wire [15:0]d0;
  wire [3:0]data1;
  wire [15:0]div_3_fu_1039_p3;
  wire [0:0]grp_Autocorrelation_fu_40_L_ACF_address0;
  wire grp_Autocorrelation_fu_40_L_ACF_ce0;
  wire grp_Reflection_coefficients_fu_50_ap_start_reg;
  wire [1:0]grp_Reflection_coefficients_fu_50_ap_start_reg_reg;
  wire [3:0]grp_fu_447_p2;
  wire [3:0]i_2_fu_166_reg;
  wire \i_3_fu_170[3]_i_1_n_11 ;
  wire [3:0]i_3_fu_170_reg;
  wire [3:0]i_6_fu_178_reg;
  wire i_fu_16202_out;
  wire [2:2]i_fu_162_reg;
  wire \i_fu_162_reg[0]_0 ;
  wire \i_fu_162_reg[0]_1 ;
  wire \i_fu_162_reg[1]_0 ;
  wire \i_fu_162_reg[2]_0 ;
  wire [2:0]\i_fu_162_reg[3]_0 ;
  wire icmp_ln107_fu_466_p2_carry__0_n_11;
  wire icmp_ln107_fu_466_p2_carry__0_n_12;
  wire icmp_ln107_fu_466_p2_carry__0_n_13;
  wire icmp_ln107_fu_466_p2_carry__0_n_14;
  wire icmp_ln107_fu_466_p2_carry__0_n_15;
  wire icmp_ln107_fu_466_p2_carry__0_n_16;
  wire icmp_ln107_fu_466_p2_carry__0_n_17;
  wire icmp_ln107_fu_466_p2_carry__0_n_18;
  wire [0:0]icmp_ln107_fu_466_p2_carry__1_0;
  wire [7:0]icmp_ln107_fu_466_p2_carry__1_1;
  wire icmp_ln107_fu_466_p2_carry__1_n_11;
  wire icmp_ln107_fu_466_p2_carry__1_n_12;
  wire icmp_ln107_fu_466_p2_carry__1_n_13;
  wire icmp_ln107_fu_466_p2_carry__1_n_14;
  wire icmp_ln107_fu_466_p2_carry__1_n_15;
  wire icmp_ln107_fu_466_p2_carry__1_n_16;
  wire icmp_ln107_fu_466_p2_carry__1_n_17;
  wire icmp_ln107_fu_466_p2_carry__1_n_18;
  wire icmp_ln107_fu_466_p2_carry__2_n_12;
  wire icmp_ln107_fu_466_p2_carry__2_n_13;
  wire icmp_ln107_fu_466_p2_carry__2_n_14;
  wire icmp_ln107_fu_466_p2_carry__2_n_15;
  wire icmp_ln107_fu_466_p2_carry__2_n_16;
  wire icmp_ln107_fu_466_p2_carry__2_n_17;
  wire icmp_ln107_fu_466_p2_carry__2_n_18;
  wire icmp_ln107_fu_466_p2_carry_n_11;
  wire icmp_ln107_fu_466_p2_carry_n_12;
  wire icmp_ln107_fu_466_p2_carry_n_13;
  wire icmp_ln107_fu_466_p2_carry_n_14;
  wire icmp_ln107_fu_466_p2_carry_n_15;
  wire icmp_ln107_fu_466_p2_carry_n_16;
  wire icmp_ln107_fu_466_p2_carry_n_17;
  wire icmp_ln107_fu_466_p2_carry_n_18;
  wire icmp_ln107_reg_1537;
  wire [7:0]\icmp_ln107_reg_1537_reg[0]_0 ;
  wire [7:0]\icmp_ln107_reg_1537_reg[0]_1 ;
  wire [7:0]\icmp_ln107_reg_1537_reg[0]_2 ;
  wire [7:0]\icmp_ln107_reg_1537_reg[0]_3 ;
  wire icmp_ln134_fu_981_p2;
  wire \icmp_ln134_reg_1740[0]_i_2_n_11 ;
  wire \icmp_ln134_reg_1740[0]_i_3_n_11 ;
  wire \icmp_ln134_reg_1740[0]_i_4_n_11 ;
  wire \icmp_ln134_reg_1740_reg_n_11_[0] ;
  wire icmp_ln144_fu_1017_p2;
  wire icmp_ln144_fu_1017_p2_carry__0_i_10_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_11_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_12_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_13_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_14_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_15_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_16_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_1_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_2_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_3_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_4_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_5_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_6_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_7_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_8_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_i_9_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_n_11;
  wire icmp_ln144_fu_1017_p2_carry__0_n_12;
  wire icmp_ln144_fu_1017_p2_carry__0_n_13;
  wire icmp_ln144_fu_1017_p2_carry__0_n_14;
  wire icmp_ln144_fu_1017_p2_carry__0_n_15;
  wire icmp_ln144_fu_1017_p2_carry__0_n_16;
  wire icmp_ln144_fu_1017_p2_carry__0_n_17;
  wire icmp_ln144_fu_1017_p2_carry__0_n_18;
  wire icmp_ln144_fu_1017_p2_carry__1_i_10_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_11_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_12_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_13_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_14_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_15_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_16_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_1_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_2_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_3_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_4_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_5_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_6_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_7_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_8_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_i_9_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_n_11;
  wire icmp_ln144_fu_1017_p2_carry__1_n_12;
  wire icmp_ln144_fu_1017_p2_carry__1_n_13;
  wire icmp_ln144_fu_1017_p2_carry__1_n_14;
  wire icmp_ln144_fu_1017_p2_carry__1_n_15;
  wire icmp_ln144_fu_1017_p2_carry__1_n_16;
  wire icmp_ln144_fu_1017_p2_carry__1_n_17;
  wire icmp_ln144_fu_1017_p2_carry__1_n_18;
  wire icmp_ln144_fu_1017_p2_carry__2_n_12;
  wire icmp_ln144_fu_1017_p2_carry__2_n_13;
  wire icmp_ln144_fu_1017_p2_carry__2_n_14;
  wire icmp_ln144_fu_1017_p2_carry__2_n_15;
  wire icmp_ln144_fu_1017_p2_carry__2_n_16;
  wire icmp_ln144_fu_1017_p2_carry__2_n_17;
  wire icmp_ln144_fu_1017_p2_carry__2_n_18;
  wire icmp_ln144_fu_1017_p2_carry_i_10_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_11_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_12_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_13_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_14_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_15_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_16_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_1_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_2_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_3_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_4_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_5_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_6_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_7_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_8_n_11;
  wire icmp_ln144_fu_1017_p2_carry_i_9_n_11;
  wire icmp_ln144_fu_1017_p2_carry_n_11;
  wire icmp_ln144_fu_1017_p2_carry_n_12;
  wire icmp_ln144_fu_1017_p2_carry_n_13;
  wire icmp_ln144_fu_1017_p2_carry_n_14;
  wire icmp_ln144_fu_1017_p2_carry_n_15;
  wire icmp_ln144_fu_1017_p2_carry_n_16;
  wire icmp_ln144_fu_1017_p2_carry_n_17;
  wire icmp_ln144_fu_1017_p2_carry_n_18;
  wire icmp_ln172_fu_460_p2;
  wire \icmp_ln172_reg_1533_reg_n_11_[0] ;
  wire icmp_ln204_fu_908_p2;
  wire icmp_ln204_reg_1681;
  wire icmp_ln208_fu_959_p20_in;
  wire icmp_ln208_fu_959_p2_carry_n_12;
  wire icmp_ln208_fu_959_p2_carry_n_13;
  wire icmp_ln208_fu_959_p2_carry_n_14;
  wire icmp_ln208_fu_959_p2_carry_n_15;
  wire icmp_ln208_fu_959_p2_carry_n_16;
  wire icmp_ln208_fu_959_p2_carry_n_17;
  wire icmp_ln208_fu_959_p2_carry_n_18;
  wire \icmp_ln208_reg_1716_reg_n_11_[0] ;
  wire icmp_ln219_fu_1072_p2_carry__0_n_26;
  wire icmp_ln219_fu_1072_p2_carry_i_10_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_11_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_12_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_13_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_14_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_15_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_16_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_1_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_2_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_3_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_4_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_5_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_6_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_7_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_8_n_11;
  wire icmp_ln219_fu_1072_p2_carry_i_9_n_11;
  wire icmp_ln219_fu_1072_p2_carry_n_11;
  wire icmp_ln219_fu_1072_p2_carry_n_12;
  wire icmp_ln219_fu_1072_p2_carry_n_13;
  wire icmp_ln219_fu_1072_p2_carry_n_14;
  wire icmp_ln219_fu_1072_p2_carry_n_15;
  wire icmp_ln219_fu_1072_p2_carry_n_16;
  wire icmp_ln219_fu_1072_p2_carry_n_17;
  wire icmp_ln219_fu_1072_p2_carry_n_18;
  wire icmp_ln40_2_fu_1346_p2;
  wire icmp_ln40_2_fu_1346_p2_carry_n_18;
  wire icmp_ln40_4_fu_1433_p2;
  wire icmp_ln40_4_fu_1433_p2_carry_n_18;
  wire icmp_ln40_fu_1184_p2;
  wire icmp_ln40_fu_1184_p2_carry_n_18;
  wire \icmp_ln55_1_reg_1784[0]_i_1_n_11 ;
  wire \icmp_ln55_1_reg_1784[0]_i_2_n_11 ;
  wire \icmp_ln55_1_reg_1784[0]_i_3_n_11 ;
  wire \icmp_ln55_1_reg_1784[0]_i_4_n_11 ;
  wire \icmp_ln55_1_reg_1784[0]_i_5_n_11 ;
  wire \icmp_ln55_1_reg_1784_reg_n_11_[0] ;
  wire \icmp_ln55_reg_1777[0]_i_1_n_11 ;
  wire \icmp_ln55_reg_1777_reg_n_11_[0] ;
  wire idx107_fu_1900;
  wire idx107_fu_190025_out;
  wire \idx107_fu_190[3]_i_4_n_11 ;
  wire \idx107_fu_190[3]_i_5_n_11 ;
  wire [3:0]idx107_fu_190_reg;
  wire \idx_fu_174_reg_n_11_[0] ;
  wire \idx_fu_174_reg_n_11_[1] ;
  wire \idx_fu_174_reg_n_11_[2] ;
  wire \indvars_iv3_fu_186[1]_i_1_n_11 ;
  wire [3:0]indvars_iv3_fu_186_reg;
  wire [3:0]k_1_fu_1060_p2;
  wire \k_reg_391[1]_i_1_n_11 ;
  wire [3:0]k_reg_391_reg;
  wire [3:0]m_reg_433;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_65;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_66;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_67;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_68;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_69;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_100;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_101;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_102;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_103;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_104;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_105;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_106;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_107;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_65;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_66;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_67;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_68;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_69;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_70;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_71;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_72;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_73;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_74;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_75;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_76;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_77;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_78;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_79;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_81;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_82;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_83;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_84;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_85;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_86;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_87;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_88;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_89;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_90;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_91;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_92;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_93;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_94;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_95;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_96;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_97;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_98;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_99;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_11;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_12;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_13;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_62;
  wire or_ln107_2_fu_769_p2__1;
  wire or_ln107_fu_684_p2;
  wire or_ln107_reg_1573;
  wire [14:0]p_1_in;
  wire [15:0]q0;
  wire [15:0]q00_1;
  wire [0:0]\q0_reg[3] ;
  wire [15:0]retval_0_i43_reg_422;
  wire \retval_0_i43_reg_422[10]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[11]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[12]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[13]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[14]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[15]_i_2_n_11 ;
  wire \retval_0_i43_reg_422[5]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[6]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[7]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[8]_i_1_n_11 ;
  wire \retval_0_i43_reg_422[9]_i_1_n_11 ;
  wire [15:0]sel0;
  wire [15:0]sext_ln121_reg_1730;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_0 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_1 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_2 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_3 ;
  wire [5:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 ;
  wire [4:0]\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 ;
  wire [0:0]sh_prom_cast_cast_cast_fu_782_p1;
  wire [62:1]shl_ln120_fu_1011_p2;
  wire [16:14]sum_1_fu_1340_p2;
  wire sum_1_fu_1340_p2_carry__0_n_11;
  wire sum_1_fu_1340_p2_carry__0_n_12;
  wire sum_1_fu_1340_p2_carry__0_n_13;
  wire sum_1_fu_1340_p2_carry__0_n_14;
  wire sum_1_fu_1340_p2_carry__0_n_15;
  wire sum_1_fu_1340_p2_carry__0_n_16;
  wire sum_1_fu_1340_p2_carry__0_n_17;
  wire sum_1_fu_1340_p2_carry__0_n_18;
  wire sum_1_fu_1340_p2_carry_n_11;
  wire sum_1_fu_1340_p2_carry_n_12;
  wire sum_1_fu_1340_p2_carry_n_13;
  wire sum_1_fu_1340_p2_carry_n_14;
  wire sum_1_fu_1340_p2_carry_n_15;
  wire sum_1_fu_1340_p2_carry_n_16;
  wire sum_1_fu_1340_p2_carry_n_17;
  wire sum_1_fu_1340_p2_carry_n_18;
  wire [16:14]sum_2_fu_1427_p2;
  wire sum_2_fu_1427_p2_carry__0_n_11;
  wire sum_2_fu_1427_p2_carry__0_n_12;
  wire sum_2_fu_1427_p2_carry__0_n_13;
  wire sum_2_fu_1427_p2_carry__0_n_14;
  wire sum_2_fu_1427_p2_carry__0_n_15;
  wire sum_2_fu_1427_p2_carry__0_n_16;
  wire sum_2_fu_1427_p2_carry__0_n_17;
  wire sum_2_fu_1427_p2_carry__0_n_18;
  wire sum_2_fu_1427_p2_carry_n_11;
  wire sum_2_fu_1427_p2_carry_n_12;
  wire sum_2_fu_1427_p2_carry_n_13;
  wire sum_2_fu_1427_p2_carry_n_14;
  wire sum_2_fu_1427_p2_carry_n_15;
  wire sum_2_fu_1427_p2_carry_n_16;
  wire sum_2_fu_1427_p2_carry_n_17;
  wire sum_2_fu_1427_p2_carry_n_18;
  wire [16:15]sum_fu_1179_p2;
  wire [14:14]sum_fu_1179_p2__0;
  wire sum_fu_1179_p2_carry__0_n_11;
  wire sum_fu_1179_p2_carry__0_n_12;
  wire sum_fu_1179_p2_carry__0_n_13;
  wire sum_fu_1179_p2_carry__0_n_14;
  wire sum_fu_1179_p2_carry__0_n_15;
  wire sum_fu_1179_p2_carry__0_n_16;
  wire sum_fu_1179_p2_carry__0_n_17;
  wire sum_fu_1179_p2_carry__0_n_18;
  wire sum_fu_1179_p2_carry_n_11;
  wire sum_fu_1179_p2_carry_n_12;
  wire sum_fu_1179_p2_carry_n_13;
  wire sum_fu_1179_p2_carry_n_14;
  wire sum_fu_1179_p2_carry_n_15;
  wire sum_fu_1179_p2_carry_n_16;
  wire sum_fu_1179_p2_carry_n_17;
  wire sum_fu_1179_p2_carry_n_18;
  wire [14:12]temp_12_reg_382;
  wire \temp_12_reg_382_reg_n_11_[0] ;
  wire \temp_12_reg_382_reg_n_11_[10] ;
  wire \temp_12_reg_382_reg_n_11_[11] ;
  wire \temp_12_reg_382_reg_n_11_[12] ;
  wire \temp_12_reg_382_reg_n_11_[13] ;
  wire \temp_12_reg_382_reg_n_11_[14] ;
  wire \temp_12_reg_382_reg_n_11_[1] ;
  wire \temp_12_reg_382_reg_n_11_[2] ;
  wire \temp_12_reg_382_reg_n_11_[3] ;
  wire \temp_12_reg_382_reg_n_11_[4] ;
  wire \temp_12_reg_382_reg_n_11_[5] ;
  wire \temp_12_reg_382_reg_n_11_[6] ;
  wire \temp_12_reg_382_reg_n_11_[7] ;
  wire \temp_12_reg_382_reg_n_11_[8] ;
  wire \temp_12_reg_382_reg_n_11_[9] ;
  wire [15:0]temp_7_reg_1695;
  wire [2:0]trunc_ln204_reg_1751;
  wire [0:0]zext_ln107_fu_765_p1;
  wire \zext_ln184_reg_1587_reg_n_11_[0] ;
  wire \zext_ln184_reg_1587_reg_n_11_[1] ;
  wire \zext_ln184_reg_1587_reg_n_11_[2] ;
  wire \zext_ln184_reg_1587_reg_n_11_[3] ;
  wire [3:0]zext_ln191_reg_1607_reg;
  wire [3:0]zext_ln197_reg_1627_reg;
  wire \zext_ln204_reg_1690_reg_n_11_[0] ;
  wire \zext_ln204_reg_1690_reg_n_11_[1] ;
  wire \zext_ln204_reg_1690_reg_n_11_[2] ;
  wire [3:0]zext_ln229_reg_1807_reg;
  wire [7:5]NLW_L_num_3_fu_1028_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_L_num_3_fu_1028_p2_carry__6_O_UNCONNECTED;
  wire [7:7]NLW_add_ln39_2_fu_1335_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_4_fu_1422_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_fu_1174_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_466_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_466_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_466_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_466_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_1017_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_1017_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_1017_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_1017_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln208_fu_959_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln219_fu_1072_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln219_fu_1072_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_icmp_ln219_fu_1072_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_2_fu_1346_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_2_fu_1346_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_4_fu_1433_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_4_fu_1433_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_1184_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_1184_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sum_1_fu_1340_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_1_fu_1340_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_2_fu_1427_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_2_fu_1427_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_fu_1179_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_fu_1179_p2_carry__0_O_UNCONNECTED;

  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_8_sn_1 = LARc_d0_8_sp_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W ACF_U
       (.Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[0]_0 (i_3_fu_170_reg),
        .\q0_reg[0]_1 (i_2_fu_166_reg),
        .\q0_reg[0]_2 ({\zext_ln184_reg_1587_reg_n_11_[3] ,\zext_ln184_reg_1587_reg_n_11_[2] ,\zext_ln184_reg_1587_reg_n_11_[1] ,\zext_ln184_reg_1587_reg_n_11_[0] }),
        .\q0_reg[15]_0 (q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 K_U
       (.E(K_ce0),
        .\P_load_reg_1839_reg[3] (K_U_n_12),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state7}),
        .add_ln39_4_fu_1422_p2_carry_i_9_0(P_load_reg_1839),
        .add_ln39_4_fu_1422_p2_carry_i_9_1(\icmp_ln55_reg_1777_reg_n_11_[0] ),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U54_n_23,mac_muladd_16s_16s_15ns_31_4_1_U54_n_24,mac_muladd_16s_16s_15ns_31_4_1_U54_n_25,mac_muladd_16s_16s_15ns_31_4_1_U54_n_26,mac_muladd_16s_16s_15ns_31_4_1_U54_n_27,mac_muladd_16s_16s_15ns_31_4_1_U54_n_28,mac_muladd_16s_16s_15ns_31_4_1_U54_n_29,mac_muladd_16s_16s_15ns_31_4_1_U54_n_30,mac_muladd_16s_16s_15ns_31_4_1_U54_n_31,mac_muladd_16s_16s_15ns_31_4_1_U54_n_32,mac_muladd_16s_16s_15ns_31_4_1_U54_n_33,mac_muladd_16s_16s_15ns_31_4_1_U54_n_34,mac_muladd_16s_16s_15ns_31_4_1_U54_n_35,mac_muladd_16s_16s_15ns_31_4_1_U54_n_36,mac_muladd_16s_16s_15ns_31_4_1_U54_n_37,mac_muladd_16s_16s_15ns_31_4_1_U54_n_38}),
        .q00({K_U_n_13,K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28}),
        .\q0_reg[0]_0 (m_reg_433),
        .\q0_reg[0]_1 (zext_ln191_reg_1607_reg),
        .\q0_reg[15]_0 ({K_U_n_29,K_U_n_30,K_U_n_31,K_U_n_32,K_U_n_33,K_U_n_34,K_U_n_35,K_U_n_36,K_U_n_37,K_U_n_38,K_U_n_39,K_U_n_40,K_U_n_41,K_U_n_42,K_U_n_43,K_U_n_44}),
        .zext_ln229_reg_1807_reg(zext_ln229_reg_1807_reg));
  FDRE \K_load_reg_1827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_44),
        .Q(K_load_reg_1827[0]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_34),
        .Q(K_load_reg_1827[10]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_33),
        .Q(K_load_reg_1827[11]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_32),
        .Q(K_load_reg_1827[12]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_31),
        .Q(K_load_reg_1827[13]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_30),
        .Q(K_load_reg_1827[14]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_29),
        .Q(K_load_reg_1827[15]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_43),
        .Q(K_load_reg_1827[1]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_42),
        .Q(K_load_reg_1827[2]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_41),
        .Q(K_load_reg_1827[3]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_40),
        .Q(K_load_reg_1827[4]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_39),
        .Q(K_load_reg_1827[5]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_38),
        .Q(K_load_reg_1827[6]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_37),
        .Q(K_load_reg_1827[7]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_36),
        .Q(K_load_reg_1827[8]),
        .R(1'b0));
  FDRE \K_load_reg_1827_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_35),
        .Q(K_load_reg_1827[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \LARc_address0[0]_INST_0_i_1 
       (.I0(\i_fu_162_reg[3]_0 [0]),
        .I1(ap_CS_fsm_state22),
        .I2(idx107_fu_190_reg[0]),
        .I3(trunc_ln204_reg_1751[0]),
        .I4(idx107_fu_190025_out),
        .I5(\zext_ln204_reg_1690_reg_n_11_[0] ),
        .O(\i_fu_162_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[1]_INST_0_i_2 
       (.I0(\i_fu_162_reg[3]_0 [1]),
        .I1(ap_CS_fsm_state22),
        .I2(\LARc_address0[1]_INST_0_i_3_n_11 ),
        .I3(idx107_fu_190025_out),
        .I4(\zext_ln204_reg_1690_reg_n_11_[1] ),
        .O(\i_fu_162_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \LARc_address0[1]_INST_0_i_3 
       (.I0(trunc_ln204_reg_1751[0]),
        .I1(idx107_fu_190_reg[0]),
        .I2(trunc_ln204_reg_1751[1]),
        .I3(idx107_fu_190_reg[1]),
        .O(\LARc_address0[1]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[2]_INST_0_i_2 
       (.I0(i_fu_162_reg),
        .I1(ap_CS_fsm_state22),
        .I2(\LARc_address0[2]_INST_0_i_3_n_11 ),
        .I3(idx107_fu_190025_out),
        .I4(\zext_ln204_reg_1690_reg_n_11_[2] ),
        .O(\i_fu_162_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEC80137F137FEC80)) 
    \LARc_address0[2]_INST_0_i_3 
       (.I0(idx107_fu_190_reg[0]),
        .I1(idx107_fu_190_reg[1]),
        .I2(trunc_ln204_reg_1751[0]),
        .I3(trunc_ln204_reg_1751[1]),
        .I4(trunc_ln204_reg_1751[2]),
        .I5(idx107_fu_190_reg[2]),
        .O(\LARc_address0[2]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFF00E0E0E0E0)) 
    LARc_ce0_INST_0_i_2
       (.I0(LARc_ce0_INST_0_i_4_n_11),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(\LARc_d0[7] [2]),
        .I3(LARc_we0[0]),
        .I4(LARc_we0[1]),
        .I5(\LARc_d0[7] [3]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0020000000200020)) 
    LARc_ce0_INST_0_i_4
       (.I0(icmp_ln204_reg_1681),
        .I1(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state13),
        .I3(\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .I4(\icmp_ln134_reg_1740_reg_n_11_[0] ),
        .I5(mac_muladd_16s_16s_15ns_31_4_1_U53_n_39),
        .O(LARc_ce0_INST_0_i_4_n_11));
  LUT6 #(
    .INIT(64'h8888888888B8BBB8)) 
    \LARc_d0[0]_INST_0_i_2 
       (.I0(LARc_d0_0_sn_1),
        .I1(\LARc_d0[7] [3]),
        .I2(retval_0_i43_reg_422[0]),
        .I3(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .I4(icmp_ln144_fu_1017_p2),
        .I5(\ap_CS_fsm_reg[21]_0 ),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[10]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_28),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[10] ),
        .O(LARc_d0[3]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[11]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_29),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[11] ),
        .O(LARc_d0[4]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[12]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_30),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[12] ),
        .O(LARc_d0[5]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[13]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_31),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[13] ),
        .O(LARc_d0[6]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[14]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_32),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[14] ),
        .O(LARc_d0[7]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[15]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(\LARc_d0[15]_INST_0_i_2_n_11 ),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[15] ),
        .O(LARc_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[15]_INST_0_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(idx107_fu_190025_out),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h47B8474747B847B8)) 
    \LARc_d0[15]_INST_0_i_2 
       (.I0(div_3_fu_1039_p3[15]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .I2(retval_0_i43_reg_422[15]),
        .I3(icmp_ln219_fu_1072_p2_carry__0_n_26),
        .I4(mac_muladd_16s_16s_15ns_31_4_1_U53_n_33),
        .I5(\LARc_d0[15]_INST_0_i_6_n_11 ),
        .O(\LARc_d0[15]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_6 
       (.I0(retval_0_i43_reg_422[14]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .I2(div_3_fu_1039_p3[14]),
        .O(\LARc_d0[15]_INST_0_i_6_n_11 ));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[7]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_37),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[7]_0 ),
        .O(LARc_d0[0]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[8]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_24),
        .I3(\LARc_d0[7] [3]),
        .I4(LARc_d0_8_sn_1),
        .O(LARc_d0[1]));
  LUT5 #(
    .INIT(32'h00015501)) 
    \LARc_d0[9]_INST_0 
       (.I0(\LARc_d0[7] [4]),
        .I1(\ap_CS_fsm_reg[21]_0 ),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_26),
        .I3(\LARc_d0[7] [3]),
        .I4(\LARc_d0[9] ),
        .O(LARc_d0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0000)) 
    LARc_we0_INST_0_i_1
       (.I0(LARc_we0[1]),
        .I1(LARc_ce0_INST_0_i_4_n_11),
        .I2(\i_fu_162_reg[0]_0 ),
        .I3(idx107_fu_190025_out),
        .I4(\LARc_d0[7] [2]),
        .I5(\LARc_d0[7] [3]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    LARc_we0_INST_0_i_2
       (.I0(\i_fu_162_reg[3]_0 [0]),
        .I1(\i_fu_162_reg[3]_0 [1]),
        .I2(\i_fu_162_reg[3]_0 [2]),
        .I3(i_fu_162_reg),
        .I4(ap_CS_fsm_state22),
        .O(\i_fu_162_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[15]_i_1 
       (.I0(shl_ln120_fu_1011_p2[15]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[15]),
        .O(\L_num_1_reg_402[15]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[16]_i_1 
       (.I0(shl_ln120_fu_1011_p2[16]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[16]),
        .O(\L_num_1_reg_402[16]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[17]_i_1 
       (.I0(shl_ln120_fu_1011_p2[17]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[17]),
        .O(\L_num_1_reg_402[17]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[18]_i_1 
       (.I0(shl_ln120_fu_1011_p2[18]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[18]),
        .O(\L_num_1_reg_402[18]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[19]_i_1 
       (.I0(shl_ln120_fu_1011_p2[19]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[19]),
        .O(\L_num_1_reg_402[19]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[20]_i_1 
       (.I0(shl_ln120_fu_1011_p2[20]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[20]),
        .O(\L_num_1_reg_402[20]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[21]_i_1 
       (.I0(shl_ln120_fu_1011_p2[21]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[21]),
        .O(\L_num_1_reg_402[21]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[22]_i_1 
       (.I0(shl_ln120_fu_1011_p2[22]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[22]),
        .O(\L_num_1_reg_402[22]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[23]_i_1 
       (.I0(shl_ln120_fu_1011_p2[23]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[23]),
        .O(\L_num_1_reg_402[23]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[24]_i_1 
       (.I0(shl_ln120_fu_1011_p2[24]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[24]),
        .O(\L_num_1_reg_402[24]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[25]_i_1 
       (.I0(shl_ln120_fu_1011_p2[25]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[25]),
        .O(\L_num_1_reg_402[25]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[26]_i_1 
       (.I0(shl_ln120_fu_1011_p2[26]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[26]),
        .O(\L_num_1_reg_402[26]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[27]_i_1 
       (.I0(shl_ln120_fu_1011_p2[27]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[27]),
        .O(\L_num_1_reg_402[27]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[28]_i_1 
       (.I0(shl_ln120_fu_1011_p2[28]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[28]),
        .O(\L_num_1_reg_402[28]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[29]_i_1 
       (.I0(shl_ln120_fu_1011_p2[29]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[29]),
        .O(\L_num_1_reg_402[29]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[30]_i_1 
       (.I0(shl_ln120_fu_1011_p2[30]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[30]),
        .O(\L_num_1_reg_402[30]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[31]_i_1 
       (.I0(shl_ln120_fu_1011_p2[31]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[31]),
        .O(\L_num_1_reg_402[31]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[32]_i_1 
       (.I0(shl_ln120_fu_1011_p2[32]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[32]),
        .O(\L_num_1_reg_402[32]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[33]_i_1 
       (.I0(shl_ln120_fu_1011_p2[33]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[33]),
        .O(\L_num_1_reg_402[33]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[34]_i_1 
       (.I0(shl_ln120_fu_1011_p2[34]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[34]),
        .O(\L_num_1_reg_402[34]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[35]_i_1 
       (.I0(shl_ln120_fu_1011_p2[35]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[35]),
        .O(\L_num_1_reg_402[35]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[36]_i_1 
       (.I0(shl_ln120_fu_1011_p2[36]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[36]),
        .O(\L_num_1_reg_402[36]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[37]_i_1 
       (.I0(shl_ln120_fu_1011_p2[37]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[37]),
        .O(\L_num_1_reg_402[37]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[38]_i_1 
       (.I0(shl_ln120_fu_1011_p2[38]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[38]),
        .O(\L_num_1_reg_402[38]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[39]_i_1 
       (.I0(shl_ln120_fu_1011_p2[39]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[39]),
        .O(\L_num_1_reg_402[39]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[40]_i_1 
       (.I0(shl_ln120_fu_1011_p2[40]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[40]),
        .O(\L_num_1_reg_402[40]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[41]_i_1 
       (.I0(shl_ln120_fu_1011_p2[41]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[41]),
        .O(\L_num_1_reg_402[41]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[42]_i_1 
       (.I0(shl_ln120_fu_1011_p2[42]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[42]),
        .O(\L_num_1_reg_402[42]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[43]_i_1 
       (.I0(shl_ln120_fu_1011_p2[43]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[43]),
        .O(\L_num_1_reg_402[43]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[44]_i_1 
       (.I0(shl_ln120_fu_1011_p2[44]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[44]),
        .O(\L_num_1_reg_402[44]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[45]_i_1 
       (.I0(shl_ln120_fu_1011_p2[45]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[45]),
        .O(\L_num_1_reg_402[45]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[46]_i_1 
       (.I0(shl_ln120_fu_1011_p2[46]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[46]),
        .O(\L_num_1_reg_402[46]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[47]_i_1 
       (.I0(shl_ln120_fu_1011_p2[47]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[47]),
        .O(\L_num_1_reg_402[47]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[48]_i_1 
       (.I0(shl_ln120_fu_1011_p2[48]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[48]),
        .O(\L_num_1_reg_402[48]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[49]_i_1 
       (.I0(shl_ln120_fu_1011_p2[49]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[49]),
        .O(\L_num_1_reg_402[49]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[50]_i_1 
       (.I0(shl_ln120_fu_1011_p2[50]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[50]),
        .O(\L_num_1_reg_402[50]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[51]_i_1 
       (.I0(shl_ln120_fu_1011_p2[51]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[51]),
        .O(\L_num_1_reg_402[51]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[52]_i_1 
       (.I0(shl_ln120_fu_1011_p2[52]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[52]),
        .O(\L_num_1_reg_402[52]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[53]_i_1 
       (.I0(shl_ln120_fu_1011_p2[53]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[53]),
        .O(\L_num_1_reg_402[53]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[54]_i_1 
       (.I0(shl_ln120_fu_1011_p2[54]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[54]),
        .O(\L_num_1_reg_402[54]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[55]_i_1 
       (.I0(shl_ln120_fu_1011_p2[55]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[55]),
        .O(\L_num_1_reg_402[55]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[56]_i_1 
       (.I0(shl_ln120_fu_1011_p2[56]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[56]),
        .O(\L_num_1_reg_402[56]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[57]_i_1 
       (.I0(shl_ln120_fu_1011_p2[57]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[57]),
        .O(\L_num_1_reg_402[57]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[58]_i_1 
       (.I0(shl_ln120_fu_1011_p2[58]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[58]),
        .O(\L_num_1_reg_402[58]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[59]_i_1 
       (.I0(shl_ln120_fu_1011_p2[59]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[59]),
        .O(\L_num_1_reg_402[59]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[60]_i_1 
       (.I0(shl_ln120_fu_1011_p2[60]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[60]),
        .O(\L_num_1_reg_402[60]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[61]_i_1 
       (.I0(shl_ln120_fu_1011_p2[61]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[61]),
        .O(\L_num_1_reg_402[61]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_1_reg_402[62]_i_2 
       (.I0(shl_ln120_fu_1011_p2[62]),
        .I1(icmp_ln144_fu_1017_p2),
        .I2(L_num_3_fu_1028_p2[62]),
        .O(\L_num_1_reg_402[62]_i_2_n_11 ));
  FDRE \L_num_1_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[0]),
        .Q(shl_ln120_fu_1011_p2[1]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[10] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[10]),
        .Q(shl_ln120_fu_1011_p2[11]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[11] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[11]),
        .Q(shl_ln120_fu_1011_p2[12]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[12] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[12]),
        .Q(shl_ln120_fu_1011_p2[13]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[13] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[13]),
        .Q(shl_ln120_fu_1011_p2[14]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[14] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[14]),
        .Q(shl_ln120_fu_1011_p2[15]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[15] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[15]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[16]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[16] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[16]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[17]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[17] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[17]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[18]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[18] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[18]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[19]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[19] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[19]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[20]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[1]),
        .Q(shl_ln120_fu_1011_p2[2]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[20] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[20]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[21]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[21] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[21]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[22]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[22] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[22]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[23]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[23] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[23]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[24]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[24] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[24]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[25]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[25] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[25]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[26]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[26] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[26]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[27]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[27] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[27]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[28]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[28] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[28]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[29]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[29] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[29]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[30]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[2]),
        .Q(shl_ln120_fu_1011_p2[3]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[30] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[30]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[31]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[31] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[31]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[32]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[32] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[32]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[33]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[33] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[33]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[34]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[34] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[34]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[35]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[35] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[35]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[36]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[36] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[36]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[37]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[37] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[37]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[38]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[38] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[38]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[39]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[39] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[39]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[40]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[3]),
        .Q(shl_ln120_fu_1011_p2[4]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[40] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[40]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[41]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[41] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[41]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[42]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[42] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[42]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[43]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[43] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[43]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[44]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[44] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[44]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[45]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[45] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[45]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[46]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[46] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[46]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[47]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[47] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[47]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[48]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[48] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[48]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[49]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[49] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[49]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[50]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[4]),
        .Q(shl_ln120_fu_1011_p2[5]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[50] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[50]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[51]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[51] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[51]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[52]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[52] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[52]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[53]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[53] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[53]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[54]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[54] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[54]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[55]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[55] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[55]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[56]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[56] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[56]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[57]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[57] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[57]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[58]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[58] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[58]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[59]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[59] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[59]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[60]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[5]),
        .Q(shl_ln120_fu_1011_p2[6]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[60] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[60]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[61]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[61] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[61]_i_1_n_11 ),
        .Q(shl_ln120_fu_1011_p2[62]),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[62] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(\L_num_1_reg_402[62]_i_2_n_11 ),
        .Q(\L_num_1_reg_402_reg_n_11_[62] ),
        .R(L_num_1_reg_4021));
  FDRE \L_num_1_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[6]),
        .Q(shl_ln120_fu_1011_p2[7]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[7]),
        .Q(shl_ln120_fu_1011_p2[8]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[8] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[8]),
        .Q(shl_ln120_fu_1011_p2[9]),
        .R(1'b0));
  FDRE \L_num_1_reg_402_reg[9] 
       (.C(ap_clk),
        .CE(P_U_n_12),
        .D(p_1_in[9]),
        .Q(shl_ln120_fu_1011_p2[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry
       (.CI(L_num_3_fu_1028_p2_carry_i_1_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry_n_11,L_num_3_fu_1028_p2_carry_n_12,L_num_3_fu_1028_p2_carry_n_13,L_num_3_fu_1028_p2_carry_n_14,L_num_3_fu_1028_p2_carry_n_15,L_num_3_fu_1028_p2_carry_n_16,L_num_3_fu_1028_p2_carry_n_17,L_num_3_fu_1028_p2_carry_n_18}),
        .DI(shl_ln120_fu_1011_p2[8:1]),
        .O(L_num_3_fu_1028_p2[8:1]),
        .S({L_num_3_fu_1028_p2_carry_i_2_n_11,L_num_3_fu_1028_p2_carry_i_3_n_11,L_num_3_fu_1028_p2_carry_i_4_n_11,L_num_3_fu_1028_p2_carry_i_5_n_11,L_num_3_fu_1028_p2_carry_i_6_n_11,L_num_3_fu_1028_p2_carry_i_7_n_11,L_num_3_fu_1028_p2_carry_i_8_n_11,L_num_3_fu_1028_p2_carry_i_9_n_11}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__0
       (.CI(L_num_3_fu_1028_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__0_n_11,L_num_3_fu_1028_p2_carry__0_n_12,L_num_3_fu_1028_p2_carry__0_n_13,L_num_3_fu_1028_p2_carry__0_n_14,L_num_3_fu_1028_p2_carry__0_n_15,L_num_3_fu_1028_p2_carry__0_n_16,L_num_3_fu_1028_p2_carry__0_n_17,L_num_3_fu_1028_p2_carry__0_n_18}),
        .DI({sext_ln121_reg_1730[15],shl_ln120_fu_1011_p2[15:9]}),
        .O(L_num_3_fu_1028_p2[16:9]),
        .S({L_num_3_fu_1028_p2_carry__0_i_1_n_11,L_num_3_fu_1028_p2_carry__0_i_2_n_11,L_num_3_fu_1028_p2_carry__0_i_3_n_11,L_num_3_fu_1028_p2_carry__0_i_4_n_11,L_num_3_fu_1028_p2_carry__0_i_5_n_11,L_num_3_fu_1028_p2_carry__0_i_6_n_11,L_num_3_fu_1028_p2_carry__0_i_7_n_11,L_num_3_fu_1028_p2_carry__0_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_1
       (.I0(shl_ln120_fu_1011_p2[16]),
        .I1(sext_ln121_reg_1730[15]),
        .O(L_num_3_fu_1028_p2_carry__0_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_2
       (.I0(shl_ln120_fu_1011_p2[15]),
        .I1(sext_ln121_reg_1730[15]),
        .O(L_num_3_fu_1028_p2_carry__0_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_3
       (.I0(shl_ln120_fu_1011_p2[14]),
        .I1(sext_ln121_reg_1730[14]),
        .O(L_num_3_fu_1028_p2_carry__0_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_4
       (.I0(shl_ln120_fu_1011_p2[13]),
        .I1(sext_ln121_reg_1730[13]),
        .O(L_num_3_fu_1028_p2_carry__0_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_5
       (.I0(shl_ln120_fu_1011_p2[12]),
        .I1(sext_ln121_reg_1730[12]),
        .O(L_num_3_fu_1028_p2_carry__0_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_6
       (.I0(shl_ln120_fu_1011_p2[11]),
        .I1(sext_ln121_reg_1730[11]),
        .O(L_num_3_fu_1028_p2_carry__0_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_7
       (.I0(shl_ln120_fu_1011_p2[10]),
        .I1(sext_ln121_reg_1730[10]),
        .O(L_num_3_fu_1028_p2_carry__0_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__0_i_8
       (.I0(shl_ln120_fu_1011_p2[9]),
        .I1(sext_ln121_reg_1730[9]),
        .O(L_num_3_fu_1028_p2_carry__0_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__1
       (.CI(L_num_3_fu_1028_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__1_n_11,L_num_3_fu_1028_p2_carry__1_n_12,L_num_3_fu_1028_p2_carry__1_n_13,L_num_3_fu_1028_p2_carry__1_n_14,L_num_3_fu_1028_p2_carry__1_n_15,L_num_3_fu_1028_p2_carry__1_n_16,L_num_3_fu_1028_p2_carry__1_n_17,L_num_3_fu_1028_p2_carry__1_n_18}),
        .DI(shl_ln120_fu_1011_p2[23:16]),
        .O(L_num_3_fu_1028_p2[24:17]),
        .S({L_num_3_fu_1028_p2_carry__1_i_1_n_11,L_num_3_fu_1028_p2_carry__1_i_2_n_11,L_num_3_fu_1028_p2_carry__1_i_3_n_11,L_num_3_fu_1028_p2_carry__1_i_4_n_11,L_num_3_fu_1028_p2_carry__1_i_5_n_11,L_num_3_fu_1028_p2_carry__1_i_6_n_11,L_num_3_fu_1028_p2_carry__1_i_7_n_11,L_num_3_fu_1028_p2_carry__1_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_1
       (.I0(shl_ln120_fu_1011_p2[23]),
        .I1(shl_ln120_fu_1011_p2[24]),
        .O(L_num_3_fu_1028_p2_carry__1_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_2
       (.I0(shl_ln120_fu_1011_p2[22]),
        .I1(shl_ln120_fu_1011_p2[23]),
        .O(L_num_3_fu_1028_p2_carry__1_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_3
       (.I0(shl_ln120_fu_1011_p2[21]),
        .I1(shl_ln120_fu_1011_p2[22]),
        .O(L_num_3_fu_1028_p2_carry__1_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_4
       (.I0(shl_ln120_fu_1011_p2[20]),
        .I1(shl_ln120_fu_1011_p2[21]),
        .O(L_num_3_fu_1028_p2_carry__1_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_5
       (.I0(shl_ln120_fu_1011_p2[19]),
        .I1(shl_ln120_fu_1011_p2[20]),
        .O(L_num_3_fu_1028_p2_carry__1_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_6
       (.I0(shl_ln120_fu_1011_p2[18]),
        .I1(shl_ln120_fu_1011_p2[19]),
        .O(L_num_3_fu_1028_p2_carry__1_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_7
       (.I0(shl_ln120_fu_1011_p2[17]),
        .I1(shl_ln120_fu_1011_p2[18]),
        .O(L_num_3_fu_1028_p2_carry__1_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__1_i_8
       (.I0(shl_ln120_fu_1011_p2[16]),
        .I1(shl_ln120_fu_1011_p2[17]),
        .O(L_num_3_fu_1028_p2_carry__1_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__2
       (.CI(L_num_3_fu_1028_p2_carry__1_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__2_n_11,L_num_3_fu_1028_p2_carry__2_n_12,L_num_3_fu_1028_p2_carry__2_n_13,L_num_3_fu_1028_p2_carry__2_n_14,L_num_3_fu_1028_p2_carry__2_n_15,L_num_3_fu_1028_p2_carry__2_n_16,L_num_3_fu_1028_p2_carry__2_n_17,L_num_3_fu_1028_p2_carry__2_n_18}),
        .DI(shl_ln120_fu_1011_p2[31:24]),
        .O(L_num_3_fu_1028_p2[32:25]),
        .S({L_num_3_fu_1028_p2_carry__2_i_1_n_11,L_num_3_fu_1028_p2_carry__2_i_2_n_11,L_num_3_fu_1028_p2_carry__2_i_3_n_11,L_num_3_fu_1028_p2_carry__2_i_4_n_11,L_num_3_fu_1028_p2_carry__2_i_5_n_11,L_num_3_fu_1028_p2_carry__2_i_6_n_11,L_num_3_fu_1028_p2_carry__2_i_7_n_11,L_num_3_fu_1028_p2_carry__2_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_1
       (.I0(shl_ln120_fu_1011_p2[31]),
        .I1(shl_ln120_fu_1011_p2[32]),
        .O(L_num_3_fu_1028_p2_carry__2_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_2
       (.I0(shl_ln120_fu_1011_p2[30]),
        .I1(shl_ln120_fu_1011_p2[31]),
        .O(L_num_3_fu_1028_p2_carry__2_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_3
       (.I0(shl_ln120_fu_1011_p2[29]),
        .I1(shl_ln120_fu_1011_p2[30]),
        .O(L_num_3_fu_1028_p2_carry__2_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_4
       (.I0(shl_ln120_fu_1011_p2[28]),
        .I1(shl_ln120_fu_1011_p2[29]),
        .O(L_num_3_fu_1028_p2_carry__2_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_5
       (.I0(shl_ln120_fu_1011_p2[27]),
        .I1(shl_ln120_fu_1011_p2[28]),
        .O(L_num_3_fu_1028_p2_carry__2_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_6
       (.I0(shl_ln120_fu_1011_p2[26]),
        .I1(shl_ln120_fu_1011_p2[27]),
        .O(L_num_3_fu_1028_p2_carry__2_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_7
       (.I0(shl_ln120_fu_1011_p2[25]),
        .I1(shl_ln120_fu_1011_p2[26]),
        .O(L_num_3_fu_1028_p2_carry__2_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__2_i_8
       (.I0(shl_ln120_fu_1011_p2[24]),
        .I1(shl_ln120_fu_1011_p2[25]),
        .O(L_num_3_fu_1028_p2_carry__2_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__3
       (.CI(L_num_3_fu_1028_p2_carry__2_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__3_n_11,L_num_3_fu_1028_p2_carry__3_n_12,L_num_3_fu_1028_p2_carry__3_n_13,L_num_3_fu_1028_p2_carry__3_n_14,L_num_3_fu_1028_p2_carry__3_n_15,L_num_3_fu_1028_p2_carry__3_n_16,L_num_3_fu_1028_p2_carry__3_n_17,L_num_3_fu_1028_p2_carry__3_n_18}),
        .DI(shl_ln120_fu_1011_p2[39:32]),
        .O(L_num_3_fu_1028_p2[40:33]),
        .S({L_num_3_fu_1028_p2_carry__3_i_1_n_11,L_num_3_fu_1028_p2_carry__3_i_2_n_11,L_num_3_fu_1028_p2_carry__3_i_3_n_11,L_num_3_fu_1028_p2_carry__3_i_4_n_11,L_num_3_fu_1028_p2_carry__3_i_5_n_11,L_num_3_fu_1028_p2_carry__3_i_6_n_11,L_num_3_fu_1028_p2_carry__3_i_7_n_11,L_num_3_fu_1028_p2_carry__3_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_1
       (.I0(shl_ln120_fu_1011_p2[39]),
        .I1(shl_ln120_fu_1011_p2[40]),
        .O(L_num_3_fu_1028_p2_carry__3_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_2
       (.I0(shl_ln120_fu_1011_p2[38]),
        .I1(shl_ln120_fu_1011_p2[39]),
        .O(L_num_3_fu_1028_p2_carry__3_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_3
       (.I0(shl_ln120_fu_1011_p2[37]),
        .I1(shl_ln120_fu_1011_p2[38]),
        .O(L_num_3_fu_1028_p2_carry__3_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_4
       (.I0(shl_ln120_fu_1011_p2[36]),
        .I1(shl_ln120_fu_1011_p2[37]),
        .O(L_num_3_fu_1028_p2_carry__3_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_5
       (.I0(shl_ln120_fu_1011_p2[35]),
        .I1(shl_ln120_fu_1011_p2[36]),
        .O(L_num_3_fu_1028_p2_carry__3_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_6
       (.I0(shl_ln120_fu_1011_p2[34]),
        .I1(shl_ln120_fu_1011_p2[35]),
        .O(L_num_3_fu_1028_p2_carry__3_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_7
       (.I0(shl_ln120_fu_1011_p2[33]),
        .I1(shl_ln120_fu_1011_p2[34]),
        .O(L_num_3_fu_1028_p2_carry__3_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__3_i_8
       (.I0(shl_ln120_fu_1011_p2[32]),
        .I1(shl_ln120_fu_1011_p2[33]),
        .O(L_num_3_fu_1028_p2_carry__3_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__4
       (.CI(L_num_3_fu_1028_p2_carry__3_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__4_n_11,L_num_3_fu_1028_p2_carry__4_n_12,L_num_3_fu_1028_p2_carry__4_n_13,L_num_3_fu_1028_p2_carry__4_n_14,L_num_3_fu_1028_p2_carry__4_n_15,L_num_3_fu_1028_p2_carry__4_n_16,L_num_3_fu_1028_p2_carry__4_n_17,L_num_3_fu_1028_p2_carry__4_n_18}),
        .DI(shl_ln120_fu_1011_p2[47:40]),
        .O(L_num_3_fu_1028_p2[48:41]),
        .S({L_num_3_fu_1028_p2_carry__4_i_1_n_11,L_num_3_fu_1028_p2_carry__4_i_2_n_11,L_num_3_fu_1028_p2_carry__4_i_3_n_11,L_num_3_fu_1028_p2_carry__4_i_4_n_11,L_num_3_fu_1028_p2_carry__4_i_5_n_11,L_num_3_fu_1028_p2_carry__4_i_6_n_11,L_num_3_fu_1028_p2_carry__4_i_7_n_11,L_num_3_fu_1028_p2_carry__4_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_1
       (.I0(shl_ln120_fu_1011_p2[47]),
        .I1(shl_ln120_fu_1011_p2[48]),
        .O(L_num_3_fu_1028_p2_carry__4_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_2
       (.I0(shl_ln120_fu_1011_p2[46]),
        .I1(shl_ln120_fu_1011_p2[47]),
        .O(L_num_3_fu_1028_p2_carry__4_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_3
       (.I0(shl_ln120_fu_1011_p2[45]),
        .I1(shl_ln120_fu_1011_p2[46]),
        .O(L_num_3_fu_1028_p2_carry__4_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_4
       (.I0(shl_ln120_fu_1011_p2[44]),
        .I1(shl_ln120_fu_1011_p2[45]),
        .O(L_num_3_fu_1028_p2_carry__4_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_5
       (.I0(shl_ln120_fu_1011_p2[43]),
        .I1(shl_ln120_fu_1011_p2[44]),
        .O(L_num_3_fu_1028_p2_carry__4_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_6
       (.I0(shl_ln120_fu_1011_p2[42]),
        .I1(shl_ln120_fu_1011_p2[43]),
        .O(L_num_3_fu_1028_p2_carry__4_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_7
       (.I0(shl_ln120_fu_1011_p2[41]),
        .I1(shl_ln120_fu_1011_p2[42]),
        .O(L_num_3_fu_1028_p2_carry__4_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__4_i_8
       (.I0(shl_ln120_fu_1011_p2[40]),
        .I1(shl_ln120_fu_1011_p2[41]),
        .O(L_num_3_fu_1028_p2_carry__4_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__5
       (.CI(L_num_3_fu_1028_p2_carry__4_n_11),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_1028_p2_carry__5_n_11,L_num_3_fu_1028_p2_carry__5_n_12,L_num_3_fu_1028_p2_carry__5_n_13,L_num_3_fu_1028_p2_carry__5_n_14,L_num_3_fu_1028_p2_carry__5_n_15,L_num_3_fu_1028_p2_carry__5_n_16,L_num_3_fu_1028_p2_carry__5_n_17,L_num_3_fu_1028_p2_carry__5_n_18}),
        .DI(shl_ln120_fu_1011_p2[55:48]),
        .O(L_num_3_fu_1028_p2[56:49]),
        .S({L_num_3_fu_1028_p2_carry__5_i_1_n_11,L_num_3_fu_1028_p2_carry__5_i_2_n_11,L_num_3_fu_1028_p2_carry__5_i_3_n_11,L_num_3_fu_1028_p2_carry__5_i_4_n_11,L_num_3_fu_1028_p2_carry__5_i_5_n_11,L_num_3_fu_1028_p2_carry__5_i_6_n_11,L_num_3_fu_1028_p2_carry__5_i_7_n_11,L_num_3_fu_1028_p2_carry__5_i_8_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_1
       (.I0(shl_ln120_fu_1011_p2[55]),
        .I1(shl_ln120_fu_1011_p2[56]),
        .O(L_num_3_fu_1028_p2_carry__5_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_2
       (.I0(shl_ln120_fu_1011_p2[54]),
        .I1(shl_ln120_fu_1011_p2[55]),
        .O(L_num_3_fu_1028_p2_carry__5_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_3
       (.I0(shl_ln120_fu_1011_p2[53]),
        .I1(shl_ln120_fu_1011_p2[54]),
        .O(L_num_3_fu_1028_p2_carry__5_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_4
       (.I0(shl_ln120_fu_1011_p2[52]),
        .I1(shl_ln120_fu_1011_p2[53]),
        .O(L_num_3_fu_1028_p2_carry__5_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_5
       (.I0(shl_ln120_fu_1011_p2[51]),
        .I1(shl_ln120_fu_1011_p2[52]),
        .O(L_num_3_fu_1028_p2_carry__5_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_6
       (.I0(shl_ln120_fu_1011_p2[50]),
        .I1(shl_ln120_fu_1011_p2[51]),
        .O(L_num_3_fu_1028_p2_carry__5_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_7
       (.I0(shl_ln120_fu_1011_p2[49]),
        .I1(shl_ln120_fu_1011_p2[50]),
        .O(L_num_3_fu_1028_p2_carry__5_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__5_i_8
       (.I0(shl_ln120_fu_1011_p2[48]),
        .I1(shl_ln120_fu_1011_p2[49]),
        .O(L_num_3_fu_1028_p2_carry__5_i_8_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_1028_p2_carry__6
       (.CI(L_num_3_fu_1028_p2_carry__5_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_L_num_3_fu_1028_p2_carry__6_CO_UNCONNECTED[7:5],L_num_3_fu_1028_p2_carry__6_n_14,L_num_3_fu_1028_p2_carry__6_n_15,L_num_3_fu_1028_p2_carry__6_n_16,L_num_3_fu_1028_p2_carry__6_n_17,L_num_3_fu_1028_p2_carry__6_n_18}),
        .DI({1'b0,1'b0,1'b0,shl_ln120_fu_1011_p2[60:56]}),
        .O({NLW_L_num_3_fu_1028_p2_carry__6_O_UNCONNECTED[7:6],L_num_3_fu_1028_p2[62:57]}),
        .S({1'b0,1'b0,L_num_3_fu_1028_p2_carry__6_i_1_n_11,L_num_3_fu_1028_p2_carry__6_i_2_n_11,L_num_3_fu_1028_p2_carry__6_i_3_n_11,L_num_3_fu_1028_p2_carry__6_i_4_n_11,L_num_3_fu_1028_p2_carry__6_i_5_n_11,L_num_3_fu_1028_p2_carry__6_i_6_n_11}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_1
       (.I0(shl_ln120_fu_1011_p2[61]),
        .I1(shl_ln120_fu_1011_p2[62]),
        .O(L_num_3_fu_1028_p2_carry__6_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_2
       (.I0(shl_ln120_fu_1011_p2[60]),
        .I1(shl_ln120_fu_1011_p2[61]),
        .O(L_num_3_fu_1028_p2_carry__6_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_3
       (.I0(shl_ln120_fu_1011_p2[59]),
        .I1(shl_ln120_fu_1011_p2[60]),
        .O(L_num_3_fu_1028_p2_carry__6_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_4
       (.I0(shl_ln120_fu_1011_p2[58]),
        .I1(shl_ln120_fu_1011_p2[59]),
        .O(L_num_3_fu_1028_p2_carry__6_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_5
       (.I0(shl_ln120_fu_1011_p2[57]),
        .I1(shl_ln120_fu_1011_p2[58]),
        .O(L_num_3_fu_1028_p2_carry__6_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry__6_i_6
       (.I0(shl_ln120_fu_1011_p2[56]),
        .I1(shl_ln120_fu_1011_p2[57]),
        .O(L_num_3_fu_1028_p2_carry__6_i_6_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    L_num_3_fu_1028_p2_carry_i_1
       (.I0(sext_ln121_reg_1730[0]),
        .O(L_num_3_fu_1028_p2_carry_i_1_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_2
       (.I0(shl_ln120_fu_1011_p2[8]),
        .I1(sext_ln121_reg_1730[8]),
        .O(L_num_3_fu_1028_p2_carry_i_2_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_3
       (.I0(shl_ln120_fu_1011_p2[7]),
        .I1(sext_ln121_reg_1730[7]),
        .O(L_num_3_fu_1028_p2_carry_i_3_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_4
       (.I0(shl_ln120_fu_1011_p2[6]),
        .I1(sext_ln121_reg_1730[6]),
        .O(L_num_3_fu_1028_p2_carry_i_4_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_5
       (.I0(shl_ln120_fu_1011_p2[5]),
        .I1(sext_ln121_reg_1730[5]),
        .O(L_num_3_fu_1028_p2_carry_i_5_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_6
       (.I0(shl_ln120_fu_1011_p2[4]),
        .I1(sext_ln121_reg_1730[4]),
        .O(L_num_3_fu_1028_p2_carry_i_6_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_7
       (.I0(shl_ln120_fu_1011_p2[3]),
        .I1(sext_ln121_reg_1730[3]),
        .O(L_num_3_fu_1028_p2_carry_i_7_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_8
       (.I0(shl_ln120_fu_1011_p2[2]),
        .I1(sext_ln121_reg_1730[2]),
        .O(L_num_3_fu_1028_p2_carry_i_8_n_11));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_1028_p2_carry_i_9
       (.I0(shl_ln120_fu_1011_p2[1]),
        .I1(sext_ln121_reg_1730[1]),
        .O(L_num_3_fu_1028_p2_carry_i_9_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 P_U
       (.CO(icmp_ln208_fu_959_p20_in),
        .D(p_1_in),
        .DI({P_U_n_60,P_U_n_61,P_U_n_62,P_U_n_63,P_U_n_64,P_U_n_65,P_U_n_66,P_U_n_67}),
        .E(L_num_1_reg_4020),
        .\K_load_reg_1827_reg[3] (P_U_n_34),
        .L_num_1_reg_4021(L_num_1_reg_4021),
        .\L_num_1_reg_402_reg[0] (\temp_12_reg_382_reg_n_11_[0] ),
        .\L_num_1_reg_402_reg[10] (\temp_12_reg_382_reg_n_11_[10] ),
        .\L_num_1_reg_402_reg[11] (\temp_12_reg_382_reg_n_11_[11] ),
        .\L_num_1_reg_402_reg[12] (\temp_12_reg_382_reg_n_11_[12] ),
        .\L_num_1_reg_402_reg[13] (\temp_12_reg_382_reg_n_11_[13] ),
        .\L_num_1_reg_402_reg[14] (\temp_12_reg_382_reg_n_11_[14] ),
        .\L_num_1_reg_402_reg[14]_0 (shl_ln120_fu_1011_p2[14:1]),
        .\L_num_1_reg_402_reg[14]_1 (icmp_ln144_fu_1017_p2),
        .\L_num_1_reg_402_reg[1] (\temp_12_reg_382_reg_n_11_[1] ),
        .\L_num_1_reg_402_reg[2] (\temp_12_reg_382_reg_n_11_[2] ),
        .\L_num_1_reg_402_reg[3] (\temp_12_reg_382_reg_n_11_[3] ),
        .\L_num_1_reg_402_reg[4] (\temp_12_reg_382_reg_n_11_[4] ),
        .\L_num_1_reg_402_reg[5] (\temp_12_reg_382_reg_n_11_[5] ),
        .\L_num_1_reg_402_reg[6] (\temp_12_reg_382_reg_n_11_[6] ),
        .\L_num_1_reg_402_reg[7] (\temp_12_reg_382_reg_n_11_[7] ),
        .\L_num_1_reg_402_reg[8] (\temp_12_reg_382_reg_n_11_[8] ),
        .\L_num_1_reg_402_reg[9] (\temp_12_reg_382_reg_n_11_[9] ),
        .L_num_3_fu_1028_p2(L_num_3_fu_1028_p2[14:1]),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S({P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42,P_U_n_43}),
        .SR(idx107_fu_1900),
        .\add_ln232_reg_1817_reg[3] (m_reg_433),
        .add_ln39_2_fu_1335_p2_carry_i_9_0(K_load_reg_1827),
        .add_ln39_2_fu_1335_p2_carry_i_9_1(\icmp_ln55_reg_1777_reg_n_11_[0] ),
        .\ap_CS_fsm_reg[10] (P_U_n_30),
        .\ap_CS_fsm_reg[10]_0 (P_ce0),
        .\ap_CS_fsm_reg[10]_1 (P_U_n_83),
        .\ap_CS_fsm_reg[11] (P_U_n_11),
        .\ap_CS_fsm_reg[11]_0 (P_U_n_12),
        .\ap_CS_fsm_reg[11]_1 (P_U_n_72),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U52_n_27,mac_muladd_16s_16s_15ns_31_4_1_U53_n_66,mac_muladd_16s_16s_15ns_31_4_1_U53_n_67,mac_muladd_16s_16s_15ns_31_4_1_U53_n_68,mac_muladd_16s_16s_15ns_31_4_1_U52_n_28,mac_muladd_16s_16s_15ns_31_4_1_U53_n_69,mac_muladd_16s_16s_15ns_31_4_1_U53_n_70,mac_muladd_16s_16s_15ns_31_4_1_U52_n_29,mac_muladd_16s_16s_15ns_31_4_1_U52_n_30,mac_muladd_16s_16s_15ns_31_4_1_U53_n_71,mac_muladd_16s_16s_15ns_31_4_1_U53_n_72,mac_muladd_16s_16s_15ns_31_4_1_U52_n_31,mac_muladd_16s_16s_15ns_31_4_1_U52_n_32,mac_muladd_16s_16s_15ns_31_4_1_U52_n_33,mac_muladd_16s_16s_15ns_31_4_1_U53_n_73,mac_muladd_16s_16s_15ns_31_4_1_U52_n_34}),
        .icmp_ln134_fu_981_p2(icmp_ln134_fu_981_p2),
        .\m_reg_433_reg[3] (data1[3:1]),
        .q00(q00_1),
        .\q0_reg[0]_0 (zext_ln197_reg_1627_reg),
        .\q0_reg[10]_0 (P_U_n_75),
        .\q0_reg[11]_0 (P_U_n_74),
        .\q0_reg[13]_0 (P_U_n_73),
        .\q0_reg[15]_0 ({P_U_n_44,P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50,P_U_n_51,P_U_n_52,P_U_n_53,P_U_n_54,P_U_n_55,P_U_n_56,P_U_n_57,P_U_n_58,P_U_n_59}),
        .\q0_reg[1]_0 (P_U_n_82),
        .\q0_reg[2]_0 (P_U_n_81),
        .\q0_reg[3]_0 (P_U_n_80),
        .\q0_reg[4]_0 (P_U_n_68),
        .\q0_reg[5]_0 (P_U_n_79),
        .\q0_reg[6]_0 (P_U_n_78),
        .\q0_reg[7]_0 (P_U_n_77),
        .\q0_reg[8]_0 (P_U_n_76),
        .\q0_reg[9]_0 (P_U_n_69),
        .\retval_0_i43_reg_422_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .sext_ln121_reg_1730(sext_ln121_reg_1730[0]),
        .temp_12_reg_382({temp_12_reg_382[14],temp_12_reg_382[12]}),
        .zext_ln229_reg_1807_reg(zext_ln229_reg_1807_reg));
  FDRE \P_load_reg_1839_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_59),
        .Q(P_load_reg_1839[0]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_49),
        .Q(P_load_reg_1839[10]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_48),
        .Q(P_load_reg_1839[11]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_47),
        .Q(P_load_reg_1839[12]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_46),
        .Q(P_load_reg_1839[13]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_45),
        .Q(P_load_reg_1839[14]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_44),
        .Q(P_load_reg_1839[15]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_58),
        .Q(P_load_reg_1839[1]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_57),
        .Q(P_load_reg_1839[2]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_56),
        .Q(P_load_reg_1839[3]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_55),
        .Q(P_load_reg_1839[4]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_54),
        .Q(P_load_reg_1839[5]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_53),
        .Q(P_load_reg_1839[6]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_52),
        .Q(P_load_reg_1839[7]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_51),
        .Q(P_load_reg_1839[8]),
        .R(1'b0));
  FDRE \P_load_reg_1839_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_50),
        .Q(P_load_reg_1839[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln204_1_reg_1685[0]_i_1 
       (.I0(\idx_fu_174_reg_n_11_[0] ),
        .O(add_ln204_1_fu_914_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln204_1_reg_1685[1]_i_1 
       (.I0(\idx_fu_174_reg_n_11_[0] ),
        .I1(\idx_fu_174_reg_n_11_[1] ),
        .O(add_ln204_1_fu_914_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln204_1_reg_1685[2]_i_1 
       (.I0(\idx_fu_174_reg_n_11_[0] ),
        .I1(\idx_fu_174_reg_n_11_[1] ),
        .I2(\idx_fu_174_reg_n_11_[2] ),
        .O(add_ln204_1_fu_914_p2[2]));
  FDRE \add_ln204_1_reg_1685_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_914_p2[0]),
        .Q(add_ln204_1_reg_1685[0]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_1685_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_914_p2[1]),
        .Q(add_ln204_1_reg_1685[1]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_1685_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_914_p2[2]),
        .Q(add_ln204_1_reg_1685[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln232_reg_1817[0]_i_1 
       (.I0(m_reg_433[0]),
        .O(data1[0]));
  FDRE \add_ln232_reg_1817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[0]),
        .Q(add_ln232_reg_1817[0]),
        .R(1'b0));
  FDRE \add_ln232_reg_1817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[1]),
        .Q(add_ln232_reg_1817[1]),
        .R(1'b0));
  FDRE \add_ln232_reg_1817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[2]),
        .Q(add_ln232_reg_1817[2]),
        .R(1'b0));
  FDRE \add_ln232_reg_1817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[3]),
        .Q(add_ln232_reg_1817[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1335_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_2_fu_1335_p2_carry_n_11,add_ln39_2_fu_1335_p2_carry_n_12,add_ln39_2_fu_1335_p2_carry_n_13,add_ln39_2_fu_1335_p2_carry_n_14,add_ln39_2_fu_1335_p2_carry_n_15,add_ln39_2_fu_1335_p2_carry_n_16,add_ln39_2_fu_1335_p2_carry_n_17,add_ln39_2_fu_1335_p2_carry_n_18}),
        .DI(P_load_reg_1839[7:0]),
        .O(add_ln39_2_fu_1335_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_100,mac_muladd_16s_16s_15ns_31_4_1_U53_n_101,mac_muladd_16s_16s_15ns_31_4_1_U53_n_102,mac_muladd_16s_16s_15ns_31_4_1_U53_n_103,mac_muladd_16s_16s_15ns_31_4_1_U53_n_104,mac_muladd_16s_16s_15ns_31_4_1_U53_n_105,mac_muladd_16s_16s_15ns_31_4_1_U53_n_106,mac_muladd_16s_16s_15ns_31_4_1_U53_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1335_p2_carry__0
       (.CI(add_ln39_2_fu_1335_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_2_fu_1335_p2_carry__0_CO_UNCONNECTED[7],add_ln39_2_fu_1335_p2_carry__0_n_12,add_ln39_2_fu_1335_p2_carry__0_n_13,add_ln39_2_fu_1335_p2_carry__0_n_14,add_ln39_2_fu_1335_p2_carry__0_n_15,add_ln39_2_fu_1335_p2_carry__0_n_16,add_ln39_2_fu_1335_p2_carry__0_n_17,add_ln39_2_fu_1335_p2_carry__0_n_18}),
        .DI({1'b0,P_load_reg_1839[14:8]}),
        .O(add_ln39_2_fu_1335_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_57,mac_muladd_16s_16s_15ns_31_4_1_U53_n_58,mac_muladd_16s_16s_15ns_31_4_1_U53_n_59,mac_muladd_16s_16s_15ns_31_4_1_U53_n_60,mac_muladd_16s_16s_15ns_31_4_1_U53_n_61,mac_muladd_16s_16s_15ns_31_4_1_U53_n_62,mac_muladd_16s_16s_15ns_31_4_1_U53_n_63,mac_muladd_16s_16s_15ns_31_4_1_U53_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1422_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_4_fu_1422_p2_carry_n_11,add_ln39_4_fu_1422_p2_carry_n_12,add_ln39_4_fu_1422_p2_carry_n_13,add_ln39_4_fu_1422_p2_carry_n_14,add_ln39_4_fu_1422_p2_carry_n_15,add_ln39_4_fu_1422_p2_carry_n_16,add_ln39_4_fu_1422_p2_carry_n_17,add_ln39_4_fu_1422_p2_carry_n_18}),
        .DI(K_load_reg_1827[7:0]),
        .O(add_ln39_4_fu_1422_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_55,mac_muladd_16s_16s_15ns_31_4_1_U54_n_56,mac_muladd_16s_16s_15ns_31_4_1_U54_n_57,mac_muladd_16s_16s_15ns_31_4_1_U54_n_58,mac_muladd_16s_16s_15ns_31_4_1_U54_n_59,mac_muladd_16s_16s_15ns_31_4_1_U54_n_60,mac_muladd_16s_16s_15ns_31_4_1_U54_n_61,mac_muladd_16s_16s_15ns_31_4_1_U54_n_62}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1422_p2_carry__0
       (.CI(add_ln39_4_fu_1422_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_4_fu_1422_p2_carry__0_CO_UNCONNECTED[7],add_ln39_4_fu_1422_p2_carry__0_n_12,add_ln39_4_fu_1422_p2_carry__0_n_13,add_ln39_4_fu_1422_p2_carry__0_n_14,add_ln39_4_fu_1422_p2_carry__0_n_15,add_ln39_4_fu_1422_p2_carry__0_n_16,add_ln39_4_fu_1422_p2_carry__0_n_17,add_ln39_4_fu_1422_p2_carry__0_n_18}),
        .DI({1'b0,K_load_reg_1827[14:8]}),
        .O(add_ln39_4_fu_1422_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_12,mac_muladd_16s_16s_15ns_31_4_1_U54_n_13,mac_muladd_16s_16s_15ns_31_4_1_U54_n_14,mac_muladd_16s_16s_15ns_31_4_1_U54_n_15,mac_muladd_16s_16s_15ns_31_4_1_U54_n_16,mac_muladd_16s_16s_15ns_31_4_1_U54_n_17,mac_muladd_16s_16s_15ns_31_4_1_U54_n_18,mac_muladd_16s_16s_15ns_31_4_1_U54_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1174_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_1174_p2_carry_n_11,add_ln39_fu_1174_p2_carry_n_12,add_ln39_fu_1174_p2_carry_n_13,add_ln39_fu_1174_p2_carry_n_14,add_ln39_fu_1174_p2_carry_n_15,add_ln39_fu_1174_p2_carry_n_16,add_ln39_fu_1174_p2_carry_n_17,add_ln39_fu_1174_p2_carry_n_18}),
        .DI(sext_ln121_reg_1730[7:0]),
        .O(add_ln39_fu_1174_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_62,mac_muladd_16s_16s_15ns_31_4_1_U52_n_63,mac_muladd_16s_16s_15ns_31_4_1_U52_n_64,mac_muladd_16s_16s_15ns_31_4_1_U52_n_65,mac_muladd_16s_16s_15ns_31_4_1_U52_n_66,mac_muladd_16s_16s_15ns_31_4_1_U52_n_67,mac_muladd_16s_16s_15ns_31_4_1_U52_n_68,mac_muladd_16s_16s_15ns_31_4_1_U52_n_69}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1174_p2_carry__0
       (.CI(add_ln39_fu_1174_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_1174_p2_carry__0_CO_UNCONNECTED[7],add_ln39_fu_1174_p2_carry__0_n_12,add_ln39_fu_1174_p2_carry__0_n_13,add_ln39_fu_1174_p2_carry__0_n_14,add_ln39_fu_1174_p2_carry__0_n_15,add_ln39_fu_1174_p2_carry__0_n_16,add_ln39_fu_1174_p2_carry__0_n_17,add_ln39_fu_1174_p2_carry__0_n_18}),
        .DI({1'b0,sext_ln121_reg_1730[14:8]}),
        .O(add_ln39_fu_1174_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_19,mac_muladd_16s_16s_15ns_31_4_1_U52_n_20,mac_muladd_16s_16s_15ns_31_4_1_U52_n_21,mac_muladd_16s_16s_15ns_31_4_1_U52_n_22,mac_muladd_16s_16s_15ns_31_4_1_U52_n_23,mac_muladd_16s_16s_15ns_31_4_1_U52_n_24,mac_muladd_16s_16s_15ns_31_4_1_U52_n_25,mac_muladd_16s_16s_15ns_31_4_1_U52_n_26}));
  FDRE \and_ln107_4_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_4_fu_678_p2),
        .Q(and_ln107_4_reg_1568),
        .R(1'b0));
  FDRE \and_ln107_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_642_p2),
        .Q(and_ln107_reg_1562),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm[0]_i_2_n_11 ),
        .I1(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_11_[0] ),
        .O(\ap_CS_fsm[0]_i_1__3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm[12]_i_2_n_11 ),
        .I2(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .I3(icmp_ln204_reg_1681),
        .O(\ap_CS_fsm[0]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h2222222A)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(i_6_fu_178_reg[3]),
        .I2(i_6_fu_178_reg[2]),
        .I3(i_6_fu_178_reg[1]),
        .I4(i_6_fu_178_reg[0]),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_11 ),
        .I1(\ap_CS_fsm[12]_i_3_n_11 ),
        .I2(ap_NS_fsm[13]),
        .I3(\ap_CS_fsm[12]_i_4_n_11 ),
        .I4(ap_CS_fsm_state10),
        .I5(icmp_ln204_fu_908_p2),
        .O(ap_NS_fsm[12]));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\idx107_fu_190[3]_i_4_n_11 ),
        .I1(\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .I2(\ap_CS_fsm[12]_i_5_n_11 ),
        .I3(\icmp_ln134_reg_1740_reg_n_11_[0] ),
        .I4(mac_muladd_16s_16s_15ns_31_4_1_U53_n_39),
        .O(\ap_CS_fsm[12]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(icmp_ln204_reg_1681),
        .I1(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state13),
        .O(\ap_CS_fsm[12]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(ap_CS_fsm_state12),
        .I1(i_fu_162_reg),
        .I2(\i_fu_162_reg[3]_0 [2]),
        .I3(\i_fu_162_reg[3]_0 [1]),
        .I4(\i_fu_162_reg[3]_0 [0]),
        .I5(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[12]_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(i_6_fu_178_reg[3]),
        .I1(i_6_fu_178_reg[0]),
        .I2(i_6_fu_178_reg[1]),
        .I3(i_6_fu_178_reg[2]),
        .O(\ap_CS_fsm[12]_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(LARc_ce0_INST_0_i_4_n_11),
        .I1(i_6_fu_178_reg[2]),
        .I2(i_6_fu_178_reg[1]),
        .I3(i_6_fu_178_reg[0]),
        .I4(i_6_fu_178_reg[3]),
        .O(ap_NS_fsm[13]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state21),
        .O(ap_NS_fsm[16]));
  LUT4 #(
    .INIT(16'hAA28)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(indvars_iv3_fu_186_reg[3]),
        .I2(m_reg_433[3]),
        .I3(\ap_CS_fsm[17]_i_2_n_11 ),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(m_reg_433[2]),
        .I1(indvars_iv3_fu_186_reg[2]),
        .I2(indvars_iv3_fu_186_reg[1]),
        .I3(m_reg_433[1]),
        .I4(indvars_iv3_fu_186_reg[0]),
        .I5(m_reg_433[0]),
        .O(\ap_CS_fsm[17]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2_n_11 ),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg_n_11_[19] ),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[1]_i_3_n_11 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg_n_11_[13] ),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state18),
        .I4(\ap_CS_fsm[1]_i_4_n_11 ),
        .O(\ap_CS_fsm[1]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(P_U_n_30),
        .I1(\ap_CS_fsm[1]_i_5_n_11 ),
        .I2(ap_CS_fsm_state7),
        .I3(Q[1]),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[1]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state6),
        .I2(\ap_CS_fsm_reg_n_11_[18] ),
        .I3(\ap_CS_fsm_reg_n_11_[14] ),
        .O(\ap_CS_fsm[1]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .O(\ap_CS_fsm[1]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[0]_i_2_n_11 ),
        .I1(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_11_[0] ),
        .I3(\LARc_d0[7] [1]),
        .I4(\LARc_d0[7] [2]),
        .O(grp_Reflection_coefficients_fu_50_ap_start_reg_reg[0]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(\i_fu_162_reg[3]_0 [1]),
        .I2(\i_fu_162_reg[3]_0 [0]),
        .I3(\i_fu_162_reg[3]_0 [2]),
        .I4(i_fu_162_reg),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm[0]_i_2_n_11 ),
        .I1(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_11_[0] ),
        .I3(\LARc_d0[7] [2]),
        .O(grp_Reflection_coefficients_fu_50_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h00003000AAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(i_fu_162_reg),
        .I2(\i_fu_162_reg[3]_0 [2]),
        .I3(\i_fu_162_reg[3]_0 [0]),
        .I4(\i_fu_162_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_2_fu_166_reg[2]),
        .I2(i_2_fu_166_reg[3]),
        .I3(i_2_fu_166_reg[0]),
        .I4(i_2_fu_166_reg[1]),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(i_2_fu_166_reg[1]),
        .I1(i_2_fu_166_reg[0]),
        .I2(i_2_fu_166_reg[3]),
        .I3(i_2_fu_166_reg[2]),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(i_3_fu_170_reg[2]),
        .I2(i_3_fu_170_reg[3]),
        .I3(i_3_fu_170_reg[1]),
        .I4(i_3_fu_170_reg[0]),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(i_3_fu_170_reg[2]),
        .I1(i_3_fu_170_reg[3]),
        .I2(i_3_fu_170_reg[1]),
        .I3(i_3_fu_170_reg[0]),
        .I4(ap_CS_fsm_state8),
        .I5(ap_NS_fsm17_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__3_n_11 ),
        .Q(\ap_CS_fsm_reg_n_11_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_11_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_11_[13] ),
        .Q(\ap_CS_fsm_reg_n_11_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_11_[14] ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(\ap_CS_fsm_reg_n_11_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_11_[18] ),
        .Q(\ap_CS_fsm_reg_n_11_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_11_[19] ),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \div_reg_411[0]_i_1 
       (.I0(icmp_ln144_fu_1017_p2),
        .O(div_3_fu_1039_p3[0]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \div_reg_411[14]_i_1 
       (.I0(mac_muladd_16s_16s_15ns_31_4_1_U53_n_39),
        .I1(\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state13),
        .I3(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .I4(icmp_ln204_reg_1681),
        .I5(\icmp_ln134_reg_1740_reg_n_11_[0] ),
        .O(L_num_1_reg_4020));
  FDRE \div_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[0]),
        .Q(div_3_fu_1039_p3[1]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[10]),
        .Q(div_3_fu_1039_p3[11]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[11]),
        .Q(div_3_fu_1039_p3[12]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[12] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[12]),
        .Q(div_3_fu_1039_p3[13]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[13] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[13]),
        .Q(div_3_fu_1039_p3[14]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[14] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[14]),
        .Q(div_3_fu_1039_p3[15]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[1]),
        .Q(div_3_fu_1039_p3[2]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[2]),
        .Q(div_3_fu_1039_p3[3]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[3]),
        .Q(div_3_fu_1039_p3[4]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[4]),
        .Q(div_3_fu_1039_p3[5]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[5]),
        .Q(div_3_fu_1039_p3[6]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[6]),
        .Q(div_3_fu_1039_p3[7]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[7]),
        .Q(div_3_fu_1039_p3[8]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[8]),
        .Q(div_3_fu_1039_p3[9]),
        .R(L_num_1_reg_4021));
  FDRE \div_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(div_3_fu_1039_p3[9]),
        .Q(div_3_fu_1039_p3[10]),
        .R(L_num_1_reg_4021));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Reflection_coefficients_fu_50_ap_start_reg_i_1
       (.I0(\LARc_d0[7] [1]),
        .I1(\ap_CS_fsm[0]_i_2_n_11 ),
        .I2(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_166[0]_i_1 
       (.I0(i_2_fu_166_reg[0]),
        .O(add_ln191_fu_841_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_fu_166[1]_i_1 
       (.I0(i_2_fu_166_reg[0]),
        .I1(i_2_fu_166_reg[1]),
        .O(add_ln191_fu_841_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_fu_166[2]_i_1 
       (.I0(i_2_fu_166_reg[2]),
        .I1(i_2_fu_166_reg[1]),
        .I2(i_2_fu_166_reg[0]),
        .O(add_ln191_fu_841_p2[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_2_fu_166[3]_i_1 
       (.I0(Q[1]),
        .I1(\i_fu_162_reg[3]_0 [1]),
        .I2(\i_fu_162_reg[3]_0 [0]),
        .I3(\i_fu_162_reg[3]_0 [2]),
        .I4(i_fu_162_reg),
        .O(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_fu_166[3]_i_2 
       (.I0(i_2_fu_166_reg[3]),
        .I1(i_2_fu_166_reg[0]),
        .I2(i_2_fu_166_reg[1]),
        .I3(i_2_fu_166_reg[2]),
        .O(add_ln191_fu_841_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_2_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_841_p2[0]),
        .Q(i_2_fu_166_reg[0]),
        .S(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_841_p2[1]),
        .Q(i_2_fu_166_reg[1]),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_841_p2[2]),
        .Q(i_2_fu_166_reg[2]),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_841_p2[3]),
        .Q(i_2_fu_166_reg[3]),
        .R(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_fu_170[0]_i_1 
       (.I0(i_3_fu_170_reg[0]),
        .O(add_ln197_fu_866_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_fu_170[1]_i_1 
       (.I0(i_3_fu_170_reg[0]),
        .I1(i_3_fu_170_reg[1]),
        .O(add_ln197_fu_866_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_fu_170[2]_i_1 
       (.I0(i_3_fu_170_reg[2]),
        .I1(i_3_fu_170_reg[1]),
        .I2(i_3_fu_170_reg[0]),
        .O(add_ln197_fu_866_p2[2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \i_3_fu_170[3]_i_1 
       (.I0(i_2_fu_166_reg[2]),
        .I1(i_2_fu_166_reg[3]),
        .I2(i_2_fu_166_reg[0]),
        .I3(i_2_fu_166_reg[1]),
        .I4(ap_CS_fsm_state6),
        .O(\i_3_fu_170[3]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_fu_170[3]_i_2 
       (.I0(i_3_fu_170_reg[3]),
        .I1(i_3_fu_170_reg[0]),
        .I2(i_3_fu_170_reg[1]),
        .I3(i_3_fu_170_reg[2]),
        .O(add_ln197_fu_866_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_866_p2[0]),
        .Q(i_3_fu_170_reg[0]),
        .R(\i_3_fu_170[3]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_866_p2[1]),
        .Q(i_3_fu_170_reg[1]),
        .R(\i_3_fu_170[3]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_866_p2[2]),
        .Q(i_3_fu_170_reg[2]),
        .R(\i_3_fu_170[3]_i_1_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_866_p2[3]),
        .Q(i_3_fu_170_reg[3]),
        .R(\i_3_fu_170[3]_i_1_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_fu_178[0]_i_1 
       (.I0(i_6_fu_178_reg[0]),
        .O(add_ln204_fu_1254_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_6_fu_178[1]_i_1 
       (.I0(i_6_fu_178_reg[0]),
        .I1(i_6_fu_178_reg[1]),
        .O(add_ln204_fu_1254_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_6_fu_178[2]_i_1 
       (.I0(i_6_fu_178_reg[2]),
        .I1(i_6_fu_178_reg[1]),
        .I2(i_6_fu_178_reg[0]),
        .O(add_ln204_fu_1254_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_6_fu_178[3]_i_1 
       (.I0(i_6_fu_178_reg[3]),
        .I1(i_6_fu_178_reg[0]),
        .I2(i_6_fu_178_reg[1]),
        .I3(i_6_fu_178_reg[2]),
        .O(add_ln204_fu_1254_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_6_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_fu_1254_p2[0]),
        .Q(i_6_fu_178_reg[0]),
        .S(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_fu_1254_p2[1]),
        .Q(i_6_fu_178_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_fu_1254_p2[2]),
        .Q(i_6_fu_178_reg[2]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_fu_1254_p2[3]),
        .Q(i_6_fu_178_reg[3]),
        .R(ap_NS_fsm115_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_162[0]_i_1 
       (.I0(\i_fu_162_reg[3]_0 [0]),
        .O(grp_fu_447_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_162[1]_i_1 
       (.I0(\i_fu_162_reg[3]_0 [0]),
        .I1(\i_fu_162_reg[3]_0 [1]),
        .O(grp_fu_447_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_162[2]_i_1 
       (.I0(i_fu_162_reg),
        .I1(\i_fu_162_reg[3]_0 [1]),
        .I2(\i_fu_162_reg[3]_0 [0]),
        .O(grp_fu_447_p2[2]));
  LUT6 #(
    .INIT(64'hEEEEECEEEEEEEAEE)) 
    \i_fu_162[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state22),
        .I2(i_fu_162_reg),
        .I3(\i_fu_162_reg[3]_0 [2]),
        .I4(\i_fu_162_reg[3]_0 [1]),
        .I5(\i_fu_162_reg[3]_0 [0]),
        .O(i_fu_16202_out));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_162[3]_i_2 
       (.I0(\i_fu_162_reg[3]_0 [2]),
        .I1(\i_fu_162_reg[3]_0 [0]),
        .I2(\i_fu_162_reg[3]_0 [1]),
        .I3(i_fu_162_reg),
        .O(grp_fu_447_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_16202_out),
        .D(grp_fu_447_p2[0]),
        .Q(\i_fu_162_reg[3]_0 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_16202_out),
        .D(grp_fu_447_p2[1]),
        .Q(\i_fu_162_reg[3]_0 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_16202_out),
        .D(grp_fu_447_p2[2]),
        .Q(i_fu_162_reg),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_16202_out),
        .D(grp_fu_447_p2[3]),
        .Q(\i_fu_162_reg[3]_0 [2]),
        .R(Q[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_466_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_466_p2_carry_n_11,icmp_ln107_fu_466_p2_carry_n_12,icmp_ln107_fu_466_p2_carry_n_13,icmp_ln107_fu_466_p2_carry_n_14,icmp_ln107_fu_466_p2_carry_n_15,icmp_ln107_fu_466_p2_carry_n_16,icmp_ln107_fu_466_p2_carry_n_17,icmp_ln107_fu_466_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O(NLW_icmp_ln107_fu_466_p2_carry_O_UNCONNECTED[7:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_466_p2_carry__0
       (.CI(icmp_ln107_fu_466_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_466_p2_carry__0_n_11,icmp_ln107_fu_466_p2_carry__0_n_12,icmp_ln107_fu_466_p2_carry__0_n_13,icmp_ln107_fu_466_p2_carry__0_n_14,icmp_ln107_fu_466_p2_carry__0_n_15,icmp_ln107_fu_466_p2_carry__0_n_16,icmp_ln107_fu_466_p2_carry__0_n_17,icmp_ln107_fu_466_p2_carry__0_n_18}),
        .DI({icmp_ln107_fu_466_p2_carry__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_466_p2_carry__0_O_UNCONNECTED[7:0]),
        .S(icmp_ln107_fu_466_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_466_p2_carry__1
       (.CI(icmp_ln107_fu_466_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_466_p2_carry__1_n_11,icmp_ln107_fu_466_p2_carry__1_n_12,icmp_ln107_fu_466_p2_carry__1_n_13,icmp_ln107_fu_466_p2_carry__1_n_14,icmp_ln107_fu_466_p2_carry__1_n_15,icmp_ln107_fu_466_p2_carry__1_n_16,icmp_ln107_fu_466_p2_carry__1_n_17,icmp_ln107_fu_466_p2_carry__1_n_18}),
        .DI(\icmp_ln107_reg_1537_reg[0]_0 ),
        .O(NLW_icmp_ln107_fu_466_p2_carry__1_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1537_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_466_p2_carry__2
       (.CI(icmp_ln107_fu_466_p2_carry__1_n_11),
        .CI_TOP(1'b0),
        .CO({CO,icmp_ln107_fu_466_p2_carry__2_n_12,icmp_ln107_fu_466_p2_carry__2_n_13,icmp_ln107_fu_466_p2_carry__2_n_14,icmp_ln107_fu_466_p2_carry__2_n_15,icmp_ln107_fu_466_p2_carry__2_n_16,icmp_ln107_fu_466_p2_carry__2_n_17,icmp_ln107_fu_466_p2_carry__2_n_18}),
        .DI(\icmp_ln107_reg_1537_reg[0]_2 ),
        .O(NLW_icmp_ln107_fu_466_p2_carry__2_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1537_reg[0]_3 ));
  FDRE \icmp_ln107_reg_1537_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(CO),
        .Q(icmp_ln107_reg_1537),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln134_reg_1740[0]_i_1 
       (.I0(\icmp_ln134_reg_1740[0]_i_2_n_11 ),
        .I1(\icmp_ln134_reg_1740[0]_i_3_n_11 ),
        .I2(\icmp_ln134_reg_1740[0]_i_4_n_11 ),
        .I3(\temp_12_reg_382_reg_n_11_[0] ),
        .I4(\temp_12_reg_382_reg_n_11_[5] ),
        .I5(\temp_12_reg_382_reg_n_11_[2] ),
        .O(icmp_ln134_fu_981_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_1740[0]_i_2 
       (.I0(\temp_12_reg_382_reg_n_11_[11] ),
        .I1(\temp_12_reg_382_reg_n_11_[9] ),
        .I2(\temp_12_reg_382_reg_n_11_[12] ),
        .I3(\temp_12_reg_382_reg_n_11_[10] ),
        .O(\icmp_ln134_reg_1740[0]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln134_reg_1740[0]_i_3 
       (.I0(\temp_12_reg_382_reg_n_11_[14] ),
        .I1(\temp_12_reg_382_reg_n_11_[13] ),
        .I2(\temp_12_reg_382_reg_n_11_[7] ),
        .I3(\temp_12_reg_382_reg_n_11_[3] ),
        .O(\icmp_ln134_reg_1740[0]_i_3_n_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_1740[0]_i_4 
       (.I0(\temp_12_reg_382_reg_n_11_[8] ),
        .I1(\temp_12_reg_382_reg_n_11_[1] ),
        .I2(\temp_12_reg_382_reg_n_11_[6] ),
        .I3(\temp_12_reg_382_reg_n_11_[4] ),
        .O(\icmp_ln134_reg_1740[0]_i_4_n_11 ));
  FDRE \icmp_ln134_reg_1740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln134_fu_981_p2),
        .Q(\icmp_ln134_reg_1740_reg_n_11_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_1017_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_1017_p2_carry_n_11,icmp_ln144_fu_1017_p2_carry_n_12,icmp_ln144_fu_1017_p2_carry_n_13,icmp_ln144_fu_1017_p2_carry_n_14,icmp_ln144_fu_1017_p2_carry_n_15,icmp_ln144_fu_1017_p2_carry_n_16,icmp_ln144_fu_1017_p2_carry_n_17,icmp_ln144_fu_1017_p2_carry_n_18}),
        .DI({icmp_ln144_fu_1017_p2_carry_i_1_n_11,icmp_ln144_fu_1017_p2_carry_i_2_n_11,icmp_ln144_fu_1017_p2_carry_i_3_n_11,icmp_ln144_fu_1017_p2_carry_i_4_n_11,icmp_ln144_fu_1017_p2_carry_i_5_n_11,icmp_ln144_fu_1017_p2_carry_i_6_n_11,icmp_ln144_fu_1017_p2_carry_i_7_n_11,icmp_ln144_fu_1017_p2_carry_i_8_n_11}),
        .O(NLW_icmp_ln144_fu_1017_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_1017_p2_carry_i_9_n_11,icmp_ln144_fu_1017_p2_carry_i_10_n_11,icmp_ln144_fu_1017_p2_carry_i_11_n_11,icmp_ln144_fu_1017_p2_carry_i_12_n_11,icmp_ln144_fu_1017_p2_carry_i_13_n_11,icmp_ln144_fu_1017_p2_carry_i_14_n_11,icmp_ln144_fu_1017_p2_carry_i_15_n_11,icmp_ln144_fu_1017_p2_carry_i_16_n_11}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_1017_p2_carry__0
       (.CI(icmp_ln144_fu_1017_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_1017_p2_carry__0_n_11,icmp_ln144_fu_1017_p2_carry__0_n_12,icmp_ln144_fu_1017_p2_carry__0_n_13,icmp_ln144_fu_1017_p2_carry__0_n_14,icmp_ln144_fu_1017_p2_carry__0_n_15,icmp_ln144_fu_1017_p2_carry__0_n_16,icmp_ln144_fu_1017_p2_carry__0_n_17,icmp_ln144_fu_1017_p2_carry__0_n_18}),
        .DI({icmp_ln144_fu_1017_p2_carry__0_i_1_n_11,icmp_ln144_fu_1017_p2_carry__0_i_2_n_11,icmp_ln144_fu_1017_p2_carry__0_i_3_n_11,icmp_ln144_fu_1017_p2_carry__0_i_4_n_11,icmp_ln144_fu_1017_p2_carry__0_i_5_n_11,icmp_ln144_fu_1017_p2_carry__0_i_6_n_11,icmp_ln144_fu_1017_p2_carry__0_i_7_n_11,icmp_ln144_fu_1017_p2_carry__0_i_8_n_11}),
        .O(NLW_icmp_ln144_fu_1017_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_1017_p2_carry__0_i_9_n_11,icmp_ln144_fu_1017_p2_carry__0_i_10_n_11,icmp_ln144_fu_1017_p2_carry__0_i_11_n_11,icmp_ln144_fu_1017_p2_carry__0_i_12_n_11,icmp_ln144_fu_1017_p2_carry__0_i_13_n_11,icmp_ln144_fu_1017_p2_carry__0_i_14_n_11,icmp_ln144_fu_1017_p2_carry__0_i_15_n_11,icmp_ln144_fu_1017_p2_carry__0_i_16_n_11}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_1
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[31]),
        .I2(shl_ln120_fu_1011_p2[30]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_1_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_10
       (.I0(shl_ln120_fu_1011_p2[29]),
        .I1(shl_ln120_fu_1011_p2[28]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_10_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_11
       (.I0(shl_ln120_fu_1011_p2[27]),
        .I1(shl_ln120_fu_1011_p2[26]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_11_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_12
       (.I0(shl_ln120_fu_1011_p2[25]),
        .I1(shl_ln120_fu_1011_p2[24]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_12_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_13
       (.I0(shl_ln120_fu_1011_p2[23]),
        .I1(shl_ln120_fu_1011_p2[22]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_13_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_14
       (.I0(shl_ln120_fu_1011_p2[21]),
        .I1(shl_ln120_fu_1011_p2[20]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_14_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_15
       (.I0(shl_ln120_fu_1011_p2[19]),
        .I1(shl_ln120_fu_1011_p2[18]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_15_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_16
       (.I0(shl_ln120_fu_1011_p2[17]),
        .I1(shl_ln120_fu_1011_p2[16]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_16_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_2
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[29]),
        .I2(shl_ln120_fu_1011_p2[28]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_2_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_3
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[27]),
        .I2(shl_ln120_fu_1011_p2[26]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_3_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_4
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[25]),
        .I2(shl_ln120_fu_1011_p2[24]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_4_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_5
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[23]),
        .I2(shl_ln120_fu_1011_p2[22]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_5_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_6
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[21]),
        .I2(shl_ln120_fu_1011_p2[20]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_6_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_7
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[19]),
        .I2(shl_ln120_fu_1011_p2[18]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_7_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__0_i_8
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[17]),
        .I2(shl_ln120_fu_1011_p2[16]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_8_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__0_i_9
       (.I0(shl_ln120_fu_1011_p2[31]),
        .I1(shl_ln120_fu_1011_p2[30]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__0_i_9_n_11));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_1017_p2_carry__1
       (.CI(icmp_ln144_fu_1017_p2_carry__0_n_11),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_1017_p2_carry__1_n_11,icmp_ln144_fu_1017_p2_carry__1_n_12,icmp_ln144_fu_1017_p2_carry__1_n_13,icmp_ln144_fu_1017_p2_carry__1_n_14,icmp_ln144_fu_1017_p2_carry__1_n_15,icmp_ln144_fu_1017_p2_carry__1_n_16,icmp_ln144_fu_1017_p2_carry__1_n_17,icmp_ln144_fu_1017_p2_carry__1_n_18}),
        .DI({icmp_ln144_fu_1017_p2_carry__1_i_1_n_11,icmp_ln144_fu_1017_p2_carry__1_i_2_n_11,icmp_ln144_fu_1017_p2_carry__1_i_3_n_11,icmp_ln144_fu_1017_p2_carry__1_i_4_n_11,icmp_ln144_fu_1017_p2_carry__1_i_5_n_11,icmp_ln144_fu_1017_p2_carry__1_i_6_n_11,icmp_ln144_fu_1017_p2_carry__1_i_7_n_11,icmp_ln144_fu_1017_p2_carry__1_i_8_n_11}),
        .O(NLW_icmp_ln144_fu_1017_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_1017_p2_carry__1_i_9_n_11,icmp_ln144_fu_1017_p2_carry__1_i_10_n_11,icmp_ln144_fu_1017_p2_carry__1_i_11_n_11,icmp_ln144_fu_1017_p2_carry__1_i_12_n_11,icmp_ln144_fu_1017_p2_carry__1_i_13_n_11,icmp_ln144_fu_1017_p2_carry__1_i_14_n_11,icmp_ln144_fu_1017_p2_carry__1_i_15_n_11,icmp_ln144_fu_1017_p2_carry__1_i_16_n_11}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_1
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[47]),
        .I2(shl_ln120_fu_1011_p2[46]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_1_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_10
       (.I0(shl_ln120_fu_1011_p2[45]),
        .I1(shl_ln120_fu_1011_p2[44]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_10_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_11
       (.I0(shl_ln120_fu_1011_p2[43]),
        .I1(shl_ln120_fu_1011_p2[42]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_11_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_12
       (.I0(shl_ln120_fu_1011_p2[41]),
        .I1(shl_ln120_fu_1011_p2[40]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_12_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_13
       (.I0(shl_ln120_fu_1011_p2[39]),
        .I1(shl_ln120_fu_1011_p2[38]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_13_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_14
       (.I0(shl_ln120_fu_1011_p2[37]),
        .I1(shl_ln120_fu_1011_p2[36]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_14_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_15
       (.I0(shl_ln120_fu_1011_p2[35]),
        .I1(shl_ln120_fu_1011_p2[34]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_15_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_16
       (.I0(shl_ln120_fu_1011_p2[33]),
        .I1(shl_ln120_fu_1011_p2[32]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_16_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_2
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[45]),
        .I2(shl_ln120_fu_1011_p2[44]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_2_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_3
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[43]),
        .I2(shl_ln120_fu_1011_p2[42]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_3_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_4
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[41]),
        .I2(shl_ln120_fu_1011_p2[40]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_4_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_5
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[39]),
        .I2(shl_ln120_fu_1011_p2[38]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_5_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_6
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[37]),
        .I2(shl_ln120_fu_1011_p2[36]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_6_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_7
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[35]),
        .I2(shl_ln120_fu_1011_p2[34]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_7_n_11));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__1_i_8
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[33]),
        .I2(shl_ln120_fu_1011_p2[32]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_8_n_11));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__1_i_9
       (.I0(shl_ln120_fu_1011_p2[47]),
        .I1(shl_ln120_fu_1011_p2[46]),
        .I2(sext_ln121_reg_1730[15]),
        .O(icmp_ln144_fu_1017_p2_carry__1_i_9_n_11));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_1017_p2_carry__2
       (.CI(icmp_ln144_fu_1017_p2_carry__1_n_11),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_1017_p2,icmp_ln144_fu_1017_p2_carry__2_n_12,icmp_ln144_fu_1017_p2_carry__2_n_13,icmp_ln144_fu_1017_p2_carry__2_n_14,icmp_ln144_fu_1017_p2_carry__2_n_15,icmp_ln144_fu_1017_p2_carry__2_n_16,icmp_ln144_fu_1017_p2_carry__2_n_17,icmp_ln144_fu_1017_p2_carry__2_n_18}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_40,mac_muladd_16s_16s_15ns_31_4_1_U53_n_41,mac_muladd_16s_16s_15ns_31_4_1_U53_n_42,mac_muladd_16s_16s_15ns_31_4_1_U53_n_43,mac_muladd_16s_16s_15ns_31_4_1_U53_n_44,mac_muladd_16s_16s_15ns_31_4_1_U53_n_45,mac_muladd_16s_16s_15ns_31_4_1_U53_n_46,mac_muladd_16s_16s_15ns_31_4_1_U53_n_47}),
        .O(NLW_icmp_ln144_fu_1017_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_48,mac_muladd_16s_16s_15ns_31_4_1_U53_n_49,mac_muladd_16s_16s_15ns_31_4_1_U53_n_50,mac_muladd_16s_16s_15ns_31_4_1_U53_n_51,mac_muladd_16s_16s_15ns_31_4_1_U53_n_52,mac_muladd_16s_16s_15ns_31_4_1_U53_n_53,mac_muladd_16s_16s_15ns_31_4_1_U53_n_54,mac_muladd_16s_16s_15ns_31_4_1_U53_n_55}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_1
       (.I0(sext_ln121_reg_1730[15]),
        .I1(shl_ln120_fu_1011_p2[15]),
        .I2(sext_ln121_reg_1730[14]),
        .I3(shl_ln120_fu_1011_p2[14]),
        .O(icmp_ln144_fu_1017_p2_carry_i_1_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_10
       (.I0(shl_ln120_fu_1011_p2[13]),
        .I1(sext_ln121_reg_1730[13]),
        .I2(shl_ln120_fu_1011_p2[12]),
        .I3(sext_ln121_reg_1730[12]),
        .O(icmp_ln144_fu_1017_p2_carry_i_10_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_11
       (.I0(shl_ln120_fu_1011_p2[11]),
        .I1(sext_ln121_reg_1730[11]),
        .I2(shl_ln120_fu_1011_p2[10]),
        .I3(sext_ln121_reg_1730[10]),
        .O(icmp_ln144_fu_1017_p2_carry_i_11_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_12
       (.I0(shl_ln120_fu_1011_p2[9]),
        .I1(sext_ln121_reg_1730[9]),
        .I2(shl_ln120_fu_1011_p2[8]),
        .I3(sext_ln121_reg_1730[8]),
        .O(icmp_ln144_fu_1017_p2_carry_i_12_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_13
       (.I0(shl_ln120_fu_1011_p2[7]),
        .I1(sext_ln121_reg_1730[7]),
        .I2(shl_ln120_fu_1011_p2[6]),
        .I3(sext_ln121_reg_1730[6]),
        .O(icmp_ln144_fu_1017_p2_carry_i_13_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_14
       (.I0(shl_ln120_fu_1011_p2[5]),
        .I1(sext_ln121_reg_1730[5]),
        .I2(shl_ln120_fu_1011_p2[4]),
        .I3(sext_ln121_reg_1730[4]),
        .O(icmp_ln144_fu_1017_p2_carry_i_14_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_15
       (.I0(shl_ln120_fu_1011_p2[3]),
        .I1(sext_ln121_reg_1730[3]),
        .I2(shl_ln120_fu_1011_p2[2]),
        .I3(sext_ln121_reg_1730[2]),
        .O(icmp_ln144_fu_1017_p2_carry_i_15_n_11));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln144_fu_1017_p2_carry_i_16
       (.I0(sext_ln121_reg_1730[0]),
        .I1(shl_ln120_fu_1011_p2[1]),
        .I2(sext_ln121_reg_1730[1]),
        .O(icmp_ln144_fu_1017_p2_carry_i_16_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_2
       (.I0(sext_ln121_reg_1730[13]),
        .I1(shl_ln120_fu_1011_p2[13]),
        .I2(sext_ln121_reg_1730[12]),
        .I3(shl_ln120_fu_1011_p2[12]),
        .O(icmp_ln144_fu_1017_p2_carry_i_2_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_3
       (.I0(sext_ln121_reg_1730[11]),
        .I1(shl_ln120_fu_1011_p2[11]),
        .I2(sext_ln121_reg_1730[10]),
        .I3(shl_ln120_fu_1011_p2[10]),
        .O(icmp_ln144_fu_1017_p2_carry_i_3_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_4
       (.I0(sext_ln121_reg_1730[9]),
        .I1(shl_ln120_fu_1011_p2[9]),
        .I2(sext_ln121_reg_1730[8]),
        .I3(shl_ln120_fu_1011_p2[8]),
        .O(icmp_ln144_fu_1017_p2_carry_i_4_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_5
       (.I0(sext_ln121_reg_1730[7]),
        .I1(shl_ln120_fu_1011_p2[7]),
        .I2(sext_ln121_reg_1730[6]),
        .I3(shl_ln120_fu_1011_p2[6]),
        .O(icmp_ln144_fu_1017_p2_carry_i_5_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_6
       (.I0(sext_ln121_reg_1730[5]),
        .I1(shl_ln120_fu_1011_p2[5]),
        .I2(sext_ln121_reg_1730[4]),
        .I3(shl_ln120_fu_1011_p2[4]),
        .O(icmp_ln144_fu_1017_p2_carry_i_6_n_11));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_1017_p2_carry_i_7
       (.I0(sext_ln121_reg_1730[3]),
        .I1(shl_ln120_fu_1011_p2[3]),
        .I2(sext_ln121_reg_1730[2]),
        .I3(shl_ln120_fu_1011_p2[2]),
        .O(icmp_ln144_fu_1017_p2_carry_i_7_n_11));
  LUT3 #(
    .INIT(8'hB2)) 
    icmp_ln144_fu_1017_p2_carry_i_8
       (.I0(sext_ln121_reg_1730[1]),
        .I1(shl_ln120_fu_1011_p2[1]),
        .I2(sext_ln121_reg_1730[0]),
        .O(icmp_ln144_fu_1017_p2_carry_i_8_n_11));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_1017_p2_carry_i_9
       (.I0(shl_ln120_fu_1011_p2[15]),
        .I1(sext_ln121_reg_1730[15]),
        .I2(shl_ln120_fu_1011_p2[14]),
        .I3(sext_ln121_reg_1730[14]),
        .O(icmp_ln144_fu_1017_p2_carry_i_9_n_11));
  FDRE \icmp_ln172_reg_1533_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln172_fu_460_p2),
        .Q(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \icmp_ln204_reg_1681[0]_i_1 
       (.I0(i_6_fu_178_reg[0]),
        .I1(i_6_fu_178_reg[1]),
        .I2(i_6_fu_178_reg[2]),
        .I3(i_6_fu_178_reg[3]),
        .O(icmp_ln204_fu_908_p2));
  FDRE \icmp_ln204_reg_1681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln204_fu_908_p2),
        .Q(icmp_ln204_reg_1681),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln208_fu_959_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln208_fu_959_p20_in,icmp_ln208_fu_959_p2_carry_n_12,icmp_ln208_fu_959_p2_carry_n_13,icmp_ln208_fu_959_p2_carry_n_14,icmp_ln208_fu_959_p2_carry_n_15,icmp_ln208_fu_959_p2_carry_n_16,icmp_ln208_fu_959_p2_carry_n_17,icmp_ln208_fu_959_p2_carry_n_18}),
        .DI({P_U_n_60,P_U_n_61,P_U_n_62,P_U_n_63,P_U_n_64,P_U_n_65,P_U_n_66,P_U_n_67}),
        .O(NLW_icmp_ln208_fu_959_p2_carry_O_UNCONNECTED[7:0]),
        .S({P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42,P_U_n_43}));
  FDRE \icmp_ln208_reg_1716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln208_fu_959_p20_in),
        .Q(\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .R(1'b0));
  CARRY8 icmp_ln219_fu_1072_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln219_fu_1072_p2_carry_n_11,icmp_ln219_fu_1072_p2_carry_n_12,icmp_ln219_fu_1072_p2_carry_n_13,icmp_ln219_fu_1072_p2_carry_n_14,icmp_ln219_fu_1072_p2_carry_n_15,icmp_ln219_fu_1072_p2_carry_n_16,icmp_ln219_fu_1072_p2_carry_n_17,icmp_ln219_fu_1072_p2_carry_n_18}),
        .DI({icmp_ln219_fu_1072_p2_carry_i_1_n_11,icmp_ln219_fu_1072_p2_carry_i_2_n_11,icmp_ln219_fu_1072_p2_carry_i_3_n_11,icmp_ln219_fu_1072_p2_carry_i_4_n_11,icmp_ln219_fu_1072_p2_carry_i_5_n_11,icmp_ln219_fu_1072_p2_carry_i_6_n_11,icmp_ln219_fu_1072_p2_carry_i_7_n_11,icmp_ln219_fu_1072_p2_carry_i_8_n_11}),
        .O(NLW_icmp_ln219_fu_1072_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln219_fu_1072_p2_carry_i_9_n_11,icmp_ln219_fu_1072_p2_carry_i_10_n_11,icmp_ln219_fu_1072_p2_carry_i_11_n_11,icmp_ln219_fu_1072_p2_carry_i_12_n_11,icmp_ln219_fu_1072_p2_carry_i_13_n_11,icmp_ln219_fu_1072_p2_carry_i_14_n_11,icmp_ln219_fu_1072_p2_carry_i_15_n_11,icmp_ln219_fu_1072_p2_carry_i_16_n_11}));
  CARRY8 icmp_ln219_fu_1072_p2_carry__0
       (.CI(icmp_ln219_fu_1072_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO(NLW_icmp_ln219_fu_1072_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln219_fu_1072_p2_carry__0_O_UNCONNECTED[7:1],icmp_ln219_fu_1072_p2_carry__0_n_26}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln219_fu_1072_p2_carry_i_1
       (.I0(temp_7_reg_1695[14]),
        .I1(temp_7_reg_1695[15]),
        .O(icmp_ln219_fu_1072_p2_carry_i_1_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_10
       (.I0(temp_7_reg_1695[12]),
        .I1(temp_7_reg_1695[13]),
        .O(icmp_ln219_fu_1072_p2_carry_i_10_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_11
       (.I0(temp_7_reg_1695[10]),
        .I1(temp_7_reg_1695[11]),
        .O(icmp_ln219_fu_1072_p2_carry_i_11_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_12
       (.I0(temp_7_reg_1695[8]),
        .I1(temp_7_reg_1695[9]),
        .O(icmp_ln219_fu_1072_p2_carry_i_12_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_13
       (.I0(temp_7_reg_1695[6]),
        .I1(temp_7_reg_1695[7]),
        .O(icmp_ln219_fu_1072_p2_carry_i_13_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_14
       (.I0(temp_7_reg_1695[4]),
        .I1(temp_7_reg_1695[5]),
        .O(icmp_ln219_fu_1072_p2_carry_i_14_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_15
       (.I0(temp_7_reg_1695[2]),
        .I1(temp_7_reg_1695[3]),
        .O(icmp_ln219_fu_1072_p2_carry_i_15_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_16
       (.I0(temp_7_reg_1695[0]),
        .I1(temp_7_reg_1695[1]),
        .O(icmp_ln219_fu_1072_p2_carry_i_16_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_2
       (.I0(temp_7_reg_1695[13]),
        .I1(temp_7_reg_1695[12]),
        .O(icmp_ln219_fu_1072_p2_carry_i_2_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_3
       (.I0(temp_7_reg_1695[11]),
        .I1(temp_7_reg_1695[10]),
        .O(icmp_ln219_fu_1072_p2_carry_i_3_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_4
       (.I0(temp_7_reg_1695[9]),
        .I1(temp_7_reg_1695[8]),
        .O(icmp_ln219_fu_1072_p2_carry_i_4_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_5
       (.I0(temp_7_reg_1695[7]),
        .I1(temp_7_reg_1695[6]),
        .O(icmp_ln219_fu_1072_p2_carry_i_5_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_6
       (.I0(temp_7_reg_1695[5]),
        .I1(temp_7_reg_1695[4]),
        .O(icmp_ln219_fu_1072_p2_carry_i_6_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_7
       (.I0(temp_7_reg_1695[3]),
        .I1(temp_7_reg_1695[2]),
        .O(icmp_ln219_fu_1072_p2_carry_i_7_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_1072_p2_carry_i_8
       (.I0(temp_7_reg_1695[1]),
        .I1(temp_7_reg_1695[0]),
        .O(icmp_ln219_fu_1072_p2_carry_i_8_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_1072_p2_carry_i_9
       (.I0(temp_7_reg_1695[14]),
        .I1(temp_7_reg_1695[15]),
        .O(icmp_ln219_fu_1072_p2_carry_i_9_n_11));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_2_fu_1346_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_2_fu_1346_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_2_fu_1346_p2,icmp_ln40_2_fu_1346_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U53_n_82}),
        .O(NLW_icmp_ln40_2_fu_1346_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_1_fu_1340_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U53_n_81}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_4_fu_1433_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_4_fu_1433_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_4_fu_1433_p2,icmp_ln40_4_fu_1433_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U54_n_22}),
        .O(NLW_icmp_ln40_4_fu_1433_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_2_fu_1427_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U54_n_21}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_1184_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_1184_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_fu_1184_p2,icmp_ln40_fu_1184_p2_carry_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U52_n_45}),
        .O(NLW_icmp_ln40_fu_1184_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_fu_1179_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U52_n_44}));
  LUT6 #(
    .INIT(64'h22222E2222222222)) 
    \icmp_ln55_1_reg_1784[0]_i_1 
       (.I0(\icmp_ln55_1_reg_1784_reg_n_11_[0] ),
        .I1(ap_CS_fsm_state13),
        .I2(temp_7_reg_1695[14]),
        .I3(temp_7_reg_1695[15]),
        .I4(\icmp_ln55_1_reg_1784[0]_i_2_n_11 ),
        .I5(\icmp_ln55_1_reg_1784[0]_i_3_n_11 ),
        .O(\icmp_ln55_1_reg_1784[0]_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln55_1_reg_1784[0]_i_2 
       (.I0(temp_7_reg_1695[12]),
        .I1(temp_7_reg_1695[13]),
        .I2(temp_7_reg_1695[0]),
        .I3(temp_7_reg_1695[1]),
        .I4(\icmp_ln55_1_reg_1784[0]_i_4_n_11 ),
        .I5(\icmp_ln55_1_reg_1784[0]_i_5_n_11 ),
        .O(\icmp_ln55_1_reg_1784[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln55_1_reg_1784[0]_i_3 
       (.I0(temp_7_reg_1695[7]),
        .I1(temp_7_reg_1695[6]),
        .I2(temp_7_reg_1695[8]),
        .I3(temp_7_reg_1695[9]),
        .I4(temp_7_reg_1695[2]),
        .I5(temp_7_reg_1695[3]),
        .O(\icmp_ln55_1_reg_1784[0]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1784[0]_i_4 
       (.I0(temp_7_reg_1695[10]),
        .I1(temp_7_reg_1695[11]),
        .O(\icmp_ln55_1_reg_1784[0]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1784[0]_i_5 
       (.I0(temp_7_reg_1695[4]),
        .I1(temp_7_reg_1695[5]),
        .O(\icmp_ln55_1_reg_1784[0]_i_5_n_11 ));
  FDRE \icmp_ln55_1_reg_1784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_1_reg_1784[0]_i_1_n_11 ),
        .Q(\icmp_ln55_1_reg_1784_reg_n_11_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000CFC0AAAAAAAA)) 
    \icmp_ln55_reg_1777[0]_i_1 
       (.I0(\icmp_ln55_reg_1777_reg_n_11_[0] ),
        .I1(div_3_fu_1039_p3[15]),
        .I2(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .I3(retval_0_i43_reg_422[15]),
        .I4(mac_muladd_16s_16s_15ns_31_4_1_U52_n_14),
        .I5(ap_CS_fsm_state13),
        .O(\icmp_ln55_reg_1777[0]_i_1_n_11 ));
  FDRE \icmp_ln55_reg_1777_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_reg_1777[0]_i_1_n_11 ),
        .Q(\icmp_ln55_reg_1777_reg_n_11_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx107_fu_190[0]_i_1 
       (.I0(idx107_fu_190_reg[0]),
        .O(add_ln210_fu_1124_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx107_fu_190[1]_i_1 
       (.I0(idx107_fu_190_reg[0]),
        .I1(idx107_fu_190_reg[1]),
        .O(add_ln210_fu_1124_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx107_fu_190[2]_i_1 
       (.I0(idx107_fu_190_reg[2]),
        .I1(idx107_fu_190_reg[1]),
        .I2(idx107_fu_190_reg[0]),
        .O(add_ln210_fu_1124_p2[2]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \idx107_fu_190[3]_i_2 
       (.I0(\idx107_fu_190[3]_i_4_n_11 ),
        .I1(\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .I2(ap_CS_fsm_state13),
        .I3(\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .I4(icmp_ln204_reg_1681),
        .O(idx107_fu_190025_out));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx107_fu_190[3]_i_3 
       (.I0(idx107_fu_190_reg[3]),
        .I1(idx107_fu_190_reg[0]),
        .I2(idx107_fu_190_reg[1]),
        .I3(idx107_fu_190_reg[2]),
        .O(add_ln210_fu_1124_p2[3]));
  LUT5 #(
    .INIT(32'h00009009)) 
    \idx107_fu_190[3]_i_4 
       (.I0(indvars_iv3_fu_186_reg[1]),
        .I1(idx107_fu_190_reg[1]),
        .I2(indvars_iv3_fu_186_reg[2]),
        .I3(idx107_fu_190_reg[2]),
        .I4(\idx107_fu_190[3]_i_5_n_11 ),
        .O(\idx107_fu_190[3]_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \idx107_fu_190[3]_i_5 
       (.I0(idx107_fu_190_reg[3]),
        .I1(indvars_iv3_fu_186_reg[3]),
        .I2(idx107_fu_190_reg[0]),
        .I3(indvars_iv3_fu_186_reg[0]),
        .O(\idx107_fu_190[3]_i_5_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(idx107_fu_190025_out),
        .D(add_ln210_fu_1124_p2[0]),
        .Q(idx107_fu_190_reg[0]),
        .R(idx107_fu_1900));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(idx107_fu_190025_out),
        .D(add_ln210_fu_1124_p2[1]),
        .Q(idx107_fu_190_reg[1]),
        .R(idx107_fu_1900));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(idx107_fu_190025_out),
        .D(add_ln210_fu_1124_p2[2]),
        .Q(idx107_fu_190_reg[2]),
        .R(idx107_fu_1900));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(idx107_fu_190025_out),
        .D(add_ln210_fu_1124_p2[3]),
        .Q(idx107_fu_190_reg[3]),
        .R(idx107_fu_1900));
  LUT5 #(
    .INIT(32'h00200000)) 
    \idx_fu_174[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(i_3_fu_170_reg[2]),
        .I2(i_3_fu_170_reg[3]),
        .I3(i_3_fu_170_reg[1]),
        .I4(i_3_fu_170_reg[0]),
        .O(ap_NS_fsm115_out));
  LUT4 #(
    .INIT(16'h0082)) 
    \idx_fu_174[2]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(indvars_iv3_fu_186_reg[3]),
        .I2(m_reg_433[3]),
        .I3(\ap_CS_fsm[17]_i_2_n_11 ),
        .O(ap_NS_fsm17_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_1_reg_1685[0]),
        .Q(\idx_fu_174_reg_n_11_[0] ),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_1_reg_1685[1]),
        .Q(\idx_fu_174_reg_n_11_[1] ),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_1_reg_1685[2]),
        .Q(\idx_fu_174_reg_n_11_[2] ),
        .R(ap_NS_fsm115_out));
  LUT1 #(
    .INIT(2'h1)) 
    \indvars_iv3_fu_186[0]_i_1 
       (.I0(indvars_iv3_fu_186_reg[0]),
        .O(add_ln204_3_fu_1265_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvars_iv3_fu_186[1]_i_1 
       (.I0(indvars_iv3_fu_186_reg[0]),
        .I1(indvars_iv3_fu_186_reg[1]),
        .O(\indvars_iv3_fu_186[1]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \indvars_iv3_fu_186[2]_i_1 
       (.I0(indvars_iv3_fu_186_reg[2]),
        .I1(indvars_iv3_fu_186_reg[1]),
        .I2(indvars_iv3_fu_186_reg[0]),
        .O(add_ln204_3_fu_1265_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \indvars_iv3_fu_186[3]_i_1 
       (.I0(indvars_iv3_fu_186_reg[3]),
        .I1(indvars_iv3_fu_186_reg[2]),
        .I2(indvars_iv3_fu_186_reg[0]),
        .I3(indvars_iv3_fu_186_reg[1]),
        .O(add_ln204_3_fu_1265_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_3_fu_1265_p2[0]),
        .Q(indvars_iv3_fu_186_reg[0]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\indvars_iv3_fu_186[1]_i_1_n_11 ),
        .Q(indvars_iv3_fu_186_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_3_fu_1265_p2[2]),
        .Q(indvars_iv3_fu_186_reg[2]),
        .R(ap_NS_fsm115_out));
  FDSE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(add_ln204_3_fu_1265_p2[3]),
        .Q(indvars_iv3_fu_186_reg[3]),
        .S(ap_NS_fsm115_out));
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_391[0]_i_1 
       (.I0(k_reg_391_reg[0]),
        .O(k_1_fu_1060_p2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \k_reg_391[1]_i_1 
       (.I0(k_reg_391_reg[0]),
        .I1(k_reg_391_reg[1]),
        .O(\k_reg_391[1]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \k_reg_391[2]_i_1 
       (.I0(k_reg_391_reg[0]),
        .I1(k_reg_391_reg[1]),
        .I2(k_reg_391_reg[2]),
        .O(k_1_fu_1060_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \k_reg_391[3]_i_1 
       (.I0(k_reg_391_reg[2]),
        .I1(k_reg_391_reg[1]),
        .I2(k_reg_391_reg[0]),
        .I3(k_reg_391_reg[3]),
        .O(k_1_fu_1060_p2[3]));
  FDRE \k_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(k_1_fu_1060_p2[0]),
        .Q(k_reg_391_reg[0]),
        .R(L_num_1_reg_4021));
  FDSE \k_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(\k_reg_391[1]_i_1_n_11 ),
        .Q(k_reg_391_reg[1]),
        .S(L_num_1_reg_4021));
  FDSE \k_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(k_1_fu_1060_p2[2]),
        .Q(k_reg_391_reg[2]),
        .S(L_num_1_reg_4021));
  FDSE \k_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(L_num_1_reg_4020),
        .D(k_1_fu_1060_p2[3]),
        .Q(k_reg_391_reg[3]),
        .S(L_num_1_reg_4021));
  FDSE \m_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1817[0]),
        .Q(m_reg_433[0]),
        .S(ap_CS_fsm_state16));
  FDRE \m_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1817[1]),
        .Q(m_reg_433[1]),
        .R(ap_CS_fsm_state16));
  FDRE \m_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1817[2]),
        .Q(m_reg_433[2]),
        .R(ap_CS_fsm_state16));
  FDRE \m_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1817[3]),
        .Q(m_reg_433[3]),
        .R(ap_CS_fsm_state16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 mac_muladd_16s_16s_15ns_31_4_1_U52
       (.B({sel0[15],B[5:4]}),
        .CO(icmp_ln40_fu_1184_p2),
        .D({P_U_n_44,P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50,P_U_n_51,P_U_n_52,P_U_n_53,P_U_n_54,P_U_n_55,P_U_n_56,P_U_n_57,P_U_n_58,P_U_n_59}),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U52_n_18),
        .DSP_ALU_INST({sel0[14:7],B[3:0],sel0[0]}),
        .DSP_A_B_DATA_INST({div_3_fu_1039_p3[15:12],div_3_fu_1039_p3[9],div_3_fu_1039_p3[6:3]}),
        .\LARc_d0[13]_INST_0_i_1 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_35),
        .\LARc_d0[13]_INST_0_i_1_0 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_27),
        .\LARc_d0[13]_INST_0_i_1_1 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_34),
        .O(icmp_ln219_fu_1072_p2_carry__0_n_26),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state16,ap_CS_fsm_state11}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_19,mac_muladd_16s_16s_15ns_31_4_1_U52_n_20,mac_muladd_16s_16s_15ns_31_4_1_U52_n_21,mac_muladd_16s_16s_15ns_31_4_1_U52_n_22,mac_muladd_16s_16s_15ns_31_4_1_U52_n_23,mac_muladd_16s_16s_15ns_31_4_1_U52_n_24,mac_muladd_16s_16s_15ns_31_4_1_U52_n_25,mac_muladd_16s_16s_15ns_31_4_1_U52_n_26}),
        .add_ln39_fu_1174_p2(add_ln39_fu_1174_p2),
        .\ap_CS_fsm_reg[15] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_35),
        .\ap_CS_fsm_reg[15]_0 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_36),
        .\ap_CS_fsm_reg[15]_1 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_37),
        .\ap_CS_fsm_reg[15]_2 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_38),
        .\ap_CS_fsm_reg[15]_3 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_39),
        .\ap_CS_fsm_reg[15]_4 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_40),
        .\ap_CS_fsm_reg[15]_5 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_41),
        .\ap_CS_fsm_reg[15]_6 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_42),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U52_n_27,mac_muladd_16s_16s_15ns_31_4_1_U52_n_28,mac_muladd_16s_16s_15ns_31_4_1_U52_n_29,mac_muladd_16s_16s_15ns_31_4_1_U52_n_30,mac_muladd_16s_16s_15ns_31_4_1_U52_n_31,mac_muladd_16s_16s_15ns_31_4_1_U52_n_32,mac_muladd_16s_16s_15ns_31_4_1_U52_n_33,mac_muladd_16s_16s_15ns_31_4_1_U52_n_34}),
        .\icmp_ln55_reg_1777_reg[0] ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_46,mac_muladd_16s_16s_15ns_31_4_1_U52_n_47,mac_muladd_16s_16s_15ns_31_4_1_U52_n_48,mac_muladd_16s_16s_15ns_31_4_1_U52_n_49,mac_muladd_16s_16s_15ns_31_4_1_U52_n_50,mac_muladd_16s_16s_15ns_31_4_1_U52_n_51,mac_muladd_16s_16s_15ns_31_4_1_U52_n_52,mac_muladd_16s_16s_15ns_31_4_1_U52_n_53}),
        .\icmp_ln55_reg_1777_reg[0]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_54,mac_muladd_16s_16s_15ns_31_4_1_U52_n_55,mac_muladd_16s_16s_15ns_31_4_1_U52_n_56,mac_muladd_16s_16s_15ns_31_4_1_U52_n_57,mac_muladd_16s_16s_15ns_31_4_1_U52_n_58,mac_muladd_16s_16s_15ns_31_4_1_U52_n_59,mac_muladd_16s_16s_15ns_31_4_1_U52_n_60,mac_muladd_16s_16s_15ns_31_4_1_U52_n_61}),
        .\icmp_ln55_reg_1777_reg[0]_1 ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_62,mac_muladd_16s_16s_15ns_31_4_1_U52_n_63,mac_muladd_16s_16s_15ns_31_4_1_U52_n_64,mac_muladd_16s_16s_15ns_31_4_1_U52_n_65,mac_muladd_16s_16s_15ns_31_4_1_U52_n_66,mac_muladd_16s_16s_15ns_31_4_1_U52_n_67,mac_muladd_16s_16s_15ns_31_4_1_U52_n_68,mac_muladd_16s_16s_15ns_31_4_1_U52_n_69}),
        .\icmp_ln55_reg_1777_reg[0]_2 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .p_reg_reg_i_10__0(mac_muladd_16s_16s_15ns_31_4_1_U53_n_36),
        .p_reg_reg_i_11__0(mac_muladd_16s_16s_15ns_31_4_1_U53_n_38),
        .\q0_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_79),
        .\q0_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_74),
        .\q0_reg[15] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_65),
        .\q0_reg[2] ({sum_fu_1179_p2[15],sum_fu_1179_p2__0}),
        .\q0_reg[2]_0 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_83),
        .\q0_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_78),
        .\q0_reg[4] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_77),
        .\q0_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_76),
        .\q0_reg[8] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_75),
        .ram_reg_0_15_0_0_i_7__0({sum_fu_1179_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U52_n_44}),
        .ram_reg_0_15_14_14_i_1({q0[14:12],q0[10:9],q0[6:5],q0[1]}),
        .ram_reg_0_15_15_15_i_1(sum_fu_1179_p2_carry__0_n_11),
        .retval_0_i43_reg_422({retval_0_i43_reg_422[15:12],retval_0_i43_reg_422[9],retval_0_i43_reg_422[6:3]}),
        .\retval_0_i43_reg_422_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_15),
        .\retval_0_i43_reg_422_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_17),
        .\retval_0_i43_reg_422_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_14),
        .\retval_0_i43_reg_422_reg[9] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_16),
        .sext_ln121_reg_1730(sext_ln121_reg_1730),
        .\sext_ln126_reg_1725_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_45),
        .sum_fu_1179_p2_carry__0(\icmp_ln55_reg_1777_reg_n_11_[0] ),
        .sum_fu_1179_p2_carry__0_0(\icmp_ln55_1_reg_1784_reg_n_11_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 mac_muladd_16s_16s_15ns_31_4_1_U53
       (.B({sel0[15],B[5:4]}),
        .CO(icmp_ln40_2_fu_1346_p2),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_40,mac_muladd_16s_16s_15ns_31_4_1_U53_n_41,mac_muladd_16s_16s_15ns_31_4_1_U53_n_42,mac_muladd_16s_16s_15ns_31_4_1_U53_n_43,mac_muladd_16s_16s_15ns_31_4_1_U53_n_44,mac_muladd_16s_16s_15ns_31_4_1_U53_n_45,mac_muladd_16s_16s_15ns_31_4_1_U53_n_46,mac_muladd_16s_16s_15ns_31_4_1_U53_n_47}),
        .E(K_ce0),
        .\K_load_reg_1827_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_56),
        .\LARc_d0[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_15),
        .\LARc_d0[14] (div_3_fu_1039_p3[14:1]),
        .\LARc_d0[15]_INST_0_i_2 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_17),
        .\LARc_d0[15]_INST_0_i_2_0 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_16),
        .O(icmp_ln219_fu_1072_p2_carry__0_n_26),
        .\P_load_reg_1839_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_82),
        .\P_load_reg_1839_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_57,mac_muladd_16s_16s_15ns_31_4_1_U53_n_58,mac_muladd_16s_16s_15ns_31_4_1_U53_n_59,mac_muladd_16s_16s_15ns_31_4_1_U53_n_60,mac_muladd_16s_16s_15ns_31_4_1_U53_n_61,mac_muladd_16s_16s_15ns_31_4_1_U53_n_62,mac_muladd_16s_16s_15ns_31_4_1_U53_n_63,mac_muladd_16s_16s_15ns_31_4_1_U53_n_64}),
        .\P_load_reg_1839_reg[15]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_84,mac_muladd_16s_16s_15ns_31_4_1_U53_n_85,mac_muladd_16s_16s_15ns_31_4_1_U53_n_86,mac_muladd_16s_16s_15ns_31_4_1_U53_n_87,mac_muladd_16s_16s_15ns_31_4_1_U53_n_88,mac_muladd_16s_16s_15ns_31_4_1_U53_n_89,mac_muladd_16s_16s_15ns_31_4_1_U53_n_90,mac_muladd_16s_16s_15ns_31_4_1_U53_n_91}),
        .\P_load_reg_1839_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_92,mac_muladd_16s_16s_15ns_31_4_1_U53_n_93,mac_muladd_16s_16s_15ns_31_4_1_U53_n_94,mac_muladd_16s_16s_15ns_31_4_1_U53_n_95,mac_muladd_16s_16s_15ns_31_4_1_U53_n_96,mac_muladd_16s_16s_15ns_31_4_1_U53_n_97,mac_muladd_16s_16s_15ns_31_4_1_U53_n_98,mac_muladd_16s_16s_15ns_31_4_1_U53_n_99}),
        .\P_load_reg_1839_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_100,mac_muladd_16s_16s_15ns_31_4_1_U53_n_101,mac_muladd_16s_16s_15ns_31_4_1_U53_n_102,mac_muladd_16s_16s_15ns_31_4_1_U53_n_103,mac_muladd_16s_16s_15ns_31_4_1_U53_n_104,mac_muladd_16s_16s_15ns_31_4_1_U53_n_105,mac_muladd_16s_16s_15ns_31_4_1_U53_n_106,mac_muladd_16s_16s_15ns_31_4_1_U53_n_107}),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state16,ap_CS_fsm_state13}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_48,mac_muladd_16s_16s_15ns_31_4_1_U53_n_49,mac_muladd_16s_16s_15ns_31_4_1_U53_n_50,mac_muladd_16s_16s_15ns_31_4_1_U53_n_51,mac_muladd_16s_16s_15ns_31_4_1_U53_n_52,mac_muladd_16s_16s_15ns_31_4_1_U53_n_53,mac_muladd_16s_16s_15ns_31_4_1_U53_n_54,mac_muladd_16s_16s_15ns_31_4_1_U53_n_55}),
        .add_ln39_2_fu_1335_p2(add_ln39_2_fu_1335_p2),
        .\ap_CS_fsm_reg[15] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_65),
        .\ap_CS_fsm_reg[15]_0 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_74),
        .\ap_CS_fsm_reg[15]_1 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_75),
        .\ap_CS_fsm_reg[15]_2 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_76),
        .\ap_CS_fsm_reg[15]_3 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_77),
        .\ap_CS_fsm_reg[15]_4 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_78),
        .\ap_CS_fsm_reg[15]_5 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_79),
        .\ap_CS_fsm_reg[15]_6 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_83),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U53_n_66,mac_muladd_16s_16s_15ns_31_4_1_U53_n_67,mac_muladd_16s_16s_15ns_31_4_1_U53_n_68,mac_muladd_16s_16s_15ns_31_4_1_U53_n_69,mac_muladd_16s_16s_15ns_31_4_1_U53_n_70,mac_muladd_16s_16s_15ns_31_4_1_U53_n_71,mac_muladd_16s_16s_15ns_31_4_1_U53_n_72,mac_muladd_16s_16s_15ns_31_4_1_U53_n_73}),
        .\div_reg_411_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_38),
        .\div_reg_411_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_29),
        .\div_reg_411_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_30),
        .\div_reg_411_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_31),
        .\div_reg_411_reg[13] ({sel0[14:7],B[3:0],sel0[0]}),
        .\div_reg_411_reg[13]_0 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_32),
        .\div_reg_411_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_37),
        .\div_reg_411_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_24),
        .\div_reg_411_reg[8] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_26),
        .\div_reg_411_reg[9] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_28),
        .icmp_ln144_fu_1017_p2_carry__2(\L_num_1_reg_402_reg_n_11_[62] ),
        .icmp_ln204_reg_1681(icmp_ln204_reg_1681),
        .\icmp_ln208_reg_1716_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .\k_reg_391_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_39),
        .\k_reg_391_reg[3]_0 (k_reg_391_reg),
        .p_reg_reg_i_20(icmp_ln144_fu_1017_p2),
        .q00({K_U_n_13,K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28}),
        .\q0_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_38),
        .\q0_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_37),
        .\q0_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_36),
        .\q0_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_35),
        .\q0_reg[1] (sum_1_fu_1340_p2[15:14]),
        .\q0_reg[1]_0 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_42),
        .\q0_reg[5] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_41),
        .\q0_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_40),
        .\q0_reg[9] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_39),
        .ram_reg_0_15_14_14_i_1(sum_1_fu_1340_p2_carry__0_n_11),
        .ram_reg_0_15_15_15_i_1({q0[15],q0[11],q0[8:7],q0[4:2],q0[0]}),
        .ram_reg_0_15_1_1_i_2__0({sum_1_fu_1340_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U53_n_81}),
        .retval_0_i43_reg_422(retval_0_i43_reg_422[14:0]),
        .\retval_0_i43_reg_422_reg[0] (\icmp_ln208_reg_1716_reg_n_11_[0] ),
        .\retval_0_i43_reg_422_reg[0]_0 (\icmp_ln172_reg_1533_reg_n_11_[0] ),
        .\retval_0_i43_reg_422_reg[0]_1 (\icmp_ln134_reg_1740_reg_n_11_[0] ),
        .\retval_0_i43_reg_422_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_34),
        .\retval_0_i43_reg_422_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_35),
        .\retval_0_i43_reg_422_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_33),
        .\retval_0_i43_reg_422_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_36),
        .\retval_0_i43_reg_422_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_27),
        .sext_ln121_reg_1730(sext_ln121_reg_1730[15]),
        .shl_ln120_fu_1011_p2(shl_ln120_fu_1011_p2[62:48]),
        .sum_1_fu_1340_p2_carry__0(P_U_n_34),
        .sum_1_fu_1340_p2_carry__0_0(P_load_reg_1839));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 mac_muladd_16s_16s_15ns_31_4_1_U54
       (.B({sel0[15:7],B,sel0[0]}),
        .CO(icmp_ln40_4_fu_1433_p2),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U54_n_11),
        .DSP_ALU_INST(P_ce0),
        .\K_load_reg_1827_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U54_n_22),
        .\K_load_reg_1827_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_39,mac_muladd_16s_16s_15ns_31_4_1_U54_n_40,mac_muladd_16s_16s_15ns_31_4_1_U54_n_41,mac_muladd_16s_16s_15ns_31_4_1_U54_n_42,mac_muladd_16s_16s_15ns_31_4_1_U54_n_43,mac_muladd_16s_16s_15ns_31_4_1_U54_n_44,mac_muladd_16s_16s_15ns_31_4_1_U54_n_45,mac_muladd_16s_16s_15ns_31_4_1_U54_n_46}),
        .\K_load_reg_1827_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_47,mac_muladd_16s_16s_15ns_31_4_1_U54_n_48,mac_muladd_16s_16s_15ns_31_4_1_U54_n_49,mac_muladd_16s_16s_15ns_31_4_1_U54_n_50,mac_muladd_16s_16s_15ns_31_4_1_U54_n_51,mac_muladd_16s_16s_15ns_31_4_1_U54_n_52,mac_muladd_16s_16s_15ns_31_4_1_U54_n_53,mac_muladd_16s_16s_15ns_31_4_1_U54_n_54}),
        .\K_load_reg_1827_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_55,mac_muladd_16s_16s_15ns_31_4_1_U54_n_56,mac_muladd_16s_16s_15ns_31_4_1_U54_n_57,mac_muladd_16s_16s_15ns_31_4_1_U54_n_58,mac_muladd_16s_16s_15ns_31_4_1_U54_n_59,mac_muladd_16s_16s_15ns_31_4_1_U54_n_60,mac_muladd_16s_16s_15ns_31_4_1_U54_n_61,mac_muladd_16s_16s_15ns_31_4_1_U54_n_62}),
        .O(sum_2_fu_1427_p2[15:14]),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state13}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_12,mac_muladd_16s_16s_15ns_31_4_1_U54_n_13,mac_muladd_16s_16s_15ns_31_4_1_U54_n_14,mac_muladd_16s_16s_15ns_31_4_1_U54_n_15,mac_muladd_16s_16s_15ns_31_4_1_U54_n_16,mac_muladd_16s_16s_15ns_31_4_1_U54_n_17,mac_muladd_16s_16s_15ns_31_4_1_U54_n_18,mac_muladd_16s_16s_15ns_31_4_1_U54_n_19}),
        .add_ln39_4_fu_1422_p2(add_ln39_4_fu_1422_p2),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U54_n_23,mac_muladd_16s_16s_15ns_31_4_1_U54_n_24,mac_muladd_16s_16s_15ns_31_4_1_U54_n_25,mac_muladd_16s_16s_15ns_31_4_1_U54_n_26,mac_muladd_16s_16s_15ns_31_4_1_U54_n_27,mac_muladd_16s_16s_15ns_31_4_1_U54_n_28,mac_muladd_16s_16s_15ns_31_4_1_U54_n_29,mac_muladd_16s_16s_15ns_31_4_1_U54_n_30,mac_muladd_16s_16s_15ns_31_4_1_U54_n_31,mac_muladd_16s_16s_15ns_31_4_1_U54_n_32,mac_muladd_16s_16s_15ns_31_4_1_U54_n_33,mac_muladd_16s_16s_15ns_31_4_1_U54_n_34,mac_muladd_16s_16s_15ns_31_4_1_U54_n_35,mac_muladd_16s_16s_15ns_31_4_1_U54_n_36,mac_muladd_16s_16s_15ns_31_4_1_U54_n_37,mac_muladd_16s_16s_15ns_31_4_1_U54_n_38}),
        .icmp_ln40_4_fu_1433_p2_carry_i_2(sum_2_fu_1427_p2_carry__0_n_11),
        .q00(q00_1),
        .\q0_reg[15] (q0),
        .ram_reg_0_15_0_0_i_7__1({sum_2_fu_1427_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U54_n_21}),
        .sum_2_fu_1427_p2_carry__0(K_U_n_12),
        .sum_2_fu_1427_p2_carry__0_0(K_load_reg_1827));
  FDRE \or_ln107_reg_1573_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_684_p2),
        .Q(or_ln107_reg_1573),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[3]_i_1 
       (.I0(Q[0]),
        .I1(\LARc_d0[7] [2]),
        .I2(\LARc_d0[7] [0]),
        .I3(\q0_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q3[3]_i_1 
       (.I0(Q[0]),
        .I1(\LARc_d0[7] [2]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAFFEA00EA00EA00)) 
    ram_reg_bram_0_i_2
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .I2(grp_Reflection_coefficients_fu_50_ap_start_reg),
        .I3(\LARc_d0[7] [2]),
        .I4(\LARc_d0[7] [0]),
        .I5(grp_Autocorrelation_fu_40_L_ACF_ce0),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_bram_0_i_8
       (.I0(Q[1]),
        .I1(i_fu_162_reg),
        .I2(\LARc_d0[7] [2]),
        .I3(grp_Autocorrelation_fu_40_L_ACF_address0),
        .O(address0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[10]_i_1 
       (.I0(div_3_fu_1039_p3[10]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[10]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[11]_i_1 
       (.I0(div_3_fu_1039_p3[11]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[11]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[12]_i_1 
       (.I0(div_3_fu_1039_p3[12]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[12]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[13]_i_1 
       (.I0(div_3_fu_1039_p3[13]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[13]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[14]_i_1 
       (.I0(div_3_fu_1039_p3[14]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[14]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[15]_i_2 
       (.I0(div_3_fu_1039_p3[15]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[15]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[5]_i_1 
       (.I0(div_3_fu_1039_p3[5]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[5]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[6]_i_1 
       (.I0(div_3_fu_1039_p3[6]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[6]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[7]_i_1 
       (.I0(div_3_fu_1039_p3[7]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[7]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[8]_i_1 
       (.I0(div_3_fu_1039_p3[8]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[8]_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_i43_reg_422[9]_i_1 
       (.I0(div_3_fu_1039_p3[9]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .O(\retval_0_i43_reg_422[9]_i_1_n_11 ));
  FDRE \retval_0_i43_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(div_3_fu_1039_p3[0]),
        .Q(retval_0_i43_reg_422[0]),
        .R(P_U_n_72));
  FDRE \retval_0_i43_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[10]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[10]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[11]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[11]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[12] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[12]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[12]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[13] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[13]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[13]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[14] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[14]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[14]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[15] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[15]_i_2_n_11 ),
        .Q(retval_0_i43_reg_422[15]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(div_3_fu_1039_p3[1]),
        .Q(retval_0_i43_reg_422[1]),
        .R(P_U_n_72));
  FDRE \retval_0_i43_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(div_3_fu_1039_p3[2]),
        .Q(retval_0_i43_reg_422[2]),
        .R(P_U_n_72));
  FDRE \retval_0_i43_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(div_3_fu_1039_p3[3]),
        .Q(retval_0_i43_reg_422[3]),
        .R(P_U_n_72));
  FDRE \retval_0_i43_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(div_3_fu_1039_p3[4]),
        .Q(retval_0_i43_reg_422[4]),
        .R(P_U_n_72));
  FDRE \retval_0_i43_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[5]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[5]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[6]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[6]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[7]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[7]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[8]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[8]),
        .R(1'b0));
  FDRE \retval_0_i43_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(P_U_n_11),
        .D(\retval_0_i43_reg_422[9]_i_1_n_11 ),
        .Q(retval_0_i43_reg_422[9]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_59),
        .Q(sext_ln121_reg_1730[0]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_49),
        .Q(sext_ln121_reg_1730[10]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_48),
        .Q(sext_ln121_reg_1730[11]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_47),
        .Q(sext_ln121_reg_1730[12]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_46),
        .Q(sext_ln121_reg_1730[13]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_45),
        .Q(sext_ln121_reg_1730[14]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_44),
        .Q(sext_ln121_reg_1730[15]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_58),
        .Q(sext_ln121_reg_1730[1]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_57),
        .Q(sext_ln121_reg_1730[2]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_56),
        .Q(sext_ln121_reg_1730[3]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_55),
        .Q(sext_ln121_reg_1730[4]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_54),
        .Q(sext_ln121_reg_1730[5]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_53),
        .Q(sext_ln121_reg_1730[6]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_52),
        .Q(sext_ln121_reg_1730[7]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_51),
        .Q(sext_ln121_reg_1730[8]),
        .R(1'b0));
  FDRE \sext_ln126_reg_1725_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_50),
        .Q(sext_ln121_reg_1730[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[0]_i_1 
       (.I0(zext_ln107_fu_765_p1),
        .I1(and_ln107_reg_1562),
        .I2(icmp_ln107_reg_1537),
        .I3(or_ln107_reg_1573),
        .I4(\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_0 ),
        .O(sh_prom_cast_cast_cast_fu_782_p1));
  LUT6 #(
    .INIT(64'h000F2222FF0F2222)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[0]_i_2 
       (.I0(and_ln107_reg_1562),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_1 ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_2 ),
        .I3(and_ln107_4_reg_1568),
        .I4(or_ln107_reg_1573),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1579_reg[0]_3 ),
        .O(zext_ln107_fu_765_p1));
  LUT2 #(
    .INIT(4'h2)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_2 
       (.I0(and_ln107_reg_1562),
        .I1(or_ln107_reg_1573),
        .O(\and_ln107_reg_1562_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[5]_i_2 
       (.I0(and_ln107_reg_1562),
        .I1(icmp_ln107_reg_1537),
        .I2(or_ln107_reg_1573),
        .O(or_ln107_2_fu_769_p2__1));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sh_prom_cast_cast_cast_fu_782_p1),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 [0]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 [1]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 [2]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 [3]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_1 [4]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1579_reg[5]_0 [5]),
        .R(1'b0));
  CARRY8 sum_1_fu_1340_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1340_p2_carry_n_11,sum_1_fu_1340_p2_carry_n_12,sum_1_fu_1340_p2_carry_n_13,sum_1_fu_1340_p2_carry_n_14,sum_1_fu_1340_p2_carry_n_15,sum_1_fu_1340_p2_carry_n_16,sum_1_fu_1340_p2_carry_n_17,sum_1_fu_1340_p2_carry_n_18}),
        .DI(P_load_reg_1839[7:0]),
        .O(NLW_sum_1_fu_1340_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_92,mac_muladd_16s_16s_15ns_31_4_1_U53_n_93,mac_muladd_16s_16s_15ns_31_4_1_U53_n_94,mac_muladd_16s_16s_15ns_31_4_1_U53_n_95,mac_muladd_16s_16s_15ns_31_4_1_U53_n_96,mac_muladd_16s_16s_15ns_31_4_1_U53_n_97,mac_muladd_16s_16s_15ns_31_4_1_U53_n_98,mac_muladd_16s_16s_15ns_31_4_1_U53_n_99}));
  CARRY8 sum_1_fu_1340_p2_carry__0
       (.CI(sum_1_fu_1340_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1340_p2_carry__0_n_11,sum_1_fu_1340_p2_carry__0_n_12,sum_1_fu_1340_p2_carry__0_n_13,sum_1_fu_1340_p2_carry__0_n_14,sum_1_fu_1340_p2_carry__0_n_15,sum_1_fu_1340_p2_carry__0_n_16,sum_1_fu_1340_p2_carry__0_n_17,sum_1_fu_1340_p2_carry__0_n_18}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_56,P_load_reg_1839[14:8]}),
        .O({sum_1_fu_1340_p2[15:14],NLW_sum_1_fu_1340_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_84,mac_muladd_16s_16s_15ns_31_4_1_U53_n_85,mac_muladd_16s_16s_15ns_31_4_1_U53_n_86,mac_muladd_16s_16s_15ns_31_4_1_U53_n_87,mac_muladd_16s_16s_15ns_31_4_1_U53_n_88,mac_muladd_16s_16s_15ns_31_4_1_U53_n_89,mac_muladd_16s_16s_15ns_31_4_1_U53_n_90,mac_muladd_16s_16s_15ns_31_4_1_U53_n_91}));
  CARRY8 sum_2_fu_1427_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1427_p2_carry_n_11,sum_2_fu_1427_p2_carry_n_12,sum_2_fu_1427_p2_carry_n_13,sum_2_fu_1427_p2_carry_n_14,sum_2_fu_1427_p2_carry_n_15,sum_2_fu_1427_p2_carry_n_16,sum_2_fu_1427_p2_carry_n_17,sum_2_fu_1427_p2_carry_n_18}),
        .DI(K_load_reg_1827[7:0]),
        .O(NLW_sum_2_fu_1427_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_47,mac_muladd_16s_16s_15ns_31_4_1_U54_n_48,mac_muladd_16s_16s_15ns_31_4_1_U54_n_49,mac_muladd_16s_16s_15ns_31_4_1_U54_n_50,mac_muladd_16s_16s_15ns_31_4_1_U54_n_51,mac_muladd_16s_16s_15ns_31_4_1_U54_n_52,mac_muladd_16s_16s_15ns_31_4_1_U54_n_53,mac_muladd_16s_16s_15ns_31_4_1_U54_n_54}));
  CARRY8 sum_2_fu_1427_p2_carry__0
       (.CI(sum_2_fu_1427_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1427_p2_carry__0_n_11,sum_2_fu_1427_p2_carry__0_n_12,sum_2_fu_1427_p2_carry__0_n_13,sum_2_fu_1427_p2_carry__0_n_14,sum_2_fu_1427_p2_carry__0_n_15,sum_2_fu_1427_p2_carry__0_n_16,sum_2_fu_1427_p2_carry__0_n_17,sum_2_fu_1427_p2_carry__0_n_18}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U54_n_11,K_load_reg_1827[14:8]}),
        .O({sum_2_fu_1427_p2[15:14],NLW_sum_2_fu_1427_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_39,mac_muladd_16s_16s_15ns_31_4_1_U54_n_40,mac_muladd_16s_16s_15ns_31_4_1_U54_n_41,mac_muladd_16s_16s_15ns_31_4_1_U54_n_42,mac_muladd_16s_16s_15ns_31_4_1_U54_n_43,mac_muladd_16s_16s_15ns_31_4_1_U54_n_44,mac_muladd_16s_16s_15ns_31_4_1_U54_n_45,mac_muladd_16s_16s_15ns_31_4_1_U54_n_46}));
  CARRY8 sum_fu_1179_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_1179_p2_carry_n_11,sum_fu_1179_p2_carry_n_12,sum_fu_1179_p2_carry_n_13,sum_fu_1179_p2_carry_n_14,sum_fu_1179_p2_carry_n_15,sum_fu_1179_p2_carry_n_16,sum_fu_1179_p2_carry_n_17,sum_fu_1179_p2_carry_n_18}),
        .DI(sext_ln121_reg_1730[7:0]),
        .O(NLW_sum_fu_1179_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_54,mac_muladd_16s_16s_15ns_31_4_1_U52_n_55,mac_muladd_16s_16s_15ns_31_4_1_U52_n_56,mac_muladd_16s_16s_15ns_31_4_1_U52_n_57,mac_muladd_16s_16s_15ns_31_4_1_U52_n_58,mac_muladd_16s_16s_15ns_31_4_1_U52_n_59,mac_muladd_16s_16s_15ns_31_4_1_U52_n_60,mac_muladd_16s_16s_15ns_31_4_1_U52_n_61}));
  CARRY8 sum_fu_1179_p2_carry__0
       (.CI(sum_fu_1179_p2_carry_n_11),
        .CI_TOP(1'b0),
        .CO({sum_fu_1179_p2_carry__0_n_11,sum_fu_1179_p2_carry__0_n_12,sum_fu_1179_p2_carry__0_n_13,sum_fu_1179_p2_carry__0_n_14,sum_fu_1179_p2_carry__0_n_15,sum_fu_1179_p2_carry__0_n_16,sum_fu_1179_p2_carry__0_n_17,sum_fu_1179_p2_carry__0_n_18}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U52_n_18,sext_ln121_reg_1730[14:8]}),
        .O({sum_fu_1179_p2[15],sum_fu_1179_p2__0,NLW_sum_fu_1179_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_46,mac_muladd_16s_16s_15ns_31_4_1_U52_n_47,mac_muladd_16s_16s_15ns_31_4_1_U52_n_48,mac_muladd_16s_16s_15ns_31_4_1_U52_n_49,mac_muladd_16s_16s_15ns_31_4_1_U52_n_50,mac_muladd_16s_16s_15ns_31_4_1_U52_n_51,mac_muladd_16s_16s_15ns_31_4_1_U52_n_52,mac_muladd_16s_16s_15ns_31_4_1_U52_n_53}));
  FDSE \temp_12_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_59),
        .Q(\temp_12_reg_382_reg_n_11_[0] ),
        .S(P_U_n_83));
  FDSE \temp_12_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_75),
        .Q(\temp_12_reg_382_reg_n_11_[10] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_74),
        .Q(\temp_12_reg_382_reg_n_11_[11] ),
        .S(1'b0));
  FDRE \temp_12_reg_382_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_12_reg_382[12]),
        .Q(\temp_12_reg_382_reg_n_11_[12] ),
        .R(1'b0));
  FDSE \temp_12_reg_382_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_73),
        .Q(\temp_12_reg_382_reg_n_11_[13] ),
        .S(1'b0));
  FDRE \temp_12_reg_382_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_12_reg_382[14]),
        .Q(\temp_12_reg_382_reg_n_11_[14] ),
        .R(1'b0));
  FDSE \temp_12_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_82),
        .Q(\temp_12_reg_382_reg_n_11_[1] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_81),
        .Q(\temp_12_reg_382_reg_n_11_[2] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_80),
        .Q(\temp_12_reg_382_reg_n_11_[3] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_68),
        .Q(\temp_12_reg_382_reg_n_11_[4] ),
        .S(P_U_n_83));
  FDSE \temp_12_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_79),
        .Q(\temp_12_reg_382_reg_n_11_[5] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_78),
        .Q(\temp_12_reg_382_reg_n_11_[6] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_77),
        .Q(\temp_12_reg_382_reg_n_11_[7] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_76),
        .Q(\temp_12_reg_382_reg_n_11_[8] ),
        .S(1'b0));
  FDSE \temp_12_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_69),
        .Q(\temp_12_reg_382_reg_n_11_[9] ),
        .S(P_U_n_83));
  FDRE \temp_7_reg_1695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_59),
        .Q(temp_7_reg_1695[0]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_49),
        .Q(temp_7_reg_1695[10]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_48),
        .Q(temp_7_reg_1695[11]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_47),
        .Q(temp_7_reg_1695[12]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_46),
        .Q(temp_7_reg_1695[13]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_45),
        .Q(temp_7_reg_1695[14]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_44),
        .Q(temp_7_reg_1695[15]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_58),
        .Q(temp_7_reg_1695[1]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_57),
        .Q(temp_7_reg_1695[2]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_56),
        .Q(temp_7_reg_1695[3]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_55),
        .Q(temp_7_reg_1695[4]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_54),
        .Q(temp_7_reg_1695[5]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_53),
        .Q(temp_7_reg_1695[6]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_52),
        .Q(temp_7_reg_1695[7]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_51),
        .Q(temp_7_reg_1695[8]),
        .R(1'b0));
  FDRE \temp_7_reg_1695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_50),
        .Q(temp_7_reg_1695[9]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_1751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_174_reg_n_11_[0] ),
        .Q(trunc_ln204_reg_1751[0]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_1751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_174_reg_n_11_[1] ),
        .Q(trunc_ln204_reg_1751[1]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_1751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_174_reg_n_11_[2] ),
        .Q(trunc_ln204_reg_1751[2]),
        .R(1'b0));
  FDRE \zext_ln184_reg_1587_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_162_reg[3]_0 [0]),
        .Q(\zext_ln184_reg_1587_reg_n_11_[0] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1587_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_162_reg[3]_0 [1]),
        .Q(\zext_ln184_reg_1587_reg_n_11_[1] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1587_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_reg),
        .Q(\zext_ln184_reg_1587_reg_n_11_[2] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1587_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_162_reg[3]_0 [2]),
        .Q(\zext_ln184_reg_1587_reg_n_11_[3] ),
        .R(1'b0));
  FDRE \zext_ln191_reg_1607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_166_reg[0]),
        .Q(zext_ln191_reg_1607_reg[0]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_166_reg[1]),
        .Q(zext_ln191_reg_1607_reg[1]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_166_reg[2]),
        .Q(zext_ln191_reg_1607_reg[2]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_166_reg[3]),
        .Q(zext_ln191_reg_1607_reg[3]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_3_fu_170_reg[0]),
        .Q(zext_ln197_reg_1627_reg[0]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_3_fu_170_reg[1]),
        .Q(zext_ln197_reg_1627_reg[1]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_3_fu_170_reg[2]),
        .Q(zext_ln197_reg_1627_reg[2]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_3_fu_170_reg[3]),
        .Q(zext_ln197_reg_1627_reg[3]),
        .R(1'b0));
  FDRE \zext_ln204_reg_1690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_174_reg_n_11_[0] ),
        .Q(\zext_ln204_reg_1690_reg_n_11_[0] ),
        .R(1'b0));
  FDRE \zext_ln204_reg_1690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_174_reg_n_11_[1] ),
        .Q(\zext_ln204_reg_1690_reg_n_11_[1] ),
        .R(1'b0));
  FDRE \zext_ln204_reg_1690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_174_reg_n_11_[2] ),
        .Q(\zext_ln204_reg_1690_reg_n_11_[2] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_1807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_433[0]),
        .Q(zext_ln229_reg_1807_reg[0]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_433[1]),
        .Q(zext_ln229_reg_1807_reg[1]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_433[2]),
        .Q(zext_ln229_reg_1807_reg[2]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_433[3]),
        .Q(zext_ln229_reg_1807_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
   (\q0_reg[15]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    d0);
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]ACF_address0;
  wire ACF_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [15:0]\q0_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ACF_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\q0_reg[0]_0 [0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ACF_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\q0_reg[0]_0 [1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ACF_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\q0_reg[0]_0 [2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ACF_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\q0_reg[0]_0 [3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ACF_address0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(Q[0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0
   (E,
    \P_load_reg_1839_reg[3] ,
    q00,
    \q0_reg[15]_0 ,
    Q,
    add_ln39_4_fu_1422_p2_carry_i_9_0,
    add_ln39_4_fu_1422_p2_carry_i_9_1,
    zext_ln229_reg_1807_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d0);
  output [0:0]E;
  output \P_load_reg_1839_reg[3] ;
  output [15:0]q00;
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [15:0]add_ln39_4_fu_1422_p2_carry_i_9_0;
  input add_ln39_4_fu_1422_p2_carry_i_9_1;
  input [3:0]zext_ln229_reg_1807_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]E;
  wire \P_load_reg_1839_reg[3] ;
  wire [2:0]Q;
  wire add_ln39_4_fu_1422_p2_carry_i_10_n_11;
  wire add_ln39_4_fu_1422_p2_carry_i_11_n_11;
  wire add_ln39_4_fu_1422_p2_carry_i_12_n_11;
  wire [15:0]add_ln39_4_fu_1422_p2_carry_i_9_0;
  wire add_ln39_4_fu_1422_p2_carry_i_9_1;
  wire ap_clk;
  wire [15:0]d0;
  wire p_0_in__4;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_3__1_n_11;
  wire ram_reg_0_15_0_0_i_4__1_n_11;
  wire ram_reg_0_15_0_0_i_5__1_n_11;
  wire ram_reg_0_15_0_0_i_6__1_n_11;
  wire [3:0]zext_ln229_reg_1807_reg;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    add_ln39_4_fu_1422_p2_carry_i_10
       (.I0(add_ln39_4_fu_1422_p2_carry_i_9_0[7]),
        .I1(add_ln39_4_fu_1422_p2_carry_i_9_0[2]),
        .I2(add_ln39_4_fu_1422_p2_carry_i_9_0[12]),
        .I3(add_ln39_4_fu_1422_p2_carry_i_9_0[15]),
        .I4(add_ln39_4_fu_1422_p2_carry_i_9_0[6]),
        .I5(add_ln39_4_fu_1422_p2_carry_i_9_0[11]),
        .O(add_ln39_4_fu_1422_p2_carry_i_10_n_11));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_4_fu_1422_p2_carry_i_11
       (.I0(add_ln39_4_fu_1422_p2_carry_i_9_0[0]),
        .I1(add_ln39_4_fu_1422_p2_carry_i_9_0[4]),
        .I2(add_ln39_4_fu_1422_p2_carry_i_9_0[14]),
        .I3(add_ln39_4_fu_1422_p2_carry_i_9_0[9]),
        .O(add_ln39_4_fu_1422_p2_carry_i_11_n_11));
  LUT4 #(
    .INIT(16'hFFEF)) 
    add_ln39_4_fu_1422_p2_carry_i_12
       (.I0(add_ln39_4_fu_1422_p2_carry_i_9_0[10]),
        .I1(add_ln39_4_fu_1422_p2_carry_i_9_0[8]),
        .I2(add_ln39_4_fu_1422_p2_carry_i_9_1),
        .I3(add_ln39_4_fu_1422_p2_carry_i_9_0[5]),
        .O(add_ln39_4_fu_1422_p2_carry_i_12_n_11));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_4_fu_1422_p2_carry_i_9
       (.I0(add_ln39_4_fu_1422_p2_carry_i_10_n_11),
        .I1(add_ln39_4_fu_1422_p2_carry_i_11_n_11),
        .I2(add_ln39_4_fu_1422_p2_carry_i_12_n_11),
        .I3(add_ln39_4_fu_1422_p2_carry_i_9_0[3]),
        .I4(add_ln39_4_fu_1422_p2_carry_i_9_0[13]),
        .I5(add_ln39_4_fu_1422_p2_carry_i_9_0[1]),
        .O(\P_load_reg_1839_reg[3] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(p_0_in__4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(zext_ln229_reg_1807_reg[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [0]),
        .O(ram_reg_0_15_0_0_i_3__1_n_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(zext_ln229_reg_1807_reg[1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [1]),
        .O(ram_reg_0_15_0_0_i_4__1_n_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(zext_ln229_reg_1807_reg[2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [2]),
        .O(ram_reg_0_15_0_0_i_5__1_n_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(zext_ln229_reg_1807_reg[3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [3]),
        .O(ram_reg_0_15_0_0_i_6__1_n_11));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_3__1_n_11),
        .A1(ram_reg_0_15_0_0_i_4__1_n_11),
        .A2(ram_reg_0_15_0_0_i_5__1_n_11),
        .A3(ram_reg_0_15_0_0_i_6__1_n_11),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1
   (\ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[11]_0 ,
    L_num_1_reg_4021,
    D,
    SR,
    \ap_CS_fsm_reg[10] ,
    \m_reg_433_reg[3] ,
    \K_load_reg_1827_reg[3] ,
    \ap_CS_fsm_reg[10]_0 ,
    S,
    \q0_reg[15]_0 ,
    DI,
    \q0_reg[4]_0 ,
    \q0_reg[9]_0 ,
    temp_12_reg_382,
    \ap_CS_fsm_reg[11]_1 ,
    \q0_reg[13]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    q00,
    CO,
    Q,
    icmp_ln134_fu_981_p2,
    \retval_0_i43_reg_422_reg[0] ,
    E,
    \L_num_1_reg_402_reg[14] ,
    \L_num_1_reg_402_reg[14]_0 ,
    \L_num_1_reg_402_reg[14]_1 ,
    L_num_3_fu_1028_p2,
    \L_num_1_reg_402_reg[13] ,
    \L_num_1_reg_402_reg[12] ,
    \L_num_1_reg_402_reg[11] ,
    \L_num_1_reg_402_reg[10] ,
    \L_num_1_reg_402_reg[9] ,
    \L_num_1_reg_402_reg[8] ,
    \L_num_1_reg_402_reg[7] ,
    \L_num_1_reg_402_reg[6] ,
    \L_num_1_reg_402_reg[5] ,
    \L_num_1_reg_402_reg[4] ,
    \L_num_1_reg_402_reg[3] ,
    \L_num_1_reg_402_reg[2] ,
    \L_num_1_reg_402_reg[1] ,
    \L_num_1_reg_402_reg[0] ,
    sext_ln121_reg_1730,
    \add_ln232_reg_1817_reg[3] ,
    zext_ln229_reg_1807_reg,
    \q0_reg[0]_0 ,
    add_ln39_2_fu_1335_p2_carry_i_9_0,
    add_ln39_2_fu_1335_p2_carry_i_9_1,
    ap_clk,
    d0);
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[11]_0 ;
  output L_num_1_reg_4021;
  output [14:0]D;
  output [0:0]SR;
  output \ap_CS_fsm_reg[10] ;
  output [2:0]\m_reg_433_reg[3] ;
  output \K_load_reg_1827_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output [7:0]S;
  output [15:0]\q0_reg[15]_0 ;
  output [7:0]DI;
  output \q0_reg[4]_0 ;
  output \q0_reg[9]_0 ;
  output [1:0]temp_12_reg_382;
  output \ap_CS_fsm_reg[11]_1 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \ap_CS_fsm_reg[10]_1 ;
  output [15:0]q00;
  input [0:0]CO;
  input [6:0]Q;
  input icmp_ln134_fu_981_p2;
  input \retval_0_i43_reg_422_reg[0] ;
  input [0:0]E;
  input \L_num_1_reg_402_reg[14] ;
  input [13:0]\L_num_1_reg_402_reg[14]_0 ;
  input [0:0]\L_num_1_reg_402_reg[14]_1 ;
  input [13:0]L_num_3_fu_1028_p2;
  input \L_num_1_reg_402_reg[13] ;
  input \L_num_1_reg_402_reg[12] ;
  input \L_num_1_reg_402_reg[11] ;
  input \L_num_1_reg_402_reg[10] ;
  input \L_num_1_reg_402_reg[9] ;
  input \L_num_1_reg_402_reg[8] ;
  input \L_num_1_reg_402_reg[7] ;
  input \L_num_1_reg_402_reg[6] ;
  input \L_num_1_reg_402_reg[5] ;
  input \L_num_1_reg_402_reg[4] ;
  input \L_num_1_reg_402_reg[3] ;
  input \L_num_1_reg_402_reg[2] ;
  input \L_num_1_reg_402_reg[1] ;
  input \L_num_1_reg_402_reg[0] ;
  input [0:0]sext_ln121_reg_1730;
  input [3:0]\add_ln232_reg_1817_reg[3] ;
  input [3:0]zext_ln229_reg_1807_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [15:0]add_ln39_2_fu_1335_p2_carry_i_9_0;
  input add_ln39_2_fu_1335_p2_carry_i_9_1;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]CO;
  wire [14:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire \K_load_reg_1827_reg[3] ;
  wire L_num_1_reg_4021;
  wire \L_num_1_reg_402_reg[0] ;
  wire \L_num_1_reg_402_reg[10] ;
  wire \L_num_1_reg_402_reg[11] ;
  wire \L_num_1_reg_402_reg[12] ;
  wire \L_num_1_reg_402_reg[13] ;
  wire \L_num_1_reg_402_reg[14] ;
  wire [13:0]\L_num_1_reg_402_reg[14]_0 ;
  wire [0:0]\L_num_1_reg_402_reg[14]_1 ;
  wire \L_num_1_reg_402_reg[1] ;
  wire \L_num_1_reg_402_reg[2] ;
  wire \L_num_1_reg_402_reg[3] ;
  wire \L_num_1_reg_402_reg[4] ;
  wire \L_num_1_reg_402_reg[5] ;
  wire \L_num_1_reg_402_reg[6] ;
  wire \L_num_1_reg_402_reg[7] ;
  wire \L_num_1_reg_402_reg[8] ;
  wire \L_num_1_reg_402_reg[9] ;
  wire [13:0]L_num_3_fu_1028_p2;
  wire [6:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [3:0]\add_ln232_reg_1817_reg[3] ;
  wire add_ln39_2_fu_1335_p2_carry_i_10_n_11;
  wire add_ln39_2_fu_1335_p2_carry_i_11_n_11;
  wire add_ln39_2_fu_1335_p2_carry_i_12_n_11;
  wire [15:0]add_ln39_2_fu_1335_p2_carry_i_9_0;
  wire add_ln39_2_fu_1335_p2_carry_i_9_1;
  wire [3:0]address0_0;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[11]_1 ;
  wire ap_clk;
  wire [15:0]d0;
  wire icmp_ln134_fu_981_p2;
  wire [2:0]\m_reg_433_reg[3] ;
  wire p_0_in__5;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[13]_0 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_15_0_0_i_10_n_11;
  wire \retval_0_i43_reg_422_reg[0] ;
  wire [0:0]sext_ln121_reg_1730;
  wire [1:0]temp_12_reg_382;
  wire \temp_12_reg_382[10]_i_2_n_11 ;
  wire \temp_12_reg_382[13]_i_2_n_11 ;
  wire \temp_12_reg_382[14]_i_2_n_11 ;
  wire \temp_12_reg_382[5]_i_2_n_11 ;
  wire \temp_12_reg_382[9]_i_3_n_11 ;
  wire [3:0]zext_ln229_reg_1807_reg;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \L_num_1_reg_402[0]_i_1 
       (.I0(\L_num_1_reg_402_reg[0] ),
        .I1(L_num_1_reg_4021),
        .I2(sext_ln121_reg_1730),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[10]_i_1 
       (.I0(\L_num_1_reg_402_reg[10] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [9]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[9]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[11]_i_1 
       (.I0(\L_num_1_reg_402_reg[11] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [10]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[10]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[12]_i_1 
       (.I0(\L_num_1_reg_402_reg[12] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [11]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[11]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[13]_i_1 
       (.I0(\L_num_1_reg_402_reg[13] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [12]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \L_num_1_reg_402[14]_i_1 
       (.I0(L_num_1_reg_4021),
        .I1(E),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[14]_i_2 
       (.I0(\L_num_1_reg_402_reg[14] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [13]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[13]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[1]_i_1 
       (.I0(\L_num_1_reg_402_reg[1] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [0]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[2]_i_1 
       (.I0(\L_num_1_reg_402_reg[2] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [1]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[3]_i_1 
       (.I0(\L_num_1_reg_402_reg[3] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [2]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[4]_i_1 
       (.I0(\L_num_1_reg_402_reg[4] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [3]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[5]_i_1 
       (.I0(\L_num_1_reg_402_reg[5] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [4]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \L_num_1_reg_402[62]_i_1 
       (.I0(icmp_ln134_fu_981_p2),
        .I1(Q[3]),
        .I2(CO),
        .O(L_num_1_reg_4021));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[6]_i_1 
       (.I0(\L_num_1_reg_402_reg[6] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [5]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[5]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[7]_i_1 
       (.I0(\L_num_1_reg_402_reg[7] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [6]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[6]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[8]_i_1 
       (.I0(\L_num_1_reg_402_reg[8] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [7]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[7]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_1_reg_402[9]_i_1 
       (.I0(\L_num_1_reg_402_reg[9] ),
        .I1(L_num_1_reg_4021),
        .I2(\L_num_1_reg_402_reg[14]_0 [8]),
        .I3(\L_num_1_reg_402_reg[14]_1 ),
        .I4(L_num_3_fu_1028_p2[8]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln232_reg_1817[1]_i_1 
       (.I0(\add_ln232_reg_1817_reg[3] [0]),
        .I1(\add_ln232_reg_1817_reg[3] [1]),
        .O(\m_reg_433_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln232_reg_1817[2]_i_1 
       (.I0(\add_ln232_reg_1817_reg[3] [2]),
        .I1(\add_ln232_reg_1817_reg[3] [1]),
        .I2(\add_ln232_reg_1817_reg[3] [0]),
        .O(\m_reg_433_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln232_reg_1817[3]_i_1 
       (.I0(\add_ln232_reg_1817_reg[3] [3]),
        .I1(\add_ln232_reg_1817_reg[3] [0]),
        .I2(\add_ln232_reg_1817_reg[3] [1]),
        .I3(\add_ln232_reg_1817_reg[3] [2]),
        .O(\m_reg_433_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    add_ln39_2_fu_1335_p2_carry_i_10
       (.I0(add_ln39_2_fu_1335_p2_carry_i_9_0[8]),
        .I1(add_ln39_2_fu_1335_p2_carry_i_9_1),
        .I2(add_ln39_2_fu_1335_p2_carry_i_9_0[9]),
        .I3(add_ln39_2_fu_1335_p2_carry_i_9_0[0]),
        .I4(add_ln39_2_fu_1335_p2_carry_i_9_0[4]),
        .I5(add_ln39_2_fu_1335_p2_carry_i_9_0[5]),
        .O(add_ln39_2_fu_1335_p2_carry_i_10_n_11));
  LUT4 #(
    .INIT(16'hFFEF)) 
    add_ln39_2_fu_1335_p2_carry_i_11
       (.I0(add_ln39_2_fu_1335_p2_carry_i_9_0[11]),
        .I1(add_ln39_2_fu_1335_p2_carry_i_9_0[6]),
        .I2(add_ln39_2_fu_1335_p2_carry_i_9_0[15]),
        .I3(add_ln39_2_fu_1335_p2_carry_i_9_0[12]),
        .O(add_ln39_2_fu_1335_p2_carry_i_11_n_11));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_2_fu_1335_p2_carry_i_12
       (.I0(add_ln39_2_fu_1335_p2_carry_i_9_0[14]),
        .I1(add_ln39_2_fu_1335_p2_carry_i_9_0[1]),
        .I2(add_ln39_2_fu_1335_p2_carry_i_9_0[7]),
        .I3(add_ln39_2_fu_1335_p2_carry_i_9_0[2]),
        .O(add_ln39_2_fu_1335_p2_carry_i_12_n_11));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_2_fu_1335_p2_carry_i_9
       (.I0(add_ln39_2_fu_1335_p2_carry_i_10_n_11),
        .I1(add_ln39_2_fu_1335_p2_carry_i_11_n_11),
        .I2(add_ln39_2_fu_1335_p2_carry_i_12_n_11),
        .I3(add_ln39_2_fu_1335_p2_carry_i_9_0[3]),
        .I4(add_ln39_2_fu_1335_p2_carry_i_9_0[13]),
        .I5(add_ln39_2_fu_1335_p2_carry_i_9_0[10]),
        .O(\K_load_reg_1827_reg[3] ));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln208_fu_959_p2_carry_i_1
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(\L_num_1_reg_402_reg[14] ),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_10
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\L_num_1_reg_402_reg[13] ),
        .I2(\q0_reg[15]_0 [12]),
        .I3(\L_num_1_reg_402_reg[12] ),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_11
       (.I0(\q0_reg[15]_0 [11]),
        .I1(\L_num_1_reg_402_reg[11] ),
        .I2(\q0_reg[15]_0 [10]),
        .I3(\L_num_1_reg_402_reg[10] ),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_12
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\L_num_1_reg_402_reg[9] ),
        .I2(\q0_reg[15]_0 [8]),
        .I3(\L_num_1_reg_402_reg[8] ),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_13
       (.I0(\q0_reg[15]_0 [7]),
        .I1(\L_num_1_reg_402_reg[7] ),
        .I2(\q0_reg[15]_0 [6]),
        .I3(\L_num_1_reg_402_reg[6] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_14
       (.I0(\q0_reg[15]_0 [5]),
        .I1(\L_num_1_reg_402_reg[5] ),
        .I2(\q0_reg[15]_0 [4]),
        .I3(\L_num_1_reg_402_reg[4] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_15
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\L_num_1_reg_402_reg[3] ),
        .I2(\q0_reg[15]_0 [2]),
        .I3(\L_num_1_reg_402_reg[2] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_959_p2_carry_i_16
       (.I0(\q0_reg[15]_0 [1]),
        .I1(\L_num_1_reg_402_reg[1] ),
        .I2(\q0_reg[15]_0 [0]),
        .I3(\L_num_1_reg_402_reg[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_2
       (.I0(\L_num_1_reg_402_reg[13] ),
        .I1(\q0_reg[15]_0 [13]),
        .I2(\L_num_1_reg_402_reg[12] ),
        .I3(\q0_reg[15]_0 [12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_3
       (.I0(\L_num_1_reg_402_reg[11] ),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\L_num_1_reg_402_reg[10] ),
        .I3(\q0_reg[15]_0 [10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_4
       (.I0(\L_num_1_reg_402_reg[9] ),
        .I1(\q0_reg[15]_0 [9]),
        .I2(\L_num_1_reg_402_reg[8] ),
        .I3(\q0_reg[15]_0 [8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_5
       (.I0(\L_num_1_reg_402_reg[7] ),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\L_num_1_reg_402_reg[6] ),
        .I3(\q0_reg[15]_0 [6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_6
       (.I0(\L_num_1_reg_402_reg[5] ),
        .I1(\q0_reg[15]_0 [5]),
        .I2(\L_num_1_reg_402_reg[4] ),
        .I3(\q0_reg[15]_0 [4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_7
       (.I0(\L_num_1_reg_402_reg[3] ),
        .I1(\q0_reg[15]_0 [3]),
        .I2(\L_num_1_reg_402_reg[2] ),
        .I3(\q0_reg[15]_0 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_959_p2_carry_i_8
       (.I0(\L_num_1_reg_402_reg[1] ),
        .I1(\q0_reg[15]_0 [1]),
        .I2(\L_num_1_reg_402_reg[0] ),
        .I3(\q0_reg[15]_0 [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln208_fu_959_p2_carry_i_9
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(\L_num_1_reg_402_reg[14] ),
        .O(S[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx107_fu_190[3]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_1__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[10]_0 ),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    ram_reg_0_15_0_0_i_10
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_0 [0]),
        .I5(Q[2]),
        .O(ram_reg_0_15_0_0_i_10_n_11));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_15_0_0_i_11
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(Q[0]),
        .I1(Q[6]),
        .I2(Q[4]),
        .O(p_0_in__5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ram_reg_0_15_0_0_i_10_n_11),
        .I1(\add_ln232_reg_1817_reg[3] [0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(zext_ln229_reg_1807_reg[0]),
        .O(address0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\m_reg_433_reg[3] [0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(zext_ln229_reg_1807_reg[1]),
        .O(address0_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\q0_reg[0]_0 [2]),
        .I2(\m_reg_433_reg[3] [1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(zext_ln229_reg_1807_reg[2]),
        .O(address0_0[2]));
  LUT6 #(
    .INIT(64'hFFFF88F800F088F8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(Q[5]),
        .I1(\m_reg_433_reg[3] [2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(Q[6]),
        .I5(zext_ln229_reg_1807_reg[3]),
        .O(address0_0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_50/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \retval_0_i43_reg_422[15]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(icmp_ln134_fu_981_p2),
        .I3(\retval_0_i43_reg_422_reg[0] ),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \retval_0_i43_reg_422[4]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(icmp_ln134_fu_981_p2),
        .I3(\retval_0_i43_reg_422_reg[0] ),
        .O(\ap_CS_fsm_reg[11]_1 ));
  LUT4 #(
    .INIT(16'hEBEE)) 
    \temp_12_reg_382[10]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [10]),
        .I2(\temp_12_reg_382[10]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [15]),
        .O(\q0_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \temp_12_reg_382[10]_i_2 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\q0_reg[15]_0 [6]),
        .I3(\temp_12_reg_382[9]_i_3_n_11 ),
        .I4(\q0_reg[15]_0 [8]),
        .O(\temp_12_reg_382[10]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hEBEE)) 
    \temp_12_reg_382[11]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_12_reg_382[14]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [15]),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00F0FFFFFF1F0000)) 
    \temp_12_reg_382[12]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [13]),
        .I2(\temp_12_reg_382[14]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [11]),
        .I4(\q0_reg[15]_0 [15]),
        .I5(\q0_reg[15]_0 [12]),
        .O(temp_12_reg_382[0]));
  LUT6 #(
    .INIT(64'hBBBBBEBBEEEEEEEE)) 
    \temp_12_reg_382[13]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [13]),
        .I2(\q0_reg[15]_0 [11]),
        .I3(\temp_12_reg_382[14]_i_2_n_11 ),
        .I4(\q0_reg[15]_0 [12]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \temp_12_reg_382[13]_i_2 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_12_reg_382[14]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [15]),
        .I5(\q0_reg[15]_0 [14]),
        .O(\temp_12_reg_382[13]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0000)) 
    \temp_12_reg_382[14]_i_1 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_12_reg_382[14]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [14]),
        .I5(\q0_reg[15]_0 [15]),
        .O(temp_12_reg_382[1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \temp_12_reg_382[14]_i_2 
       (.I0(\q0_reg[15]_0 [8]),
        .I1(\temp_12_reg_382[9]_i_3_n_11 ),
        .I2(\q0_reg[15]_0 [6]),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [9]),
        .I5(\q0_reg[15]_0 [10]),
        .O(\temp_12_reg_382[14]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hBEEE)) 
    \temp_12_reg_382[1]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [1]),
        .I2(\q0_reg[15]_0 [15]),
        .I3(\q0_reg[15]_0 [0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hBBBEEEEE)) 
    \temp_12_reg_382[2]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [0]),
        .I3(\q0_reg[15]_0 [1]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEEEEEEEEE)) 
    \temp_12_reg_382[3]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [3]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [0]),
        .I4(\q0_reg[15]_0 [2]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \temp_12_reg_382[4]_i_1 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\q0_reg[15]_0 [3]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [0]),
        .I5(\q0_reg[15]_0 [1]),
        .O(\q0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hEBEE)) 
    \temp_12_reg_382[5]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [5]),
        .I2(\temp_12_reg_382[5]_i_2_n_11 ),
        .I3(\q0_reg[15]_0 [15]),
        .O(\q0_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \temp_12_reg_382[5]_i_2 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [1]),
        .I2(\q0_reg[15]_0 [0]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [3]),
        .O(\temp_12_reg_382[5]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hEBEE)) 
    \temp_12_reg_382[6]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [6]),
        .I2(\temp_12_reg_382[9]_i_3_n_11 ),
        .I3(\q0_reg[15]_0 [15]),
        .O(\q0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hBBEBEEEE)) 
    \temp_12_reg_382[7]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\temp_12_reg_382[9]_i_3_n_11 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBEBEBEEEBEBEBEBE)) 
    \temp_12_reg_382[8]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(\q0_reg[15]_0 [8]),
        .I2(\q0_reg[15]_0 [15]),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [6]),
        .I5(\temp_12_reg_382[9]_i_3_n_11 ),
        .O(\q0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_12_reg_382[9]_i_1 
       (.I0(\temp_12_reg_382[13]_i_2_n_11 ),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h6666666666666A66)) 
    \temp_12_reg_382[9]_i_2 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\q0_reg[15]_0 [8]),
        .I3(\temp_12_reg_382[9]_i_3_n_11 ),
        .I4(\q0_reg[15]_0 [6]),
        .I5(\q0_reg[15]_0 [7]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \temp_12_reg_382[9]_i_3 
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [0]),
        .I3(\q0_reg[15]_0 [1]),
        .I4(\q0_reg[15]_0 [4]),
        .I5(\q0_reg[15]_0 [5]),
        .O(\temp_12_reg_382[9]_i_3_n_11 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios
   (LARc_address0,
    Q,
    LARc_q0_15_sp_1,
    \LARc_q0[15]_0 ,
    \LARc_q0[15]_1 ,
    \LARc_q0[15]_2 ,
    LARc_d0,
    \LARc_q0[15]_3 ,
    D,
    \LARc_q0[15]_4 ,
    \LARc_q0[15]_5 ,
    \LARc_q0[15]_6 ,
    \LARc_q0[15]_7 ,
    \LARc_q0[15]_8 ,
    \LARc_q0[15]_9 ,
    \LARc_addr_reg_266_reg[2]_0 ,
    \LARc_addr_reg_266_reg[1]_0 ,
    \ap_CS_fsm_reg[4] ,
    \LARc_q0[15]_10 ,
    \LARc_q0[15]_11 ,
    \LARc_q0[15]_12 ,
    LARc_address0_0_sp_1,
    \LARc_address0[0]_0 ,
    LARc_q0,
    B,
    LARc_d0_1_sp_1,
    \LARc_d0[4] ,
    \LARc_d0[5] ,
    grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg,
    ap_rst,
    ap_clk);
  output [0:0]LARc_address0;
  output [1:0]Q;
  output LARc_q0_15_sp_1;
  output \LARc_q0[15]_0 ;
  output \LARc_q0[15]_1 ;
  output \LARc_q0[15]_2 ;
  output [1:0]LARc_d0;
  output \LARc_q0[15]_3 ;
  output [1:0]D;
  output \LARc_q0[15]_4 ;
  output \LARc_q0[15]_5 ;
  output \LARc_q0[15]_6 ;
  output \LARc_q0[15]_7 ;
  output \LARc_q0[15]_8 ;
  output \LARc_q0[15]_9 ;
  output \LARc_addr_reg_266_reg[2]_0 ;
  output \LARc_addr_reg_266_reg[1]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \LARc_q0[15]_10 ;
  output \LARc_q0[15]_11 ;
  output \LARc_q0[15]_12 ;
  input LARc_address0_0_sp_1;
  input [2:0]\LARc_address0[0]_0 ;
  input [15:0]LARc_q0;
  input [5:0]B;
  input LARc_d0_1_sp_1;
  input \LARc_d0[4] ;
  input \LARc_d0[5] ;
  input grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg;
  input ap_rst;
  input ap_clk;

  wire [5:0]B;
  wire [1:0]D;
  wire [2:0]LARc_addr_reg_266;
  wire \LARc_addr_reg_266_reg[1]_0 ;
  wire \LARc_addr_reg_266_reg[2]_0 ;
  wire [0:0]LARc_address0;
  wire [2:0]\LARc_address0[0]_0 ;
  wire LARc_address0_0_sn_1;
  wire [1:0]LARc_d0;
  wire \LARc_d0[12]_INST_0_i_10_n_11 ;
  wire \LARc_d0[12]_INST_0_i_11_n_11 ;
  wire \LARc_d0[12]_INST_0_i_12_n_11 ;
  wire \LARc_d0[12]_INST_0_i_4_n_11 ;
  wire \LARc_d0[12]_INST_0_i_5_n_11 ;
  wire \LARc_d0[12]_INST_0_i_6_n_11 ;
  wire \LARc_d0[12]_INST_0_i_7_n_11 ;
  wire \LARc_d0[12]_INST_0_i_8_n_11 ;
  wire \LARc_d0[12]_INST_0_i_9_n_11 ;
  wire \LARc_d0[13]_INST_0_i_4_n_11 ;
  wire \LARc_d0[13]_INST_0_i_5_n_11 ;
  wire \LARc_d0[13]_INST_0_i_6_n_11 ;
  wire \LARc_d0[13]_INST_0_i_7_n_11 ;
  wire \LARc_d0[13]_INST_0_i_8_n_11 ;
  wire \LARc_d0[15]_INST_0_i_15_n_11 ;
  wire \LARc_d0[15]_INST_0_i_16_n_11 ;
  wire \LARc_d0[15]_INST_0_i_17_n_11 ;
  wire \LARc_d0[15]_INST_0_i_7_n_11 ;
  wire \LARc_d0[15]_INST_0_i_8_n_11 ;
  wire \LARc_d0[15]_INST_0_i_9_n_11 ;
  wire \LARc_d0[1]_INST_0_i_4_n_11 ;
  wire \LARc_d0[1]_INST_0_i_5_n_11 ;
  wire \LARc_d0[1]_INST_0_i_6_n_11 ;
  wire \LARc_d0[1]_INST_0_i_7_n_11 ;
  wire \LARc_d0[2]_INST_0_i_3_n_11 ;
  wire \LARc_d0[2]_INST_0_i_4_n_11 ;
  wire \LARc_d0[2]_INST_0_i_5_n_11 ;
  wire \LARc_d0[2]_INST_0_i_6_n_11 ;
  wire \LARc_d0[3]_INST_0_i_3_n_11 ;
  wire \LARc_d0[3]_INST_0_i_4_n_11 ;
  wire \LARc_d0[4] ;
  wire \LARc_d0[4]_INST_0_i_1_n_11 ;
  wire \LARc_d0[4]_INST_0_i_3_n_11 ;
  wire \LARc_d0[4]_INST_0_i_4_n_11 ;
  wire \LARc_d0[4]_INST_0_i_5_n_11 ;
  wire \LARc_d0[4]_INST_0_i_6_n_11 ;
  wire \LARc_d0[4]_INST_0_i_7_n_11 ;
  wire \LARc_d0[5] ;
  wire \LARc_d0[5]_INST_0_i_1_n_11 ;
  wire \LARc_d0[5]_INST_0_i_3_n_11 ;
  wire \LARc_d0[5]_INST_0_i_4_n_11 ;
  wire \LARc_d0[5]_INST_0_i_5_n_11 ;
  wire \LARc_d0[5]_INST_0_i_6_n_11 ;
  wire \LARc_d0[5]_INST_0_i_7_n_11 ;
  wire \LARc_d0[6]_INST_0_i_2_n_11 ;
  wire \LARc_d0[6]_INST_0_i_3_n_11 ;
  wire \LARc_d0[7]_INST_0_i_4_n_11 ;
  wire \LARc_d0[7]_INST_0_i_5_n_11 ;
  wire \LARc_d0[7]_INST_0_i_6_n_11 ;
  wire \LARc_d0[8]_INST_0_i_10_n_11 ;
  wire \LARc_d0[8]_INST_0_i_11_n_11 ;
  wire \LARc_d0[8]_INST_0_i_4_n_11 ;
  wire \LARc_d0[8]_INST_0_i_5_n_11 ;
  wire \LARc_d0[8]_INST_0_i_6_n_11 ;
  wire \LARc_d0[8]_INST_0_i_7_n_11 ;
  wire \LARc_d0[8]_INST_0_i_8_n_11 ;
  wire \LARc_d0[8]_INST_0_i_9_n_11 ;
  wire LARc_d0_1_sn_1;
  wire [15:0]LARc_q0;
  wire \LARc_q0[15]_0 ;
  wire \LARc_q0[15]_1 ;
  wire \LARc_q0[15]_10 ;
  wire \LARc_q0[15]_11 ;
  wire \LARc_q0[15]_12 ;
  wire \LARc_q0[15]_2 ;
  wire \LARc_q0[15]_3 ;
  wire \LARc_q0[15]_4 ;
  wire \LARc_q0[15]_5 ;
  wire \LARc_q0[15]_6 ;
  wire \LARc_q0[15]_7 ;
  wire \LARc_q0[15]_8 ;
  wire \LARc_q0[15]_9 ;
  wire LARc_q0_15_sn_1;
  wire [1:0]Q;
  wire [2:0]add_ln248_fu_99_p2;
  wire \ap_CS_fsm[0]_i_2__0_n_11 ;
  wire \ap_CS_fsm[1]_i_1__3_n_11 ;
  wire \ap_CS_fsm[2]_i_1__1_n_11 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg_n_11_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst;
  wire grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg;
  wire [3:0]i_3_fu_110_p2;
  wire [3:0]i_fu_60_reg;
  wire icmp_ln253_fu_162_p2_carry_i_10_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_11_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_12_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_13_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_14_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_15_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_16_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_17_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_18_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_19_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_1_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_20_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_21_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_22_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_23_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_24_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_25_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_26_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_27_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_28_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_29_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_2_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_30_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_31_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_32_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_33_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_3_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_4_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_5_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_6_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_7_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_8_n_11;
  wire icmp_ln253_fu_162_p2_carry_i_9_n_11;
  wire icmp_ln253_fu_162_p2_carry_n_12;
  wire icmp_ln253_fu_162_p2_carry_n_13;
  wire icmp_ln253_fu_162_p2_carry_n_14;
  wire icmp_ln253_fu_162_p2_carry_n_15;
  wire icmp_ln253_fu_162_p2_carry_n_16;
  wire icmp_ln253_fu_162_p2_carry_n_17;
  wire icmp_ln253_fu_162_p2_carry_n_18;
  wire icmp_ln255_fu_182_p2;
  wire icmp_ln255_fu_182_p2_carry_i_10_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_11_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_12_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_13_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_14_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_15_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_16_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_17_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_18_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_1_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_2_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_3_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_4_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_5_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_6_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_7_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_8_n_11;
  wire icmp_ln255_fu_182_p2_carry_i_9_n_11;
  wire icmp_ln255_fu_182_p2_carry_n_12;
  wire icmp_ln255_fu_182_p2_carry_n_13;
  wire icmp_ln255_fu_182_p2_carry_n_14;
  wire icmp_ln255_fu_182_p2_carry_n_15;
  wire icmp_ln255_fu_182_p2_carry_n_16;
  wire icmp_ln255_fu_182_p2_carry_n_17;
  wire icmp_ln255_fu_182_p2_carry_n_18;
  wire [2:0]idx_fu_56_reg;
  wire p_0_in;
  wire [7:0]NLW_icmp_ln253_fu_162_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln255_fu_182_p2_carry_O_UNCONNECTED;

  assign LARc_address0_0_sn_1 = LARc_address0_0_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_q0_15_sp_1 = LARc_q0_15_sn_1;
  FDRE \LARc_addr_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(idx_fu_56_reg[0]),
        .Q(LARc_addr_reg_266[0]),
        .R(1'b0));
  FDRE \LARc_addr_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(idx_fu_56_reg[1]),
        .Q(LARc_addr_reg_266[1]),
        .R(1'b0));
  FDRE \LARc_addr_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(idx_fu_56_reg[2]),
        .Q(LARc_addr_reg_266[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC0CAAAA)) 
    \LARc_address0[0]_INST_0 
       (.I0(LARc_address0_0_sn_1),
        .I1(idx_fu_56_reg[0]),
        .I2(Q[1]),
        .I3(LARc_addr_reg_266[0]),
        .I4(\LARc_address0[0]_0 [1]),
        .I5(\LARc_address0[0]_0 [2]),
        .O(LARc_address0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_address0[1]_INST_0_i_1 
       (.I0(LARc_addr_reg_266[1]),
        .I1(Q[1]),
        .I2(idx_fu_56_reg[1]),
        .O(\LARc_addr_reg_266_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_address0[2]_INST_0_i_1 
       (.I0(LARc_addr_reg_266[2]),
        .I1(Q[1]),
        .I2(idx_fu_56_reg[2]),
        .O(\LARc_addr_reg_266_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \LARc_d0[10]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I2(LARc_q0[15]),
        .I3(\LARc_d0[12]_INST_0_i_7_n_11 ),
        .O(\LARc_q0[15]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFE0001FF)) 
    \LARc_d0[11]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_7_n_11 ),
        .I1(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I2(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .I3(LARc_q0[15]),
        .I4(\LARc_d0[12]_INST_0_i_4_n_11 ),
        .O(\LARc_q0[15]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h00F70000)) 
    \LARc_d0[12]_INST_0_i_10 
       (.I0(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I2(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I3(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I4(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .O(\LARc_d0[12]_INST_0_i_10_n_11 ));
  LUT6 #(
    .INIT(64'hFFF0000E0000FFFF)) 
    \LARc_d0[12]_INST_0_i_11 
       (.I0(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I4(LARc_q0[8]),
        .I5(LARc_q0[15]),
        .O(\LARc_d0[12]_INST_0_i_11_n_11 ));
  LUT5 #(
    .INIT(32'h550055C3)) 
    \LARc_d0[12]_INST_0_i_12 
       (.I0(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I3(p_0_in),
        .I4(icmp_ln255_fu_182_p2),
        .O(\LARc_d0[12]_INST_0_i_12_n_11 ));
  LUT6 #(
    .INIT(64'hFFFE00000001FFFF)) 
    \LARc_d0[12]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_4_n_11 ),
        .I1(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .I2(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I3(\LARc_d0[12]_INST_0_i_7_n_11 ),
        .I4(LARc_q0[15]),
        .I5(\LARc_d0[12]_INST_0_i_8_n_11 ),
        .O(\LARc_q0[15]_10 ));
  LUT6 #(
    .INIT(64'h0060006FFF60FF6F)) 
    \LARc_d0[12]_INST_0_i_4 
       (.I0(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I1(\LARc_d0[13]_INST_0_i_6_n_11 ),
        .I2(icmp_ln255_fu_182_p2),
        .I3(p_0_in),
        .I4(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I5(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .O(\LARc_d0[12]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0060006FFF60FF6F)) 
    \LARc_d0[12]_INST_0_i_5 
       (.I0(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I1(\LARc_d0[12]_INST_0_i_9_n_11 ),
        .I2(icmp_ln255_fu_182_p2),
        .I3(p_0_in),
        .I4(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .I5(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .O(\LARc_d0[12]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[12]_INST_0_i_6 
       (.I0(\LARc_d0[8]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[6]_INST_0_i_3_n_11 ),
        .I2(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .I3(\LARc_d0[4]_INST_0_i_3_n_11 ),
        .I4(\LARc_d0[5]_INST_0_i_4_n_11 ),
        .I5(\LARc_d0[7]_INST_0_i_5_n_11 ),
        .O(\LARc_d0[12]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h0060006FFF60FF6F)) 
    \LARc_d0[12]_INST_0_i_7 
       (.I0(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I1(\LARc_d0[12]_INST_0_i_10_n_11 ),
        .I2(icmp_ln255_fu_182_p2),
        .I3(p_0_in),
        .I4(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I5(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .O(\LARc_d0[12]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hAAAAEEEBAAAAAAAA)) 
    \LARc_d0[12]_INST_0_i_8 
       (.I0(\LARc_d0[12]_INST_0_i_12_n_11 ),
        .I1(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I2(\LARc_d0[13]_INST_0_i_6_n_11 ),
        .I3(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I4(p_0_in),
        .I5(icmp_ln255_fu_182_p2),
        .O(\LARc_d0[12]_INST_0_i_8_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \LARc_d0[12]_INST_0_i_9 
       (.I0(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I1(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I2(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I3(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(\LARc_d0[12]_INST_0_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \LARc_d0[13]_INST_0_i_2 
       (.I0(\LARc_d0[13]_INST_0_i_4_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[13]_INST_0_i_5_n_11 ),
        .O(\LARc_q0[15]_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[13]_INST_0_i_4 
       (.I0(\LARc_d0[12]_INST_0_i_8_n_11 ),
        .I1(\LARc_d0[12]_INST_0_i_7_n_11 ),
        .I2(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I3(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .I4(\LARc_d0[12]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[13]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000056AA)) 
    \LARc_d0[13]_INST_0_i_5 
       (.I0(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I2(\LARc_d0[13]_INST_0_i_6_n_11 ),
        .I3(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I4(\LARc_d0[13]_INST_0_i_7_n_11 ),
        .I5(\LARc_d0[13]_INST_0_i_8_n_11 ),
        .O(\LARc_d0[13]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2A2A2A2)) 
    \LARc_d0[13]_INST_0_i_6 
       (.I0(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I2(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I3(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I4(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I5(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(\LARc_d0[13]_INST_0_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \LARc_d0[13]_INST_0_i_7 
       (.I0(p_0_in),
        .I1(icmp_ln255_fu_182_p2),
        .O(\LARc_d0[13]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h555500005555C3CC)) 
    \LARc_d0[13]_INST_0_i_8 
       (.I0(icmp_ln253_fu_162_p2_carry_i_1_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I4(p_0_in),
        .I5(icmp_ln255_fu_182_p2),
        .O(\LARc_d0[13]_INST_0_i_8_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \LARc_d0[14]_INST_0_i_2 
       (.I0(\LARc_d0[15]_INST_0_i_7_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[15]_INST_0_i_8_n_11 ),
        .O(\LARc_q0[15]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \LARc_d0[15]_INST_0_i_15 
       (.I0(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I1(\LARc_d0[13]_INST_0_i_6_n_11 ),
        .I2(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .O(\LARc_d0[15]_INST_0_i_15_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11414444)) 
    \LARc_d0[15]_INST_0_i_16 
       (.I0(icmp_ln255_fu_182_p2),
        .I1(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I4(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I5(p_0_in),
        .O(\LARc_d0[15]_INST_0_i_16_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \LARc_d0[15]_INST_0_i_17 
       (.I0(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I2(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .O(\LARc_d0[15]_INST_0_i_17_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \LARc_d0[15]_INST_0_i_3 
       (.I0(\LARc_d0[15]_INST_0_i_7_n_11 ),
        .I1(\LARc_d0[15]_INST_0_i_8_n_11 ),
        .I2(LARc_q0[15]),
        .I3(\LARc_d0[15]_INST_0_i_9_n_11 ),
        .O(\LARc_q0[15]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[15]_INST_0_i_7 
       (.I0(\LARc_d0[13]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[12]_INST_0_i_4_n_11 ),
        .I2(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .I3(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I4(\LARc_d0[12]_INST_0_i_7_n_11 ),
        .I5(\LARc_d0[12]_INST_0_i_8_n_11 ),
        .O(\LARc_d0[15]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFA9FFFF)) 
    \LARc_d0[15]_INST_0_i_8 
       (.I0(icmp_ln253_fu_162_p2_carry_i_1_n_11),
        .I1(\LARc_d0[15]_INST_0_i_15_n_11 ),
        .I2(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .I3(p_0_in),
        .I4(icmp_ln255_fu_182_p2),
        .I5(\LARc_d0[15]_INST_0_i_16_n_11 ),
        .O(\LARc_d0[15]_INST_0_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hCEFECEFECDFDFDFD)) 
    \LARc_d0[15]_INST_0_i_9 
       (.I0(\LARc_d0[15]_INST_0_i_17_n_11 ),
        .I1(p_0_in),
        .I2(icmp_ln255_fu_182_p2),
        .I3(icmp_ln253_fu_162_p2_carry_i_1_n_11),
        .I4(\LARc_d0[15]_INST_0_i_15_n_11 ),
        .I5(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .O(\LARc_d0[15]_INST_0_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[1]_INST_0_i_2 
       (.I0(\LARc_q0[15]_0 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[1]_INST_0_i_4_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[0]),
        .I5(LARc_d0_1_sn_1),
        .O(LARc_q0_15_sn_1));
  LUT6 #(
    .INIT(64'hF0F0F0F06060CFC0)) 
    \LARc_d0[1]_INST_0_i_3 
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[1]),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_182_p2),
        .I4(LARc_q0[0]),
        .I5(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(\LARc_q0[15]_0 ));
  LUT6 #(
    .INIT(64'hFF30AA00FF30AA30)) 
    \LARc_d0[1]_INST_0_i_4 
       (.I0(\LARc_d0[1]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[1]_INST_0_i_6_n_11 ),
        .I2(icmp_ln255_fu_182_p2),
        .I3(p_0_in),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I5(\LARc_d0[1]_INST_0_i_7_n_11 ),
        .O(\LARc_d0[1]_INST_0_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \LARc_d0[1]_INST_0_i_5 
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[0]),
        .I2(LARc_q0[1]),
        .I3(LARc_q0[15]),
        .O(\LARc_d0[1]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \LARc_d0[1]_INST_0_i_6 
       (.I0(LARc_q0[0]),
        .I1(icmp_ln253_fu_162_p2_carry_i_29_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I5(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .O(\LARc_d0[1]_INST_0_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[1]_INST_0_i_7 
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[1]),
        .O(\LARc_d0[1]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[2]_INST_0_i_2 
       (.I0(\LARc_d0[2]_INST_0_i_3_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[2]_INST_0_i_4_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[1]),
        .I5(LARc_d0_1_sn_1),
        .O(\LARc_q0[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[2]_INST_0_i_3 
       (.I0(\LARc_d0[1]_INST_0_i_4_n_11 ),
        .I1(\LARc_q0[15]_0 ),
        .O(\LARc_d0[2]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h7444744477474777)) 
    \LARc_d0[2]_INST_0_i_4 
       (.I0(icmp_ln255_fu_182_p2_carry_i_6_n_11),
        .I1(p_0_in),
        .I2(icmp_ln255_fu_182_p2),
        .I3(\LARc_d0[2]_INST_0_i_5_n_11 ),
        .I4(icmp_ln253_fu_162_p2_carry_i_8_n_11),
        .I5(\LARc_d0[2]_INST_0_i_6_n_11 ),
        .O(\LARc_d0[2]_INST_0_i_4_n_11 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \LARc_d0[2]_INST_0_i_5 
       (.I0(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I4(\LARc_d0[1]_INST_0_i_5_n_11 ),
        .O(\LARc_d0[2]_INST_0_i_5_n_11 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \LARc_d0[2]_INST_0_i_6 
       (.I0(LARc_q0[0]),
        .I1(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .O(\LARc_d0[2]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[3]_INST_0_i_2 
       (.I0(\LARc_d0[3]_INST_0_i_3_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[3]_INST_0_i_4_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[2]),
        .I5(LARc_d0_1_sn_1),
        .O(\LARc_q0[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[3]_INST_0_i_3 
       (.I0(\LARc_d0[2]_INST_0_i_4_n_11 ),
        .I1(\LARc_q0[15]_0 ),
        .I2(\LARc_d0[1]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[3]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h5F535053)) 
    \LARc_d0[3]_INST_0_i_4 
       (.I0(icmp_ln253_fu_162_p2_carry_i_31_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_8_n_11),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_182_p2),
        .I4(\LARc_d0[4]_INST_0_i_5_n_11 ),
        .O(\LARc_d0[3]_INST_0_i_4_n_11 ));
  MUXF7 \LARc_d0[4]_INST_0 
       (.I0(\LARc_d0[4]_INST_0_i_1_n_11 ),
        .I1(\LARc_d0[4] ),
        .O(LARc_d0[0]),
        .S(\LARc_address0[0]_0 [2]));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[4]_INST_0_i_1 
       (.I0(\LARc_d0[4]_INST_0_i_3_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[3]),
        .I5(LARc_d0_1_sn_1),
        .O(\LARc_d0[4]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \LARc_d0[4]_INST_0_i_3 
       (.I0(\LARc_d0[4]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_11 ),
        .I2(\LARc_d0[4]_INST_0_i_6_n_11 ),
        .I3(\LARc_d0[1]_INST_0_i_4_n_11 ),
        .I4(\LARc_q0[15]_0 ),
        .I5(\LARc_d0[2]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[4]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hA0ACAFACAFACA0AC)) 
    \LARc_d0[4]_INST_0_i_4 
       (.I0(\LARc_d0[5]_INST_0_i_5_n_11 ),
        .I1(icmp_ln255_fu_182_p2_carry_i_18_n_11),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_182_p2),
        .I4(icmp_ln253_fu_162_p2_carry_i_31_n_11),
        .I5(\LARc_d0[4]_INST_0_i_7_n_11 ),
        .O(\LARc_d0[4]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFFF99AAFFFF5595)) 
    \LARc_d0[4]_INST_0_i_5 
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[1]),
        .I2(LARc_q0[0]),
        .I3(LARc_q0[15]),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I5(LARc_q0[2]),
        .O(\LARc_d0[4]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECFFFFCCC)) 
    \LARc_d0[4]_INST_0_i_6 
       (.I0(\LARc_d0[8]_INST_0_i_10_n_11 ),
        .I1(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I2(LARc_q0[15]),
        .I3(LARc_q0[0]),
        .I4(LARc_q0[1]),
        .I5(p_0_in),
        .O(\LARc_d0[4]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h0800080100010101)) 
    \LARc_d0[4]_INST_0_i_7 
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[3]),
        .I2(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I3(LARc_q0[15]),
        .I4(LARc_q0[0]),
        .I5(LARc_q0[1]),
        .O(\LARc_d0[4]_INST_0_i_7_n_11 ));
  MUXF7 \LARc_d0[5]_INST_0 
       (.I0(\LARc_d0[5]_INST_0_i_1_n_11 ),
        .I1(\LARc_d0[5] ),
        .O(LARc_d0[1]),
        .S(\LARc_address0[0]_0 [2]));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[5]_INST_0_i_1 
       (.I0(\LARc_d0[5]_INST_0_i_3_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[5]_INST_0_i_4_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[4]),
        .I5(LARc_d0_1_sn_1),
        .O(\LARc_d0[5]_INST_0_i_1_n_11 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[5]_INST_0_i_3 
       (.I0(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .I1(\LARc_d0[3]_INST_0_i_3_n_11 ),
        .I2(\LARc_d0[3]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[5]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h50535F535F535053)) 
    \LARc_d0[5]_INST_0_i_4 
       (.I0(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_6_n_11),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_182_p2),
        .I4(\LARc_d0[5]_INST_0_i_5_n_11 ),
        .I5(\LARc_d0[5]_INST_0_i_6_n_11 ),
        .O(\LARc_d0[5]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFF0001)) 
    \LARc_d0[5]_INST_0_i_5 
       (.I0(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I4(\LARc_d0[5]_INST_0_i_7_n_11 ),
        .I5(LARc_q0[5]),
        .O(\LARc_d0[5]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFF80)) 
    \LARc_d0[5]_INST_0_i_6 
       (.I0(\LARc_d0[8]_INST_0_i_10_n_11 ),
        .I1(LARc_q0[0]),
        .I2(icmp_ln253_fu_162_p2_carry_i_29_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I4(icmp_ln255_fu_182_p2_carry_i_17_n_11),
        .I5(\LARc_d0[1]_INST_0_i_5_n_11 ),
        .O(\LARc_d0[5]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \LARc_d0[5]_INST_0_i_7 
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[2]),
        .I2(LARc_q0[1]),
        .I3(LARc_q0[0]),
        .I4(LARc_q0[4]),
        .I5(LARc_q0[15]),
        .O(\LARc_d0[5]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h7800780078FF7800)) 
    \LARc_d0[6]_INST_0_i_1 
       (.I0(\LARc_d0[6]_INST_0_i_2_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[6]_INST_0_i_3_n_11 ),
        .I3(\LARc_address0[0]_0 [1]),
        .I4(B[5]),
        .I5(LARc_d0_1_sn_1),
        .O(\LARc_q0[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[6]_INST_0_i_2 
       (.I0(\LARc_d0[5]_INST_0_i_4_n_11 ),
        .I1(\LARc_d0[3]_INST_0_i_4_n_11 ),
        .I2(\LARc_d0[3]_INST_0_i_3_n_11 ),
        .I3(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[6]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0060006FFF60FF6F)) 
    \LARc_d0[6]_INST_0_i_3 
       (.I0(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I1(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I2(icmp_ln255_fu_182_p2),
        .I3(p_0_in),
        .I4(icmp_ln253_fu_162_p2_carry_i_31_n_11),
        .I5(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(\LARc_d0[6]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \LARc_d0[7]_INST_0_i_2 
       (.I0(\LARc_d0[7]_INST_0_i_4_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[7]_INST_0_i_5_n_11 ),
        .O(\LARc_q0[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[7]_INST_0_i_4 
       (.I0(\LARc_d0[6]_INST_0_i_3_n_11 ),
        .I1(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .I2(\LARc_d0[3]_INST_0_i_3_n_11 ),
        .I3(\LARc_d0[3]_INST_0_i_4_n_11 ),
        .I4(\LARc_d0[5]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[7]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00650000)) 
    \LARc_d0[7]_INST_0_i_5 
       (.I0(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .I1(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I2(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I3(p_0_in),
        .I4(icmp_ln255_fu_182_p2),
        .I5(\LARc_d0[7]_INST_0_i_6_n_11 ),
        .O(\LARc_d0[7]_INST_0_i_5_n_11 ));
  LUT4 #(
    .INIT(16'h4744)) 
    \LARc_d0[7]_INST_0_i_6 
       (.I0(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I1(p_0_in),
        .I2(icmp_ln255_fu_182_p2),
        .I3(\LARc_d0[5]_INST_0_i_5_n_11 ),
        .O(\LARc_d0[7]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \LARc_d0[8]_INST_0_i_10 
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[3]),
        .I3(LARc_q0[2]),
        .I4(LARc_q0[1]),
        .I5(LARc_q0[0]),
        .O(\LARc_d0[8]_INST_0_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6666666666666A66)) 
    \LARc_d0[8]_INST_0_i_11 
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[4]),
        .I3(\LARc_d0[1]_INST_0_i_7_n_11 ),
        .I4(LARc_q0[2]),
        .I5(LARc_q0[3]),
        .O(\LARc_d0[8]_INST_0_i_11_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \LARc_d0[8]_INST_0_i_2 
       (.I0(\LARc_d0[8]_INST_0_i_4_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[8]_INST_0_i_5_n_11 ),
        .O(\LARc_q0[15]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[8]_INST_0_i_4 
       (.I0(\LARc_d0[7]_INST_0_i_5_n_11 ),
        .I1(\LARc_d0[5]_INST_0_i_4_n_11 ),
        .I2(\LARc_d0[3]_INST_0_i_4_n_11 ),
        .I3(\LARc_d0[3]_INST_0_i_3_n_11 ),
        .I4(\LARc_d0[4]_INST_0_i_4_n_11 ),
        .I5(\LARc_d0[6]_INST_0_i_3_n_11 ),
        .O(\LARc_d0[8]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    \LARc_d0[8]_INST_0_i_5 
       (.I0(\LARc_d0[8]_INST_0_i_6_n_11 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_11 ),
        .I2(\LARc_d0[12]_INST_0_i_11_n_11 ),
        .I3(\LARc_d0[8]_INST_0_i_7_n_11 ),
        .I4(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I5(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(\LARc_d0[8]_INST_0_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFCFFFCFF9CFF9C00)) 
    \LARc_d0[8]_INST_0_i_6 
       (.I0(\LARc_d0[8]_INST_0_i_8_n_11 ),
        .I1(LARc_q0[9]),
        .I2(LARc_q0[15]),
        .I3(p_0_in),
        .I4(\LARc_d0[8]_INST_0_i_9_n_11 ),
        .I5(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(\LARc_d0[8]_INST_0_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \LARc_d0[8]_INST_0_i_7 
       (.I0(\LARc_d0[1]_INST_0_i_5_n_11 ),
        .I1(icmp_ln255_fu_182_p2_carry_i_17_n_11),
        .I2(\LARc_d0[1]_INST_0_i_6_n_11 ),
        .I3(\LARc_d0[8]_INST_0_i_10_n_11 ),
        .I4(\LARc_d0[8]_INST_0_i_11_n_11 ),
        .I5(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(\LARc_d0[8]_INST_0_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \LARc_d0[8]_INST_0_i_8 
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[5]),
        .I2(LARc_q0[4]),
        .I3(LARc_q0[7]),
        .I4(LARc_q0[6]),
        .I5(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .O(\LARc_d0[8]_INST_0_i_8_n_11 ));
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \LARc_d0[8]_INST_0_i_9 
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[5]),
        .I2(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I3(LARc_q0[4]),
        .I4(LARc_q0[15]),
        .O(\LARc_d0[8]_INST_0_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \LARc_d0[9]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_6_n_11 ),
        .I1(LARc_q0[15]),
        .I2(\LARc_d0[12]_INST_0_i_5_n_11 ),
        .O(\LARc_q0[15]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__0_n_11 ),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg_n_11_[0] ),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[0]),
        .I1(i_fu_60_reg[2]),
        .I2(i_fu_60_reg[3]),
        .I3(i_fu_60_reg[1]),
        .I4(i_fu_60_reg[0]),
        .O(\ap_CS_fsm[0]_i_2__0_n_11 ));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .I2(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .I3(Q[1]),
        .O(\ap_CS_fsm[1]_i_1__3_n_11 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(i_fu_60_reg[2]),
        .I1(i_fu_60_reg[3]),
        .I2(i_fu_60_reg[1]),
        .I3(i_fu_60_reg[0]),
        .I4(Q[0]),
        .O(\ap_CS_fsm[2]_i_1__1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(\LARc_address0[0]_0 [0]),
        .I1(\LARc_address0[0]_0 [1]),
        .I2(\ap_CS_fsm[0]_i_2__0_n_11 ),
        .I3(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_11_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\LARc_address0[0]_0 [1]),
        .I1(\ap_CS_fsm_reg_n_11_[0] ),
        .I2(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .I3(\ap_CS_fsm[0]_i_2__0_n_11 ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_11_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__3_n_11 ),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .Q(Q[1]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg_i_1
       (.I0(\LARc_address0[0]_0 [0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_11 ),
        .I2(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_60[0]_i_1 
       (.I0(i_fu_60_reg[0]),
        .O(i_3_fu_110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_60[1]_i_1 
       (.I0(i_fu_60_reg[0]),
        .I1(i_fu_60_reg[1]),
        .O(i_3_fu_110_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_60[2]_i_1 
       (.I0(i_fu_60_reg[2]),
        .I1(i_fu_60_reg[1]),
        .I2(i_fu_60_reg[0]),
        .O(i_3_fu_110_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_60[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_11_[0] ),
        .I1(grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_60[3]_i_2 
       (.I0(i_fu_60_reg[3]),
        .I1(i_fu_60_reg[0]),
        .I2(i_fu_60_reg[1]),
        .I3(i_fu_60_reg[2]),
        .O(i_3_fu_110_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(i_3_fu_110_p2[0]),
        .Q(i_fu_60_reg[0]),
        .S(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(i_3_fu_110_p2[1]),
        .Q(i_fu_60_reg[1]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(i_3_fu_110_p2[2]),
        .Q(i_fu_60_reg[2]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(i_3_fu_110_p2[3]),
        .Q(i_fu_60_reg[3]),
        .R(ap_NS_fsm1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln253_fu_162_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,icmp_ln253_fu_162_p2_carry_n_12,icmp_ln253_fu_162_p2_carry_n_13,icmp_ln253_fu_162_p2_carry_n_14,icmp_ln253_fu_162_p2_carry_n_15,icmp_ln253_fu_162_p2_carry_n_16,icmp_ln253_fu_162_p2_carry_n_17,icmp_ln253_fu_162_p2_carry_n_18}),
        .DI({icmp_ln253_fu_162_p2_carry_i_1_n_11,icmp_ln253_fu_162_p2_carry_i_2_n_11,icmp_ln253_fu_162_p2_carry_i_3_n_11,icmp_ln253_fu_162_p2_carry_i_4_n_11,icmp_ln253_fu_162_p2_carry_i_5_n_11,icmp_ln253_fu_162_p2_carry_i_6_n_11,icmp_ln253_fu_162_p2_carry_i_7_n_11,icmp_ln253_fu_162_p2_carry_i_8_n_11}),
        .O(NLW_icmp_ln253_fu_162_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln253_fu_162_p2_carry_i_9_n_11,icmp_ln253_fu_162_p2_carry_i_10_n_11,icmp_ln253_fu_162_p2_carry_i_11_n_11,icmp_ln253_fu_162_p2_carry_i_12_n_11,icmp_ln253_fu_162_p2_carry_i_13_n_11,icmp_ln253_fu_162_p2_carry_i_14_n_11,icmp_ln253_fu_162_p2_carry_i_15_n_11,icmp_ln253_fu_162_p2_carry_i_16_n_11}));
  LUT6 #(
    .INIT(64'hAA55AA55AA55A855)) 
    icmp_ln253_fu_162_p2_carry_i_1
       (.I0(LARc_q0[15]),
        .I1(icmp_ln253_fu_162_p2_carry_i_17_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_18_n_11),
        .I3(LARc_q0[14]),
        .I4(LARc_q0[12]),
        .I5(LARc_q0[13]),
        .O(icmp_ln253_fu_162_p2_carry_i_1_n_11));
  LUT5 #(
    .INIT(32'h00009108)) 
    icmp_ln253_fu_162_p2_carry_i_10
       (.I0(LARc_q0[13]),
        .I1(LARc_q0[15]),
        .I2(icmp_ln253_fu_162_p2_carry_i_20_n_11),
        .I3(LARc_q0[12]),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_10_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln253_fu_162_p2_carry_i_11
       (.I0(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_11_n_11));
  LUT5 #(
    .INIT(32'h0202420A)) 
    icmp_ln253_fu_162_p2_carry_i_12
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[8]),
        .I3(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_12_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln253_fu_162_p2_carry_i_13
       (.I0(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_13_n_11));
  LUT5 #(
    .INIT(32'h02AAA800)) 
    icmp_ln253_fu_162_p2_carry_i_14
       (.I0(icmp_ln253_fu_162_p2_carry_i_31_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I2(LARc_q0[4]),
        .I3(LARc_q0[15]),
        .I4(LARc_q0[5]),
        .O(icmp_ln253_fu_162_p2_carry_i_14_n_11));
  LUT6 #(
    .INIT(64'h0000000022284444)) 
    icmp_ln253_fu_162_p2_carry_i_15
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[2]),
        .I2(LARc_q0[0]),
        .I3(LARc_q0[1]),
        .I4(LARc_q0[15]),
        .I5(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_15_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln253_fu_162_p2_carry_i_16
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[0]),
        .O(icmp_ln253_fu_162_p2_carry_i_16_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    icmp_ln253_fu_162_p2_carry_i_17
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[4]),
        .I2(LARc_q0[7]),
        .I3(LARc_q0[6]),
        .I4(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I5(icmp_ln253_fu_162_p2_carry_i_32_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_17_n_11));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln253_fu_162_p2_carry_i_18
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[11]),
        .O(icmp_ln253_fu_162_p2_carry_i_18_n_11));
  LUT6 #(
    .INIT(64'h4444444011111115)) 
    icmp_ln253_fu_162_p2_carry_i_19
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[15]),
        .I2(icmp_ln253_fu_162_p2_carry_i_17_n_11),
        .I3(LARc_q0[10]),
        .I4(LARc_q0[11]),
        .I5(LARc_q0[12]),
        .O(icmp_ln253_fu_162_p2_carry_i_19_n_11));
  LUT5 #(
    .INIT(32'h8A0020AA)) 
    icmp_ln253_fu_162_p2_carry_i_2
       (.I0(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I1(LARc_q0[12]),
        .I2(icmp_ln253_fu_162_p2_carry_i_20_n_11),
        .I3(LARc_q0[15]),
        .I4(LARc_q0[13]),
        .O(icmp_ln253_fu_162_p2_carry_i_2_n_11));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    icmp_ln253_fu_162_p2_carry_i_20
       (.I0(LARc_q0[11]),
        .I1(LARc_q0[10]),
        .I2(LARc_q0[8]),
        .I3(LARc_q0[9]),
        .I4(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_20_n_11));
  LUT6 #(
    .INIT(64'h555400010000FFFF)) 
    icmp_ln253_fu_162_p2_carry_i_21
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .I2(LARc_q0[9]),
        .I3(LARc_q0[8]),
        .I4(LARc_q0[10]),
        .I5(LARc_q0[15]),
        .O(icmp_ln253_fu_162_p2_carry_i_21_n_11));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hABFEFF00)) 
    icmp_ln253_fu_162_p2_carry_i_22
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[8]),
        .I2(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .I3(LARc_q0[9]),
        .I4(LARc_q0[15]),
        .O(icmp_ln253_fu_162_p2_carry_i_22_n_11));
  LUT6 #(
    .INIT(64'h4444444011111115)) 
    icmp_ln253_fu_162_p2_carry_i_23
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[4]),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(LARc_q0[5]),
        .I5(LARc_q0[6]),
        .O(icmp_ln253_fu_162_p2_carry_i_23_n_11));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    icmp_ln253_fu_162_p2_carry_i_24
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[2]),
        .I2(LARc_q0[1]),
        .I3(LARc_q0[0]),
        .O(icmp_ln253_fu_162_p2_carry_i_24_n_11));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    icmp_ln253_fu_162_p2_carry_i_25
       (.I0(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I3(LARc_q0[15]),
        .I4(LARc_q0[14]),
        .I5(icmp_ln253_fu_162_p2_carry_i_33_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_25_n_11));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    icmp_ln253_fu_162_p2_carry_i_26
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[14]),
        .I2(LARc_q0[13]),
        .I3(LARc_q0[12]),
        .O(icmp_ln253_fu_162_p2_carry_i_26_n_11));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    icmp_ln253_fu_162_p2_carry_i_27
       (.I0(LARc_q0[11]),
        .I1(LARc_q0[10]),
        .I2(LARc_q0[9]),
        .I3(LARc_q0[8]),
        .O(icmp_ln253_fu_162_p2_carry_i_27_n_11));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    icmp_ln253_fu_162_p2_carry_i_28
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[4]),
        .I2(LARc_q0[7]),
        .I3(LARc_q0[6]),
        .O(icmp_ln253_fu_162_p2_carry_i_28_n_11));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln253_fu_162_p2_carry_i_29
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[0]),
        .I2(LARc_q0[15]),
        .O(icmp_ln253_fu_162_p2_carry_i_29_n_11));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln253_fu_162_p2_carry_i_3
       (.I0(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_3_n_11));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    icmp_ln253_fu_162_p2_carry_i_30
       (.I0(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I1(LARc_q0[6]),
        .I2(LARc_q0[7]),
        .I3(LARc_q0[4]),
        .I4(LARc_q0[5]),
        .O(icmp_ln253_fu_162_p2_carry_i_30_n_11));
  LUT6 #(
    .INIT(64'h5551000000045555)) 
    icmp_ln253_fu_162_p2_carry_i_31
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(\LARc_d0[1]_INST_0_i_7_n_11 ),
        .I2(LARc_q0[2]),
        .I3(LARc_q0[3]),
        .I4(LARc_q0[15]),
        .I5(LARc_q0[4]),
        .O(icmp_ln253_fu_162_p2_carry_i_31_n_11));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln253_fu_162_p2_carry_i_32
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[9]),
        .O(icmp_ln253_fu_162_p2_carry_i_32_n_11));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln253_fu_162_p2_carry_i_33
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[13]),
        .O(icmp_ln253_fu_162_p2_carry_i_33_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln253_fu_162_p2_carry_i_4
       (.I0(icmp_ln253_fu_162_p2_carry_i_22_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_4_n_11));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln253_fu_162_p2_carry_i_5
       (.I0(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_5_n_11));
  LUT5 #(
    .INIT(32'h00009995)) 
    icmp_ln253_fu_162_p2_carry_i_6
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[4]),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_6_n_11));
  LUT6 #(
    .INIT(64'h0000000088811111)) 
    icmp_ln253_fu_162_p2_carry_i_7
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[2]),
        .I2(LARc_q0[0]),
        .I3(LARc_q0[1]),
        .I4(LARc_q0[15]),
        .I5(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_7_n_11));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    icmp_ln253_fu_162_p2_carry_i_8
       (.I0(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_29_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_8_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln253_fu_162_p2_carry_i_9
       (.I0(icmp_ln253_fu_162_p2_carry_i_1_n_11),
        .O(icmp_ln253_fu_162_p2_carry_i_9_n_11));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln255_fu_182_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln255_fu_182_p2,icmp_ln255_fu_182_p2_carry_n_12,icmp_ln255_fu_182_p2_carry_n_13,icmp_ln255_fu_182_p2_carry_n_14,icmp_ln255_fu_182_p2_carry_n_15,icmp_ln255_fu_182_p2_carry_n_16,icmp_ln255_fu_182_p2_carry_n_17,icmp_ln255_fu_182_p2_carry_n_18}),
        .DI({icmp_ln253_fu_162_p2_carry_i_1_n_11,icmp_ln255_fu_182_p2_carry_i_1_n_11,icmp_ln255_fu_182_p2_carry_i_2_n_11,icmp_ln255_fu_182_p2_carry_i_3_n_11,icmp_ln255_fu_182_p2_carry_i_4_n_11,icmp_ln255_fu_182_p2_carry_i_5_n_11,icmp_ln255_fu_182_p2_carry_i_6_n_11,icmp_ln253_fu_162_p2_carry_i_8_n_11}),
        .O(NLW_icmp_ln255_fu_182_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln255_fu_182_p2_carry_i_7_n_11,icmp_ln255_fu_182_p2_carry_i_8_n_11,icmp_ln255_fu_182_p2_carry_i_9_n_11,icmp_ln255_fu_182_p2_carry_i_10_n_11,icmp_ln255_fu_182_p2_carry_i_11_n_11,icmp_ln255_fu_182_p2_carry_i_12_n_11,icmp_ln255_fu_182_p2_carry_i_13_n_11,icmp_ln255_fu_182_p2_carry_i_14_n_11}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln255_fu_182_p2_carry_i_1
       (.I0(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_1_n_11));
  LUT5 #(
    .INIT(32'h11001980)) 
    icmp_ln255_fu_182_p2_carry_i_10
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[9]),
        .I2(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .I3(LARc_q0[8]),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_10_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln255_fu_182_p2_carry_i_11
       (.I0(icmp_ln253_fu_162_p2_carry_i_23_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_4_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_11_n_11));
  LUT5 #(
    .INIT(32'h00001890)) 
    icmp_ln255_fu_182_p2_carry_i_12
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[4]),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_12_n_11));
  LUT6 #(
    .INIT(64'h000000005557AAA8)) 
    icmp_ln255_fu_182_p2_carry_i_13
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[2]),
        .I2(LARc_q0[0]),
        .I3(LARc_q0[1]),
        .I4(LARc_q0[3]),
        .I5(icmp_ln255_fu_182_p2_carry_i_18_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_13_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln255_fu_182_p2_carry_i_14
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[0]),
        .O(icmp_ln255_fu_182_p2_carry_i_14_n_11));
  LUT6 #(
    .INIT(64'h5554000000015555)) 
    icmp_ln255_fu_182_p2_carry_i_15
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[12]),
        .I2(icmp_ln253_fu_162_p2_carry_i_18_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_17_n_11),
        .I4(LARc_q0[15]),
        .I5(LARc_q0[13]),
        .O(icmp_ln255_fu_182_p2_carry_i_15_n_11));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    icmp_ln255_fu_182_p2_carry_i_16
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[3]),
        .I2(LARc_q0[2]),
        .I3(LARc_q0[1]),
        .I4(LARc_q0[0]),
        .I5(LARc_q0[4]),
        .O(icmp_ln255_fu_182_p2_carry_i_16_n_11));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    icmp_ln255_fu_182_p2_carry_i_17
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[1]),
        .I2(LARc_q0[0]),
        .I3(LARc_q0[2]),
        .I4(LARc_q0[15]),
        .O(icmp_ln255_fu_182_p2_carry_i_17_n_11));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hBBBFEEEA)) 
    icmp_ln255_fu_182_p2_carry_i_18
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[1]),
        .I3(LARc_q0[0]),
        .I4(LARc_q0[2]),
        .O(icmp_ln255_fu_182_p2_carry_i_18_n_11));
  LUT5 #(
    .INIT(32'h540100FF)) 
    icmp_ln255_fu_182_p2_carry_i_2
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(LARc_q0[10]),
        .I2(icmp_ln253_fu_162_p2_carry_i_17_n_11),
        .I3(LARc_q0[11]),
        .I4(LARc_q0[15]),
        .O(icmp_ln255_fu_182_p2_carry_i_2_n_11));
  LUT5 #(
    .INIT(32'h00118013)) 
    icmp_ln255_fu_182_p2_carry_i_3
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[9]),
        .I2(icmp_ln253_fu_162_p2_carry_i_30_n_11),
        .I3(LARc_q0[8]),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_3_n_11));
  LUT5 #(
    .INIT(32'h510400FF)) 
    icmp_ln255_fu_182_p2_carry_i_4
       (.I0(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_16_n_11),
        .I2(LARc_q0[6]),
        .I3(LARc_q0[7]),
        .I4(LARc_q0[15]),
        .O(icmp_ln255_fu_182_p2_carry_i_4_n_11));
  LUT5 #(
    .INIT(32'h00008105)) 
    icmp_ln255_fu_182_p2_carry_i_5
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[15]),
        .I2(LARc_q0[4]),
        .I3(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I4(icmp_ln253_fu_162_p2_carry_i_25_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_5_n_11));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    icmp_ln255_fu_182_p2_carry_i_6
       (.I0(icmp_ln253_fu_162_p2_carry_i_28_n_11),
        .I1(icmp_ln253_fu_162_p2_carry_i_24_n_11),
        .I2(icmp_ln253_fu_162_p2_carry_i_27_n_11),
        .I3(icmp_ln253_fu_162_p2_carry_i_26_n_11),
        .I4(icmp_ln255_fu_182_p2_carry_i_17_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_6_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln255_fu_182_p2_carry_i_7
       (.I0(icmp_ln253_fu_162_p2_carry_i_1_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_7_n_11));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln255_fu_182_p2_carry_i_8
       (.I0(icmp_ln253_fu_162_p2_carry_i_19_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_15_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_8_n_11));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln255_fu_182_p2_carry_i_9
       (.I0(icmp_ln253_fu_162_p2_carry_i_21_n_11),
        .I1(icmp_ln255_fu_182_p2_carry_i_2_n_11),
        .O(icmp_ln255_fu_182_p2_carry_i_9_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_56[0]_i_1 
       (.I0(idx_fu_56_reg[0]),
        .O(add_ln248_fu_99_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_56[1]_i_1 
       (.I0(idx_fu_56_reg[0]),
        .I1(idx_fu_56_reg[1]),
        .O(add_ln248_fu_99_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_56[2]_i_1 
       (.I0(idx_fu_56_reg[2]),
        .I1(idx_fu_56_reg[1]),
        .I2(idx_fu_56_reg[0]),
        .O(add_ln248_fu_99_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(add_ln248_fu_99_p2[0]),
        .Q(idx_fu_56_reg[0]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(add_ln248_fu_99_p2[1]),
        .Q(idx_fu_56_reg[1]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__1_n_11 ),
        .D(add_ln248_fu_99_p2[2]),
        .Q(idx_fu_56_reg[2]),
        .R(ap_NS_fsm1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_32 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8
   (D,
    \L_ACF_load_1_reg_2288_reg[33] ,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_82_fu_180_reg[7] ,
    P,
    \empty_82_fu_180_reg[39] ,
    \empty_82_fu_180_reg[39]_0 ,
    \empty_82_fu_180_reg[31] ,
    DI,
    S,
    \empty_82_fu_180_reg[47] ,
    \empty_82_fu_180_reg[47]_0 ,
    \empty_82_fu_180_reg[55] ,
    \empty_82_fu_180_reg[55]_0 ,
    \empty_82_fu_180_reg[63] ,
    \empty_82_fu_180_reg[63]_0 );
  output [63:0]D;
  output [0:0]\L_ACF_load_1_reg_2288_reg[33] ;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input \empty_82_fu_180_reg[7] ;
  input [33:0]P;
  input [33:0]\empty_82_fu_180_reg[39] ;
  input [33:0]\empty_82_fu_180_reg[39]_0 ;
  input \empty_82_fu_180_reg[31] ;
  input [4:0]DI;
  input [5:0]S;
  input [7:0]\empty_82_fu_180_reg[47] ;
  input [7:0]\empty_82_fu_180_reg[47]_0 ;
  input [7:0]\empty_82_fu_180_reg[55] ;
  input [7:0]\empty_82_fu_180_reg[55]_0 ;
  input [6:0]\empty_82_fu_180_reg[63] ;
  input [7:0]\empty_82_fu_180_reg[63]_0 ;

  wire [15:0]A;
  wire CEA1;
  wire [63:0]D;
  wire [4:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]\L_ACF_load_1_reg_2288_reg[33] ;
  wire [33:0]P;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_82_fu_180_reg[31] ;
  wire [33:0]\empty_82_fu_180_reg[39] ;
  wire [33:0]\empty_82_fu_180_reg[39]_0 ;
  wire [7:0]\empty_82_fu_180_reg[47] ;
  wire [7:0]\empty_82_fu_180_reg[47]_0 ;
  wire [7:0]\empty_82_fu_180_reg[55] ;
  wire [7:0]\empty_82_fu_180_reg[55]_0 ;
  wire [6:0]\empty_82_fu_180_reg[63] ;
  wire [7:0]\empty_82_fu_180_reg[63]_0 ;
  wire \empty_82_fu_180_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .DI(DI),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .\L_ACF_load_1_reg_2288_reg[33] (\L_ACF_load_1_reg_2288_reg[33] ),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\empty_82_fu_180_reg[31] (\empty_82_fu_180_reg[31] ),
        .\empty_82_fu_180_reg[39] (\empty_82_fu_180_reg[39] ),
        .\empty_82_fu_180_reg[39]_0 (\empty_82_fu_180_reg[39]_0 ),
        .\empty_82_fu_180_reg[47] (\empty_82_fu_180_reg[47] ),
        .\empty_82_fu_180_reg[47]_0 (\empty_82_fu_180_reg[47]_0 ),
        .\empty_82_fu_180_reg[55] (\empty_82_fu_180_reg[55] ),
        .\empty_82_fu_180_reg[55]_0 (\empty_82_fu_180_reg[55]_0 ),
        .\empty_82_fu_180_reg[63] (\empty_82_fu_180_reg[63] ),
        .\empty_82_fu_180_reg[63]_0 (\empty_82_fu_180_reg[63]_0 ),
        .\empty_82_fu_180_reg[7] (\empty_82_fu_180_reg[7] ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2
   (D,
    \L_ACF_load_1_reg_2288_reg[33] ,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_82_fu_180_reg[7] ,
    P,
    \empty_82_fu_180_reg[39] ,
    \empty_82_fu_180_reg[39]_0 ,
    \empty_82_fu_180_reg[31] ,
    DI,
    S,
    \empty_82_fu_180_reg[47] ,
    \empty_82_fu_180_reg[47]_0 ,
    \empty_82_fu_180_reg[55] ,
    \empty_82_fu_180_reg[55]_0 ,
    \empty_82_fu_180_reg[63] ,
    \empty_82_fu_180_reg[63]_0 );
  output [63:0]D;
  output [0:0]\L_ACF_load_1_reg_2288_reg[33] ;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input \empty_82_fu_180_reg[7] ;
  input [33:0]P;
  input [33:0]\empty_82_fu_180_reg[39] ;
  input [33:0]\empty_82_fu_180_reg[39]_0 ;
  input \empty_82_fu_180_reg[31] ;
  input [4:0]DI;
  input [5:0]S;
  input [7:0]\empty_82_fu_180_reg[47] ;
  input [7:0]\empty_82_fu_180_reg[47]_0 ;
  input [7:0]\empty_82_fu_180_reg[55] ;
  input [7:0]\empty_82_fu_180_reg[55]_0 ;
  input [6:0]\empty_82_fu_180_reg[63] ;
  input [7:0]\empty_82_fu_180_reg[63]_0 ;

  wire [15:0]A;
  wire CEA1;
  wire [63:0]D;
  wire [4:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]\L_ACF_load_1_reg_2288_reg[33] ;
  wire [33:0]P;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_82_fu_180[15]_i_10_n_11 ;
  wire \empty_82_fu_180[15]_i_11_n_11 ;
  wire \empty_82_fu_180[15]_i_12_n_11 ;
  wire \empty_82_fu_180[15]_i_13_n_11 ;
  wire \empty_82_fu_180[15]_i_14_n_11 ;
  wire \empty_82_fu_180[15]_i_15_n_11 ;
  wire \empty_82_fu_180[15]_i_16_n_11 ;
  wire \empty_82_fu_180[15]_i_17_n_11 ;
  wire \empty_82_fu_180[15]_i_2_n_11 ;
  wire \empty_82_fu_180[15]_i_3_n_11 ;
  wire \empty_82_fu_180[15]_i_4_n_11 ;
  wire \empty_82_fu_180[15]_i_5_n_11 ;
  wire \empty_82_fu_180[15]_i_6_n_11 ;
  wire \empty_82_fu_180[15]_i_7_n_11 ;
  wire \empty_82_fu_180[15]_i_8_n_11 ;
  wire \empty_82_fu_180[15]_i_9_n_11 ;
  wire \empty_82_fu_180[23]_i_10_n_11 ;
  wire \empty_82_fu_180[23]_i_11_n_11 ;
  wire \empty_82_fu_180[23]_i_12_n_11 ;
  wire \empty_82_fu_180[23]_i_13_n_11 ;
  wire \empty_82_fu_180[23]_i_14_n_11 ;
  wire \empty_82_fu_180[23]_i_15_n_11 ;
  wire \empty_82_fu_180[23]_i_16_n_11 ;
  wire \empty_82_fu_180[23]_i_17_n_11 ;
  wire \empty_82_fu_180[23]_i_2_n_11 ;
  wire \empty_82_fu_180[23]_i_3_n_11 ;
  wire \empty_82_fu_180[23]_i_4_n_11 ;
  wire \empty_82_fu_180[23]_i_5_n_11 ;
  wire \empty_82_fu_180[23]_i_6_n_11 ;
  wire \empty_82_fu_180[23]_i_7_n_11 ;
  wire \empty_82_fu_180[23]_i_8_n_11 ;
  wire \empty_82_fu_180[23]_i_9_n_11 ;
  wire \empty_82_fu_180[31]_i_10_n_11 ;
  wire \empty_82_fu_180[31]_i_11_n_11 ;
  wire \empty_82_fu_180[31]_i_12_n_11 ;
  wire \empty_82_fu_180[31]_i_13_n_11 ;
  wire \empty_82_fu_180[31]_i_14_n_11 ;
  wire \empty_82_fu_180[31]_i_15_n_11 ;
  wire \empty_82_fu_180[31]_i_16_n_11 ;
  wire \empty_82_fu_180[31]_i_17_n_11 ;
  wire \empty_82_fu_180[31]_i_2_n_11 ;
  wire \empty_82_fu_180[31]_i_3_n_11 ;
  wire \empty_82_fu_180[31]_i_4_n_11 ;
  wire \empty_82_fu_180[31]_i_5_n_11 ;
  wire \empty_82_fu_180[31]_i_6_n_11 ;
  wire \empty_82_fu_180[31]_i_7_n_11 ;
  wire \empty_82_fu_180[31]_i_8_n_11 ;
  wire \empty_82_fu_180[31]_i_9_n_11 ;
  wire \empty_82_fu_180[39]_i_16_n_11 ;
  wire \empty_82_fu_180[39]_i_17_n_11 ;
  wire \empty_82_fu_180[39]_i_8_n_11 ;
  wire \empty_82_fu_180[39]_i_9_n_11 ;
  wire \empty_82_fu_180[7]_i_10_n_11 ;
  wire \empty_82_fu_180[7]_i_11_n_11 ;
  wire \empty_82_fu_180[7]_i_12_n_11 ;
  wire \empty_82_fu_180[7]_i_13_n_11 ;
  wire \empty_82_fu_180[7]_i_14_n_11 ;
  wire \empty_82_fu_180[7]_i_15_n_11 ;
  wire \empty_82_fu_180[7]_i_16_n_11 ;
  wire \empty_82_fu_180[7]_i_2_n_11 ;
  wire \empty_82_fu_180[7]_i_3_n_11 ;
  wire \empty_82_fu_180[7]_i_4_n_11 ;
  wire \empty_82_fu_180[7]_i_5_n_11 ;
  wire \empty_82_fu_180[7]_i_6_n_11 ;
  wire \empty_82_fu_180[7]_i_7_n_11 ;
  wire \empty_82_fu_180[7]_i_8_n_11 ;
  wire \empty_82_fu_180[7]_i_9_n_11 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[15]_i_1_n_18 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[23]_i_1_n_18 ;
  wire \empty_82_fu_180_reg[31] ;
  wire \empty_82_fu_180_reg[31]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[31]_i_1_n_18 ;
  wire [33:0]\empty_82_fu_180_reg[39] ;
  wire [33:0]\empty_82_fu_180_reg[39]_0 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_82_fu_180_reg[47] ;
  wire [7:0]\empty_82_fu_180_reg[47]_0 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_82_fu_180_reg[55] ;
  wire [7:0]\empty_82_fu_180_reg[55]_0 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_82_fu_180_reg[63] ;
  wire [7:0]\empty_82_fu_180_reg[63]_0 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[63]_i_1_n_18 ;
  wire \empty_82_fu_180_reg[7] ;
  wire \empty_82_fu_180_reg[7]_i_1_n_11 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_12 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_13 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_14 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_15 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_16 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_17 ;
  wire \empty_82_fu_180_reg[7]_i_1_n_18 ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_empty_82_fu_180_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_10 
       (.I0(\empty_82_fu_180[15]_i_2_n_11 ),
        .I1(P[15]),
        .I2(\empty_82_fu_180_reg[39] [15]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [15]),
        .I5(p_reg_reg_n_101),
        .O(\empty_82_fu_180[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_11 
       (.I0(\empty_82_fu_180[15]_i_3_n_11 ),
        .I1(P[14]),
        .I2(\empty_82_fu_180_reg[39] [14]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [14]),
        .I5(p_reg_reg_n_102),
        .O(\empty_82_fu_180[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_12 
       (.I0(\empty_82_fu_180[15]_i_4_n_11 ),
        .I1(P[13]),
        .I2(\empty_82_fu_180_reg[39] [13]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [13]),
        .I5(p_reg_reg_n_103),
        .O(\empty_82_fu_180[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_13 
       (.I0(\empty_82_fu_180[15]_i_5_n_11 ),
        .I1(P[12]),
        .I2(\empty_82_fu_180_reg[39] [12]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [12]),
        .I5(p_reg_reg_n_104),
        .O(\empty_82_fu_180[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_14 
       (.I0(\empty_82_fu_180[15]_i_6_n_11 ),
        .I1(P[11]),
        .I2(\empty_82_fu_180_reg[39] [11]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [11]),
        .I5(p_reg_reg_n_105),
        .O(\empty_82_fu_180[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_15 
       (.I0(\empty_82_fu_180[15]_i_7_n_11 ),
        .I1(P[10]),
        .I2(\empty_82_fu_180_reg[39] [10]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [10]),
        .I5(p_reg_reg_n_106),
        .O(\empty_82_fu_180[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_16 
       (.I0(\empty_82_fu_180[15]_i_8_n_11 ),
        .I1(P[9]),
        .I2(\empty_82_fu_180_reg[39] [9]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [9]),
        .I5(p_reg_reg_n_107),
        .O(\empty_82_fu_180[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[15]_i_17 
       (.I0(\empty_82_fu_180[15]_i_9_n_11 ),
        .I1(P[8]),
        .I2(\empty_82_fu_180_reg[39] [8]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [8]),
        .I5(p_reg_reg_n_108),
        .O(\empty_82_fu_180[15]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_2 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_102),
        .I2(P[14]),
        .I3(\empty_82_fu_180_reg[39] [14]),
        .I4(\empty_82_fu_180_reg[39]_0 [14]),
        .O(\empty_82_fu_180[15]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_3 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_103),
        .I2(P[13]),
        .I3(\empty_82_fu_180_reg[39] [13]),
        .I4(\empty_82_fu_180_reg[39]_0 [13]),
        .O(\empty_82_fu_180[15]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_4 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_104),
        .I2(P[12]),
        .I3(\empty_82_fu_180_reg[39] [12]),
        .I4(\empty_82_fu_180_reg[39]_0 [12]),
        .O(\empty_82_fu_180[15]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_5 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_105),
        .I2(P[11]),
        .I3(\empty_82_fu_180_reg[39] [11]),
        .I4(\empty_82_fu_180_reg[39]_0 [11]),
        .O(\empty_82_fu_180[15]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_6 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_106),
        .I2(P[10]),
        .I3(\empty_82_fu_180_reg[39] [10]),
        .I4(\empty_82_fu_180_reg[39]_0 [10]),
        .O(\empty_82_fu_180[15]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_7 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_107),
        .I2(P[9]),
        .I3(\empty_82_fu_180_reg[39] [9]),
        .I4(\empty_82_fu_180_reg[39]_0 [9]),
        .O(\empty_82_fu_180[15]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_8 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_108),
        .I2(P[8]),
        .I3(\empty_82_fu_180_reg[39] [8]),
        .I4(\empty_82_fu_180_reg[39]_0 [8]),
        .O(\empty_82_fu_180[15]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[15]_i_9 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_109),
        .I2(P[7]),
        .I3(\empty_82_fu_180_reg[39] [7]),
        .I4(\empty_82_fu_180_reg[39]_0 [7]),
        .O(\empty_82_fu_180[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_10 
       (.I0(\empty_82_fu_180[23]_i_2_n_11 ),
        .I1(P[23]),
        .I2(\empty_82_fu_180_reg[39] [23]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [23]),
        .I5(p_reg_reg_n_93),
        .O(\empty_82_fu_180[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_11 
       (.I0(\empty_82_fu_180[23]_i_3_n_11 ),
        .I1(P[22]),
        .I2(\empty_82_fu_180_reg[39] [22]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [22]),
        .I5(p_reg_reg_n_94),
        .O(\empty_82_fu_180[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_12 
       (.I0(\empty_82_fu_180[23]_i_4_n_11 ),
        .I1(P[21]),
        .I2(\empty_82_fu_180_reg[39] [21]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [21]),
        .I5(p_reg_reg_n_95),
        .O(\empty_82_fu_180[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_13 
       (.I0(\empty_82_fu_180[23]_i_5_n_11 ),
        .I1(P[20]),
        .I2(\empty_82_fu_180_reg[39] [20]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [20]),
        .I5(p_reg_reg_n_96),
        .O(\empty_82_fu_180[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_14 
       (.I0(\empty_82_fu_180[23]_i_6_n_11 ),
        .I1(P[19]),
        .I2(\empty_82_fu_180_reg[39] [19]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [19]),
        .I5(p_reg_reg_n_97),
        .O(\empty_82_fu_180[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_15 
       (.I0(\empty_82_fu_180[23]_i_7_n_11 ),
        .I1(P[18]),
        .I2(\empty_82_fu_180_reg[39] [18]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [18]),
        .I5(p_reg_reg_n_98),
        .O(\empty_82_fu_180[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_16 
       (.I0(\empty_82_fu_180[23]_i_8_n_11 ),
        .I1(P[17]),
        .I2(\empty_82_fu_180_reg[39] [17]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [17]),
        .I5(p_reg_reg_n_99),
        .O(\empty_82_fu_180[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[23]_i_17 
       (.I0(\empty_82_fu_180[23]_i_9_n_11 ),
        .I1(P[16]),
        .I2(\empty_82_fu_180_reg[39] [16]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [16]),
        .I5(p_reg_reg_n_100),
        .O(\empty_82_fu_180[23]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_2 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_94),
        .I2(P[22]),
        .I3(\empty_82_fu_180_reg[39] [22]),
        .I4(\empty_82_fu_180_reg[39]_0 [22]),
        .O(\empty_82_fu_180[23]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_3 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_95),
        .I2(P[21]),
        .I3(\empty_82_fu_180_reg[39] [21]),
        .I4(\empty_82_fu_180_reg[39]_0 [21]),
        .O(\empty_82_fu_180[23]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_4 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_96),
        .I2(P[20]),
        .I3(\empty_82_fu_180_reg[39] [20]),
        .I4(\empty_82_fu_180_reg[39]_0 [20]),
        .O(\empty_82_fu_180[23]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_5 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_97),
        .I2(P[19]),
        .I3(\empty_82_fu_180_reg[39] [19]),
        .I4(\empty_82_fu_180_reg[39]_0 [19]),
        .O(\empty_82_fu_180[23]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_6 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_98),
        .I2(P[18]),
        .I3(\empty_82_fu_180_reg[39] [18]),
        .I4(\empty_82_fu_180_reg[39]_0 [18]),
        .O(\empty_82_fu_180[23]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_7 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_99),
        .I2(P[17]),
        .I3(\empty_82_fu_180_reg[39] [17]),
        .I4(\empty_82_fu_180_reg[39]_0 [17]),
        .O(\empty_82_fu_180[23]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_8 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_100),
        .I2(P[16]),
        .I3(\empty_82_fu_180_reg[39] [16]),
        .I4(\empty_82_fu_180_reg[39]_0 [16]),
        .O(\empty_82_fu_180[23]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[23]_i_9 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_101),
        .I2(P[15]),
        .I3(\empty_82_fu_180_reg[39] [15]),
        .I4(\empty_82_fu_180_reg[39]_0 [15]),
        .O(\empty_82_fu_180[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_10 
       (.I0(\empty_82_fu_180[31]_i_2_n_11 ),
        .I1(P[31]),
        .I2(\empty_82_fu_180_reg[39] [31]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [31]),
        .I5(p_reg_reg_n_85),
        .O(\empty_82_fu_180[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_11 
       (.I0(\empty_82_fu_180[31]_i_3_n_11 ),
        .I1(P[30]),
        .I2(\empty_82_fu_180_reg[39] [30]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [30]),
        .I5(p_reg_reg_n_86),
        .O(\empty_82_fu_180[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_12 
       (.I0(\empty_82_fu_180[31]_i_4_n_11 ),
        .I1(P[29]),
        .I2(\empty_82_fu_180_reg[39] [29]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [29]),
        .I5(p_reg_reg_n_87),
        .O(\empty_82_fu_180[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_13 
       (.I0(\empty_82_fu_180[31]_i_5_n_11 ),
        .I1(P[28]),
        .I2(\empty_82_fu_180_reg[39] [28]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [28]),
        .I5(p_reg_reg_n_88),
        .O(\empty_82_fu_180[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_14 
       (.I0(\empty_82_fu_180[31]_i_6_n_11 ),
        .I1(P[27]),
        .I2(\empty_82_fu_180_reg[39] [27]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [27]),
        .I5(p_reg_reg_n_89),
        .O(\empty_82_fu_180[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_15 
       (.I0(\empty_82_fu_180[31]_i_7_n_11 ),
        .I1(P[26]),
        .I2(\empty_82_fu_180_reg[39] [26]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [26]),
        .I5(p_reg_reg_n_90),
        .O(\empty_82_fu_180[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_16 
       (.I0(\empty_82_fu_180[31]_i_8_n_11 ),
        .I1(P[25]),
        .I2(\empty_82_fu_180_reg[39] [25]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [25]),
        .I5(p_reg_reg_n_91),
        .O(\empty_82_fu_180[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[31]_i_17 
       (.I0(\empty_82_fu_180[31]_i_9_n_11 ),
        .I1(P[24]),
        .I2(\empty_82_fu_180_reg[39] [24]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [24]),
        .I5(p_reg_reg_n_92),
        .O(\empty_82_fu_180[31]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_2 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_86),
        .I2(P[30]),
        .I3(\empty_82_fu_180_reg[39] [30]),
        .I4(\empty_82_fu_180_reg[39]_0 [30]),
        .O(\empty_82_fu_180[31]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_3 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_87),
        .I2(P[29]),
        .I3(\empty_82_fu_180_reg[39] [29]),
        .I4(\empty_82_fu_180_reg[39]_0 [29]),
        .O(\empty_82_fu_180[31]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_4 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_88),
        .I2(P[28]),
        .I3(\empty_82_fu_180_reg[39] [28]),
        .I4(\empty_82_fu_180_reg[39]_0 [28]),
        .O(\empty_82_fu_180[31]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_5 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_89),
        .I2(P[27]),
        .I3(\empty_82_fu_180_reg[39] [27]),
        .I4(\empty_82_fu_180_reg[39]_0 [27]),
        .O(\empty_82_fu_180[31]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_6 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_90),
        .I2(P[26]),
        .I3(\empty_82_fu_180_reg[39] [26]),
        .I4(\empty_82_fu_180_reg[39]_0 [26]),
        .O(\empty_82_fu_180[31]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_7 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_91),
        .I2(P[25]),
        .I3(\empty_82_fu_180_reg[39] [25]),
        .I4(\empty_82_fu_180_reg[39]_0 [25]),
        .O(\empty_82_fu_180[31]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_8 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_92),
        .I2(P[24]),
        .I3(\empty_82_fu_180_reg[39] [24]),
        .I4(\empty_82_fu_180_reg[39]_0 [24]),
        .O(\empty_82_fu_180[31]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[31]_i_9 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_93),
        .I2(P[23]),
        .I3(\empty_82_fu_180_reg[39] [23]),
        .I4(\empty_82_fu_180_reg[39]_0 [23]),
        .O(\empty_82_fu_180[31]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h565556AA6AAA6AAA)) 
    \empty_82_fu_180[39]_i_16 
       (.I0(\empty_82_fu_180[39]_i_8_n_11 ),
        .I1(p_reg_reg_n_84),
        .I2(\empty_82_fu_180_reg[39]_0 [32]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39] [32]),
        .I5(P[32]),
        .O(\empty_82_fu_180[39]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[39]_i_17 
       (.I0(\empty_82_fu_180[39]_i_9_n_11 ),
        .I1(P[32]),
        .I2(\empty_82_fu_180_reg[39] [32]),
        .I3(\empty_82_fu_180_reg[31] ),
        .I4(\empty_82_fu_180_reg[39]_0 [32]),
        .I5(p_reg_reg_n_84),
        .O(\empty_82_fu_180[39]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'h4F40101F)) 
    \empty_82_fu_180[39]_i_7 
       (.I0(p_reg_reg_n_84),
        .I1(\empty_82_fu_180_reg[39]_0 [33]),
        .I2(\empty_82_fu_180_reg[31] ),
        .I3(\empty_82_fu_180_reg[39] [33]),
        .I4(P[33]),
        .O(\L_ACF_load_1_reg_2288_reg[33] ));
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \empty_82_fu_180[39]_i_8 
       (.I0(p_reg_reg_n_84),
        .I1(\empty_82_fu_180_reg[39]_0 [33]),
        .I2(\empty_82_fu_180_reg[31] ),
        .I3(\empty_82_fu_180_reg[39] [33]),
        .I4(P[33]),
        .O(\empty_82_fu_180[39]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[39]_i_9 
       (.I0(\empty_82_fu_180_reg[31] ),
        .I1(p_reg_reg_n_85),
        .I2(P[31]),
        .I3(\empty_82_fu_180_reg[39] [31]),
        .I4(\empty_82_fu_180_reg[39]_0 [31]),
        .O(\empty_82_fu_180[39]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_10 
       (.I0(\empty_82_fu_180[7]_i_3_n_11 ),
        .I1(P[6]),
        .I2(\empty_82_fu_180_reg[39] [6]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [6]),
        .I5(p_reg_reg_n_110),
        .O(\empty_82_fu_180[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_11 
       (.I0(\empty_82_fu_180[7]_i_4_n_11 ),
        .I1(P[5]),
        .I2(\empty_82_fu_180_reg[39] [5]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [5]),
        .I5(p_reg_reg_n_111),
        .O(\empty_82_fu_180[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_12 
       (.I0(\empty_82_fu_180[7]_i_5_n_11 ),
        .I1(P[4]),
        .I2(\empty_82_fu_180_reg[39] [4]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [4]),
        .I5(p_reg_reg_n_112),
        .O(\empty_82_fu_180[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_13 
       (.I0(\empty_82_fu_180[7]_i_6_n_11 ),
        .I1(P[3]),
        .I2(\empty_82_fu_180_reg[39] [3]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [3]),
        .I5(p_reg_reg_n_113),
        .O(\empty_82_fu_180[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_14 
       (.I0(\empty_82_fu_180[7]_i_7_n_11 ),
        .I1(P[2]),
        .I2(\empty_82_fu_180_reg[39] [2]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [2]),
        .I5(p_reg_reg_n_114),
        .O(\empty_82_fu_180[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_15 
       (.I0(\empty_82_fu_180[7]_i_8_n_11 ),
        .I1(P[1]),
        .I2(\empty_82_fu_180_reg[39] [1]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [1]),
        .I5(p_reg_reg_n_115),
        .O(\empty_82_fu_180[7]_i_15_n_11 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h87D22D78)) 
    \empty_82_fu_180[7]_i_16 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_116),
        .I2(P[0]),
        .I3(\empty_82_fu_180_reg[39] [0]),
        .I4(\empty_82_fu_180_reg[39]_0 [0]),
        .O(\empty_82_fu_180[7]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_2 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_110),
        .I2(P[6]),
        .I3(\empty_82_fu_180_reg[39] [6]),
        .I4(\empty_82_fu_180_reg[39]_0 [6]),
        .O(\empty_82_fu_180[7]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_3 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_111),
        .I2(P[5]),
        .I3(\empty_82_fu_180_reg[39] [5]),
        .I4(\empty_82_fu_180_reg[39]_0 [5]),
        .O(\empty_82_fu_180[7]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_4 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_112),
        .I2(P[4]),
        .I3(\empty_82_fu_180_reg[39] [4]),
        .I4(\empty_82_fu_180_reg[39]_0 [4]),
        .O(\empty_82_fu_180[7]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_5 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_113),
        .I2(P[3]),
        .I3(\empty_82_fu_180_reg[39] [3]),
        .I4(\empty_82_fu_180_reg[39]_0 [3]),
        .O(\empty_82_fu_180[7]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_6 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_114),
        .I2(P[2]),
        .I3(\empty_82_fu_180_reg[39] [2]),
        .I4(\empty_82_fu_180_reg[39]_0 [2]),
        .O(\empty_82_fu_180[7]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_7 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_115),
        .I2(P[1]),
        .I3(\empty_82_fu_180_reg[39] [1]),
        .I4(\empty_82_fu_180_reg[39]_0 [1]),
        .O(\empty_82_fu_180[7]_i_7_n_11 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_82_fu_180[7]_i_8 
       (.I0(\empty_82_fu_180_reg[7] ),
        .I1(p_reg_reg_n_116),
        .I2(P[0]),
        .I3(\empty_82_fu_180_reg[39] [0]),
        .I4(\empty_82_fu_180_reg[39]_0 [0]),
        .O(\empty_82_fu_180[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_180[7]_i_9 
       (.I0(\empty_82_fu_180[7]_i_2_n_11 ),
        .I1(P[7]),
        .I2(\empty_82_fu_180_reg[39] [7]),
        .I3(\empty_82_fu_180_reg[7] ),
        .I4(\empty_82_fu_180_reg[39]_0 [7]),
        .I5(p_reg_reg_n_109),
        .O(\empty_82_fu_180[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[15]_i_1 
       (.CI(\empty_82_fu_180_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[15]_i_1_n_11 ,\empty_82_fu_180_reg[15]_i_1_n_12 ,\empty_82_fu_180_reg[15]_i_1_n_13 ,\empty_82_fu_180_reg[15]_i_1_n_14 ,\empty_82_fu_180_reg[15]_i_1_n_15 ,\empty_82_fu_180_reg[15]_i_1_n_16 ,\empty_82_fu_180_reg[15]_i_1_n_17 ,\empty_82_fu_180_reg[15]_i_1_n_18 }),
        .DI({\empty_82_fu_180[15]_i_2_n_11 ,\empty_82_fu_180[15]_i_3_n_11 ,\empty_82_fu_180[15]_i_4_n_11 ,\empty_82_fu_180[15]_i_5_n_11 ,\empty_82_fu_180[15]_i_6_n_11 ,\empty_82_fu_180[15]_i_7_n_11 ,\empty_82_fu_180[15]_i_8_n_11 ,\empty_82_fu_180[15]_i_9_n_11 }),
        .O(D[15:8]),
        .S({\empty_82_fu_180[15]_i_10_n_11 ,\empty_82_fu_180[15]_i_11_n_11 ,\empty_82_fu_180[15]_i_12_n_11 ,\empty_82_fu_180[15]_i_13_n_11 ,\empty_82_fu_180[15]_i_14_n_11 ,\empty_82_fu_180[15]_i_15_n_11 ,\empty_82_fu_180[15]_i_16_n_11 ,\empty_82_fu_180[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[23]_i_1 
       (.CI(\empty_82_fu_180_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[23]_i_1_n_11 ,\empty_82_fu_180_reg[23]_i_1_n_12 ,\empty_82_fu_180_reg[23]_i_1_n_13 ,\empty_82_fu_180_reg[23]_i_1_n_14 ,\empty_82_fu_180_reg[23]_i_1_n_15 ,\empty_82_fu_180_reg[23]_i_1_n_16 ,\empty_82_fu_180_reg[23]_i_1_n_17 ,\empty_82_fu_180_reg[23]_i_1_n_18 }),
        .DI({\empty_82_fu_180[23]_i_2_n_11 ,\empty_82_fu_180[23]_i_3_n_11 ,\empty_82_fu_180[23]_i_4_n_11 ,\empty_82_fu_180[23]_i_5_n_11 ,\empty_82_fu_180[23]_i_6_n_11 ,\empty_82_fu_180[23]_i_7_n_11 ,\empty_82_fu_180[23]_i_8_n_11 ,\empty_82_fu_180[23]_i_9_n_11 }),
        .O(D[23:16]),
        .S({\empty_82_fu_180[23]_i_10_n_11 ,\empty_82_fu_180[23]_i_11_n_11 ,\empty_82_fu_180[23]_i_12_n_11 ,\empty_82_fu_180[23]_i_13_n_11 ,\empty_82_fu_180[23]_i_14_n_11 ,\empty_82_fu_180[23]_i_15_n_11 ,\empty_82_fu_180[23]_i_16_n_11 ,\empty_82_fu_180[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[31]_i_1 
       (.CI(\empty_82_fu_180_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[31]_i_1_n_11 ,\empty_82_fu_180_reg[31]_i_1_n_12 ,\empty_82_fu_180_reg[31]_i_1_n_13 ,\empty_82_fu_180_reg[31]_i_1_n_14 ,\empty_82_fu_180_reg[31]_i_1_n_15 ,\empty_82_fu_180_reg[31]_i_1_n_16 ,\empty_82_fu_180_reg[31]_i_1_n_17 ,\empty_82_fu_180_reg[31]_i_1_n_18 }),
        .DI({\empty_82_fu_180[31]_i_2_n_11 ,\empty_82_fu_180[31]_i_3_n_11 ,\empty_82_fu_180[31]_i_4_n_11 ,\empty_82_fu_180[31]_i_5_n_11 ,\empty_82_fu_180[31]_i_6_n_11 ,\empty_82_fu_180[31]_i_7_n_11 ,\empty_82_fu_180[31]_i_8_n_11 ,\empty_82_fu_180[31]_i_9_n_11 }),
        .O(D[31:24]),
        .S({\empty_82_fu_180[31]_i_10_n_11 ,\empty_82_fu_180[31]_i_11_n_11 ,\empty_82_fu_180[31]_i_12_n_11 ,\empty_82_fu_180[31]_i_13_n_11 ,\empty_82_fu_180[31]_i_14_n_11 ,\empty_82_fu_180[31]_i_15_n_11 ,\empty_82_fu_180[31]_i_16_n_11 ,\empty_82_fu_180[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[39]_i_1 
       (.CI(\empty_82_fu_180_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[39]_i_1_n_11 ,\empty_82_fu_180_reg[39]_i_1_n_12 ,\empty_82_fu_180_reg[39]_i_1_n_13 ,\empty_82_fu_180_reg[39]_i_1_n_14 ,\empty_82_fu_180_reg[39]_i_1_n_15 ,\empty_82_fu_180_reg[39]_i_1_n_16 ,\empty_82_fu_180_reg[39]_i_1_n_17 ,\empty_82_fu_180_reg[39]_i_1_n_18 }),
        .DI({DI,\L_ACF_load_1_reg_2288_reg[33] ,\empty_82_fu_180[39]_i_8_n_11 ,\empty_82_fu_180[39]_i_9_n_11 }),
        .O(D[39:32]),
        .S({S,\empty_82_fu_180[39]_i_16_n_11 ,\empty_82_fu_180[39]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[47]_i_1 
       (.CI(\empty_82_fu_180_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[47]_i_1_n_11 ,\empty_82_fu_180_reg[47]_i_1_n_12 ,\empty_82_fu_180_reg[47]_i_1_n_13 ,\empty_82_fu_180_reg[47]_i_1_n_14 ,\empty_82_fu_180_reg[47]_i_1_n_15 ,\empty_82_fu_180_reg[47]_i_1_n_16 ,\empty_82_fu_180_reg[47]_i_1_n_17 ,\empty_82_fu_180_reg[47]_i_1_n_18 }),
        .DI(\empty_82_fu_180_reg[47] ),
        .O(D[47:40]),
        .S(\empty_82_fu_180_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[55]_i_1 
       (.CI(\empty_82_fu_180_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[55]_i_1_n_11 ,\empty_82_fu_180_reg[55]_i_1_n_12 ,\empty_82_fu_180_reg[55]_i_1_n_13 ,\empty_82_fu_180_reg[55]_i_1_n_14 ,\empty_82_fu_180_reg[55]_i_1_n_15 ,\empty_82_fu_180_reg[55]_i_1_n_16 ,\empty_82_fu_180_reg[55]_i_1_n_17 ,\empty_82_fu_180_reg[55]_i_1_n_18 }),
        .DI(\empty_82_fu_180_reg[55] ),
        .O(D[55:48]),
        .S(\empty_82_fu_180_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[63]_i_1 
       (.CI(\empty_82_fu_180_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_82_fu_180_reg[63]_i_1_CO_UNCONNECTED [7],\empty_82_fu_180_reg[63]_i_1_n_12 ,\empty_82_fu_180_reg[63]_i_1_n_13 ,\empty_82_fu_180_reg[63]_i_1_n_14 ,\empty_82_fu_180_reg[63]_i_1_n_15 ,\empty_82_fu_180_reg[63]_i_1_n_16 ,\empty_82_fu_180_reg[63]_i_1_n_17 ,\empty_82_fu_180_reg[63]_i_1_n_18 }),
        .DI({1'b0,\empty_82_fu_180_reg[63] }),
        .O(D[63:56]),
        .S(\empty_82_fu_180_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_180_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_180_reg[7]_i_1_n_11 ,\empty_82_fu_180_reg[7]_i_1_n_12 ,\empty_82_fu_180_reg[7]_i_1_n_13 ,\empty_82_fu_180_reg[7]_i_1_n_14 ,\empty_82_fu_180_reg[7]_i_1_n_15 ,\empty_82_fu_180_reg[7]_i_1_n_16 ,\empty_82_fu_180_reg[7]_i_1_n_17 ,\empty_82_fu_180_reg[7]_i_1_n_18 }),
        .DI({\empty_82_fu_180[7]_i_2_n_11 ,\empty_82_fu_180[7]_i_3_n_11 ,\empty_82_fu_180[7]_i_4_n_11 ,\empty_82_fu_180[7]_i_5_n_11 ,\empty_82_fu_180[7]_i_6_n_11 ,\empty_82_fu_180[7]_i_7_n_11 ,\empty_82_fu_180[7]_i_8_n_11 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_82_fu_180[7]_i_9_n_11 ,\empty_82_fu_180[7]_i_10_n_11 ,\empty_82_fu_180[7]_i_11_n_11 ,\empty_82_fu_180[7]_i_12_n_11 ,\empty_82_fu_180[7]_i_13_n_11 ,\empty_82_fu_180[7]_i_14_n_11 ,\empty_82_fu_180[7]_i_15_n_11 ,\empty_82_fu_180[7]_i_16_n_11 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_32
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_31 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_31
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_30 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11
   (P,
    \ap_CS_fsm_reg[14]_rep__4 ,
    \ap_CS_fsm_reg[14]_rep__4_0 ,
    \ap_CS_fsm_reg[14]_rep__4_1 ,
    \ap_CS_fsm_reg[14]_rep__4_2 ,
    \ap_CS_fsm_reg[14]_rep__4_3 ,
    \ap_CS_fsm_reg[14]_rep__4_4 ,
    \ap_CS_fsm_reg[14]_rep__4_5 ,
    \ap_CS_fsm_reg[14]_rep__5 ,
    \ap_CS_fsm_reg[14]_rep__5_0 ,
    \ap_CS_fsm_reg[14]_rep__5_1 ,
    \ap_CS_fsm_reg[14]_rep__5_2 ,
    \ap_CS_fsm_reg[14]_rep__5_3 ,
    \ap_CS_fsm_reg[14]_rep__5_4 ,
    \ap_CS_fsm_reg[14]_rep__6 ,
    \ap_CS_fsm_reg[14]_rep__6_0 ,
    \ap_CS_fsm_reg[14]_rep__6_1 ,
    \ap_CS_fsm_reg[14]_rep__6_2 ,
    \ap_CS_fsm_reg[14]_rep__6_3 ,
    \ap_CS_fsm_reg[14]_rep__6_4 ,
    \ap_CS_fsm_reg[14]_rep__6_5 ,
    \ap_CS_fsm_reg[14]_rep__6_6 ,
    \ap_CS_fsm_reg[14]_rep__6_7 ,
    \ap_CS_fsm_reg[14]_rep__6_8 ,
    \ap_CS_fsm_reg[14]_rep__6_9 ,
    \ap_CS_fsm_reg[14]_rep__6_10 ,
    \ap_CS_fsm_reg[14]_rep__6_11 ,
    \ap_CS_fsm_reg[14]_rep__6_12 ,
    \ap_CS_fsm_reg[14]_rep__6_13 ,
    \ap_CS_fsm_reg[14]_rep__6_14 ,
    \ap_CS_fsm_reg[14]_rep__6_15 ,
    DI,
    S,
    \ap_CS_fsm_reg[14]_rep__6_16 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_84_fu_188_reg[7] ,
    \empty_84_fu_188_reg[39] ,
    \empty_84_fu_188[15]_i_17 ,
    \empty_84_fu_188_reg[39]_0 ,
    \empty_84_fu_188_reg[39]_1 ,
    \empty_84_fu_188_reg[39]_2 ,
    \empty_84_fu_188_reg[39]_3 ,
    \empty_84_fu_188_reg[39]_4 );
  output [33:0]P;
  output \ap_CS_fsm_reg[14]_rep__4 ;
  output \ap_CS_fsm_reg[14]_rep__4_0 ;
  output \ap_CS_fsm_reg[14]_rep__4_1 ;
  output \ap_CS_fsm_reg[14]_rep__4_2 ;
  output \ap_CS_fsm_reg[14]_rep__4_3 ;
  output \ap_CS_fsm_reg[14]_rep__4_4 ;
  output \ap_CS_fsm_reg[14]_rep__4_5 ;
  output \ap_CS_fsm_reg[14]_rep__5 ;
  output \ap_CS_fsm_reg[14]_rep__5_0 ;
  output \ap_CS_fsm_reg[14]_rep__5_1 ;
  output \ap_CS_fsm_reg[14]_rep__5_2 ;
  output \ap_CS_fsm_reg[14]_rep__5_3 ;
  output \ap_CS_fsm_reg[14]_rep__5_4 ;
  output \ap_CS_fsm_reg[14]_rep__6 ;
  output \ap_CS_fsm_reg[14]_rep__6_0 ;
  output \ap_CS_fsm_reg[14]_rep__6_1 ;
  output \ap_CS_fsm_reg[14]_rep__6_2 ;
  output \ap_CS_fsm_reg[14]_rep__6_3 ;
  output \ap_CS_fsm_reg[14]_rep__6_4 ;
  output \ap_CS_fsm_reg[14]_rep__6_5 ;
  output \ap_CS_fsm_reg[14]_rep__6_6 ;
  output \ap_CS_fsm_reg[14]_rep__6_7 ;
  output \ap_CS_fsm_reg[14]_rep__6_8 ;
  output \ap_CS_fsm_reg[14]_rep__6_9 ;
  output \ap_CS_fsm_reg[14]_rep__6_10 ;
  output \ap_CS_fsm_reg[14]_rep__6_11 ;
  output \ap_CS_fsm_reg[14]_rep__6_12 ;
  output \ap_CS_fsm_reg[14]_rep__6_13 ;
  output \ap_CS_fsm_reg[14]_rep__6_14 ;
  output \ap_CS_fsm_reg[14]_rep__6_15 ;
  output [1:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[14]_rep__6_16 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input \empty_84_fu_188_reg[7] ;
  input [31:0]\empty_84_fu_188_reg[39] ;
  input \empty_84_fu_188[15]_i_17 ;
  input \empty_84_fu_188_reg[39]_0 ;
  input [1:0]\empty_84_fu_188_reg[39]_1 ;
  input [1:0]\empty_84_fu_188_reg[39]_2 ;
  input [1:0]\empty_84_fu_188_reg[39]_3 ;
  input \empty_84_fu_188_reg[39]_4 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[14]_rep__4 ;
  wire \ap_CS_fsm_reg[14]_rep__4_0 ;
  wire \ap_CS_fsm_reg[14]_rep__4_1 ;
  wire \ap_CS_fsm_reg[14]_rep__4_2 ;
  wire \ap_CS_fsm_reg[14]_rep__4_3 ;
  wire \ap_CS_fsm_reg[14]_rep__4_4 ;
  wire \ap_CS_fsm_reg[14]_rep__4_5 ;
  wire \ap_CS_fsm_reg[14]_rep__5 ;
  wire \ap_CS_fsm_reg[14]_rep__5_0 ;
  wire \ap_CS_fsm_reg[14]_rep__5_1 ;
  wire \ap_CS_fsm_reg[14]_rep__5_2 ;
  wire \ap_CS_fsm_reg[14]_rep__5_3 ;
  wire \ap_CS_fsm_reg[14]_rep__5_4 ;
  wire \ap_CS_fsm_reg[14]_rep__6 ;
  wire \ap_CS_fsm_reg[14]_rep__6_0 ;
  wire \ap_CS_fsm_reg[14]_rep__6_1 ;
  wire \ap_CS_fsm_reg[14]_rep__6_10 ;
  wire \ap_CS_fsm_reg[14]_rep__6_11 ;
  wire \ap_CS_fsm_reg[14]_rep__6_12 ;
  wire \ap_CS_fsm_reg[14]_rep__6_13 ;
  wire \ap_CS_fsm_reg[14]_rep__6_14 ;
  wire \ap_CS_fsm_reg[14]_rep__6_15 ;
  wire [0:0]\ap_CS_fsm_reg[14]_rep__6_16 ;
  wire \ap_CS_fsm_reg[14]_rep__6_2 ;
  wire \ap_CS_fsm_reg[14]_rep__6_3 ;
  wire \ap_CS_fsm_reg[14]_rep__6_4 ;
  wire \ap_CS_fsm_reg[14]_rep__6_5 ;
  wire \ap_CS_fsm_reg[14]_rep__6_6 ;
  wire \ap_CS_fsm_reg[14]_rep__6_7 ;
  wire \ap_CS_fsm_reg[14]_rep__6_8 ;
  wire \ap_CS_fsm_reg[14]_rep__6_9 ;
  wire ap_clk;
  wire \empty_84_fu_188[15]_i_17 ;
  wire [31:0]\empty_84_fu_188_reg[39] ;
  wire \empty_84_fu_188_reg[39]_0 ;
  wire [1:0]\empty_84_fu_188_reg[39]_1 ;
  wire [1:0]\empty_84_fu_188_reg[39]_2 ;
  wire [1:0]\empty_84_fu_188_reg[39]_3 ;
  wire \empty_84_fu_188_reg[39]_4 ;
  wire \empty_84_fu_188_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[14]_rep__4 (\ap_CS_fsm_reg[14]_rep__4 ),
        .\ap_CS_fsm_reg[14]_rep__4_0 (\ap_CS_fsm_reg[14]_rep__4_0 ),
        .\ap_CS_fsm_reg[14]_rep__4_1 (\ap_CS_fsm_reg[14]_rep__4_1 ),
        .\ap_CS_fsm_reg[14]_rep__4_2 (\ap_CS_fsm_reg[14]_rep__4_2 ),
        .\ap_CS_fsm_reg[14]_rep__4_3 (\ap_CS_fsm_reg[14]_rep__4_3 ),
        .\ap_CS_fsm_reg[14]_rep__4_4 (\ap_CS_fsm_reg[14]_rep__4_4 ),
        .\ap_CS_fsm_reg[14]_rep__4_5 (\ap_CS_fsm_reg[14]_rep__4_5 ),
        .\ap_CS_fsm_reg[14]_rep__5 (\ap_CS_fsm_reg[14]_rep__5 ),
        .\ap_CS_fsm_reg[14]_rep__5_0 (\ap_CS_fsm_reg[14]_rep__5_0 ),
        .\ap_CS_fsm_reg[14]_rep__5_1 (\ap_CS_fsm_reg[14]_rep__5_1 ),
        .\ap_CS_fsm_reg[14]_rep__5_2 (\ap_CS_fsm_reg[14]_rep__5_2 ),
        .\ap_CS_fsm_reg[14]_rep__5_3 (\ap_CS_fsm_reg[14]_rep__5_3 ),
        .\ap_CS_fsm_reg[14]_rep__5_4 (\ap_CS_fsm_reg[14]_rep__5_4 ),
        .\ap_CS_fsm_reg[14]_rep__6 (\ap_CS_fsm_reg[14]_rep__6 ),
        .\ap_CS_fsm_reg[14]_rep__6_0 (\ap_CS_fsm_reg[14]_rep__6_0 ),
        .\ap_CS_fsm_reg[14]_rep__6_1 (\ap_CS_fsm_reg[14]_rep__6_1 ),
        .\ap_CS_fsm_reg[14]_rep__6_10 (\ap_CS_fsm_reg[14]_rep__6_10 ),
        .\ap_CS_fsm_reg[14]_rep__6_11 (\ap_CS_fsm_reg[14]_rep__6_11 ),
        .\ap_CS_fsm_reg[14]_rep__6_12 (\ap_CS_fsm_reg[14]_rep__6_12 ),
        .\ap_CS_fsm_reg[14]_rep__6_13 (\ap_CS_fsm_reg[14]_rep__6_13 ),
        .\ap_CS_fsm_reg[14]_rep__6_14 (\ap_CS_fsm_reg[14]_rep__6_14 ),
        .\ap_CS_fsm_reg[14]_rep__6_15 (\ap_CS_fsm_reg[14]_rep__6_15 ),
        .\ap_CS_fsm_reg[14]_rep__6_16 (\ap_CS_fsm_reg[14]_rep__6_16 ),
        .\ap_CS_fsm_reg[14]_rep__6_2 (\ap_CS_fsm_reg[14]_rep__6_2 ),
        .\ap_CS_fsm_reg[14]_rep__6_3 (\ap_CS_fsm_reg[14]_rep__6_3 ),
        .\ap_CS_fsm_reg[14]_rep__6_4 (\ap_CS_fsm_reg[14]_rep__6_4 ),
        .\ap_CS_fsm_reg[14]_rep__6_5 (\ap_CS_fsm_reg[14]_rep__6_5 ),
        .\ap_CS_fsm_reg[14]_rep__6_6 (\ap_CS_fsm_reg[14]_rep__6_6 ),
        .\ap_CS_fsm_reg[14]_rep__6_7 (\ap_CS_fsm_reg[14]_rep__6_7 ),
        .\ap_CS_fsm_reg[14]_rep__6_8 (\ap_CS_fsm_reg[14]_rep__6_8 ),
        .\ap_CS_fsm_reg[14]_rep__6_9 (\ap_CS_fsm_reg[14]_rep__6_9 ),
        .ap_clk(ap_clk),
        .\empty_84_fu_188[15]_i_17 (\empty_84_fu_188[15]_i_17 ),
        .\empty_84_fu_188_reg[39] (\empty_84_fu_188_reg[39] ),
        .\empty_84_fu_188_reg[39]_0 (\empty_84_fu_188_reg[39]_0 ),
        .\empty_84_fu_188_reg[39]_1 (\empty_84_fu_188_reg[39]_1 ),
        .\empty_84_fu_188_reg[39]_2 (\empty_84_fu_188_reg[39]_2 ),
        .\empty_84_fu_188_reg[39]_3 (\empty_84_fu_188_reg[39]_3 ),
        .\empty_84_fu_188_reg[39]_4 (\empty_84_fu_188_reg[39]_4 ),
        .\empty_84_fu_188_reg[7] (\empty_84_fu_188_reg[7] ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5
   (P,
    \ap_CS_fsm_reg[14]_rep__4 ,
    \ap_CS_fsm_reg[14]_rep__4_0 ,
    \ap_CS_fsm_reg[14]_rep__4_1 ,
    \ap_CS_fsm_reg[14]_rep__4_2 ,
    \ap_CS_fsm_reg[14]_rep__4_3 ,
    \ap_CS_fsm_reg[14]_rep__4_4 ,
    \ap_CS_fsm_reg[14]_rep__4_5 ,
    \ap_CS_fsm_reg[14]_rep__5 ,
    \ap_CS_fsm_reg[14]_rep__5_0 ,
    \ap_CS_fsm_reg[14]_rep__5_1 ,
    \ap_CS_fsm_reg[14]_rep__5_2 ,
    \ap_CS_fsm_reg[14]_rep__5_3 ,
    \ap_CS_fsm_reg[14]_rep__5_4 ,
    \ap_CS_fsm_reg[14]_rep__6 ,
    \ap_CS_fsm_reg[14]_rep__6_0 ,
    \ap_CS_fsm_reg[14]_rep__6_1 ,
    \ap_CS_fsm_reg[14]_rep__6_2 ,
    \ap_CS_fsm_reg[14]_rep__6_3 ,
    \ap_CS_fsm_reg[14]_rep__6_4 ,
    \ap_CS_fsm_reg[14]_rep__6_5 ,
    \ap_CS_fsm_reg[14]_rep__6_6 ,
    \ap_CS_fsm_reg[14]_rep__6_7 ,
    \ap_CS_fsm_reg[14]_rep__6_8 ,
    \ap_CS_fsm_reg[14]_rep__6_9 ,
    \ap_CS_fsm_reg[14]_rep__6_10 ,
    \ap_CS_fsm_reg[14]_rep__6_11 ,
    \ap_CS_fsm_reg[14]_rep__6_12 ,
    \ap_CS_fsm_reg[14]_rep__6_13 ,
    \ap_CS_fsm_reg[14]_rep__6_14 ,
    \ap_CS_fsm_reg[14]_rep__6_15 ,
    DI,
    S,
    \ap_CS_fsm_reg[14]_rep__6_16 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_84_fu_188_reg[7] ,
    \empty_84_fu_188_reg[39] ,
    \empty_84_fu_188[15]_i_17 ,
    \empty_84_fu_188_reg[39]_0 ,
    \empty_84_fu_188_reg[39]_1 ,
    \empty_84_fu_188_reg[39]_2 ,
    \empty_84_fu_188_reg[39]_3 ,
    \empty_84_fu_188_reg[39]_4 );
  output [33:0]P;
  output \ap_CS_fsm_reg[14]_rep__4 ;
  output \ap_CS_fsm_reg[14]_rep__4_0 ;
  output \ap_CS_fsm_reg[14]_rep__4_1 ;
  output \ap_CS_fsm_reg[14]_rep__4_2 ;
  output \ap_CS_fsm_reg[14]_rep__4_3 ;
  output \ap_CS_fsm_reg[14]_rep__4_4 ;
  output \ap_CS_fsm_reg[14]_rep__4_5 ;
  output \ap_CS_fsm_reg[14]_rep__5 ;
  output \ap_CS_fsm_reg[14]_rep__5_0 ;
  output \ap_CS_fsm_reg[14]_rep__5_1 ;
  output \ap_CS_fsm_reg[14]_rep__5_2 ;
  output \ap_CS_fsm_reg[14]_rep__5_3 ;
  output \ap_CS_fsm_reg[14]_rep__5_4 ;
  output \ap_CS_fsm_reg[14]_rep__6 ;
  output \ap_CS_fsm_reg[14]_rep__6_0 ;
  output \ap_CS_fsm_reg[14]_rep__6_1 ;
  output \ap_CS_fsm_reg[14]_rep__6_2 ;
  output \ap_CS_fsm_reg[14]_rep__6_3 ;
  output \ap_CS_fsm_reg[14]_rep__6_4 ;
  output \ap_CS_fsm_reg[14]_rep__6_5 ;
  output \ap_CS_fsm_reg[14]_rep__6_6 ;
  output \ap_CS_fsm_reg[14]_rep__6_7 ;
  output \ap_CS_fsm_reg[14]_rep__6_8 ;
  output \ap_CS_fsm_reg[14]_rep__6_9 ;
  output \ap_CS_fsm_reg[14]_rep__6_10 ;
  output \ap_CS_fsm_reg[14]_rep__6_11 ;
  output \ap_CS_fsm_reg[14]_rep__6_12 ;
  output \ap_CS_fsm_reg[14]_rep__6_13 ;
  output \ap_CS_fsm_reg[14]_rep__6_14 ;
  output \ap_CS_fsm_reg[14]_rep__6_15 ;
  output [1:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[14]_rep__6_16 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input \empty_84_fu_188_reg[7] ;
  input [31:0]\empty_84_fu_188_reg[39] ;
  input \empty_84_fu_188[15]_i_17 ;
  input \empty_84_fu_188_reg[39]_0 ;
  input [1:0]\empty_84_fu_188_reg[39]_1 ;
  input [1:0]\empty_84_fu_188_reg[39]_2 ;
  input [1:0]\empty_84_fu_188_reg[39]_3 ;
  input \empty_84_fu_188_reg[39]_4 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[14]_rep__4 ;
  wire \ap_CS_fsm_reg[14]_rep__4_0 ;
  wire \ap_CS_fsm_reg[14]_rep__4_1 ;
  wire \ap_CS_fsm_reg[14]_rep__4_2 ;
  wire \ap_CS_fsm_reg[14]_rep__4_3 ;
  wire \ap_CS_fsm_reg[14]_rep__4_4 ;
  wire \ap_CS_fsm_reg[14]_rep__4_5 ;
  wire \ap_CS_fsm_reg[14]_rep__5 ;
  wire \ap_CS_fsm_reg[14]_rep__5_0 ;
  wire \ap_CS_fsm_reg[14]_rep__5_1 ;
  wire \ap_CS_fsm_reg[14]_rep__5_2 ;
  wire \ap_CS_fsm_reg[14]_rep__5_3 ;
  wire \ap_CS_fsm_reg[14]_rep__5_4 ;
  wire \ap_CS_fsm_reg[14]_rep__6 ;
  wire \ap_CS_fsm_reg[14]_rep__6_0 ;
  wire \ap_CS_fsm_reg[14]_rep__6_1 ;
  wire \ap_CS_fsm_reg[14]_rep__6_10 ;
  wire \ap_CS_fsm_reg[14]_rep__6_11 ;
  wire \ap_CS_fsm_reg[14]_rep__6_12 ;
  wire \ap_CS_fsm_reg[14]_rep__6_13 ;
  wire \ap_CS_fsm_reg[14]_rep__6_14 ;
  wire \ap_CS_fsm_reg[14]_rep__6_15 ;
  wire [0:0]\ap_CS_fsm_reg[14]_rep__6_16 ;
  wire \ap_CS_fsm_reg[14]_rep__6_2 ;
  wire \ap_CS_fsm_reg[14]_rep__6_3 ;
  wire \ap_CS_fsm_reg[14]_rep__6_4 ;
  wire \ap_CS_fsm_reg[14]_rep__6_5 ;
  wire \ap_CS_fsm_reg[14]_rep__6_6 ;
  wire \ap_CS_fsm_reg[14]_rep__6_7 ;
  wire \ap_CS_fsm_reg[14]_rep__6_8 ;
  wire \ap_CS_fsm_reg[14]_rep__6_9 ;
  wire ap_clk;
  wire \empty_84_fu_188[15]_i_17 ;
  wire [31:0]\empty_84_fu_188_reg[39] ;
  wire \empty_84_fu_188_reg[39]_0 ;
  wire [1:0]\empty_84_fu_188_reg[39]_1 ;
  wire [1:0]\empty_84_fu_188_reg[39]_2 ;
  wire [1:0]\empty_84_fu_188_reg[39]_3 ;
  wire \empty_84_fu_188_reg[39]_4 ;
  wire \empty_84_fu_188_reg[7] ;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_18 
       (.I0(P[15]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [15]),
        .O(\ap_CS_fsm_reg[14]_rep__6_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_19 
       (.I0(P[14]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [14]),
        .O(\ap_CS_fsm_reg[14]_rep__6 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_20 
       (.I0(P[13]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [13]),
        .O(\ap_CS_fsm_reg[14]_rep__5_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_21 
       (.I0(P[12]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [12]),
        .O(\ap_CS_fsm_reg[14]_rep__5_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_22 
       (.I0(P[11]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [11]),
        .O(\ap_CS_fsm_reg[14]_rep__5_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_23 
       (.I0(P[10]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [10]),
        .O(\ap_CS_fsm_reg[14]_rep__5_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_24 
       (.I0(P[9]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [9]),
        .O(\ap_CS_fsm_reg[14]_rep__5_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[15]_i_25 
       (.I0(P[8]),
        .I1(\empty_84_fu_188[15]_i_17 ),
        .I2(\empty_84_fu_188_reg[39] [8]),
        .O(\ap_CS_fsm_reg[14]_rep__5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_18 
       (.I0(P[23]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [23]),
        .O(\ap_CS_fsm_reg[14]_rep__6_8 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_19 
       (.I0(P[22]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [22]),
        .O(\ap_CS_fsm_reg[14]_rep__6_7 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_20 
       (.I0(P[21]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [21]),
        .O(\ap_CS_fsm_reg[14]_rep__6_6 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_21 
       (.I0(P[20]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [20]),
        .O(\ap_CS_fsm_reg[14]_rep__6_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_22 
       (.I0(P[19]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [19]),
        .O(\ap_CS_fsm_reg[14]_rep__6_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_23 
       (.I0(P[18]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [18]),
        .O(\ap_CS_fsm_reg[14]_rep__6_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_24 
       (.I0(P[17]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [17]),
        .O(\ap_CS_fsm_reg[14]_rep__6_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[23]_i_25 
       (.I0(P[16]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [16]),
        .O(\ap_CS_fsm_reg[14]_rep__6_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_18 
       (.I0(P[30]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [30]),
        .O(\ap_CS_fsm_reg[14]_rep__6_15 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_19 
       (.I0(P[29]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [29]),
        .O(\ap_CS_fsm_reg[14]_rep__6_14 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_20 
       (.I0(P[28]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [28]),
        .O(\ap_CS_fsm_reg[14]_rep__6_13 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_21 
       (.I0(P[27]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [27]),
        .O(\ap_CS_fsm_reg[14]_rep__6_12 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_22 
       (.I0(P[26]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [26]),
        .O(\ap_CS_fsm_reg[14]_rep__6_11 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_23 
       (.I0(P[25]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [25]),
        .O(\ap_CS_fsm_reg[14]_rep__6_10 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[31]_i_24 
       (.I0(P[24]),
        .I1(\empty_84_fu_188_reg[39]_0 ),
        .I2(\empty_84_fu_188_reg[39] [24]),
        .O(\ap_CS_fsm_reg[14]_rep__6_9 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_84_fu_188[39]_i_17 
       (.I0(DI[0]),
        .I1(\empty_84_fu_188_reg[39]_1 [1]),
        .I2(\empty_84_fu_188_reg[39]_4 ),
        .I3(P[31]),
        .I4(\empty_84_fu_188_reg[39]_0 ),
        .I5(\empty_84_fu_188_reg[39] [31]),
        .O(\ap_CS_fsm_reg[14]_rep__6_16 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_84_fu_188[39]_i_8 
       (.I0(\empty_84_fu_188_reg[39]_1 [1]),
        .I1(\empty_84_fu_188_reg[39]_2 [1]),
        .I2(\empty_84_fu_188_reg[39]_0 ),
        .I3(\empty_84_fu_188_reg[39]_3 [1]),
        .I4(P[32]),
        .I5(\empty_84_fu_188_reg[39] [31]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_84_fu_188[39]_i_9 
       (.I0(\empty_84_fu_188_reg[39]_1 [1]),
        .I1(\empty_84_fu_188_reg[39]_2 [1]),
        .I2(\empty_84_fu_188_reg[39]_0 ),
        .I3(\empty_84_fu_188_reg[39]_3 [1]),
        .I4(P[32]),
        .I5(\empty_84_fu_188_reg[39] [31]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_84_fu_188[7]_i_16 
       (.I0(\empty_84_fu_188_reg[39]_1 [0]),
        .I1(P[0]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39] [0]),
        .I4(\empty_84_fu_188_reg[39]_2 [0]),
        .I5(\empty_84_fu_188_reg[39]_3 [0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_17 
       (.I0(P[7]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [7]),
        .O(\ap_CS_fsm_reg[14]_rep__4_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_18 
       (.I0(P[6]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [6]),
        .O(\ap_CS_fsm_reg[14]_rep__4_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_19 
       (.I0(P[5]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [5]),
        .O(\ap_CS_fsm_reg[14]_rep__4_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_20 
       (.I0(P[4]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [4]),
        .O(\ap_CS_fsm_reg[14]_rep__4_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_21 
       (.I0(P[3]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [3]),
        .O(\ap_CS_fsm_reg[14]_rep__4_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_22 
       (.I0(P[2]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [2]),
        .O(\ap_CS_fsm_reg[14]_rep__4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_188[7]_i_23 
       (.I0(P[1]),
        .I1(\empty_84_fu_188_reg[7] ),
        .I2(\empty_84_fu_188_reg[39] [1]),
        .O(\ap_CS_fsm_reg[14]_rep__4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CEA1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[0]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_30
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[1]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R
   (icmp_ln62_fu_972_p2,
    icmp_ln62_1_fu_994_p2,
    Q,
    \q2_reg[0]_0 ,
    D,
    \q0_reg[1]_0 ,
    \q2_reg[0]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[3]_0 ,
    \q3_reg[0]_0 ,
    \icmp_ln57_reg_1995_reg[0] ,
    \scalauto_2_reg_2042_reg[2] ,
    and_ln107_8_reg_2026,
    and_ln107_reg_2020,
    \icmp_ln62_1_reg_2051_reg[0] ,
    \b_assign_reg_2055_reg[14] ,
    or_ln107_reg_1573,
    icmp_ln107_reg_1537,
    and_ln107_reg_1562,
    and_ln107_4_reg_1568,
    \sh_prom_cast_cast_cast_cast_reg_1579_reg[3] ,
    or_ln107_2_fu_769_p2__1,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \q1_reg[3]_0 ,
    \q2_reg[3]_0 ,
    \q3_reg[3]_0 ,
    \q3_reg[3]_1 );
  output icmp_ln62_fu_972_p2;
  output icmp_ln62_1_fu_994_p2;
  output [0:0]Q;
  output [0:0]\q2_reg[0]_0 ;
  output [1:0]D;
  output \q0_reg[1]_0 ;
  output \q2_reg[0]_1 ;
  output [0:0]\q0_reg[0]_0 ;
  output [4:0]\q0_reg[3]_0 ;
  output [0:0]\q3_reg[0]_0 ;
  output [1:0]\icmp_ln57_reg_1995_reg[0] ;
  input \scalauto_2_reg_2042_reg[2] ;
  input and_ln107_8_reg_2026;
  input and_ln107_reg_2020;
  input \icmp_ln62_1_reg_2051_reg[0] ;
  input [0:0]\b_assign_reg_2055_reg[14] ;
  input or_ln107_reg_1573;
  input icmp_ln107_reg_1537;
  input and_ln107_reg_1562;
  input and_ln107_4_reg_1568;
  input \sh_prom_cast_cast_cast_cast_reg_1579_reg[3] ;
  input or_ln107_2_fu_769_p2__1;
  input [0:0]E;
  input [3:0]\q0_reg[3]_1 ;
  input ap_clk;
  input [3:0]\q1_reg[3]_0 ;
  input [3:0]\q2_reg[3]_0 ;
  input [0:0]\q3_reg[3]_0 ;
  input [3:0]\q3_reg[3]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln107_4_reg_1568;
  wire and_ln107_8_reg_2026;
  wire and_ln107_reg_1562;
  wire and_ln107_reg_2020;
  wire ap_clk;
  wire [0:0]\b_assign_reg_2055_reg[14] ;
  wire [3:1]bitoff_q0;
  wire [3:1]bitoff_q1;
  wire [3:1]bitoff_q2;
  wire [3:1]bitoff_q3;
  wire [3:3]\grp_Reflection_coefficients_fu_50/sext_ln107_fu_736_p1 ;
  wire icmp_ln107_reg_1537;
  wire [1:0]\icmp_ln57_reg_1995_reg[0] ;
  wire icmp_ln62_1_fu_994_p2;
  wire \icmp_ln62_1_reg_2051[0]_i_2_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_3_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_4_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_5_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_6_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_8_n_11 ;
  wire \icmp_ln62_1_reg_2051[0]_i_9_n_11 ;
  wire \icmp_ln62_1_reg_2051_reg[0] ;
  wire icmp_ln62_fu_972_p2;
  wire or_ln107_2_fu_769_p2__1;
  wire or_ln107_reg_1573;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire [4:0]\q0_reg[3]_0 ;
  wire [3:0]\q0_reg[3]_1 ;
  wire [3:0]\q1_reg[3]_0 ;
  wire [0:0]\q2_reg[0]_0 ;
  wire \q2_reg[0]_1 ;
  wire [3:0]\q2_reg[3]_0 ;
  wire [0:0]\q3_reg[0]_0 ;
  wire [0:0]\q3_reg[3]_0 ;
  wire [3:0]\q3_reg[3]_1 ;
  wire \scalauto_2_reg_2042[1]_i_3_n_11 ;
  wire \scalauto_2_reg_2042[1]_i_4_n_11 ;
  wire \scalauto_2_reg_2042_reg[2] ;
  wire [2:2]select_ln107_fu_740_p3;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[1]_i_2_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[1]_i_3_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[2]_i_4_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_2_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_3_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_4_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_3_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_4_n_11 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1579_reg[3] ;
  wire [2:2]zext_ln107_fu_765_p1;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b_assign_reg_2055[13]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\scalauto_2_reg_2042[1]_i_3_n_11 ),
        .I2(\scalauto_2_reg_2042_reg[2] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_2055[14]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\b_assign_reg_2055_reg[14] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000000028AA)) 
    \icmp_ln62_1_reg_2051[0]_i_1 
       (.I0(\icmp_ln62_1_reg_2051[0]_i_2_n_11 ),
        .I1(\icmp_ln62_1_reg_2051[0]_i_3_n_11 ),
        .I2(bitoff_q1[3]),
        .I3(and_ln107_8_reg_2026),
        .I4(\icmp_ln62_1_reg_2051[0]_i_4_n_11 ),
        .I5(\icmp_ln62_1_reg_2051[0]_i_5_n_11 ),
        .O(icmp_ln62_1_fu_994_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005600)) 
    \icmp_ln62_1_reg_2051[0]_i_2 
       (.I0(bitoff_q2[2]),
        .I1(bitoff_q2[1]),
        .I2(\q2_reg[0]_0 ),
        .I3(and_ln107_reg_2020),
        .I4(and_ln107_8_reg_2026),
        .I5(\icmp_ln62_1_reg_2051[0]_i_6_n_11 ),
        .O(\icmp_ln62_1_reg_2051[0]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln62_1_reg_2051[0]_i_3 
       (.I0(Q),
        .I1(bitoff_q1[1]),
        .I2(bitoff_q1[2]),
        .O(\icmp_ln62_1_reg_2051[0]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAA)) 
    \icmp_ln62_1_reg_2051[0]_i_4 
       (.I0(\scalauto_2_reg_2042_reg[2] ),
        .I1(bitoff_q2[3]),
        .I2(\q2_reg[0]_0 ),
        .I3(bitoff_q2[1]),
        .I4(bitoff_q2[2]),
        .I5(\icmp_ln62_1_reg_2051_reg[0] ),
        .O(\icmp_ln62_1_reg_2051[0]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'h1111111000000001)) 
    \icmp_ln62_1_reg_2051[0]_i_5 
       (.I0(and_ln107_8_reg_2026),
        .I1(and_ln107_reg_2020),
        .I2(bitoff_q0[2]),
        .I3(\q0_reg[0]_0 ),
        .I4(bitoff_q0[1]),
        .I5(bitoff_q0[3]),
        .O(\icmp_ln62_1_reg_2051[0]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'h999999990000F00F)) 
    \icmp_ln62_1_reg_2051[0]_i_6 
       (.I0(\icmp_ln62_1_reg_2051[0]_i_8_n_11 ),
        .I1(bitoff_q1[2]),
        .I2(bitoff_q0[2]),
        .I3(\icmp_ln62_1_reg_2051[0]_i_9_n_11 ),
        .I4(and_ln107_reg_2020),
        .I5(and_ln107_8_reg_2026),
        .O(\icmp_ln62_1_reg_2051[0]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln62_1_reg_2051[0]_i_8 
       (.I0(bitoff_q1[1]),
        .I1(Q),
        .O(\icmp_ln62_1_reg_2051[0]_i_8_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln62_1_reg_2051[0]_i_9 
       (.I0(bitoff_q0[1]),
        .I1(\q0_reg[0]_0 ),
        .O(\icmp_ln62_1_reg_2051[0]_i_9_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \icmp_ln62_reg_2047[0]_i_1 
       (.I0(icmp_ln62_1_fu_994_p2),
        .I1(\scalauto_2_reg_2042_reg[2] ),
        .I2(\icmp_ln62_1_reg_2051[0]_i_5_n_11 ),
        .O(icmp_ln62_fu_972_p2));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [0]),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [1]),
        .Q(bitoff_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [2]),
        .Q(bitoff_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [3]),
        .Q(bitoff_q0[3]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [1]),
        .Q(bitoff_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [2]),
        .Q(bitoff_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [3]),
        .Q(bitoff_q1[3]),
        .R(1'b0));
  FDRE \q2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [0]),
        .Q(\q2_reg[0]_0 ),
        .R(1'b0));
  FDRE \q2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [1]),
        .Q(bitoff_q2[1]),
        .R(1'b0));
  FDRE \q2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [2]),
        .Q(bitoff_q2[2]),
        .R(1'b0));
  FDRE \q2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [3]),
        .Q(bitoff_q2[3]),
        .R(1'b0));
  FDRE \q3_reg[0] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [0]),
        .Q(\q3_reg[0]_0 ),
        .R(1'b0));
  FDRE \q3_reg[1] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [1]),
        .Q(bitoff_q3[1]),
        .R(1'b0));
  FDRE \q3_reg[2] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [2]),
        .Q(bitoff_q3[2]),
        .R(1'b0));
  FDRE \q3_reg[3] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [3]),
        .Q(bitoff_q3[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \scalauto_2_reg_2042[1]_i_1 
       (.I0(\scalauto_2_reg_2042_reg[2] ),
        .I1(\q0_reg[1]_0 ),
        .I2(\scalauto_2_reg_2042[1]_i_3_n_11 ),
        .O(\icmp_ln57_reg_1995_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0000FFF9)) 
    \scalauto_2_reg_2042[1]_i_2 
       (.I0(bitoff_q0[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(and_ln107_reg_2020),
        .I3(and_ln107_8_reg_2026),
        .I4(\scalauto_2_reg_2042[1]_i_4_n_11 ),
        .O(\q0_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hF3E2C0E2)) 
    \scalauto_2_reg_2042[1]_i_3 
       (.I0(\q0_reg[0]_0 ),
        .I1(and_ln107_8_reg_2026),
        .I2(Q),
        .I3(and_ln107_reg_2020),
        .I4(\q2_reg[0]_0 ),
        .O(\scalauto_2_reg_2042[1]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h666666660FF00000)) 
    \scalauto_2_reg_2042[1]_i_4 
       (.I0(Q),
        .I1(bitoff_q1[1]),
        .I2(\q2_reg[0]_0 ),
        .I3(bitoff_q2[1]),
        .I4(and_ln107_reg_2020),
        .I5(and_ln107_8_reg_2026),
        .O(\scalauto_2_reg_2042[1]_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \scalauto_2_reg_2042[2]_i_1 
       (.I0(\scalauto_2_reg_2042_reg[2] ),
        .I1(\q2_reg[0]_1 ),
        .I2(\icmp_ln62_1_reg_2051[0]_i_2_n_11 ),
        .O(\icmp_ln57_reg_1995_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00000000F0BBF088)) 
    \scalauto_2_reg_2042[2]_i_2 
       (.I0(\q2_reg[0]_0 ),
        .I1(and_ln107_reg_2020),
        .I2(Q),
        .I3(and_ln107_8_reg_2026),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0_reg[1]_0 ),
        .O(\q2_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000009)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[1]_i_1 
       (.I0(bitoff_q0[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(or_ln107_reg_1573),
        .I3(icmp_ln107_reg_1537),
        .I4(and_ln107_reg_1562),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1579[1]_i_2_n_11 ),
        .O(\q0_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hAAEBAAEBAAAAAA00)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[1]_i_2 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1579[1]_i_3_n_11 ),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(or_ln107_reg_1573),
        .I4(icmp_ln107_reg_1537),
        .I5(and_ln107_reg_1562),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[1]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hEB4141EB00000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[1]_i_3 
       (.I0(and_ln107_4_reg_1568),
        .I1(bitoff_q2[1]),
        .I2(\q2_reg[0]_0 ),
        .I3(Q),
        .I4(bitoff_q1[1]),
        .I5(or_ln107_reg_1573),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[1]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[2]_i_1 
       (.I0(bitoff_q0[2]),
        .I1(\q0_reg[0]_0 ),
        .I2(bitoff_q0[1]),
        .I3(or_ln107_2_fu_769_p2__1),
        .I4(zext_ln107_fu_765_p1),
        .O(\q0_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFA9000000A900)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[2]_i_2 
       (.I0(bitoff_q3[2]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(and_ln107_reg_1562),
        .I4(or_ln107_reg_1573),
        .I5(select_ln107_fu_740_p3),
        .O(zext_ln107_fu_765_p1));
  LUT6 #(
    .INIT(64'hA9A900FFA9A9FF00)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[2]_i_3 
       (.I0(bitoff_q1[2]),
        .I1(bitoff_q1[1]),
        .I2(Q),
        .I3(bitoff_q2[2]),
        .I4(and_ln107_4_reg_1568),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1579[2]_i_4_n_11 ),
        .O(select_ln107_fu_740_p3));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[2]_i_4 
       (.I0(bitoff_q2[1]),
        .I1(\q2_reg[0]_0 ),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[2]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFF84FFFFFF840000)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_1 
       (.I0(bitoff_q3[3]),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1579_reg[3] ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1579[4]_i_3_n_11 ),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_2_n_11 ),
        .I4(or_ln107_2_fu_769_p2__1),
        .I5(\grp_Reflection_coefficients_fu_50/sext_ln107_fu_736_p1 ),
        .O(\q0_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h41EBEB4100000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_2 
       (.I0(and_ln107_4_reg_1568),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_3_n_11 ),
        .I2(bitoff_q2[3]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_4_n_11 ),
        .I4(bitoff_q1[3]),
        .I5(or_ln107_reg_1573),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_3 
       (.I0(bitoff_q2[2]),
        .I1(\q2_reg[0]_0 ),
        .I2(bitoff_q2[1]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[3]_i_4 
       (.I0(bitoff_q1[2]),
        .I1(bitoff_q1[1]),
        .I2(Q),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[3]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8A0000)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_1 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1579_reg[3] ),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1579[4]_i_3_n_11 ),
        .I2(bitoff_q3[3]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1579[4]_i_4_n_11 ),
        .I4(or_ln107_2_fu_769_p2__1),
        .I5(\grp_Reflection_coefficients_fu_50/sext_ln107_fu_736_p1 ),
        .O(\q0_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_3 
       (.I0(bitoff_q3[1]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[4]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_4 
       (.I0(and_ln107_4_reg_1568),
        .I1(or_ln107_reg_1573),
        .I2(bitoff_q2[3]),
        .I3(bitoff_q2[2]),
        .I4(\q2_reg[0]_0 ),
        .I5(bitoff_q2[1]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1579[4]_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[4]_i_5 
       (.I0(bitoff_q0[2]),
        .I1(\q0_reg[0]_0 ),
        .I2(bitoff_q0[1]),
        .I3(bitoff_q0[3]),
        .O(\grp_Reflection_coefficients_fu_50/sext_ln107_fu_736_p1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \sh_prom_cast_cast_cast_cast_reg_1579[5]_i_1 
       (.I0(bitoff_q0[3]),
        .I1(bitoff_q0[1]),
        .I2(\q0_reg[0]_0 ),
        .I3(bitoff_q0[2]),
        .I4(or_ln107_2_fu_769_p2__1),
        .O(\q0_reg[3]_0 [4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
   (indata_address1,
    \k_fu_44_reg[0] ,
    ap_NS_fsm,
    add_ln65_fu_89_p2,
    \ap_CS_fsm_reg[3] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg,
    ap_rst_0,
    k_fu_440,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready,
    ap_rst,
    ap_clk,
    indata_address1_0_sp_1,
    Q,
    \indata_address1[0]_0 ,
    \indata_address1[7] ,
    indata_address1_1_sp_1,
    indata_address1_6_sp_1,
    \indata_address1[7]_INST_0_i_4_0 ,
    \indata_address1[1]_INST_0_i_2_0 ,
    \k_fu_44_reg[4] ,
    indata_address1_2_sp_1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg,
    \k_fu_44_reg[4]_0 ,
    indata_address1_3_sp_1,
    \k_fu_44_reg[4]_1 ,
    \indata_address1[6]_0 ,
    indata_address1_4_sp_1,
    indata_address1_5_sp_1,
    \indata_address1[5]_0 ,
    \indata_address1[6]_1 ,
    \indata_address1[6]_2 ,
    \indata_address1[7]_0 ,
    \indata_address1[7]_1 ,
    \indata_address1[7]_2 ,
    \indata_address1[7]_3 ,
    \indata_address1[7]_4 ,
    \indata_address1[7]_INST_0_i_1_0 ,
    \indata_address1[7]_INST_0_i_1_1 ,
    \k_fu_44_reg[7] ,
    \indata_address1[7]_INST_0_i_4_1 ,
    ap_loop_exit_ready_pp0_iter3_reg,
    icmp_ln62_1_reg_2051,
    \indata_address1[0]_1 ,
    icmp_ln62_1_fu_994_p2,
    ap_enable_reg_pp0_iter1_reg,
    \k_fu_44_reg[4]_2 ,
    \k_fu_44_reg[4]_3 ,
    \k_fu_44_reg[5] ,
    \k_fu_44_reg[7]_0 ,
    \k_fu_44_reg[7]_1 ,
    \k_fu_44_reg[5]_0 );
  output [7:0]indata_address1;
  output [0:0]\k_fu_44_reg[0] ;
  output [1:0]ap_NS_fsm;
  output [7:0]add_ln65_fu_89_p2;
  output \ap_CS_fsm_reg[3] ;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg;
  output ap_rst_0;
  output k_fu_440;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready;
  input ap_rst;
  input ap_clk;
  input indata_address1_0_sp_1;
  input [7:0]Q;
  input [9:0]\indata_address1[0]_0 ;
  input [7:0]\indata_address1[7] ;
  input indata_address1_1_sp_1;
  input indata_address1_6_sp_1;
  input [7:0]\indata_address1[7]_INST_0_i_4_0 ;
  input \indata_address1[1]_INST_0_i_2_0 ;
  input \k_fu_44_reg[4] ;
  input indata_address1_2_sp_1;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
  input \k_fu_44_reg[4]_0 ;
  input indata_address1_3_sp_1;
  input \k_fu_44_reg[4]_1 ;
  input \indata_address1[6]_0 ;
  input indata_address1_4_sp_1;
  input indata_address1_5_sp_1;
  input \indata_address1[5]_0 ;
  input \indata_address1[6]_1 ;
  input \indata_address1[6]_2 ;
  input \indata_address1[7]_0 ;
  input \indata_address1[7]_1 ;
  input \indata_address1[7]_2 ;
  input \indata_address1[7]_3 ;
  input [0:0]\indata_address1[7]_4 ;
  input \indata_address1[7]_INST_0_i_1_0 ;
  input \indata_address1[7]_INST_0_i_1_1 ;
  input \k_fu_44_reg[7] ;
  input \indata_address1[7]_INST_0_i_4_1 ;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input icmp_ln62_1_reg_2051;
  input \indata_address1[0]_1 ;
  input icmp_ln62_1_fu_994_p2;
  input ap_enable_reg_pp0_iter1_reg;
  input \k_fu_44_reg[4]_2 ;
  input \k_fu_44_reg[4]_3 ;
  input \k_fu_44_reg[5] ;
  input \k_fu_44_reg[7]_0 ;
  input \k_fu_44_reg[7]_1 ;
  input \k_fu_44_reg[5]_0 ;

  wire [7:0]Q;
  wire [7:0]add_ln65_fu_89_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_11;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_11;
  wire ap_rst;
  wire ap_rst_0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg;
  wire [6:4]grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1;
  wire icmp_ln62_1_fu_994_p2;
  wire icmp_ln62_1_reg_2051;
  wire [7:0]indata_address1;
  wire [9:0]\indata_address1[0]_0 ;
  wire \indata_address1[0]_1 ;
  wire \indata_address1[0]_INST_0_i_2_n_11 ;
  wire \indata_address1[1]_INST_0_i_2_0 ;
  wire \indata_address1[1]_INST_0_i_2_n_11 ;
  wire \indata_address1[1]_INST_0_i_3_n_11 ;
  wire \indata_address1[2]_INST_0_i_1_n_11 ;
  wire \indata_address1[2]_INST_0_i_3_n_11 ;
  wire \indata_address1[3]_INST_0_i_1_n_11 ;
  wire \indata_address1[3]_INST_0_i_3_n_11 ;
  wire \indata_address1[4]_INST_0_i_2_n_11 ;
  wire \indata_address1[5]_0 ;
  wire \indata_address1[5]_INST_0_i_1_n_11 ;
  wire \indata_address1[6]_0 ;
  wire \indata_address1[6]_1 ;
  wire \indata_address1[6]_2 ;
  wire \indata_address1[6]_INST_0_i_1_n_11 ;
  wire [7:0]\indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_1 ;
  wire \indata_address1[7]_2 ;
  wire \indata_address1[7]_3 ;
  wire [0:0]\indata_address1[7]_4 ;
  wire \indata_address1[7]_INST_0_i_1_0 ;
  wire \indata_address1[7]_INST_0_i_1_1 ;
  wire \indata_address1[7]_INST_0_i_1_n_11 ;
  wire [7:0]\indata_address1[7]_INST_0_i_4_0 ;
  wire \indata_address1[7]_INST_0_i_4_1 ;
  wire \indata_address1[7]_INST_0_i_4_n_11 ;
  wire \indata_address1[7]_INST_0_i_6_n_11 ;
  wire indata_address1_0_sn_1;
  wire indata_address1_1_sn_1;
  wire indata_address1_2_sn_1;
  wire indata_address1_3_sn_1;
  wire indata_address1_4_sn_1;
  wire indata_address1_5_sn_1;
  wire indata_address1_6_sn_1;
  wire k_fu_440;
  wire [0:0]\k_fu_44_reg[0] ;
  wire \k_fu_44_reg[4] ;
  wire \k_fu_44_reg[4]_0 ;
  wire \k_fu_44_reg[4]_1 ;
  wire \k_fu_44_reg[4]_2 ;
  wire \k_fu_44_reg[4]_3 ;
  wire \k_fu_44_reg[5] ;
  wire \k_fu_44_reg[5]_0 ;
  wire \k_fu_44_reg[7] ;
  wire \k_fu_44_reg[7]_0 ;
  wire \k_fu_44_reg[7]_1 ;

  assign indata_address1_0_sn_1 = indata_address1_0_sp_1;
  assign indata_address1_1_sn_1 = indata_address1_1_sp_1;
  assign indata_address1_2_sn_1 = indata_address1_2_sp_1;
  assign indata_address1_3_sn_1 = indata_address1_3_sp_1;
  assign indata_address1_4_sn_1 = indata_address1_4_sp_1;
  assign indata_address1_5_sn_1 = indata_address1_5_sp_1;
  assign indata_address1_6_sn_1 = indata_address1_6_sp_1;
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAEAEA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\indata_address1[0]_0 [0]),
        .I1(icmp_ln62_1_reg_2051),
        .I2(\indata_address1[0]_0 [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I4(ap_done_cache),
        .I5(ap_loop_exit_ready_pp0_iter3_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\indata_address1[0]_0 [1]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(icmp_ln62_1_reg_2051),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_11),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h3200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_rst),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .O(ap_rst_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_11));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_11),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_i_1
       (.I0(\indata_address1[0]_0 [0]),
        .I1(icmp_ln62_1_fu_994_p2),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indata_addr_reg_143[7]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\k_fu_44_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .O(\k_fu_44_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[0]_INST_0 
       (.I0(indata_address1_0_sn_1),
        .I1(\indata_address1[0]_INST_0_i_2_n_11 ),
        .I2(Q[0]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [0]),
        .O(indata_address1[0]));
  LUT6 #(
    .INIT(64'h57005757FFFFFFFF)) 
    \indata_address1[0]_INST_0_i_2 
       (.I0(\indata_address1[0]_1 ),
        .I1(\indata_address1[0]_0 [2]),
        .I2(add_ln65_fu_89_p2[0]),
        .I3(\indata_address1[7]_INST_0_i_4_0 [0]),
        .I4(\indata_address1[0]_0 [6]),
        .I5(indata_address1_6_sn_1),
        .O(\indata_address1[0]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[1]_INST_0 
       (.I0(indata_address1_1_sn_1),
        .I1(\indata_address1[1]_INST_0_i_2_n_11 ),
        .I2(Q[1]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [1]),
        .O(indata_address1[1]));
  LUT6 #(
    .INIT(64'hFBBBFBBBFBFFFBBB)) 
    \indata_address1[1]_INST_0_i_2 
       (.I0(\indata_address1[1]_INST_0_i_3_n_11 ),
        .I1(indata_address1_6_sn_1),
        .I2(\indata_address1[7]_INST_0_i_4_0 [1]),
        .I3(\indata_address1[0]_0 [6]),
        .I4(\indata_address1[0]_0 [4]),
        .I5(\indata_address1[0]_0 [5]),
        .O(\indata_address1[1]_INST_0_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0101010101000000)) 
    \indata_address1[1]_INST_0_i_3 
       (.I0(\indata_address1[1]_INST_0_i_2_0 ),
        .I1(\indata_address1[0]_0 [3]),
        .I2(\indata_address1[0]_0 [4]),
        .I3(\indata_address1[3]_INST_0_i_3_n_11 ),
        .I4(\k_fu_44_reg[4] ),
        .I5(\indata_address1[0]_0 [2]),
        .O(\indata_address1[1]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[2]_INST_0 
       (.I0(\indata_address1[2]_INST_0_i_1_n_11 ),
        .I1(indata_address1_2_sn_1),
        .I2(Q[2]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [2]),
        .O(indata_address1[2]));
  LUT6 #(
    .INIT(64'h0CCC0C000CCC0C88)) 
    \indata_address1[2]_INST_0_i_1 
       (.I0(\indata_address1[2]_INST_0_i_3_n_11 ),
        .I1(indata_address1_6_sn_1),
        .I2(\indata_address1[7]_INST_0_i_4_0 [2]),
        .I3(\indata_address1[0]_0 [6]),
        .I4(\indata_address1[0]_0 [5]),
        .I5(\indata_address1[0]_0 [4]),
        .O(\indata_address1[2]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h0000FF8F)) 
    \indata_address1[2]_INST_0_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[4]_0 ),
        .I3(\indata_address1[0]_0 [2]),
        .I4(\indata_address1[0]_0 [3]),
        .O(\indata_address1[2]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[3]_INST_0 
       (.I0(\indata_address1[3]_INST_0_i_1_n_11 ),
        .I1(indata_address1_3_sn_1),
        .I2(Q[3]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [3]),
        .O(indata_address1[3]));
  LUT6 #(
    .INIT(64'hF700F7F700000000)) 
    \indata_address1[3]_INST_0_i_1 
       (.I0(\indata_address1[3]_INST_0_i_3_n_11 ),
        .I1(\k_fu_44_reg[4]_1 ),
        .I2(\indata_address1[6]_0 ),
        .I3(\indata_address1[7]_INST_0_i_4_0 [3]),
        .I4(\indata_address1[0]_0 [6]),
        .I5(indata_address1_6_sn_1),
        .O(\indata_address1[3]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address1[3]_INST_0_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .O(\indata_address1[3]_INST_0_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFF200F2FF020002)) 
    \indata_address1[4]_INST_0 
       (.I0(indata_address1_4_sn_1),
        .I1(\indata_address1[4]_INST_0_i_2_n_11 ),
        .I2(\indata_address1[0]_0 [8]),
        .I3(\indata_address1[0]_0 [9]),
        .I4(\indata_address1[7] [4]),
        .I5(Q[4]),
        .O(indata_address1[4]));
  LUT6 #(
    .INIT(64'hDD0D0DDD00000000)) 
    \indata_address1[4]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[4]),
        .I1(\indata_address1[6]_0 ),
        .I2(\indata_address1[0]_0 [6]),
        .I3(\indata_address1[7]_INST_0_i_4_0 [3]),
        .I4(\indata_address1[7]_INST_0_i_4_0 [4]),
        .I5(indata_address1_6_sn_1),
        .O(\indata_address1[4]_INST_0_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[4]_INST_0_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[4]_3 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[4]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[5]_INST_0 
       (.I0(\indata_address1[5]_INST_0_i_1_n_11 ),
        .I1(indata_address1_5_sn_1),
        .I2(Q[5]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [5]),
        .O(indata_address1[5]));
  LUT6 #(
    .INIT(64'h7D007D0000007D00)) 
    \indata_address1[5]_INST_0_i_1 
       (.I0(\indata_address1[0]_0 [6]),
        .I1(\indata_address1[7]_INST_0_i_4_0 [5]),
        .I2(\indata_address1[5]_0 ),
        .I3(indata_address1_6_sn_1),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[5]),
        .I5(\indata_address1[6]_0 ),
        .O(\indata_address1[5]_INST_0_i_1_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[5]_INST_0_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[5] ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[5]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \indata_address1[6]_INST_0 
       (.I0(\indata_address1[6]_INST_0_i_1_n_11 ),
        .I1(\indata_address1[6]_1 ),
        .I2(Q[6]),
        .I3(\indata_address1[0]_0 [8]),
        .I4(\indata_address1[0]_0 [9]),
        .I5(\indata_address1[7] [6]),
        .O(indata_address1[6]));
  LUT6 #(
    .INIT(64'hD700D7000000D700)) 
    \indata_address1[6]_INST_0_i_1 
       (.I0(\indata_address1[0]_0 [6]),
        .I1(\indata_address1[7]_INST_0_i_4_0 [6]),
        .I2(\indata_address1[6]_2 ),
        .I3(indata_address1_6_sn_1),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[6]),
        .I5(\indata_address1[6]_0 ),
        .O(\indata_address1[6]_INST_0_i_1_n_11 ));
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[6]_INST_0_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[7]_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_indata_address1[6]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    \indata_address1[7]_INST_0 
       (.I0(\indata_address1[7]_INST_0_i_1_n_11 ),
        .I1(\indata_address1[0]_0 [8]),
        .I2(\indata_address1[0]_0 [9]),
        .I3(\indata_address1[7] [7]),
        .I4(Q[7]),
        .O(indata_address1[7]));
  LUT6 #(
    .INIT(64'hF4FFF4F4F8F8F8FF)) 
    \indata_address1[7]_INST_0_i_1 
       (.I0(\indata_address1[7]_0 ),
        .I1(\indata_address1[7]_1 ),
        .I2(\indata_address1[7]_INST_0_i_4_n_11 ),
        .I3(\indata_address1[7]_2 ),
        .I4(\indata_address1[7]_3 ),
        .I5(\indata_address1[7]_4 ),
        .O(\indata_address1[7]_INST_0_i_1_n_11 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \indata_address1[7]_INST_0_i_4 
       (.I0(\indata_address1[7]_INST_0_i_6_n_11 ),
        .I1(indata_address1_6_sn_1),
        .I2(\indata_address1[7]_4 ),
        .I3(\indata_address1[7]_INST_0_i_1_0 ),
        .I4(\indata_address1[7]_INST_0_i_1_1 ),
        .I5(\indata_address1[0]_0 [7]),
        .O(\indata_address1[7]_INST_0_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hF7F700F700F7F7F7)) 
    \indata_address1[7]_INST_0_i_6 
       (.I0(\indata_address1[3]_INST_0_i_3_n_11 ),
        .I1(\k_fu_44_reg[7] ),
        .I2(\indata_address1[6]_0 ),
        .I3(\indata_address1[0]_0 [6]),
        .I4(\indata_address1[7]_INST_0_i_4_0 [7]),
        .I5(\indata_address1[7]_INST_0_i_4_1 ),
        .O(\indata_address1[7]_INST_0_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \k_fu_44[0]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[4]_2 ),
        .O(add_ln65_fu_89_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \k_fu_44[1]_i_1 
       (.I0(\k_fu_44_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[4]_2 ),
        .O(add_ln65_fu_89_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \k_fu_44[2]_i_1 
       (.I0(\k_fu_44_reg[4]_2 ),
        .I1(\k_fu_44_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\k_fu_44_reg[4]_0 ),
        .O(add_ln65_fu_89_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \k_fu_44[3]_i_1 
       (.I0(\k_fu_44_reg[4] ),
        .I1(\k_fu_44_reg[4]_2 ),
        .I2(\k_fu_44_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\k_fu_44_reg[4]_1 ),
        .O(add_ln65_fu_89_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \k_fu_44[4]_i_1 
       (.I0(\k_fu_44_reg[4]_0 ),
        .I1(\k_fu_44_reg[4]_2 ),
        .I2(\k_fu_44_reg[4] ),
        .I3(\k_fu_44_reg[4]_1 ),
        .I4(\indata_address1[3]_INST_0_i_3_n_11 ),
        .I5(\k_fu_44_reg[4]_3 ),
        .O(add_ln65_fu_89_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_fu_44[5]_i_1 
       (.I0(\k_fu_44_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[5] ),
        .O(add_ln65_fu_89_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_fu_44[6]_i_1 
       (.I0(\k_fu_44_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_44_reg[7]_0 ),
        .O(add_ln65_fu_89_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \k_fu_44[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(k_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \k_fu_44[7]_i_2 
       (.I0(\k_fu_44_reg[7]_0 ),
        .I1(\k_fu_44_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(\k_fu_44_reg[7] ),
        .O(add_ln65_fu_89_p2[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
   (indata_d0,
    ap_clk,
    indata_q1,
    DSP_ALU_INST);
  output [15:0]indata_d0;
  input ap_clk;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;

  wire [3:0]DSP_ALU_INST;
  wire ap_clk;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0
   (indata_d0,
    ap_clk,
    indata_q1,
    DSP_ALU_INST);
  output [15:0]indata_d0;
  input ap_clk;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;

  wire [3:0]DSP_ALU_INST;
  wire ap_clk;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],indata_d0,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
   (B,
    \retval_0_i43_reg_422_reg[13] ,
    \retval_0_i43_reg_422_reg[11] ,
    \retval_0_i43_reg_422_reg[9] ,
    \retval_0_i43_reg_422_reg[12] ,
    DI,
    S,
    d0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    \ap_CS_fsm_reg[15]_6 ,
    ram_reg_0_15_0_0_i_7__0,
    \sext_ln126_reg_1725_reg[14] ,
    \icmp_ln55_reg_1777_reg[0] ,
    \icmp_ln55_reg_1777_reg[0]_0 ,
    \icmp_ln55_reg_1777_reg[0]_1 ,
    Q,
    ap_clk,
    D,
    DSP_ALU_INST,
    O,
    retval_0_i43_reg_422,
    \icmp_ln55_reg_1777_reg[0]_2 ,
    DSP_A_B_DATA_INST,
    \LARc_d0[13]_INST_0_i_1 ,
    \LARc_d0[13]_INST_0_i_1_0 ,
    \LARc_d0[13]_INST_0_i_1_1 ,
    p_reg_reg_i_11__0,
    sum_fu_1179_p2_carry__0,
    sum_fu_1179_p2_carry__0_0,
    sext_ln121_reg_1730,
    \q0_reg[2] ,
    add_ln39_fu_1174_p2,
    \q0_reg[15] ,
    CO,
    ram_reg_0_15_14_14_i_1,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[0] ,
    \q0_reg[2]_0 ,
    ram_reg_0_15_15_15_i_1,
    p_reg_reg_i_10__0);
  output [2:0]B;
  output \retval_0_i43_reg_422_reg[13] ;
  output \retval_0_i43_reg_422_reg[11] ;
  output \retval_0_i43_reg_422_reg[9] ;
  output \retval_0_i43_reg_422_reg[12] ;
  output [0:0]DI;
  output [7:0]S;
  output [7:0]d0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output \ap_CS_fsm_reg[15]_5 ;
  output \ap_CS_fsm_reg[15]_6 ;
  output [1:0]ram_reg_0_15_0_0_i_7__0;
  output [0:0]\sext_ln126_reg_1725_reg[14] ;
  output [7:0]\icmp_ln55_reg_1777_reg[0] ;
  output [7:0]\icmp_ln55_reg_1777_reg[0]_0 ;
  output [7:0]\icmp_ln55_reg_1777_reg[0]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [12:0]DSP_ALU_INST;
  input [0:0]O;
  input [8:0]retval_0_i43_reg_422;
  input \icmp_ln55_reg_1777_reg[0]_2 ;
  input [8:0]DSP_A_B_DATA_INST;
  input \LARc_d0[13]_INST_0_i_1 ;
  input \LARc_d0[13]_INST_0_i_1_0 ;
  input \LARc_d0[13]_INST_0_i_1_1 ;
  input p_reg_reg_i_11__0;
  input sum_fu_1179_p2_carry__0;
  input sum_fu_1179_p2_carry__0_0;
  input [15:0]sext_ln121_reg_1730;
  input [1:0]\q0_reg[2] ;
  input [15:0]add_ln39_fu_1174_p2;
  input \q0_reg[15] ;
  input [0:0]CO;
  input [7:0]ram_reg_0_15_14_14_i_1;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[0] ;
  input \q0_reg[2]_0 ;
  input [0:0]ram_reg_0_15_15_15_i_1;
  input p_reg_reg_i_10__0;

  wire [2:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [12:0]DSP_ALU_INST;
  wire [8:0]DSP_A_B_DATA_INST;
  wire \LARc_d0[13]_INST_0_i_1 ;
  wire \LARc_d0[13]_INST_0_i_1_0 ;
  wire \LARc_d0[13]_INST_0_i_1_1 ;
  wire [0:0]O;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_fu_1174_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[15]_6 ;
  wire ap_clk;
  wire [7:0]d0;
  wire [7:0]\icmp_ln55_reg_1777_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1777_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1777_reg[0]_1 ;
  wire \icmp_ln55_reg_1777_reg[0]_2 ;
  wire p_reg_reg_i_10__0;
  wire p_reg_reg_i_11__0;
  wire \q0_reg[0] ;
  wire \q0_reg[11] ;
  wire \q0_reg[15] ;
  wire [1:0]\q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7__0;
  wire [7:0]ram_reg_0_15_14_14_i_1;
  wire [0:0]ram_reg_0_15_15_15_i_1;
  wire [8:0]retval_0_i43_reg_422;
  wire \retval_0_i43_reg_422_reg[11] ;
  wire \retval_0_i43_reg_422_reg[12] ;
  wire \retval_0_i43_reg_422_reg[13] ;
  wire \retval_0_i43_reg_422_reg[9] ;
  wire [15:0]sext_ln121_reg_1730;
  wire [0:0]\sext_ln126_reg_1725_reg[14] ;
  wire sum_fu_1179_p2_carry__0;
  wire sum_fu_1179_p2_carry__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.A(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .\LARc_d0[13]_INST_0_i_1 (\LARc_d0[13]_INST_0_i_1 ),
        .\LARc_d0[13]_INST_0_i_1_0 (\LARc_d0[13]_INST_0_i_1_0 ),
        .\LARc_d0[13]_INST_0_i_1_1 (\LARc_d0[13]_INST_0_i_1_1 ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_fu_1174_p2(add_ln39_fu_1174_p2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .\ap_CS_fsm_reg[15]_6 (\ap_CS_fsm_reg[15]_6 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\icmp_ln55_reg_1777_reg[0] (\icmp_ln55_reg_1777_reg[0] ),
        .\icmp_ln55_reg_1777_reg[0]_0 (\icmp_ln55_reg_1777_reg[0]_0 ),
        .\icmp_ln55_reg_1777_reg[0]_1 (\icmp_ln55_reg_1777_reg[0]_1 ),
        .\icmp_ln55_reg_1777_reg[0]_2 (\icmp_ln55_reg_1777_reg[0]_2 ),
        .p_reg_reg_i_10__0_0(p_reg_reg_i_10__0),
        .p_reg_reg_i_11__0_0(p_reg_reg_i_11__0),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[2]_0 (\q0_reg[2]_0 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .ram_reg_0_15_0_0_i_7__0_0(ram_reg_0_15_0_0_i_7__0),
        .ram_reg_0_15_14_14_i_1(ram_reg_0_15_14_14_i_1),
        .ram_reg_0_15_15_15_i_1_0(ram_reg_0_15_15_15_i_1),
        .retval_0_i43_reg_422(retval_0_i43_reg_422),
        .\retval_0_i43_reg_422_reg[11] (\retval_0_i43_reg_422_reg[11] ),
        .\retval_0_i43_reg_422_reg[12] (\retval_0_i43_reg_422_reg[12] ),
        .\retval_0_i43_reg_422_reg[13] (\retval_0_i43_reg_422_reg[13] ),
        .\retval_0_i43_reg_422_reg[9] (\retval_0_i43_reg_422_reg[9] ),
        .sext_ln121_reg_1730(sext_ln121_reg_1730),
        .\sext_ln126_reg_1725_reg[14] (\sext_ln126_reg_1725_reg[14] ),
        .sum_fu_1179_p2_carry__0(sum_fu_1179_p2_carry__0),
        .sum_fu_1179_p2_carry__0_0(sum_fu_1179_p2_carry__0_0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2
   (\div_reg_411_reg[13] ,
    \div_reg_411_reg[7] ,
    \icmp_ln208_reg_1716_reg[0] ,
    \div_reg_411_reg[8] ,
    \retval_0_i43_reg_422_reg[7] ,
    \div_reg_411_reg[9] ,
    \div_reg_411_reg[10] ,
    \div_reg_411_reg[11] ,
    \div_reg_411_reg[12] ,
    \div_reg_411_reg[13]_0 ,
    \retval_0_i43_reg_422_reg[12] ,
    \retval_0_i43_reg_422_reg[10] ,
    \retval_0_i43_reg_422_reg[11] ,
    \retval_0_i43_reg_422_reg[3] ,
    \div_reg_411_reg[6] ,
    \div_reg_411_reg[0] ,
    \k_reg_391_reg[3] ,
    DI,
    S,
    \K_load_reg_1827_reg[3] ,
    \P_load_reg_1839_reg[15] ,
    \ap_CS_fsm_reg[15] ,
    d0,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    ram_reg_0_15_1_1_i_2__0,
    \P_load_reg_1839_reg[14] ,
    \ap_CS_fsm_reg[15]_6 ,
    \P_load_reg_1839_reg[15]_0 ,
    \P_load_reg_1839_reg[7] ,
    \P_load_reg_1839_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    B,
    q00,
    \LARc_d0[14] ,
    retval_0_i43_reg_422,
    O,
    \LARc_d0[13] ,
    \LARc_d0[15]_INST_0_i_2 ,
    \LARc_d0[15]_INST_0_i_2_0 ,
    p_reg_reg_i_20,
    \retval_0_i43_reg_422_reg[0] ,
    \retval_0_i43_reg_422_reg[0]_0 ,
    icmp_ln204_reg_1681,
    \retval_0_i43_reg_422_reg[0]_1 ,
    \k_reg_391_reg[3]_0 ,
    sext_ln121_reg_1730,
    shl_ln120_fu_1011_p2,
    icmp_ln144_fu_1017_p2_carry__2,
    sum_1_fu_1340_p2_carry__0,
    sum_1_fu_1340_p2_carry__0_0,
    ram_reg_0_15_15_15_i_1,
    add_ln39_2_fu_1335_p2,
    CO,
    \q0_reg[1] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[12] ,
    \q0_reg[10] ,
    \q0_reg[9] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[1]_0 ,
    ram_reg_0_15_14_14_i_1);
  output [12:0]\div_reg_411_reg[13] ;
  output \div_reg_411_reg[7] ;
  output \icmp_ln208_reg_1716_reg[0] ;
  output \div_reg_411_reg[8] ;
  output \retval_0_i43_reg_422_reg[7] ;
  output \div_reg_411_reg[9] ;
  output \div_reg_411_reg[10] ;
  output \div_reg_411_reg[11] ;
  output \div_reg_411_reg[12] ;
  output \div_reg_411_reg[13]_0 ;
  output \retval_0_i43_reg_422_reg[12] ;
  output \retval_0_i43_reg_422_reg[10] ;
  output \retval_0_i43_reg_422_reg[11] ;
  output \retval_0_i43_reg_422_reg[3] ;
  output \div_reg_411_reg[6] ;
  output \div_reg_411_reg[0] ;
  output \k_reg_391_reg[3] ;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1827_reg[3] ;
  output [7:0]\P_load_reg_1839_reg[15] ;
  output \ap_CS_fsm_reg[15] ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output \ap_CS_fsm_reg[15]_5 ;
  output [1:0]ram_reg_0_15_1_1_i_2__0;
  output [0:0]\P_load_reg_1839_reg[14] ;
  output \ap_CS_fsm_reg[15]_6 ;
  output [7:0]\P_load_reg_1839_reg[15]_0 ;
  output [7:0]\P_load_reg_1839_reg[7] ;
  output [7:0]\P_load_reg_1839_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [2:0]B;
  input [15:0]q00;
  input [13:0]\LARc_d0[14] ;
  input [14:0]retval_0_i43_reg_422;
  input [0:0]O;
  input \LARc_d0[13] ;
  input \LARc_d0[15]_INST_0_i_2 ;
  input \LARc_d0[15]_INST_0_i_2_0 ;
  input [0:0]p_reg_reg_i_20;
  input \retval_0_i43_reg_422_reg[0] ;
  input \retval_0_i43_reg_422_reg[0]_0 ;
  input icmp_ln204_reg_1681;
  input \retval_0_i43_reg_422_reg[0]_1 ;
  input [3:0]\k_reg_391_reg[3]_0 ;
  input [0:0]sext_ln121_reg_1730;
  input [14:0]shl_ln120_fu_1011_p2;
  input icmp_ln144_fu_1017_p2_carry__2;
  input sum_1_fu_1340_p2_carry__0;
  input [15:0]sum_1_fu_1340_p2_carry__0_0;
  input [7:0]ram_reg_0_15_15_15_i_1;
  input [15:0]add_ln39_2_fu_1335_p2;
  input [0:0]CO;
  input [1:0]\q0_reg[1] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input \q0_reg[10] ;
  input \q0_reg[9] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[1]_0 ;
  input [0:0]ram_reg_0_15_14_14_i_1;

  wire [2:0]B;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1827_reg[3] ;
  wire \LARc_d0[13] ;
  wire [13:0]\LARc_d0[14] ;
  wire \LARc_d0[15]_INST_0_i_2 ;
  wire \LARc_d0[15]_INST_0_i_2_0 ;
  wire [0:0]O;
  wire [0:0]\P_load_reg_1839_reg[14] ;
  wire [7:0]\P_load_reg_1839_reg[15] ;
  wire [7:0]\P_load_reg_1839_reg[15]_0 ;
  wire [7:0]\P_load_reg_1839_reg[7] ;
  wire [7:0]\P_load_reg_1839_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1335_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[15]_6 ;
  wire ap_clk;
  wire [7:0]d0;
  wire \div_reg_411_reg[0] ;
  wire \div_reg_411_reg[10] ;
  wire \div_reg_411_reg[11] ;
  wire \div_reg_411_reg[12] ;
  wire [12:0]\div_reg_411_reg[13] ;
  wire \div_reg_411_reg[13]_0 ;
  wire \div_reg_411_reg[6] ;
  wire \div_reg_411_reg[7] ;
  wire \div_reg_411_reg[8] ;
  wire \div_reg_411_reg[9] ;
  wire icmp_ln144_fu_1017_p2_carry__2;
  wire icmp_ln204_reg_1681;
  wire \icmp_ln208_reg_1716_reg[0] ;
  wire \k_reg_391_reg[3] ;
  wire [3:0]\k_reg_391_reg[3]_0 ;
  wire [0:0]p_reg_reg_i_20;
  wire [15:0]q00;
  wire \q0_reg[10] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire [1:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[9] ;
  wire [0:0]ram_reg_0_15_14_14_i_1;
  wire [7:0]ram_reg_0_15_15_15_i_1;
  wire [1:0]ram_reg_0_15_1_1_i_2__0;
  wire [14:0]retval_0_i43_reg_422;
  wire \retval_0_i43_reg_422_reg[0] ;
  wire \retval_0_i43_reg_422_reg[0]_0 ;
  wire \retval_0_i43_reg_422_reg[0]_1 ;
  wire \retval_0_i43_reg_422_reg[10] ;
  wire \retval_0_i43_reg_422_reg[11] ;
  wire \retval_0_i43_reg_422_reg[12] ;
  wire \retval_0_i43_reg_422_reg[3] ;
  wire \retval_0_i43_reg_422_reg[7] ;
  wire [0:0]sext_ln121_reg_1730;
  wire [14:0]shl_ln120_fu_1011_p2;
  wire sum_1_fu_1340_p2_carry__0;
  wire [15:0]sum_1_fu_1340_p2_carry__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.B(B),
        .CO(CO),
        .DI(DI),
        .E(E),
        .\K_load_reg_1827_reg[3] (\K_load_reg_1827_reg[3] ),
        .\LARc_d0[13] (\LARc_d0[13] ),
        .\LARc_d0[14] (\LARc_d0[14] ),
        .\LARc_d0[15]_INST_0_i_2 (\LARc_d0[15]_INST_0_i_2 ),
        .\LARc_d0[15]_INST_0_i_2_0 (\LARc_d0[15]_INST_0_i_2_0 ),
        .O(O),
        .\P_load_reg_1839_reg[14] (\P_load_reg_1839_reg[14] ),
        .\P_load_reg_1839_reg[15] (\P_load_reg_1839_reg[15] ),
        .\P_load_reg_1839_reg[15]_0 (\P_load_reg_1839_reg[15]_0 ),
        .\P_load_reg_1839_reg[7] (\P_load_reg_1839_reg[7] ),
        .\P_load_reg_1839_reg[7]_0 (\P_load_reg_1839_reg[7]_0 ),
        .Q(Q),
        .S(S),
        .add_ln39_2_fu_1335_p2(add_ln39_2_fu_1335_p2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .\ap_CS_fsm_reg[15]_6 (\ap_CS_fsm_reg[15]_6 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\div_reg_411_reg[0] (\div_reg_411_reg[0] ),
        .\div_reg_411_reg[10] (\div_reg_411_reg[10] ),
        .\div_reg_411_reg[11] (\div_reg_411_reg[11] ),
        .\div_reg_411_reg[12] (\div_reg_411_reg[12] ),
        .\div_reg_411_reg[13] (\div_reg_411_reg[13] ),
        .\div_reg_411_reg[13]_0 (\div_reg_411_reg[13]_0 ),
        .\div_reg_411_reg[6] (\div_reg_411_reg[6] ),
        .\div_reg_411_reg[7] (\div_reg_411_reg[7] ),
        .\div_reg_411_reg[8] (\div_reg_411_reg[8] ),
        .\div_reg_411_reg[9] (\div_reg_411_reg[9] ),
        .icmp_ln144_fu_1017_p2_carry__2(icmp_ln144_fu_1017_p2_carry__2),
        .icmp_ln204_reg_1681(icmp_ln204_reg_1681),
        .\icmp_ln208_reg_1716_reg[0] (\icmp_ln208_reg_1716_reg[0] ),
        .\k_reg_391_reg[3] (\k_reg_391_reg[3] ),
        .\k_reg_391_reg[3]_0 (\k_reg_391_reg[3]_0 ),
        .p_reg_reg_i_20_0(p_reg_reg_i_20),
        .q00(q00),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[12] (\q0_reg[12] ),
        .\q0_reg[13] (\q0_reg[13] ),
        .\q0_reg[14] (\q0_reg[14] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[9] (\q0_reg[9] ),
        .ram_reg_0_15_14_14_i_1_0(ram_reg_0_15_14_14_i_1),
        .ram_reg_0_15_15_15_i_1(ram_reg_0_15_15_15_i_1),
        .ram_reg_0_15_1_1_i_2__0_0(ram_reg_0_15_1_1_i_2__0),
        .retval_0_i43_reg_422(retval_0_i43_reg_422),
        .\retval_0_i43_reg_422_reg[0] (\retval_0_i43_reg_422_reg[0] ),
        .\retval_0_i43_reg_422_reg[0]_0 (\retval_0_i43_reg_422_reg[0]_0 ),
        .\retval_0_i43_reg_422_reg[0]_1 (\retval_0_i43_reg_422_reg[0]_1 ),
        .\retval_0_i43_reg_422_reg[10] (\retval_0_i43_reg_422_reg[10] ),
        .\retval_0_i43_reg_422_reg[11] (\retval_0_i43_reg_422_reg[11] ),
        .\retval_0_i43_reg_422_reg[12] (\retval_0_i43_reg_422_reg[12] ),
        .\retval_0_i43_reg_422_reg[3] (\retval_0_i43_reg_422_reg[3] ),
        .\retval_0_i43_reg_422_reg[7] (\retval_0_i43_reg_422_reg[7] ),
        .sext_ln121_reg_1730(sext_ln121_reg_1730),
        .shl_ln120_fu_1011_p2(shl_ln120_fu_1011_p2),
        .sum_1_fu_1340_p2_carry__0(sum_1_fu_1340_p2_carry__0),
        .sum_1_fu_1340_p2_carry__0_0(sum_1_fu_1340_p2_carry__0_0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3
   (DI,
    S,
    ram_reg_0_15_0_0_i_7__1,
    \K_load_reg_1827_reg[14] ,
    d0,
    \K_load_reg_1827_reg[15] ,
    \K_load_reg_1827_reg[7] ,
    \K_load_reg_1827_reg[7]_0 ,
    DSP_ALU_INST,
    Q,
    ap_clk,
    B,
    q00,
    sum_2_fu_1427_p2_carry__0,
    sum_2_fu_1427_p2_carry__0_0,
    O,
    CO,
    add_ln39_4_fu_1422_p2,
    \q0_reg[15] ,
    icmp_ln40_4_fu_1433_p2_carry_i_2);
  output [0:0]DI;
  output [7:0]S;
  output [1:0]ram_reg_0_15_0_0_i_7__1;
  output [0:0]\K_load_reg_1827_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1827_reg[15] ;
  output [7:0]\K_load_reg_1827_reg[7] ;
  output [7:0]\K_load_reg_1827_reg[7]_0 ;
  input [0:0]DSP_ALU_INST;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]q00;
  input sum_2_fu_1427_p2_carry__0;
  input [15:0]sum_2_fu_1427_p2_carry__0_0;
  input [1:0]O;
  input [0:0]CO;
  input [15:0]add_ln39_4_fu_1422_p2;
  input [15:0]\q0_reg[15] ;
  input [0:0]icmp_ln40_4_fu_1433_p2_carry_i_2;

  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]\K_load_reg_1827_reg[14] ;
  wire [7:0]\K_load_reg_1827_reg[15] ;
  wire [7:0]\K_load_reg_1827_reg[7] ;
  wire [7:0]\K_load_reg_1827_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_4_fu_1422_p2;
  wire ap_clk;
  wire [15:0]d0;
  wire [0:0]icmp_ln40_4_fu_1433_p2_carry_i_2;
  wire [15:0]q00;
  wire [15:0]\q0_reg[15] ;
  wire [1:0]ram_reg_0_15_0_0_i_7__1;
  wire sum_2_fu_1427_p2_carry__0;
  wire [15:0]sum_2_fu_1427_p2_carry__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.B(B),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .\K_load_reg_1827_reg[14] (\K_load_reg_1827_reg[14] ),
        .\K_load_reg_1827_reg[15] (\K_load_reg_1827_reg[15] ),
        .\K_load_reg_1827_reg[7] (\K_load_reg_1827_reg[7] ),
        .\K_load_reg_1827_reg[7]_0 (\K_load_reg_1827_reg[7]_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_4_fu_1422_p2(add_ln39_4_fu_1422_p2),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp_ln40_4_fu_1433_p2_carry_i_2_0(icmp_ln40_4_fu_1433_p2_carry_i_2),
        .q00(q00),
        .\q0_reg[15] (\q0_reg[15] ),
        .ram_reg_0_15_0_0_i_7__1_0(ram_reg_0_15_0_0_i_7__1),
        .sum_2_fu_1427_p2_carry__0(sum_2_fu_1427_p2_carry__0),
        .sum_2_fu_1427_p2_carry__0_0(sum_2_fu_1427_p2_carry__0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6
   (DI,
    S,
    ram_reg_0_15_0_0_i_7__1_0,
    \K_load_reg_1827_reg[14] ,
    d0,
    \K_load_reg_1827_reg[15] ,
    \K_load_reg_1827_reg[7] ,
    \K_load_reg_1827_reg[7]_0 ,
    DSP_ALU_INST,
    Q,
    ap_clk,
    B,
    q00,
    sum_2_fu_1427_p2_carry__0,
    sum_2_fu_1427_p2_carry__0_0,
    O,
    CO,
    add_ln39_4_fu_1422_p2,
    \q0_reg[15] ,
    icmp_ln40_4_fu_1433_p2_carry_i_2_0);
  output [0:0]DI;
  output [7:0]S;
  output [1:0]ram_reg_0_15_0_0_i_7__1_0;
  output [0:0]\K_load_reg_1827_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1827_reg[15] ;
  output [7:0]\K_load_reg_1827_reg[7] ;
  output [7:0]\K_load_reg_1827_reg[7]_0 ;
  input [0:0]DSP_ALU_INST;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]q00;
  input sum_2_fu_1427_p2_carry__0;
  input [15:0]sum_2_fu_1427_p2_carry__0_0;
  input [1:0]O;
  input [0:0]CO;
  input [15:0]add_ln39_4_fu_1422_p2;
  input [15:0]\q0_reg[15] ;
  input [0:0]icmp_ln40_4_fu_1433_p2_carry_i_2_0;

  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]\K_load_reg_1827_reg[14] ;
  wire [7:0]\K_load_reg_1827_reg[15] ;
  wire [7:0]\K_load_reg_1827_reg[7] ;
  wire [7:0]\K_load_reg_1827_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_4_fu_1422_p2;
  wire ap_clk;
  wire [15:0]d0;
  wire [0:0]icmp_ln40_4_fu_1433_p2_carry_i_2_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [15:0]\q0_reg[15] ;
  wire [1:0]ram_reg_0_15_0_0_i_7__1_0;
  wire ram_reg_0_15_0_0_i_7__1_n_18;
  wire sum_2_fu_1427_p2_carry__0;
  wire [15:0]sum_2_fu_1427_p2_carry__0_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7__1_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_4_fu_1422_p2_carry__0_i_1
       (.I0(sum_2_fu_1427_p2_carry__0_0[15]),
        .I1(sum_2_fu_1427_p2_carry__0),
        .I2(p_reg_reg_n_86),
        .O(S[7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_2
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(sum_2_fu_1427_p2_carry__0_0[14]),
        .O(S[6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_3
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(sum_2_fu_1427_p2_carry__0_0[13]),
        .O(S[5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_4
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(sum_2_fu_1427_p2_carry__0_0[12]),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_5
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(sum_2_fu_1427_p2_carry__0_0[11]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_6
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(sum_2_fu_1427_p2_carry__0_0[10]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_7
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(sum_2_fu_1427_p2_carry__0_0[9]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry__0_i_8
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(sum_2_fu_1427_p2_carry__0_0[8]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_1
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(sum_2_fu_1427_p2_carry__0_0[7]),
        .O(\K_load_reg_1827_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_2
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(sum_2_fu_1427_p2_carry__0_0[6]),
        .O(\K_load_reg_1827_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_3
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(sum_2_fu_1427_p2_carry__0_0[5]),
        .O(\K_load_reg_1827_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_4
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(sum_2_fu_1427_p2_carry__0_0[4]),
        .O(\K_load_reg_1827_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_5
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(sum_2_fu_1427_p2_carry__0_0[3]),
        .O(\K_load_reg_1827_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_6
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(sum_2_fu_1427_p2_carry__0_0[2]),
        .O(\K_load_reg_1827_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_7
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(sum_2_fu_1427_p2_carry__0_0[1]),
        .O(\K_load_reg_1827_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1422_p2_carry_i_8
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(sum_2_fu_1427_p2_carry__0_0[0]),
        .O(\K_load_reg_1827_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1433_p2_carry_i_1
       (.I0(O[1]),
        .O(\K_load_reg_1827_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1433_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7__1_n_18),
        .O(ram_reg_0_15_0_0_i_7__1_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_4_fu_1433_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(ram_reg_0_15_0_0_i_7__1_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(\q0_reg[15] [0]),
        .I1(add_ln39_4_fu_1422_p2[0]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7__1
       (.CI(icmp_ln40_4_fu_1433_p2_carry_i_2_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7__1_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7__1_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_10_10_i_1__1
       (.I0(\q0_reg[15] [10]),
        .I1(add_ln39_4_fu_1422_p2[10]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_11_11_i_1__1
       (.I0(\q0_reg[15] [11]),
        .I1(add_ln39_4_fu_1422_p2[11]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(\q0_reg[15] [12]),
        .I1(add_ln39_4_fu_1422_p2[12]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(\q0_reg[15] [13]),
        .I1(add_ln39_4_fu_1422_p2[13]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_14_14_i_1__1
       (.I0(\q0_reg[15] [14]),
        .I1(add_ln39_4_fu_1422_p2[14]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hBFAABFAAFFFF0000)) 
    ram_reg_0_15_15_15_i_1__1
       (.I0(CO),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__1_n_18),
        .I3(add_ln39_4_fu_1422_p2[15]),
        .I4(\q0_reg[15] [15]),
        .I5(Q[1]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_1_1_i_1__1
       (.I0(\q0_reg[15] [1]),
        .I1(add_ln39_4_fu_1422_p2[1]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_2_2_i_1
       (.I0(\q0_reg[15] [2]),
        .I1(add_ln39_4_fu_1422_p2[2]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(\q0_reg[15] [3]),
        .I1(add_ln39_4_fu_1422_p2[3]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(\q0_reg[15] [4]),
        .I1(add_ln39_4_fu_1422_p2[4]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(\q0_reg[15] [5]),
        .I1(add_ln39_4_fu_1422_p2[5]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_6_6_i_1__1
       (.I0(\q0_reg[15] [6]),
        .I1(add_ln39_4_fu_1422_p2[6]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_7_7_i_1__1
       (.I0(\q0_reg[15] [7]),
        .I1(add_ln39_4_fu_1422_p2[7]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_8_8_i_1__1
       (.I0(\q0_reg[15] [8]),
        .I1(add_ln39_4_fu_1422_p2[8]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_9_9_i_1__1
       (.I0(\q0_reg[15] [9]),
        .I1(add_ln39_4_fu_1422_p2[9]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__1_n_18),
        .I4(Q[1]),
        .I5(CO),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'hB)) 
    sum_2_fu_1427_p2_carry__0_i_1
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_86),
        .O(DI));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_2_fu_1427_p2_carry__0_i_2
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_86),
        .I2(sum_2_fu_1427_p2_carry__0_0[15]),
        .O(\K_load_reg_1827_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_3
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(sum_2_fu_1427_p2_carry__0_0[14]),
        .O(\K_load_reg_1827_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_4
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(sum_2_fu_1427_p2_carry__0_0[13]),
        .O(\K_load_reg_1827_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_5
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(sum_2_fu_1427_p2_carry__0_0[12]),
        .O(\K_load_reg_1827_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_6
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(sum_2_fu_1427_p2_carry__0_0[11]),
        .O(\K_load_reg_1827_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_7
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(sum_2_fu_1427_p2_carry__0_0[10]),
        .O(\K_load_reg_1827_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_8
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(sum_2_fu_1427_p2_carry__0_0[9]),
        .O(\K_load_reg_1827_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry__0_i_9
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(sum_2_fu_1427_p2_carry__0_0[8]),
        .O(\K_load_reg_1827_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_1
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(sum_2_fu_1427_p2_carry__0_0[7]),
        .O(\K_load_reg_1827_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_2
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(sum_2_fu_1427_p2_carry__0_0[6]),
        .O(\K_load_reg_1827_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_3
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(sum_2_fu_1427_p2_carry__0_0[5]),
        .O(\K_load_reg_1827_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_4
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(sum_2_fu_1427_p2_carry__0_0[4]),
        .O(\K_load_reg_1827_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_5
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(sum_2_fu_1427_p2_carry__0_0[3]),
        .O(\K_load_reg_1827_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_6
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(sum_2_fu_1427_p2_carry__0_0[2]),
        .O(\K_load_reg_1827_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_7
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(sum_2_fu_1427_p2_carry__0_0[1]),
        .O(\K_load_reg_1827_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1427_p2_carry_i_8
       (.I0(sum_2_fu_1427_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(sum_2_fu_1427_p2_carry__0_0[0]),
        .O(\K_load_reg_1827_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4
   (\div_reg_411_reg[13] ,
    \div_reg_411_reg[7] ,
    \icmp_ln208_reg_1716_reg[0] ,
    \div_reg_411_reg[8] ,
    \retval_0_i43_reg_422_reg[7] ,
    \div_reg_411_reg[9] ,
    \div_reg_411_reg[10] ,
    \div_reg_411_reg[11] ,
    \div_reg_411_reg[12] ,
    \div_reg_411_reg[13]_0 ,
    \retval_0_i43_reg_422_reg[12] ,
    \retval_0_i43_reg_422_reg[10] ,
    \retval_0_i43_reg_422_reg[11] ,
    \retval_0_i43_reg_422_reg[3] ,
    \div_reg_411_reg[6] ,
    \div_reg_411_reg[0] ,
    \k_reg_391_reg[3] ,
    DI,
    S,
    \K_load_reg_1827_reg[3] ,
    \P_load_reg_1839_reg[15] ,
    \ap_CS_fsm_reg[15] ,
    d0,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    ram_reg_0_15_1_1_i_2__0_0,
    \P_load_reg_1839_reg[14] ,
    \ap_CS_fsm_reg[15]_6 ,
    \P_load_reg_1839_reg[15]_0 ,
    \P_load_reg_1839_reg[7] ,
    \P_load_reg_1839_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    B,
    q00,
    \LARc_d0[14] ,
    retval_0_i43_reg_422,
    O,
    \LARc_d0[13] ,
    \LARc_d0[15]_INST_0_i_2 ,
    \LARc_d0[15]_INST_0_i_2_0 ,
    p_reg_reg_i_20_0,
    \retval_0_i43_reg_422_reg[0] ,
    \retval_0_i43_reg_422_reg[0]_0 ,
    icmp_ln204_reg_1681,
    \retval_0_i43_reg_422_reg[0]_1 ,
    \k_reg_391_reg[3]_0 ,
    sext_ln121_reg_1730,
    shl_ln120_fu_1011_p2,
    icmp_ln144_fu_1017_p2_carry__2,
    sum_1_fu_1340_p2_carry__0,
    sum_1_fu_1340_p2_carry__0_0,
    ram_reg_0_15_15_15_i_1,
    add_ln39_2_fu_1335_p2,
    CO,
    \q0_reg[1] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[12] ,
    \q0_reg[10] ,
    \q0_reg[9] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[1]_0 ,
    ram_reg_0_15_14_14_i_1_0);
  output [12:0]\div_reg_411_reg[13] ;
  output \div_reg_411_reg[7] ;
  output \icmp_ln208_reg_1716_reg[0] ;
  output \div_reg_411_reg[8] ;
  output \retval_0_i43_reg_422_reg[7] ;
  output \div_reg_411_reg[9] ;
  output \div_reg_411_reg[10] ;
  output \div_reg_411_reg[11] ;
  output \div_reg_411_reg[12] ;
  output \div_reg_411_reg[13]_0 ;
  output \retval_0_i43_reg_422_reg[12] ;
  output \retval_0_i43_reg_422_reg[10] ;
  output \retval_0_i43_reg_422_reg[11] ;
  output \retval_0_i43_reg_422_reg[3] ;
  output \div_reg_411_reg[6] ;
  output \div_reg_411_reg[0] ;
  output \k_reg_391_reg[3] ;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1827_reg[3] ;
  output [7:0]\P_load_reg_1839_reg[15] ;
  output \ap_CS_fsm_reg[15] ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output \ap_CS_fsm_reg[15]_5 ;
  output [1:0]ram_reg_0_15_1_1_i_2__0_0;
  output [0:0]\P_load_reg_1839_reg[14] ;
  output \ap_CS_fsm_reg[15]_6 ;
  output [7:0]\P_load_reg_1839_reg[15]_0 ;
  output [7:0]\P_load_reg_1839_reg[7] ;
  output [7:0]\P_load_reg_1839_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [2:0]B;
  input [15:0]q00;
  input [13:0]\LARc_d0[14] ;
  input [14:0]retval_0_i43_reg_422;
  input [0:0]O;
  input \LARc_d0[13] ;
  input \LARc_d0[15]_INST_0_i_2 ;
  input \LARc_d0[15]_INST_0_i_2_0 ;
  input [0:0]p_reg_reg_i_20_0;
  input \retval_0_i43_reg_422_reg[0] ;
  input \retval_0_i43_reg_422_reg[0]_0 ;
  input icmp_ln204_reg_1681;
  input \retval_0_i43_reg_422_reg[0]_1 ;
  input [3:0]\k_reg_391_reg[3]_0 ;
  input [0:0]sext_ln121_reg_1730;
  input [14:0]shl_ln120_fu_1011_p2;
  input icmp_ln144_fu_1017_p2_carry__2;
  input sum_1_fu_1340_p2_carry__0;
  input [15:0]sum_1_fu_1340_p2_carry__0_0;
  input [7:0]ram_reg_0_15_15_15_i_1;
  input [15:0]add_ln39_2_fu_1335_p2;
  input [0:0]CO;
  input [1:0]\q0_reg[1] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input \q0_reg[10] ;
  input \q0_reg[9] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[1]_0 ;
  input [0:0]ram_reg_0_15_14_14_i_1_0;

  wire [2:0]B;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1827_reg[3] ;
  wire \LARc_d0[10]_INST_0_i_3_n_11 ;
  wire \LARc_d0[11]_INST_0_i_3_n_11 ;
  wire \LARc_d0[12]_INST_0_i_3_n_11 ;
  wire \LARc_d0[13] ;
  wire [13:0]\LARc_d0[14] ;
  wire \LARc_d0[15]_INST_0_i_14_n_11 ;
  wire \LARc_d0[15]_INST_0_i_2 ;
  wire \LARc_d0[15]_INST_0_i_2_0 ;
  wire \LARc_d0[7]_INST_0_i_3_n_11 ;
  wire \LARc_d0[8]_INST_0_i_3_n_11 ;
  wire \LARc_d0[9]_INST_0_i_4_n_11 ;
  wire \LARc_d0[9]_INST_0_i_5_n_11 ;
  wire \LARc_d0[9]_INST_0_i_6_n_11 ;
  wire \LARc_d0[9]_INST_0_i_7_n_11 ;
  wire \LARc_d0[9]_INST_0_i_8_n_11 ;
  wire [0:0]O;
  wire [0:0]\P_load_reg_1839_reg[14] ;
  wire [7:0]\P_load_reg_1839_reg[15] ;
  wire [7:0]\P_load_reg_1839_reg[15]_0 ;
  wire [7:0]\P_load_reg_1839_reg[7] ;
  wire [7:0]\P_load_reg_1839_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1335_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[15]_6 ;
  wire ap_clk;
  wire [7:0]d0;
  wire \div_reg_411_reg[0] ;
  wire \div_reg_411_reg[10] ;
  wire \div_reg_411_reg[11] ;
  wire \div_reg_411_reg[12] ;
  wire [12:0]\div_reg_411_reg[13] ;
  wire \div_reg_411_reg[13]_0 ;
  wire \div_reg_411_reg[6] ;
  wire \div_reg_411_reg[7] ;
  wire \div_reg_411_reg[8] ;
  wire \div_reg_411_reg[9] ;
  wire icmp_ln144_fu_1017_p2_carry__2;
  wire icmp_ln204_reg_1681;
  wire \icmp_ln208_reg_1716_reg[0] ;
  wire \k_reg_391_reg[3] ;
  wire [3:0]\k_reg_391_reg[3]_0 ;
  wire [0:0]p_reg_reg_i_20_0;
  wire p_reg_reg_i_22_n_11;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \q0_reg[10] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire [1:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[9] ;
  wire ram_reg_0_15_0_0_i_12__0_n_11;
  wire [0:0]ram_reg_0_15_14_14_i_1_0;
  wire [7:0]ram_reg_0_15_15_15_i_1;
  wire [1:0]ram_reg_0_15_1_1_i_2__0_0;
  wire ram_reg_0_15_1_1_i_2__0_n_18;
  wire [14:0]retval_0_i43_reg_422;
  wire \retval_0_i43_reg_422_reg[0] ;
  wire \retval_0_i43_reg_422_reg[0]_0 ;
  wire \retval_0_i43_reg_422_reg[0]_1 ;
  wire \retval_0_i43_reg_422_reg[10] ;
  wire \retval_0_i43_reg_422_reg[11] ;
  wire \retval_0_i43_reg_422_reg[12] ;
  wire \retval_0_i43_reg_422_reg[3] ;
  wire \retval_0_i43_reg_422_reg[7] ;
  wire [0:0]sext_ln121_reg_1730;
  wire [14:0]shl_ln120_fu_1011_p2;
  wire sum_1_fu_1340_p2_carry__0;
  wire [15:0]sum_1_fu_1340_p2_carry__0_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_1_1_i_2__0_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_1_1_i_2__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[10]_INST_0_i_1 
       (.I0(\LARc_d0[14] [9]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[10]),
        .I3(O),
        .I4(\LARc_d0[10]_INST_0_i_3_n_11 ),
        .O(\div_reg_411_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \LARc_d0[10]_INST_0_i_3 
       (.I0(retval_0_i43_reg_422[8]),
        .I1(\LARc_d0[14] [7]),
        .I2(\LARc_d0[8]_INST_0_i_3_n_11 ),
        .I3(\LARc_d0[14] [8]),
        .I4(\icmp_ln208_reg_1716_reg[0] ),
        .I5(retval_0_i43_reg_422[9]),
        .O(\LARc_d0[10]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[11]_INST_0_i_1 
       (.I0(\LARc_d0[14] [10]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[11]),
        .I3(O),
        .I4(\LARc_d0[11]_INST_0_i_3_n_11 ),
        .O(\div_reg_411_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \LARc_d0[11]_INST_0_i_3 
       (.I0(retval_0_i43_reg_422[9]),
        .I1(\LARc_d0[14] [8]),
        .I2(\retval_0_i43_reg_422_reg[7] ),
        .I3(\LARc_d0[14] [9]),
        .I4(\icmp_ln208_reg_1716_reg[0] ),
        .I5(retval_0_i43_reg_422[10]),
        .O(\LARc_d0[11]_INST_0_i_3_n_11 ));
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[12]_INST_0_i_1 
       (.I0(\LARc_d0[14] [11]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[12]),
        .I3(O),
        .I4(\LARc_d0[12]_INST_0_i_3_n_11 ),
        .O(\div_reg_411_reg[11] ));
  LUT6 #(
    .INIT(64'hFDFFFDDDFFFFFFFF)) 
    \LARc_d0[12]_INST_0_i_3 
       (.I0(\retval_0_i43_reg_422_reg[10] ),
        .I1(\retval_0_i43_reg_422_reg[7] ),
        .I2(\LARc_d0[14] [8]),
        .I3(\icmp_ln208_reg_1716_reg[0] ),
        .I4(retval_0_i43_reg_422[9]),
        .I5(\retval_0_i43_reg_422_reg[11] ),
        .O(\LARc_d0[12]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[13]_INST_0_i_1 
       (.I0(\LARc_d0[14] [12]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[13]),
        .I3(O),
        .I4(\LARc_d0[13] ),
        .O(\div_reg_411_reg[12] ));
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[14]_INST_0_i_1 
       (.I0(\LARc_d0[14] [13]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[14]),
        .I3(O),
        .I4(\retval_0_i43_reg_422_reg[12] ),
        .O(\div_reg_411_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_11 
       (.I0(retval_0_i43_reg_422[10]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [9]),
        .O(\retval_0_i43_reg_422_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_13 
       (.I0(retval_0_i43_reg_422[11]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [10]),
        .O(\retval_0_i43_reg_422_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_14 
       (.I0(retval_0_i43_reg_422[13]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [12]),
        .O(\LARc_d0[15]_INST_0_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \LARc_d0[15]_INST_0_i_4 
       (.I0(\k_reg_391_reg[3] ),
        .I1(\retval_0_i43_reg_422_reg[0] ),
        .I2(Q[0]),
        .I3(\retval_0_i43_reg_422_reg[0]_0 ),
        .I4(icmp_ln204_reg_1681),
        .I5(\retval_0_i43_reg_422_reg[0]_1 ),
        .O(\icmp_ln208_reg_1716_reg[0] ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \LARc_d0[15]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_2 ),
        .I1(\retval_0_i43_reg_422_reg[10] ),
        .I2(\retval_0_i43_reg_422_reg[7] ),
        .I3(\LARc_d0[15]_INST_0_i_2_0 ),
        .I4(\retval_0_i43_reg_422_reg[11] ),
        .I5(\LARc_d0[15]_INST_0_i_14_n_11 ),
        .O(\retval_0_i43_reg_422_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[7]_INST_0_i_1 
       (.I0(\LARc_d0[14] [6]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[7]),
        .I3(O),
        .I4(\LARc_d0[7]_INST_0_i_3_n_11 ),
        .O(\div_reg_411_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFD5DFFFFFFFF)) 
    \LARc_d0[7]_INST_0_i_3 
       (.I0(\LARc_d0[9]_INST_0_i_5_n_11 ),
        .I1(retval_0_i43_reg_422[4]),
        .I2(\icmp_ln208_reg_1716_reg[0] ),
        .I3(\LARc_d0[14] [3]),
        .I4(\retval_0_i43_reg_422_reg[3] ),
        .I5(\LARc_d0[9]_INST_0_i_7_n_11 ),
        .O(\LARc_d0[7]_INST_0_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[8]_INST_0_i_1 
       (.I0(\LARc_d0[14] [7]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[8]),
        .I3(O),
        .I4(\LARc_d0[8]_INST_0_i_3_n_11 ),
        .O(\div_reg_411_reg[7] ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \LARc_d0[8]_INST_0_i_3 
       (.I0(\LARc_d0[9]_INST_0_i_7_n_11 ),
        .I1(\retval_0_i43_reg_422_reg[3] ),
        .I2(\LARc_d0[9]_INST_0_i_6_n_11 ),
        .I3(\LARc_d0[9]_INST_0_i_5_n_11 ),
        .I4(\LARc_d0[9]_INST_0_i_4_n_11 ),
        .O(\LARc_d0[8]_INST_0_i_3_n_11 ));
  LUT5 #(
    .INIT(32'h47B84747)) 
    \LARc_d0[9]_INST_0_i_1 
       (.I0(\LARc_d0[14] [8]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[9]),
        .I3(O),
        .I4(\retval_0_i43_reg_422_reg[7] ),
        .O(\div_reg_411_reg[8] ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \LARc_d0[9]_INST_0_i_3 
       (.I0(\LARc_d0[9]_INST_0_i_4_n_11 ),
        .I1(\LARc_d0[9]_INST_0_i_5_n_11 ),
        .I2(\LARc_d0[9]_INST_0_i_6_n_11 ),
        .I3(\retval_0_i43_reg_422_reg[3] ),
        .I4(\LARc_d0[9]_INST_0_i_7_n_11 ),
        .I5(\LARc_d0[9]_INST_0_i_8_n_11 ),
        .O(\retval_0_i43_reg_422_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[9]_INST_0_i_4 
       (.I0(retval_0_i43_reg_422[7]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [6]),
        .O(\LARc_d0[9]_INST_0_i_4_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[9]_INST_0_i_5 
       (.I0(retval_0_i43_reg_422[5]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [4]),
        .O(\LARc_d0[9]_INST_0_i_5_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d0[9]_INST_0_i_6 
       (.I0(\LARc_d0[14] [3]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[4]),
        .O(\LARc_d0[9]_INST_0_i_6_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[9]_INST_0_i_7 
       (.I0(retval_0_i43_reg_422[6]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [5]),
        .O(\LARc_d0[9]_INST_0_i_7_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[9]_INST_0_i_8 
       (.I0(retval_0_i43_reg_422[8]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [7]),
        .O(\LARc_d0[9]_INST_0_i_8_n_11 ));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_2_fu_1335_p2_carry__0_i_1
       (.I0(sum_1_fu_1340_p2_carry__0_0[15]),
        .I1(sum_1_fu_1340_p2_carry__0),
        .I2(p_reg_reg_n_86),
        .O(\P_load_reg_1839_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_2
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(sum_1_fu_1340_p2_carry__0_0[14]),
        .O(\P_load_reg_1839_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_3
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(sum_1_fu_1340_p2_carry__0_0[13]),
        .O(\P_load_reg_1839_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_4
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(sum_1_fu_1340_p2_carry__0_0[12]),
        .O(\P_load_reg_1839_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_5
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(sum_1_fu_1340_p2_carry__0_0[11]),
        .O(\P_load_reg_1839_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_6
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(sum_1_fu_1340_p2_carry__0_0[10]),
        .O(\P_load_reg_1839_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_7
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(sum_1_fu_1340_p2_carry__0_0[9]),
        .O(\P_load_reg_1839_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry__0_i_8
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(sum_1_fu_1340_p2_carry__0_0[8]),
        .O(\P_load_reg_1839_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_1
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(sum_1_fu_1340_p2_carry__0_0[7]),
        .O(\P_load_reg_1839_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_2
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(sum_1_fu_1340_p2_carry__0_0[6]),
        .O(\P_load_reg_1839_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_3
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(sum_1_fu_1340_p2_carry__0_0[5]),
        .O(\P_load_reg_1839_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_4
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(sum_1_fu_1340_p2_carry__0_0[4]),
        .O(\P_load_reg_1839_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_5
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(sum_1_fu_1340_p2_carry__0_0[3]),
        .O(\P_load_reg_1839_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_6
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(sum_1_fu_1340_p2_carry__0_0[2]),
        .O(\P_load_reg_1839_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_7
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(sum_1_fu_1340_p2_carry__0_0[1]),
        .O(\P_load_reg_1839_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1335_p2_carry_i_8
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(sum_1_fu_1340_p2_carry__0_0[0]),
        .O(\P_load_reg_1839_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div_reg_411[14]_i_2 
       (.I0(\k_reg_391_reg[3]_0 [3]),
        .I1(\k_reg_391_reg[3]_0 [0]),
        .I2(\k_reg_391_reg[3]_0 [1]),
        .I3(\k_reg_391_reg[3]_0 [2]),
        .O(\k_reg_391_reg[3] ));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_1
       (.I0(icmp_ln144_fu_1017_p2_carry__2),
        .I1(shl_ln120_fu_1011_p2[14]),
        .I2(sext_ln121_reg_1730),
        .O(DI[7]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_10
       (.I0(shl_ln120_fu_1011_p2[13]),
        .I1(shl_ln120_fu_1011_p2[12]),
        .I2(sext_ln121_reg_1730),
        .O(S[6]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_11
       (.I0(shl_ln120_fu_1011_p2[11]),
        .I1(shl_ln120_fu_1011_p2[10]),
        .I2(sext_ln121_reg_1730),
        .O(S[5]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_12
       (.I0(shl_ln120_fu_1011_p2[9]),
        .I1(shl_ln120_fu_1011_p2[8]),
        .I2(sext_ln121_reg_1730),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_13
       (.I0(shl_ln120_fu_1011_p2[7]),
        .I1(shl_ln120_fu_1011_p2[6]),
        .I2(sext_ln121_reg_1730),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_14
       (.I0(shl_ln120_fu_1011_p2[5]),
        .I1(shl_ln120_fu_1011_p2[4]),
        .I2(sext_ln121_reg_1730),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_15
       (.I0(shl_ln120_fu_1011_p2[3]),
        .I1(shl_ln120_fu_1011_p2[2]),
        .I2(sext_ln121_reg_1730),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_16
       (.I0(shl_ln120_fu_1011_p2[1]),
        .I1(shl_ln120_fu_1011_p2[0]),
        .I2(sext_ln121_reg_1730),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_2
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[12]),
        .I2(shl_ln120_fu_1011_p2[13]),
        .O(DI[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_3
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[11]),
        .I2(shl_ln120_fu_1011_p2[10]),
        .O(DI[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_4
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[9]),
        .I2(shl_ln120_fu_1011_p2[8]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_5
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[7]),
        .I2(shl_ln120_fu_1011_p2[6]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_6
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[5]),
        .I2(shl_ln120_fu_1011_p2[4]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_7
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[3]),
        .I2(shl_ln120_fu_1011_p2[2]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_1017_p2_carry__2_i_8
       (.I0(sext_ln121_reg_1730),
        .I1(shl_ln120_fu_1011_p2[1]),
        .I2(shl_ln120_fu_1011_p2[0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_1017_p2_carry__2_i_9
       (.I0(icmp_ln144_fu_1017_p2_carry__2),
        .I1(shl_ln120_fu_1011_p2[14]),
        .I2(sext_ln121_reg_1730),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1346_p2_carry_i_1
       (.I0(\q0_reg[1] [1]),
        .O(\P_load_reg_1839_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1346_p2_carry_i_2
       (.I0(ram_reg_0_15_1_1_i_2__0_n_18),
        .O(ram_reg_0_15_1_1_i_2__0_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_2_fu_1346_p2_carry_i_3
       (.I0(\q0_reg[1] [1]),
        .I1(\q0_reg[1] [0]),
        .O(ram_reg_0_15_1_1_i_2__0_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[2],B[2],B[2],\div_reg_411_reg[13] [12:5],B[1:0],\div_reg_411_reg[13] [4:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_12__0
       (.I0(retval_0_i43_reg_422[4]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [3]),
        .I3(O),
        .I4(\retval_0_i43_reg_422_reg[3] ),
        .O(\div_reg_411_reg[13] [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_13__0
       (.I0(retval_0_i43_reg_422[3]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [2]),
        .I3(O),
        .I4(\div_reg_411_reg[0] ),
        .O(\div_reg_411_reg[13] [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_14__0
       (.I0(retval_0_i43_reg_422[2]),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(\LARc_d0[14] [1]),
        .I3(O),
        .I4(p_reg_reg_i_22_n_11),
        .O(\div_reg_411_reg[13] [2]));
  LUT6 #(
    .INIT(64'hFAFABB440505BB44)) 
    p_reg_reg_i_15__0
       (.I0(O),
        .I1(retval_0_i43_reg_422[0]),
        .I2(p_reg_reg_i_20_0),
        .I3(retval_0_i43_reg_422[1]),
        .I4(\icmp_ln208_reg_1716_reg[0] ),
        .I5(\LARc_d0[14] [0]),
        .O(\div_reg_411_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h74)) 
    p_reg_reg_i_16__0
       (.I0(p_reg_reg_i_20_0),
        .I1(\icmp_ln208_reg_1716_reg[0] ),
        .I2(retval_0_i43_reg_422[0]),
        .O(\div_reg_411_reg[13] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFCAA)) 
    p_reg_reg_i_20
       (.I0(retval_0_i43_reg_422[3]),
        .I1(\LARc_d0[14] [2]),
        .I2(\LARc_d0[14] [1]),
        .I3(\icmp_ln208_reg_1716_reg[0] ),
        .I4(retval_0_i43_reg_422[2]),
        .I5(p_reg_reg_i_22_n_11),
        .O(\retval_0_i43_reg_422_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    p_reg_reg_i_21
       (.I0(\LARc_d0[14] [0]),
        .I1(retval_0_i43_reg_422[1]),
        .I2(\div_reg_411_reg[13] [0]),
        .I3(retval_0_i43_reg_422[2]),
        .I4(\icmp_ln208_reg_1716_reg[0] ),
        .I5(\LARc_d0[14] [1]),
        .O(\div_reg_411_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFA33FA)) 
    p_reg_reg_i_22
       (.I0(retval_0_i43_reg_422[0]),
        .I1(p_reg_reg_i_20_0),
        .I2(retval_0_i43_reg_422[1]),
        .I3(\icmp_ln208_reg_1716_reg[0] ),
        .I4(\LARc_d0[14] [0]),
        .O(p_reg_reg_i_22_n_11));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__0
       (.I0(\div_reg_411_reg[13]_0 ),
        .O(\div_reg_411_reg[13] [12]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_3__0
       (.I0(\div_reg_411_reg[12] ),
        .O(\div_reg_411_reg[13] [11]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_4__0
       (.I0(\div_reg_411_reg[11] ),
        .O(\div_reg_411_reg[13] [10]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_5__0
       (.I0(\div_reg_411_reg[10] ),
        .O(\div_reg_411_reg[13] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6__0
       (.I0(\div_reg_411_reg[9] ),
        .O(\div_reg_411_reg[13] [8]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_7__0
       (.I0(\div_reg_411_reg[8] ),
        .O(\div_reg_411_reg[13] [7]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__0
       (.I0(\div_reg_411_reg[7] ),
        .O(\div_reg_411_reg[13] [6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_9__0
       (.I0(\div_reg_411_reg[6] ),
        .O(\div_reg_411_reg[13] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_12__0
       (.I0(ram_reg_0_15_1_1_i_2__0_n_18),
        .I1(\q0_reg[1] [1]),
        .O(ram_reg_0_15_0_0_i_12__0_n_11));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_0_0_i_9
       (.I0(add_ln39_2_fu_1335_p2[0]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[0]),
        .O(\ap_CS_fsm_reg[15]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_10_10_i_1
       (.I0(add_ln39_2_fu_1335_p2[10]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[10] ),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_11_11_i_2
       (.I0(add_ln39_2_fu_1335_p2[11]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[6]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_12_12_i_1
       (.I0(add_ln39_2_fu_1335_p2[12]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[12] ),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_13_13_i_1
       (.I0(add_ln39_2_fu_1335_p2[13]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[13] ),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_14_14_i_1
       (.I0(add_ln39_2_fu_1335_p2[14]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[14] ),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00001111FF0F1111)) 
    ram_reg_0_15_15_15_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_15_15_i_1[7]),
        .I2(add_ln39_2_fu_1335_p2[15]),
        .I3(ram_reg_0_15_0_0_i_12__0_n_11),
        .I4(Q[2]),
        .I5(CO),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_1_1_i_1
       (.I0(add_ln39_2_fu_1335_p2[1]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[1]_0 ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_1_1_i_2__0
       (.CI(ram_reg_0_15_14_14_i_1_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_1_1_i_2__0_CO_UNCONNECTED[7:1],ram_reg_0_15_1_1_i_2__0_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_1_1_i_2__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h0E0E0E0E00FF0000)) 
    ram_reg_0_15_2_2_i_2__0
       (.I0(add_ln39_2_fu_1335_p2[2]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(ram_reg_0_15_15_15_i_1[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[15]_6 ));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_3_3_i_2
       (.I0(add_ln39_2_fu_1335_p2[3]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[2]),
        .O(\ap_CS_fsm_reg[15]_4 ));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_4_4_i_2
       (.I0(add_ln39_2_fu_1335_p2[4]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[3]),
        .O(\ap_CS_fsm_reg[15]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_5_5_i_1
       (.I0(add_ln39_2_fu_1335_p2[5]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[5] ),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_6_6_i_1
       (.I0(add_ln39_2_fu_1335_p2[6]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[6] ),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_7_7_i_2
       (.I0(add_ln39_2_fu_1335_p2[7]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[4]),
        .O(\ap_CS_fsm_reg[15]_2 ));
  LUT6 #(
    .INIT(64'h0E0E00FF0E0E0000)) 
    ram_reg_0_15_8_8_i_2
       (.I0(add_ln39_2_fu_1335_p2[8]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_15_15_i_1[5]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_9_9_i_1
       (.I0(add_ln39_2_fu_1335_p2[9]),
        .I1(\q0_reg[1] [1]),
        .I2(ram_reg_0_15_1_1_i_2__0_n_18),
        .I3(Q[2]),
        .I4(CO),
        .I5(\q0_reg[9] ),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    sum_1_fu_1340_p2_carry__0_i_1
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_86),
        .O(\K_load_reg_1827_reg[3] ));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_1_fu_1340_p2_carry__0_i_2
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_86),
        .I2(sum_1_fu_1340_p2_carry__0_0[15]),
        .O(\P_load_reg_1839_reg[15]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_3
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(sum_1_fu_1340_p2_carry__0_0[14]),
        .O(\P_load_reg_1839_reg[15]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_4
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(sum_1_fu_1340_p2_carry__0_0[13]),
        .O(\P_load_reg_1839_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_5
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(sum_1_fu_1340_p2_carry__0_0[12]),
        .O(\P_load_reg_1839_reg[15]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_6
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(sum_1_fu_1340_p2_carry__0_0[11]),
        .O(\P_load_reg_1839_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_7
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(sum_1_fu_1340_p2_carry__0_0[10]),
        .O(\P_load_reg_1839_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_8
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(sum_1_fu_1340_p2_carry__0_0[9]),
        .O(\P_load_reg_1839_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry__0_i_9
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(sum_1_fu_1340_p2_carry__0_0[8]),
        .O(\P_load_reg_1839_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_1
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(sum_1_fu_1340_p2_carry__0_0[7]),
        .O(\P_load_reg_1839_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_2
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(sum_1_fu_1340_p2_carry__0_0[6]),
        .O(\P_load_reg_1839_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_3
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(sum_1_fu_1340_p2_carry__0_0[5]),
        .O(\P_load_reg_1839_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_4
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(sum_1_fu_1340_p2_carry__0_0[4]),
        .O(\P_load_reg_1839_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_5
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(sum_1_fu_1340_p2_carry__0_0[3]),
        .O(\P_load_reg_1839_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_6
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(sum_1_fu_1340_p2_carry__0_0[2]),
        .O(\P_load_reg_1839_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_7
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(sum_1_fu_1340_p2_carry__0_0[1]),
        .O(\P_load_reg_1839_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1340_p2_carry_i_8
       (.I0(sum_1_fu_1340_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(sum_1_fu_1340_p2_carry__0_0[0]),
        .O(\P_load_reg_1839_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5
   (A,
    \retval_0_i43_reg_422_reg[13] ,
    \retval_0_i43_reg_422_reg[11] ,
    \retval_0_i43_reg_422_reg[9] ,
    \retval_0_i43_reg_422_reg[12] ,
    DI,
    S,
    d0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    \ap_CS_fsm_reg[15]_6 ,
    ram_reg_0_15_0_0_i_7__0_0,
    \sext_ln126_reg_1725_reg[14] ,
    \icmp_ln55_reg_1777_reg[0] ,
    \icmp_ln55_reg_1777_reg[0]_0 ,
    \icmp_ln55_reg_1777_reg[0]_1 ,
    Q,
    ap_clk,
    D,
    DSP_ALU_INST,
    O,
    retval_0_i43_reg_422,
    \icmp_ln55_reg_1777_reg[0]_2 ,
    DSP_A_B_DATA_INST,
    \LARc_d0[13]_INST_0_i_1 ,
    \LARc_d0[13]_INST_0_i_1_0 ,
    \LARc_d0[13]_INST_0_i_1_1 ,
    p_reg_reg_i_11__0_0,
    sum_fu_1179_p2_carry__0,
    sum_fu_1179_p2_carry__0_0,
    sext_ln121_reg_1730,
    \q0_reg[2] ,
    add_ln39_fu_1174_p2,
    \q0_reg[15] ,
    CO,
    ram_reg_0_15_14_14_i_1,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[0] ,
    \q0_reg[2]_0 ,
    ram_reg_0_15_15_15_i_1_0,
    p_reg_reg_i_10__0_0);
  output [2:0]A;
  output \retval_0_i43_reg_422_reg[13] ;
  output \retval_0_i43_reg_422_reg[11] ;
  output \retval_0_i43_reg_422_reg[9] ;
  output \retval_0_i43_reg_422_reg[12] ;
  output [0:0]DI;
  output [7:0]S;
  output [7:0]d0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output \ap_CS_fsm_reg[15]_5 ;
  output \ap_CS_fsm_reg[15]_6 ;
  output [1:0]ram_reg_0_15_0_0_i_7__0_0;
  output [0:0]\sext_ln126_reg_1725_reg[14] ;
  output [7:0]\icmp_ln55_reg_1777_reg[0] ;
  output [7:0]\icmp_ln55_reg_1777_reg[0]_0 ;
  output [7:0]\icmp_ln55_reg_1777_reg[0]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [12:0]DSP_ALU_INST;
  input [0:0]O;
  input [8:0]retval_0_i43_reg_422;
  input \icmp_ln55_reg_1777_reg[0]_2 ;
  input [8:0]DSP_A_B_DATA_INST;
  input \LARc_d0[13]_INST_0_i_1 ;
  input \LARc_d0[13]_INST_0_i_1_0 ;
  input \LARc_d0[13]_INST_0_i_1_1 ;
  input p_reg_reg_i_11__0_0;
  input sum_fu_1179_p2_carry__0;
  input sum_fu_1179_p2_carry__0_0;
  input [15:0]sext_ln121_reg_1730;
  input [1:0]\q0_reg[2] ;
  input [15:0]add_ln39_fu_1174_p2;
  input \q0_reg[15] ;
  input [0:0]CO;
  input [7:0]ram_reg_0_15_14_14_i_1;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[0] ;
  input \q0_reg[2]_0 ;
  input [0:0]ram_reg_0_15_15_15_i_1_0;
  input p_reg_reg_i_10__0_0;

  wire [2:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [12:0]DSP_ALU_INST;
  wire [8:0]DSP_A_B_DATA_INST;
  wire \LARc_d0[13]_INST_0_i_1 ;
  wire \LARc_d0[13]_INST_0_i_1_0 ;
  wire \LARc_d0[13]_INST_0_i_1_1 ;
  wire [0:0]O;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_fu_1174_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[15]_6 ;
  wire ap_clk;
  wire [7:0]d0;
  wire [7:0]\icmp_ln55_reg_1777_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1777_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1777_reg[0]_1 ;
  wire \icmp_ln55_reg_1777_reg[0]_2 ;
  wire p_reg_reg_i_10__0_0;
  wire p_reg_reg_i_11__0_0;
  wire p_reg_reg_i_18_n_11;
  wire p_reg_reg_i_19_n_11;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[0] ;
  wire \q0_reg[11] ;
  wire \q0_reg[15] ;
  wire [1:0]\q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7__0_0;
  wire ram_reg_0_15_0_0_i_7__0_n_18;
  wire ram_reg_0_15_0_0_i_8__0_n_11;
  wire [7:0]ram_reg_0_15_14_14_i_1;
  wire [0:0]ram_reg_0_15_15_15_i_1_0;
  wire ram_reg_0_15_1_1_i_4_n_11;
  wire [8:0]retval_0_i43_reg_422;
  wire \retval_0_i43_reg_422_reg[11] ;
  wire \retval_0_i43_reg_422_reg[12] ;
  wire \retval_0_i43_reg_422_reg[13] ;
  wire \retval_0_i43_reg_422_reg[9] ;
  wire [15:0]sext_ln121_reg_1730;
  wire [0:0]\sext_ln126_reg_1725_reg[14] ;
  wire sum_fu_1179_p2_carry__0;
  wire sum_fu_1179_p2_carry__0_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \LARc_d0[13]_INST_0_i_3 
       (.I0(\LARc_d0[13]_INST_0_i_1 ),
        .I1(\retval_0_i43_reg_422_reg[9] ),
        .I2(\LARc_d0[13]_INST_0_i_1_0 ),
        .I3(\LARc_d0[13]_INST_0_i_1_1 ),
        .I4(\retval_0_i43_reg_422_reg[12] ),
        .O(\retval_0_i43_reg_422_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_10 
       (.I0(retval_0_i43_reg_422[5]),
        .I1(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I2(DSP_A_B_DATA_INST[5]),
        .O(\retval_0_i43_reg_422_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \LARc_d0[15]_INST_0_i_12 
       (.I0(retval_0_i43_reg_422[4]),
        .I1(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I2(DSP_A_B_DATA_INST[4]),
        .O(\retval_0_i43_reg_422_reg[9] ));
  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln39_fu_1174_p2_carry__0_i_1
       (.I0(sext_ln121_reg_1730[15]),
        .I1(sum_fu_1179_p2_carry__0),
        .I2(sum_fu_1179_p2_carry__0_0),
        .I3(p_reg_reg_n_86),
        .O(S[7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_2
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .I3(sext_ln121_reg_1730[14]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_3
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(sext_ln121_reg_1730[13]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_4
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(sext_ln121_reg_1730[12]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_5
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(sext_ln121_reg_1730[11]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_6
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(sext_ln121_reg_1730[10]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_7
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(sext_ln121_reg_1730[9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry__0_i_8
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(sext_ln121_reg_1730[8]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_1
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(sext_ln121_reg_1730[7]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_2
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(sext_ln121_reg_1730[6]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_3
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(sext_ln121_reg_1730[5]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_4
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(sext_ln121_reg_1730[4]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_5
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(sext_ln121_reg_1730[3]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_6
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(sext_ln121_reg_1730[2]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_7
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(sext_ln121_reg_1730[1]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1174_p2_carry_i_8
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(sext_ln121_reg_1730[0]),
        .O(\icmp_ln55_reg_1777_reg[0]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1184_p2_carry_i_1
       (.I0(\q0_reg[2] [1]),
        .O(\sext_ln126_reg_1725_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1184_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7__0_n_18),
        .O(ram_reg_0_15_0_0_i_7__0_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_1184_p2_carry_i_3
       (.I0(\q0_reg[2] [1]),
        .I1(\q0_reg[2] [0]),
        .O(ram_reg_0_15_0_0_i_7__0_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],DSP_ALU_INST[12:5],A[1:0],DSP_ALU_INST[4:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB847B8B8)) 
    p_reg_reg_i_10__0
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I2(retval_0_i43_reg_422[3]),
        .I3(O),
        .I4(p_reg_reg_i_18_n_11),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hB847B8B8)) 
    p_reg_reg_i_11__0
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I2(retval_0_i43_reg_422[2]),
        .I3(O),
        .I4(p_reg_reg_i_19_n_11),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    p_reg_reg_i_17__0
       (.I0(retval_0_i43_reg_422[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(\retval_0_i43_reg_422_reg[11] ),
        .I3(DSP_A_B_DATA_INST[7]),
        .I4(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I5(retval_0_i43_reg_422[7]),
        .O(\retval_0_i43_reg_422_reg[13] ));
  LUT6 #(
    .INIT(64'hFFEEFFFFFFEEFAFA)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_i_10__0_0),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(retval_0_i43_reg_422[1]),
        .I3(DSP_A_B_DATA_INST[2]),
        .I4(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I5(retval_0_i43_reg_422[2]),
        .O(p_reg_reg_i_18_n_11));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    p_reg_reg_i_19
       (.I0(retval_0_i43_reg_422[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(p_reg_reg_i_11__0_0),
        .I3(DSP_A_B_DATA_INST[0]),
        .I4(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I5(retval_0_i43_reg_422[0]),
        .O(p_reg_reg_i_19_n_11));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    p_reg_reg_i_1__1
       (.I0(\retval_0_i43_reg_422_reg[13] ),
        .I1(O),
        .I2(retval_0_i43_reg_422[8]),
        .I3(\icmp_ln55_reg_1777_reg[0]_2 ),
        .I4(DSP_A_B_DATA_INST[8]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_0_0_i_1
       (.I0(add_ln39_fu_1174_p2[0]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[0] ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7__0
       (.CI(ram_reg_0_15_15_15_i_1_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7__0_n_18}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(CO),
        .O(ram_reg_0_15_0_0_i_8__0_n_11));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_10_10_i_2
       (.I0(add_ln39_fu_1174_p2[10]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[4]),
        .O(\ap_CS_fsm_reg[15]_2 ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_11_11_i_1
       (.I0(add_ln39_fu_1174_p2[11]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[11] ),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_12_12_i_2
       (.I0(add_ln39_fu_1174_p2[12]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[5]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_13_13_i_2
       (.I0(add_ln39_fu_1174_p2[13]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[6]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_14_14_i_2
       (.I0(add_ln39_fu_1174_p2[14]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[7]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'h00007F55)) 
    ram_reg_0_15_15_15_i_1
       (.I0(ram_reg_0_15_0_0_i_8__0_n_11),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(add_ln39_fu_1174_p2[15]),
        .I4(\q0_reg[15] ),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_1_1_i_3
       (.I0(add_ln39_fu_1174_p2[1]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[0]),
        .O(\ap_CS_fsm_reg[15]_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_1_1_i_4
       (.I0(ram_reg_0_15_0_0_i_7__0_n_18),
        .I1(\q0_reg[2] [1]),
        .O(ram_reg_0_15_1_1_i_4_n_11));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(add_ln39_fu_1174_p2[2]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[2]_0 ),
        .O(d0[1]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_3_3_i_1
       (.I0(add_ln39_fu_1174_p2[3]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[3] ),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_4_4_i_1
       (.I0(add_ln39_fu_1174_p2[4]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[4] ),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_5_5_i_2
       (.I0(add_ln39_fu_1174_p2[5]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[1]),
        .O(\ap_CS_fsm_reg[15]_5 ));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_6_6_i_2
       (.I0(add_ln39_fu_1174_p2[6]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[2]),
        .O(\ap_CS_fsm_reg[15]_4 ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_7_7_i_1
       (.I0(add_ln39_fu_1174_p2[7]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[7] ),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_8_8_i_1
       (.I0(add_ln39_fu_1174_p2[8]),
        .I1(\q0_reg[2] [1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_18),
        .I3(ram_reg_0_15_0_0_i_8__0_n_11),
        .I4(\q0_reg[8] ),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h00000EFF00000E00)) 
    ram_reg_0_15_9_9_i_2
       (.I0(add_ln39_fu_1174_p2[9]),
        .I1(ram_reg_0_15_1_1_i_4_n_11),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_14_14_i_1[3]),
        .O(\ap_CS_fsm_reg[15]_3 ));
  LUT3 #(
    .INIT(8'h8F)) 
    sum_fu_1179_p2_carry__0_i_1
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_86),
        .O(DI));
  LUT4 #(
    .INIT(16'h8F70)) 
    sum_fu_1179_p2_carry__0_i_2
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_86),
        .I3(sext_ln121_reg_1730[15]),
        .O(\icmp_ln55_reg_1777_reg[0] [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_3
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .I3(sext_ln121_reg_1730[14]),
        .O(\icmp_ln55_reg_1777_reg[0] [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_4
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(sext_ln121_reg_1730[13]),
        .O(\icmp_ln55_reg_1777_reg[0] [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_5
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(sext_ln121_reg_1730[12]),
        .O(\icmp_ln55_reg_1777_reg[0] [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_6
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(sext_ln121_reg_1730[11]),
        .O(\icmp_ln55_reg_1777_reg[0] [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_7
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(sext_ln121_reg_1730[10]),
        .O(\icmp_ln55_reg_1777_reg[0] [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_8
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(sext_ln121_reg_1730[9]),
        .O(\icmp_ln55_reg_1777_reg[0] [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry__0_i_9
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(sext_ln121_reg_1730[8]),
        .O(\icmp_ln55_reg_1777_reg[0] [0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_1
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(sext_ln121_reg_1730[7]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_2
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(sext_ln121_reg_1730[6]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_3
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(sext_ln121_reg_1730[5]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_4
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(sext_ln121_reg_1730[4]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_5
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(sext_ln121_reg_1730[3]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_6
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(sext_ln121_reg_1730[2]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_7
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(sext_ln121_reg_1730[1]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1179_p2_carry_i_8
       (.I0(sum_fu_1179_p2_carry__0),
        .I1(sum_fu_1179_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(sext_ln121_reg_1730[0]),
        .O(\icmp_ln55_reg_1777_reg[0]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_28 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13
   (A,
    P,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[13]_3 ,
    \ap_CS_fsm_reg[13]_4 ,
    \ap_CS_fsm_reg[13]_5 ,
    \ap_CS_fsm_reg[13]_6 ,
    \ap_CS_fsm_reg[13]_7 ,
    \ap_CS_fsm_reg[13]_8 ,
    \ap_CS_fsm_reg[13]_9 ,
    \ap_CS_fsm_reg[13]_10 ,
    \ap_CS_fsm_reg[13]_11 ,
    \ap_CS_fsm_reg[13]_12 ,
    \ap_CS_fsm_reg[13]_13 ,
    \ap_CS_fsm_reg[13]_14 ,
    \ap_CS_fsm_reg[13]_15 ,
    \ap_CS_fsm_reg[13]_16 ,
    \ap_CS_fsm_reg[13]_17 ,
    \ap_CS_fsm_reg[13]_18 ,
    \ap_CS_fsm_reg[13]_19 ,
    \ap_CS_fsm_reg[13]_20 ,
    \ap_CS_fsm_reg[13]_21 ,
    \ap_CS_fsm_reg[13]_22 ,
    \ap_CS_fsm_reg[13]_23 ,
    \ap_CS_fsm_reg[13]_24 ,
    \ap_CS_fsm_reg[13]_25 ,
    \ap_CS_fsm_reg[13]_26 ,
    \ap_CS_fsm_reg[13]_27 ,
    \ap_CS_fsm_reg[13]_28 ,
    \ap_CS_fsm_reg[13]_29 ,
    DI,
    S,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_86_fu_196[31]_i_10 ,
    q0,
    \empty_86_fu_196_reg[39] ,
    indata_q0);
  output [15:0]A;
  output [32:0]P;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \ap_CS_fsm_reg[13]_7 ;
  output \ap_CS_fsm_reg[13]_8 ;
  output \ap_CS_fsm_reg[13]_9 ;
  output \ap_CS_fsm_reg[13]_10 ;
  output \ap_CS_fsm_reg[13]_11 ;
  output \ap_CS_fsm_reg[13]_12 ;
  output \ap_CS_fsm_reg[13]_13 ;
  output \ap_CS_fsm_reg[13]_14 ;
  output \ap_CS_fsm_reg[13]_15 ;
  output \ap_CS_fsm_reg[13]_16 ;
  output \ap_CS_fsm_reg[13]_17 ;
  output \ap_CS_fsm_reg[13]_18 ;
  output \ap_CS_fsm_reg[13]_19 ;
  output \ap_CS_fsm_reg[13]_20 ;
  output \ap_CS_fsm_reg[13]_21 ;
  output \ap_CS_fsm_reg[13]_22 ;
  output \ap_CS_fsm_reg[13]_23 ;
  output \ap_CS_fsm_reg[13]_24 ;
  output \ap_CS_fsm_reg[13]_25 ;
  output \ap_CS_fsm_reg[13]_26 ;
  output \ap_CS_fsm_reg[13]_27 ;
  output \ap_CS_fsm_reg[13]_28 ;
  output \ap_CS_fsm_reg[13]_29 ;
  output [0:0]DI;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_86_fu_196[31]_i_10 ;
  input [2:0]q0;
  input [2:0]\empty_86_fu_196_reg[39] ;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [32:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_10 ;
  wire \ap_CS_fsm_reg[13]_11 ;
  wire \ap_CS_fsm_reg[13]_12 ;
  wire \ap_CS_fsm_reg[13]_13 ;
  wire \ap_CS_fsm_reg[13]_14 ;
  wire \ap_CS_fsm_reg[13]_15 ;
  wire \ap_CS_fsm_reg[13]_16 ;
  wire \ap_CS_fsm_reg[13]_17 ;
  wire \ap_CS_fsm_reg[13]_18 ;
  wire \ap_CS_fsm_reg[13]_19 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_20 ;
  wire \ap_CS_fsm_reg[13]_21 ;
  wire \ap_CS_fsm_reg[13]_22 ;
  wire \ap_CS_fsm_reg[13]_23 ;
  wire \ap_CS_fsm_reg[13]_24 ;
  wire \ap_CS_fsm_reg[13]_25 ;
  wire \ap_CS_fsm_reg[13]_26 ;
  wire \ap_CS_fsm_reg[13]_27 ;
  wire \ap_CS_fsm_reg[13]_28 ;
  wire \ap_CS_fsm_reg[13]_29 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire \ap_CS_fsm_reg[13]_7 ;
  wire \ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[13]_9 ;
  wire ap_clk;
  wire [30:0]\empty_86_fu_196[31]_i_10 ;
  wire [2:0]\empty_86_fu_196_reg[39] ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire [2:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[13]_10 (\ap_CS_fsm_reg[13]_10 ),
        .\ap_CS_fsm_reg[13]_11 (\ap_CS_fsm_reg[13]_11 ),
        .\ap_CS_fsm_reg[13]_12 (\ap_CS_fsm_reg[13]_12 ),
        .\ap_CS_fsm_reg[13]_13 (\ap_CS_fsm_reg[13]_13 ),
        .\ap_CS_fsm_reg[13]_14 (\ap_CS_fsm_reg[13]_14 ),
        .\ap_CS_fsm_reg[13]_15 (\ap_CS_fsm_reg[13]_15 ),
        .\ap_CS_fsm_reg[13]_16 (\ap_CS_fsm_reg[13]_16 ),
        .\ap_CS_fsm_reg[13]_17 (\ap_CS_fsm_reg[13]_17 ),
        .\ap_CS_fsm_reg[13]_18 (\ap_CS_fsm_reg[13]_18 ),
        .\ap_CS_fsm_reg[13]_19 (\ap_CS_fsm_reg[13]_19 ),
        .\ap_CS_fsm_reg[13]_2 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[13]_20 (\ap_CS_fsm_reg[13]_20 ),
        .\ap_CS_fsm_reg[13]_21 (\ap_CS_fsm_reg[13]_21 ),
        .\ap_CS_fsm_reg[13]_22 (\ap_CS_fsm_reg[13]_22 ),
        .\ap_CS_fsm_reg[13]_23 (\ap_CS_fsm_reg[13]_23 ),
        .\ap_CS_fsm_reg[13]_24 (\ap_CS_fsm_reg[13]_24 ),
        .\ap_CS_fsm_reg[13]_25 (\ap_CS_fsm_reg[13]_25 ),
        .\ap_CS_fsm_reg[13]_26 (\ap_CS_fsm_reg[13]_26 ),
        .\ap_CS_fsm_reg[13]_27 (\ap_CS_fsm_reg[13]_27 ),
        .\ap_CS_fsm_reg[13]_28 (\ap_CS_fsm_reg[13]_28 ),
        .\ap_CS_fsm_reg[13]_29 (\ap_CS_fsm_reg[13]_29 ),
        .\ap_CS_fsm_reg[13]_3 (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[13]_4 (\ap_CS_fsm_reg[13]_4 ),
        .\ap_CS_fsm_reg[13]_5 (\ap_CS_fsm_reg[13]_5 ),
        .\ap_CS_fsm_reg[13]_6 (\ap_CS_fsm_reg[13]_6 ),
        .\ap_CS_fsm_reg[13]_7 (\ap_CS_fsm_reg[13]_7 ),
        .\ap_CS_fsm_reg[13]_8 (\ap_CS_fsm_reg[13]_8 ),
        .\ap_CS_fsm_reg[13]_9 (\ap_CS_fsm_reg[13]_9 ),
        .ap_clk(ap_clk),
        .\empty_86_fu_196[31]_i_10 (\empty_86_fu_196[31]_i_10 ),
        .\empty_86_fu_196_reg[39] (\empty_86_fu_196_reg[39] ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14
   (P,
    S,
    \ap_CS_fsm_reg[14]_rep__3 ,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    O,
    \empty_81_fu_176_reg[7] ,
    \empty_81_fu_176_reg[39] ,
    \empty_81_fu_176_reg[39]_0 ,
    \empty_81_fu_176_reg[39]_1 ,
    \empty_81_fu_176_reg[39]_2 ,
    \empty_81_fu_176_reg[39]_3 ,
    \empty_81_fu_176_reg[39]_4 ,
    \empty_81_fu_176_reg[39]_5 ,
    CO,
    \empty_81_fu_176_reg[39]_6 );
  output [32:0]P;
  output [0:0]S;
  output [1:0]\ap_CS_fsm_reg[14]_rep__3 ;
  output [0:0]DI;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [0:0]O;
  input \empty_81_fu_176_reg[7] ;
  input [1:0]\empty_81_fu_176_reg[39] ;
  input [1:0]\empty_81_fu_176_reg[39]_0 ;
  input [1:0]\empty_81_fu_176_reg[39]_1 ;
  input \empty_81_fu_176_reg[39]_2 ;
  input [0:0]\empty_81_fu_176_reg[39]_3 ;
  input \empty_81_fu_176_reg[39]_4 ;
  input \empty_81_fu_176_reg[39]_5 ;
  input [0:0]CO;
  input \empty_81_fu_176_reg[39]_6 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]O;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\ap_CS_fsm_reg[14]_rep__3 ;
  wire ap_clk;
  wire [1:0]\empty_81_fu_176_reg[39] ;
  wire [1:0]\empty_81_fu_176_reg[39]_0 ;
  wire [1:0]\empty_81_fu_176_reg[39]_1 ;
  wire \empty_81_fu_176_reg[39]_2 ;
  wire [0:0]\empty_81_fu_176_reg[39]_3 ;
  wire \empty_81_fu_176_reg[39]_4 ;
  wire \empty_81_fu_176_reg[39]_5 ;
  wire \empty_81_fu_176_reg[39]_6 ;
  wire \empty_81_fu_176_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[14]_rep__3 (\ap_CS_fsm_reg[14]_rep__3 ),
        .ap_clk(ap_clk),
        .\empty_81_fu_176_reg[39] (\empty_81_fu_176_reg[39] ),
        .\empty_81_fu_176_reg[39]_0 (\empty_81_fu_176_reg[39]_0 ),
        .\empty_81_fu_176_reg[39]_1 (\empty_81_fu_176_reg[39]_1 ),
        .\empty_81_fu_176_reg[39]_2 (\empty_81_fu_176_reg[39]_2 ),
        .\empty_81_fu_176_reg[39]_3 (\empty_81_fu_176_reg[39]_3 ),
        .\empty_81_fu_176_reg[39]_4 (\empty_81_fu_176_reg[39]_4 ),
        .\empty_81_fu_176_reg[39]_5 (\empty_81_fu_176_reg[39]_5 ),
        .\empty_81_fu_176_reg[39]_6 (\empty_81_fu_176_reg[39]_6 ),
        .\empty_81_fu_176_reg[7] (\empty_81_fu_176_reg[7] ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15
   (P,
    D,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire CEA1;
  wire [15:0]D;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.B(D),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16
   (P,
    O,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[14]_2 ,
    \ap_CS_fsm_reg[14]_3 ,
    \ap_CS_fsm_reg[14]_4 ,
    \ap_CS_fsm_reg[14]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_87_fu_200_reg[63] ,
    S,
    \empty_87_fu_200_reg[15] ,
    \empty_87_fu_200_reg[23] ,
    \empty_87_fu_200_reg[31] ,
    \empty_87_fu_200_reg[39] ,
    \empty_87_fu_200_reg[47] ,
    \empty_87_fu_200_reg[55] ,
    \empty_87_fu_200_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[14] ;
  output [7:0]\ap_CS_fsm_reg[14]_0 ;
  output [7:0]\ap_CS_fsm_reg[14]_1 ;
  output [7:0]\ap_CS_fsm_reg[14]_2 ;
  output [7:0]\ap_CS_fsm_reg[14]_3 ;
  output [7:0]\ap_CS_fsm_reg[14]_4 ;
  output [7:0]\ap_CS_fsm_reg[14]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_87_fu_200_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_87_fu_200_reg[15] ;
  input [7:0]\empty_87_fu_200_reg[23] ;
  input [7:0]\empty_87_fu_200_reg[31] ;
  input [7:0]\empty_87_fu_200_reg[39] ;
  input [7:0]\empty_87_fu_200_reg[47] ;
  input [7:0]\empty_87_fu_200_reg[55] ;
  input [7:0]\empty_87_fu_200_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[14] ;
  wire [7:0]\ap_CS_fsm_reg[14]_0 ;
  wire [7:0]\ap_CS_fsm_reg[14]_1 ;
  wire [7:0]\ap_CS_fsm_reg[14]_2 ;
  wire [7:0]\ap_CS_fsm_reg[14]_3 ;
  wire [7:0]\ap_CS_fsm_reg[14]_4 ;
  wire [7:0]\ap_CS_fsm_reg[14]_5 ;
  wire ap_clk;
  wire [7:0]\empty_87_fu_200_reg[15] ;
  wire [7:0]\empty_87_fu_200_reg[23] ;
  wire [7:0]\empty_87_fu_200_reg[31] ;
  wire [7:0]\empty_87_fu_200_reg[39] ;
  wire [7:0]\empty_87_fu_200_reg[47] ;
  wire [7:0]\empty_87_fu_200_reg[55] ;
  wire [31:0]\empty_87_fu_200_reg[63] ;
  wire [7:0]\empty_87_fu_200_reg[63]_0 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_1 (\ap_CS_fsm_reg[14]_1 ),
        .\ap_CS_fsm_reg[14]_2 (\ap_CS_fsm_reg[14]_2 ),
        .\ap_CS_fsm_reg[14]_3 (\ap_CS_fsm_reg[14]_3 ),
        .\ap_CS_fsm_reg[14]_4 (\ap_CS_fsm_reg[14]_4 ),
        .\ap_CS_fsm_reg[14]_5 (\ap_CS_fsm_reg[14]_5 ),
        .ap_clk(ap_clk),
        .\empty_87_fu_200_reg[15] (\empty_87_fu_200_reg[15] ),
        .\empty_87_fu_200_reg[23] (\empty_87_fu_200_reg[23] ),
        .\empty_87_fu_200_reg[31] (\empty_87_fu_200_reg[31] ),
        .\empty_87_fu_200_reg[39] (\empty_87_fu_200_reg[39] ),
        .\empty_87_fu_200_reg[47] (\empty_87_fu_200_reg[47] ),
        .\empty_87_fu_200_reg[55] (\empty_87_fu_200_reg[55] ),
        .\empty_87_fu_200_reg[63] (\empty_87_fu_200_reg[63] ),
        .\empty_87_fu_200_reg[63]_0 (\empty_87_fu_200_reg[63]_0 ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3
   (P,
    O,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[14]_2 ,
    \ap_CS_fsm_reg[14]_3 ,
    \ap_CS_fsm_reg[14]_4 ,
    \ap_CS_fsm_reg[14]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_87_fu_200_reg[63] ,
    S,
    \empty_87_fu_200_reg[15] ,
    \empty_87_fu_200_reg[23] ,
    \empty_87_fu_200_reg[31] ,
    \empty_87_fu_200_reg[39] ,
    \empty_87_fu_200_reg[47] ,
    \empty_87_fu_200_reg[55] ,
    \empty_87_fu_200_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[14] ;
  output [7:0]\ap_CS_fsm_reg[14]_0 ;
  output [7:0]\ap_CS_fsm_reg[14]_1 ;
  output [7:0]\ap_CS_fsm_reg[14]_2 ;
  output [7:0]\ap_CS_fsm_reg[14]_3 ;
  output [7:0]\ap_CS_fsm_reg[14]_4 ;
  output [7:0]\ap_CS_fsm_reg[14]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_87_fu_200_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_87_fu_200_reg[15] ;
  input [7:0]\empty_87_fu_200_reg[23] ;
  input [7:0]\empty_87_fu_200_reg[31] ;
  input [7:0]\empty_87_fu_200_reg[39] ;
  input [7:0]\empty_87_fu_200_reg[47] ;
  input [7:0]\empty_87_fu_200_reg[55] ;
  input [7:0]\empty_87_fu_200_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[14] ;
  wire [7:0]\ap_CS_fsm_reg[14]_0 ;
  wire [7:0]\ap_CS_fsm_reg[14]_1 ;
  wire [7:0]\ap_CS_fsm_reg[14]_2 ;
  wire [7:0]\ap_CS_fsm_reg[14]_3 ;
  wire [7:0]\ap_CS_fsm_reg[14]_4 ;
  wire [7:0]\ap_CS_fsm_reg[14]_5 ;
  wire ap_clk;
  wire \empty_87_fu_200[32]_i_2_n_11 ;
  wire \empty_87_fu_200[32]_i_3_n_11 ;
  wire \empty_87_fu_200[32]_i_4_n_11 ;
  wire \empty_87_fu_200[32]_i_5_n_11 ;
  wire \empty_87_fu_200[32]_i_6_n_11 ;
  wire \empty_87_fu_200[32]_i_7_n_11 ;
  wire \empty_87_fu_200[32]_i_8_n_11 ;
  wire \empty_87_fu_200[32]_i_9_n_11 ;
  wire \empty_87_fu_200[40]_i_2_n_11 ;
  wire \empty_87_fu_200[40]_i_3_n_11 ;
  wire \empty_87_fu_200[40]_i_4_n_11 ;
  wire \empty_87_fu_200[40]_i_5_n_11 ;
  wire \empty_87_fu_200[40]_i_6_n_11 ;
  wire \empty_87_fu_200[40]_i_7_n_11 ;
  wire \empty_87_fu_200[40]_i_8_n_11 ;
  wire \empty_87_fu_200[40]_i_9_n_11 ;
  wire \empty_87_fu_200[48]_i_2_n_11 ;
  wire \empty_87_fu_200[48]_i_3_n_11 ;
  wire \empty_87_fu_200[48]_i_4_n_11 ;
  wire \empty_87_fu_200[48]_i_5_n_11 ;
  wire \empty_87_fu_200[48]_i_6_n_11 ;
  wire \empty_87_fu_200[48]_i_7_n_11 ;
  wire \empty_87_fu_200[48]_i_8_n_11 ;
  wire \empty_87_fu_200[48]_i_9_n_11 ;
  wire \empty_87_fu_200[56]_i_3_n_11 ;
  wire \empty_87_fu_200[56]_i_4_n_11 ;
  wire \empty_87_fu_200[56]_i_5_n_11 ;
  wire \empty_87_fu_200[56]_i_6_n_11 ;
  wire \empty_87_fu_200[56]_i_7_n_11 ;
  wire \empty_87_fu_200[56]_i_8_n_11 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_11 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_12 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_13 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_14 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_15 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_16 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_17 ;
  wire \empty_87_fu_200_reg[0]_i_2_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[15] ;
  wire \empty_87_fu_200_reg[16]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[16]_i_1_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[23] ;
  wire \empty_87_fu_200_reg[24]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[24]_i_1_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[31] ;
  wire \empty_87_fu_200_reg[32]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[32]_i_1_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[39] ;
  wire \empty_87_fu_200_reg[40]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[40]_i_1_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[47] ;
  wire \empty_87_fu_200_reg[48]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[48]_i_1_n_18 ;
  wire [7:0]\empty_87_fu_200_reg[55] ;
  wire \empty_87_fu_200_reg[56]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[56]_i_1_n_18 ;
  wire [31:0]\empty_87_fu_200_reg[63] ;
  wire [7:0]\empty_87_fu_200_reg[63]_0 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_11 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_12 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_13 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_14 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_15 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_16 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_17 ;
  wire \empty_87_fu_200_reg[8]_i_1_n_18 ;
  wire [33:0]in;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire [7:7]\NLW_empty_87_fu_200_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_10 
       (.I0(P[0]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_3 
       (.I0(P[7]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [7]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_4 
       (.I0(P[6]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [6]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_5 
       (.I0(P[5]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [5]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_6 
       (.I0(P[4]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [4]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_7 
       (.I0(P[3]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [3]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_8 
       (.I0(P[2]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[0]_i_9 
       (.I0(P[1]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_2 
       (.I0(P[23]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [23]),
        .O(in[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_3 
       (.I0(P[22]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [22]),
        .O(in[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_4 
       (.I0(P[21]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [21]),
        .O(in[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_5 
       (.I0(P[20]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [20]),
        .O(in[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_6 
       (.I0(P[19]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [19]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_7 
       (.I0(P[18]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [18]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_8 
       (.I0(P[17]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [17]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[16]_i_9 
       (.I0(P[16]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [16]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_2 
       (.I0(P[31]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(in[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_3 
       (.I0(P[30]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [30]),
        .O(in[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_4 
       (.I0(P[29]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [29]),
        .O(in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_5 
       (.I0(P[28]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [28]),
        .O(in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_6 
       (.I0(P[27]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [27]),
        .O(in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_7 
       (.I0(P[26]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [26]),
        .O(in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_8 
       (.I0(P[25]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [25]),
        .O(in[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[24]_i_9 
       (.I0(P[24]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [24]),
        .O(in[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[32]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[32]_i_9_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[40]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[40]_i_9_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[48]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[48]_i_9_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(in[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_3_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_4_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_5_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_6_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_7_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[56]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [31]),
        .O(\empty_87_fu_200[56]_i_8_n_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_2 
       (.I0(P[15]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [15]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_3 
       (.I0(P[14]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [14]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_4 
       (.I0(P[13]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [13]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_5 
       (.I0(P[12]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [12]),
        .O(in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_6 
       (.I0(P[11]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [11]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_7 
       (.I0(P[10]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [10]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_8 
       (.I0(P[9]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [9]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_200[8]_i_9 
       (.I0(P[8]),
        .I1(Q[2]),
        .I2(\empty_87_fu_200_reg[63] [8]),
        .O(in[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[0]_i_2_n_11 ,\empty_87_fu_200_reg[0]_i_2_n_12 ,\empty_87_fu_200_reg[0]_i_2_n_13 ,\empty_87_fu_200_reg[0]_i_2_n_14 ,\empty_87_fu_200_reg[0]_i_2_n_15 ,\empty_87_fu_200_reg[0]_i_2_n_16 ,\empty_87_fu_200_reg[0]_i_2_n_17 ,\empty_87_fu_200_reg[0]_i_2_n_18 }),
        .DI(in[7:0]),
        .O(O),
        .S(S));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[16]_i_1 
       (.CI(\empty_87_fu_200_reg[8]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[16]_i_1_n_11 ,\empty_87_fu_200_reg[16]_i_1_n_12 ,\empty_87_fu_200_reg[16]_i_1_n_13 ,\empty_87_fu_200_reg[16]_i_1_n_14 ,\empty_87_fu_200_reg[16]_i_1_n_15 ,\empty_87_fu_200_reg[16]_i_1_n_16 ,\empty_87_fu_200_reg[16]_i_1_n_17 ,\empty_87_fu_200_reg[16]_i_1_n_18 }),
        .DI(in[23:16]),
        .O(\ap_CS_fsm_reg[14]_0 ),
        .S(\empty_87_fu_200_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[24]_i_1 
       (.CI(\empty_87_fu_200_reg[16]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[24]_i_1_n_11 ,\empty_87_fu_200_reg[24]_i_1_n_12 ,\empty_87_fu_200_reg[24]_i_1_n_13 ,\empty_87_fu_200_reg[24]_i_1_n_14 ,\empty_87_fu_200_reg[24]_i_1_n_15 ,\empty_87_fu_200_reg[24]_i_1_n_16 ,\empty_87_fu_200_reg[24]_i_1_n_17 ,\empty_87_fu_200_reg[24]_i_1_n_18 }),
        .DI(in[31:24]),
        .O(\ap_CS_fsm_reg[14]_1 ),
        .S(\empty_87_fu_200_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[32]_i_1 
       (.CI(\empty_87_fu_200_reg[24]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[32]_i_1_n_11 ,\empty_87_fu_200_reg[32]_i_1_n_12 ,\empty_87_fu_200_reg[32]_i_1_n_13 ,\empty_87_fu_200_reg[32]_i_1_n_14 ,\empty_87_fu_200_reg[32]_i_1_n_15 ,\empty_87_fu_200_reg[32]_i_1_n_16 ,\empty_87_fu_200_reg[32]_i_1_n_17 ,\empty_87_fu_200_reg[32]_i_1_n_18 }),
        .DI({\empty_87_fu_200[32]_i_2_n_11 ,\empty_87_fu_200[32]_i_3_n_11 ,\empty_87_fu_200[32]_i_4_n_11 ,\empty_87_fu_200[32]_i_5_n_11 ,\empty_87_fu_200[32]_i_6_n_11 ,\empty_87_fu_200[32]_i_7_n_11 ,\empty_87_fu_200[32]_i_8_n_11 ,\empty_87_fu_200[32]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_2 ),
        .S(\empty_87_fu_200_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[40]_i_1 
       (.CI(\empty_87_fu_200_reg[32]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[40]_i_1_n_11 ,\empty_87_fu_200_reg[40]_i_1_n_12 ,\empty_87_fu_200_reg[40]_i_1_n_13 ,\empty_87_fu_200_reg[40]_i_1_n_14 ,\empty_87_fu_200_reg[40]_i_1_n_15 ,\empty_87_fu_200_reg[40]_i_1_n_16 ,\empty_87_fu_200_reg[40]_i_1_n_17 ,\empty_87_fu_200_reg[40]_i_1_n_18 }),
        .DI({\empty_87_fu_200[40]_i_2_n_11 ,\empty_87_fu_200[40]_i_3_n_11 ,\empty_87_fu_200[40]_i_4_n_11 ,\empty_87_fu_200[40]_i_5_n_11 ,\empty_87_fu_200[40]_i_6_n_11 ,\empty_87_fu_200[40]_i_7_n_11 ,\empty_87_fu_200[40]_i_8_n_11 ,\empty_87_fu_200[40]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_3 ),
        .S(\empty_87_fu_200_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[48]_i_1 
       (.CI(\empty_87_fu_200_reg[40]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[48]_i_1_n_11 ,\empty_87_fu_200_reg[48]_i_1_n_12 ,\empty_87_fu_200_reg[48]_i_1_n_13 ,\empty_87_fu_200_reg[48]_i_1_n_14 ,\empty_87_fu_200_reg[48]_i_1_n_15 ,\empty_87_fu_200_reg[48]_i_1_n_16 ,\empty_87_fu_200_reg[48]_i_1_n_17 ,\empty_87_fu_200_reg[48]_i_1_n_18 }),
        .DI({\empty_87_fu_200[48]_i_2_n_11 ,\empty_87_fu_200[48]_i_3_n_11 ,\empty_87_fu_200[48]_i_4_n_11 ,\empty_87_fu_200[48]_i_5_n_11 ,\empty_87_fu_200[48]_i_6_n_11 ,\empty_87_fu_200[48]_i_7_n_11 ,\empty_87_fu_200[48]_i_8_n_11 ,\empty_87_fu_200[48]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_4 ),
        .S(\empty_87_fu_200_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[56]_i_1 
       (.CI(\empty_87_fu_200_reg[48]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_87_fu_200_reg[56]_i_1_CO_UNCONNECTED [7],\empty_87_fu_200_reg[56]_i_1_n_12 ,\empty_87_fu_200_reg[56]_i_1_n_13 ,\empty_87_fu_200_reg[56]_i_1_n_14 ,\empty_87_fu_200_reg[56]_i_1_n_15 ,\empty_87_fu_200_reg[56]_i_1_n_16 ,\empty_87_fu_200_reg[56]_i_1_n_17 ,\empty_87_fu_200_reg[56]_i_1_n_18 }),
        .DI({1'b0,in[33],\empty_87_fu_200[56]_i_3_n_11 ,\empty_87_fu_200[56]_i_4_n_11 ,\empty_87_fu_200[56]_i_5_n_11 ,\empty_87_fu_200[56]_i_6_n_11 ,\empty_87_fu_200[56]_i_7_n_11 ,\empty_87_fu_200[56]_i_8_n_11 }),
        .O(\ap_CS_fsm_reg[14]_5 ),
        .S(\empty_87_fu_200_reg[63]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_200_reg[8]_i_1 
       (.CI(\empty_87_fu_200_reg[0]_i_2_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_200_reg[8]_i_1_n_11 ,\empty_87_fu_200_reg[8]_i_1_n_12 ,\empty_87_fu_200_reg[8]_i_1_n_13 ,\empty_87_fu_200_reg[8]_i_1_n_14 ,\empty_87_fu_200_reg[8]_i_1_n_15 ,\empty_87_fu_200_reg[8]_i_1_n_16 ,\empty_87_fu_200_reg[8]_i_1_n_17 ,\empty_87_fu_200_reg[8]_i_1_n_18 }),
        .DI(in[15:8]),
        .O(\ap_CS_fsm_reg[14] ),
        .S(\empty_87_fu_200_reg[15] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24
   (P,
    B,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]B;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire [15:0]B;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_1
       (.I0(indata_q1[15]),
        .I1(Q[1]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_10
       (.I0(indata_q1[6]),
        .I1(Q[1]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_11
       (.I0(indata_q1[5]),
        .I1(Q[1]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_12
       (.I0(indata_q1[4]),
        .I1(Q[1]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_13
       (.I0(indata_q1[3]),
        .I1(Q[1]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_14
       (.I0(indata_q1[2]),
        .I1(Q[1]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_15
       (.I0(indata_q1[1]),
        .I1(Q[1]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_16
       (.I0(indata_q1[0]),
        .I1(Q[1]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_2
       (.I0(indata_q1[14]),
        .I1(Q[1]),
        .I2(indata_q0[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_3
       (.I0(indata_q1[13]),
        .I1(Q[1]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_4
       (.I0(indata_q1[12]),
        .I1(Q[1]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_5
       (.I0(indata_q1[11]),
        .I1(Q[1]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_6
       (.I0(indata_q1[10]),
        .I1(Q[1]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_7
       (.I0(indata_q1[9]),
        .I1(Q[1]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_8
       (.I0(indata_q1[8]),
        .I1(Q[1]),
        .I2(indata_q0[8]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_9
       (.I0(indata_q1[7]),
        .I1(Q[1]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25
   (P,
    S,
    \ap_CS_fsm_reg[14]_rep__3 ,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    O,
    \empty_81_fu_176_reg[7] ,
    \empty_81_fu_176_reg[39] ,
    \empty_81_fu_176_reg[39]_0 ,
    \empty_81_fu_176_reg[39]_1 ,
    \empty_81_fu_176_reg[39]_2 ,
    \empty_81_fu_176_reg[39]_3 ,
    \empty_81_fu_176_reg[39]_4 ,
    \empty_81_fu_176_reg[39]_5 ,
    CO,
    \empty_81_fu_176_reg[39]_6 );
  output [32:0]P;
  output [0:0]S;
  output [1:0]\ap_CS_fsm_reg[14]_rep__3 ;
  output [0:0]DI;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [0:0]O;
  input \empty_81_fu_176_reg[7] ;
  input [1:0]\empty_81_fu_176_reg[39] ;
  input [1:0]\empty_81_fu_176_reg[39]_0 ;
  input [1:0]\empty_81_fu_176_reg[39]_1 ;
  input \empty_81_fu_176_reg[39]_2 ;
  input [0:0]\empty_81_fu_176_reg[39]_3 ;
  input \empty_81_fu_176_reg[39]_4 ;
  input \empty_81_fu_176_reg[39]_5 ;
  input [0:0]CO;
  input \empty_81_fu_176_reg[39]_6 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]O;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\ap_CS_fsm_reg[14]_rep__3 ;
  wire ap_clk;
  wire [1:0]\empty_81_fu_176_reg[39] ;
  wire [1:0]\empty_81_fu_176_reg[39]_0 ;
  wire [1:0]\empty_81_fu_176_reg[39]_1 ;
  wire \empty_81_fu_176_reg[39]_2 ;
  wire [0:0]\empty_81_fu_176_reg[39]_3 ;
  wire \empty_81_fu_176_reg[39]_4 ;
  wire \empty_81_fu_176_reg[39]_5 ;
  wire \empty_81_fu_176_reg[39]_6 ;
  wire \empty_81_fu_176_reg[7] ;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDD44CFCF22BB3030)) 
    \empty_81_fu_176[39]_i_15 
       (.I0(P[32]),
        .I1(\empty_81_fu_176_reg[39]_5 ),
        .I2(\empty_81_fu_176_reg[39] [1]),
        .I3(CO),
        .I4(\empty_81_fu_176_reg[39]_4 ),
        .I5(\empty_81_fu_176_reg[39]_6 ),
        .O(\ap_CS_fsm_reg[14]_rep__3 [1]));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_81_fu_176[39]_i_16 
       (.I0(DI),
        .I1(P[32]),
        .I2(\empty_81_fu_176_reg[39]_2 ),
        .I3(\empty_81_fu_176_reg[39]_3 ),
        .I4(\empty_81_fu_176_reg[39]_4 ),
        .I5(\empty_81_fu_176_reg[39] [1]),
        .O(\ap_CS_fsm_reg[14]_rep__3 [0]));
  LUT6 #(
    .INIT(64'h606F6F60909F9F90)) 
    \empty_81_fu_176[39]_i_8 
       (.I0(P[32]),
        .I1(\empty_81_fu_176_reg[39]_0 [1]),
        .I2(\empty_81_fu_176_reg[39]_4 ),
        .I3(\empty_81_fu_176_reg[39]_1 [1]),
        .I4(\empty_81_fu_176_reg[39] [1]),
        .I5(CO),
        .O(DI));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_81_fu_176[7]_i_16 
       (.I0(P[0]),
        .I1(O),
        .I2(\empty_81_fu_176_reg[7] ),
        .I3(\empty_81_fu_176_reg[39] [0]),
        .I4(\empty_81_fu_176_reg[39]_0 [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [0]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26
   (A,
    P,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[13]_3 ,
    \ap_CS_fsm_reg[13]_4 ,
    \ap_CS_fsm_reg[13]_5 ,
    \ap_CS_fsm_reg[13]_6 ,
    \ap_CS_fsm_reg[13]_7 ,
    \ap_CS_fsm_reg[13]_8 ,
    \ap_CS_fsm_reg[13]_9 ,
    \ap_CS_fsm_reg[13]_10 ,
    \ap_CS_fsm_reg[13]_11 ,
    \ap_CS_fsm_reg[13]_12 ,
    \ap_CS_fsm_reg[13]_13 ,
    \ap_CS_fsm_reg[13]_14 ,
    \ap_CS_fsm_reg[13]_15 ,
    \ap_CS_fsm_reg[13]_16 ,
    \ap_CS_fsm_reg[13]_17 ,
    \ap_CS_fsm_reg[13]_18 ,
    \ap_CS_fsm_reg[13]_19 ,
    \ap_CS_fsm_reg[13]_20 ,
    \ap_CS_fsm_reg[13]_21 ,
    \ap_CS_fsm_reg[13]_22 ,
    \ap_CS_fsm_reg[13]_23 ,
    \ap_CS_fsm_reg[13]_24 ,
    \ap_CS_fsm_reg[13]_25 ,
    \ap_CS_fsm_reg[13]_26 ,
    \ap_CS_fsm_reg[13]_27 ,
    \ap_CS_fsm_reg[13]_28 ,
    \ap_CS_fsm_reg[13]_29 ,
    DI,
    S,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_86_fu_196[31]_i_10 ,
    q0,
    \empty_86_fu_196_reg[39] ,
    indata_q0);
  output [15:0]A;
  output [32:0]P;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \ap_CS_fsm_reg[13]_7 ;
  output \ap_CS_fsm_reg[13]_8 ;
  output \ap_CS_fsm_reg[13]_9 ;
  output \ap_CS_fsm_reg[13]_10 ;
  output \ap_CS_fsm_reg[13]_11 ;
  output \ap_CS_fsm_reg[13]_12 ;
  output \ap_CS_fsm_reg[13]_13 ;
  output \ap_CS_fsm_reg[13]_14 ;
  output \ap_CS_fsm_reg[13]_15 ;
  output \ap_CS_fsm_reg[13]_16 ;
  output \ap_CS_fsm_reg[13]_17 ;
  output \ap_CS_fsm_reg[13]_18 ;
  output \ap_CS_fsm_reg[13]_19 ;
  output \ap_CS_fsm_reg[13]_20 ;
  output \ap_CS_fsm_reg[13]_21 ;
  output \ap_CS_fsm_reg[13]_22 ;
  output \ap_CS_fsm_reg[13]_23 ;
  output \ap_CS_fsm_reg[13]_24 ;
  output \ap_CS_fsm_reg[13]_25 ;
  output \ap_CS_fsm_reg[13]_26 ;
  output \ap_CS_fsm_reg[13]_27 ;
  output \ap_CS_fsm_reg[13]_28 ;
  output \ap_CS_fsm_reg[13]_29 ;
  output [0:0]DI;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_86_fu_196[31]_i_10 ;
  input [2:0]q0;
  input [2:0]\empty_86_fu_196_reg[39] ;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [32:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_10 ;
  wire \ap_CS_fsm_reg[13]_11 ;
  wire \ap_CS_fsm_reg[13]_12 ;
  wire \ap_CS_fsm_reg[13]_13 ;
  wire \ap_CS_fsm_reg[13]_14 ;
  wire \ap_CS_fsm_reg[13]_15 ;
  wire \ap_CS_fsm_reg[13]_16 ;
  wire \ap_CS_fsm_reg[13]_17 ;
  wire \ap_CS_fsm_reg[13]_18 ;
  wire \ap_CS_fsm_reg[13]_19 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_20 ;
  wire \ap_CS_fsm_reg[13]_21 ;
  wire \ap_CS_fsm_reg[13]_22 ;
  wire \ap_CS_fsm_reg[13]_23 ;
  wire \ap_CS_fsm_reg[13]_24 ;
  wire \ap_CS_fsm_reg[13]_25 ;
  wire \ap_CS_fsm_reg[13]_26 ;
  wire \ap_CS_fsm_reg[13]_27 ;
  wire \ap_CS_fsm_reg[13]_28 ;
  wire \ap_CS_fsm_reg[13]_29 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire \ap_CS_fsm_reg[13]_7 ;
  wire \ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[13]_9 ;
  wire ap_clk;
  wire [30:0]\empty_86_fu_196[31]_i_10 ;
  wire \empty_86_fu_196[39]_i_18_n_11 ;
  wire [2:0]\empty_86_fu_196_reg[39] ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire [2:0]q0;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_18 
       (.I0(P[15]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [14]),
        .O(\ap_CS_fsm_reg[13]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_19 
       (.I0(P[14]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [13]),
        .O(\ap_CS_fsm_reg[13]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_20 
       (.I0(P[13]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [12]),
        .O(\ap_CS_fsm_reg[13]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_21 
       (.I0(P[12]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [11]),
        .O(\ap_CS_fsm_reg[13]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_22 
       (.I0(P[11]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [10]),
        .O(\ap_CS_fsm_reg[13]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_23 
       (.I0(P[10]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [9]),
        .O(\ap_CS_fsm_reg[13]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_24 
       (.I0(P[9]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [8]),
        .O(\ap_CS_fsm_reg[13]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[15]_i_25 
       (.I0(P[8]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [7]),
        .O(\ap_CS_fsm_reg[13]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_18 
       (.I0(P[23]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [22]),
        .O(\ap_CS_fsm_reg[13]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_19 
       (.I0(P[22]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [21]),
        .O(\ap_CS_fsm_reg[13]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_20 
       (.I0(P[21]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [20]),
        .O(\ap_CS_fsm_reg[13]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_21 
       (.I0(P[20]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [19]),
        .O(\ap_CS_fsm_reg[13]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_22 
       (.I0(P[19]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [18]),
        .O(\ap_CS_fsm_reg[13]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_23 
       (.I0(P[18]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [17]),
        .O(\ap_CS_fsm_reg[13]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_24 
       (.I0(P[17]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [16]),
        .O(\ap_CS_fsm_reg[13]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[23]_i_25 
       (.I0(P[16]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [15]),
        .O(\ap_CS_fsm_reg[13]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_18 
       (.I0(P[31]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [30]),
        .O(\ap_CS_fsm_reg[13]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_19 
       (.I0(P[30]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [29]),
        .O(\ap_CS_fsm_reg[13]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_20 
       (.I0(P[29]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [28]),
        .O(\ap_CS_fsm_reg[13]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_21 
       (.I0(P[28]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [27]),
        .O(\ap_CS_fsm_reg[13]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_22 
       (.I0(P[27]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [26]),
        .O(\ap_CS_fsm_reg[13]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_23 
       (.I0(P[26]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [25]),
        .O(\ap_CS_fsm_reg[13]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_24 
       (.I0(P[25]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [24]),
        .O(\ap_CS_fsm_reg[13]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[31]_i_25 
       (.I0(P[24]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [23]),
        .O(\ap_CS_fsm_reg[13]_22 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_86_fu_196[39]_i_15 
       (.I0(DI),
        .I1(\empty_86_fu_196_reg[39] [2]),
        .I2(Q[2]),
        .I3(q0[2]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[39]_i_18 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [30]),
        .O(\empty_86_fu_196[39]_i_18_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFF504444FF50)) 
    \empty_86_fu_196[39]_i_7 
       (.I0(\empty_86_fu_196[39]_i_18_n_11 ),
        .I1(q0[0]),
        .I2(\empty_86_fu_196_reg[39] [0]),
        .I3(\empty_86_fu_196_reg[39] [1]),
        .I4(Q[2]),
        .I5(q0[1]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_17 
       (.I0(P[7]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [6]),
        .O(\ap_CS_fsm_reg[13]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_18 
       (.I0(P[6]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [5]),
        .O(\ap_CS_fsm_reg[13]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_19 
       (.I0(P[5]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [4]),
        .O(\ap_CS_fsm_reg[13]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_20 
       (.I0(P[4]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [3]),
        .O(\ap_CS_fsm_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_21 
       (.I0(P[3]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [2]),
        .O(\ap_CS_fsm_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_22 
       (.I0(P[2]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [1]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_196[7]_i_23 
       (.I0(P[1]),
        .I1(Q[2]),
        .I2(\empty_86_fu_196[31]_i_10 [0]),
        .O(\ap_CS_fsm_reg[13] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(indata_q0[7]),
        .I1(Q[0]),
        .I2(indata_q1[7]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(indata_q0[6]),
        .I1(Q[0]),
        .I2(indata_q1[6]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(indata_q0[5]),
        .I1(Q[0]),
        .I2(indata_q1[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(indata_q0[4]),
        .I1(Q[0]),
        .I2(indata_q1[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(indata_q0[3]),
        .I1(Q[0]),
        .I2(indata_q1[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(indata_q0[2]),
        .I1(Q[0]),
        .I2(indata_q1[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(indata_q0[1]),
        .I1(Q[0]),
        .I2(indata_q1[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(indata_q0[0]),
        .I1(Q[0]),
        .I2(indata_q1[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2
       (.I0(indata_q0[15]),
        .I1(Q[0]),
        .I2(indata_q1[15]),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(indata_q0[14]),
        .I1(Q[0]),
        .I2(indata_q1[14]),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(indata_q0[13]),
        .I1(Q[0]),
        .I2(indata_q1[13]),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(indata_q0[12]),
        .I1(Q[0]),
        .I2(indata_q1[12]),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(indata_q0[11]),
        .I1(Q[0]),
        .I2(indata_q1[11]),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(indata_q0[10]),
        .I1(Q[0]),
        .I2(indata_q1[10]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(indata_q0[9]),
        .I1(Q[0]),
        .I2(indata_q1[9]),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(indata_q0[8]),
        .I1(Q[0]),
        .I2(indata_q1[8]),
        .O(A[8]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_28
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire p_reg_reg_i_1__0_n_11;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,p_reg_reg_i_1__0_n_11,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__0
       (.I0(indata_q0),
        .I1(Q),
        .I2(indata_q1[15]),
        .O(p_reg_reg_i_1__0_n_11));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
   (O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    CO,
    \empty_81_fu_176[39]_i_24 ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    P);
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]CO;
  output [0:0]\empty_81_fu_176[39]_i_24 ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [32:0]P;

  wire [0:0]CO;
  wire [7:0]O;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire [0:0]\empty_81_fu_176[39]_i_24 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_23 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .\empty_81_fu_176[39]_i_24_0 (\empty_81_fu_176[39]_i_24 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17
   (P,
    D,
    \L_ACF_load_4_reg_2332_reg[0] ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_85_fu_192_reg[39] ,
    \empty_85_fu_192_reg[39]_0 ,
    \empty_85_fu_192_reg[39]_1 ,
    \empty_85_fu_192_reg[39]_2 ,
    \empty_85_fu_192_reg[39]_3 ,
    CO,
    DI,
    S,
    \empty_85_fu_192_reg[47] ,
    \empty_85_fu_192_reg[47]_0 ,
    \empty_85_fu_192_reg[55] ,
    \empty_85_fu_192_reg[55]_0 ,
    \empty_85_fu_192_reg[63] ,
    \empty_85_fu_192_reg[63]_0 ,
    \empty_85_fu_192_reg[7] ,
    \empty_85_fu_192_reg[39]_4 ,
    \empty_85_fu_192_reg[39]_5 );
  output [32:0]P;
  output [31:0]D;
  output [0:0]\L_ACF_load_4_reg_2332_reg[0] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_85_fu_192_reg[39] ;
  input [2:0]\empty_85_fu_192_reg[39]_0 ;
  input \empty_85_fu_192_reg[39]_1 ;
  input [2:0]\empty_85_fu_192_reg[39]_2 ;
  input [1:0]\empty_85_fu_192_reg[39]_3 ;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_85_fu_192_reg[47] ;
  input [7:0]\empty_85_fu_192_reg[47]_0 ;
  input [7:0]\empty_85_fu_192_reg[55] ;
  input [7:0]\empty_85_fu_192_reg[55]_0 ;
  input [6:0]\empty_85_fu_192_reg[63] ;
  input [7:0]\empty_85_fu_192_reg[63]_0 ;
  input \empty_85_fu_192_reg[7] ;
  input \empty_85_fu_192_reg[39]_4 ;
  input \empty_85_fu_192_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2332_reg[0] ;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [1:0]\empty_85_fu_192_reg[39] ;
  wire [2:0]\empty_85_fu_192_reg[39]_0 ;
  wire \empty_85_fu_192_reg[39]_1 ;
  wire [2:0]\empty_85_fu_192_reg[39]_2 ;
  wire [1:0]\empty_85_fu_192_reg[39]_3 ;
  wire \empty_85_fu_192_reg[39]_4 ;
  wire \empty_85_fu_192_reg[39]_5 ;
  wire [7:0]\empty_85_fu_192_reg[47] ;
  wire [7:0]\empty_85_fu_192_reg[47]_0 ;
  wire [7:0]\empty_85_fu_192_reg[55] ;
  wire [7:0]\empty_85_fu_192_reg[55]_0 ;
  wire [6:0]\empty_85_fu_192_reg[63] ;
  wire [7:0]\empty_85_fu_192_reg[63]_0 ;
  wire \empty_85_fu_192_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .\L_ACF_load_4_reg_2332_reg[0] (\L_ACF_load_4_reg_2332_reg[0] ),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\empty_85_fu_192_reg[39] (\empty_85_fu_192_reg[39] ),
        .\empty_85_fu_192_reg[39]_0 (\empty_85_fu_192_reg[39]_0 ),
        .\empty_85_fu_192_reg[39]_1 (\empty_85_fu_192_reg[39]_1 ),
        .\empty_85_fu_192_reg[39]_2 (\empty_85_fu_192_reg[39]_2 ),
        .\empty_85_fu_192_reg[39]_3 (\empty_85_fu_192_reg[39]_3 ),
        .\empty_85_fu_192_reg[39]_4 (\empty_85_fu_192_reg[39]_4 ),
        .\empty_85_fu_192_reg[39]_5 (\empty_85_fu_192_reg[39]_5 ),
        .\empty_85_fu_192_reg[47] (\empty_85_fu_192_reg[47] ),
        .\empty_85_fu_192_reg[47]_0 (\empty_85_fu_192_reg[47]_0 ),
        .\empty_85_fu_192_reg[55] (\empty_85_fu_192_reg[55] ),
        .\empty_85_fu_192_reg[55]_0 (\empty_85_fu_192_reg[55]_0 ),
        .\empty_85_fu_192_reg[63] (\empty_85_fu_192_reg[63] ),
        .\empty_85_fu_192_reg[63]_0 (\empty_85_fu_192_reg[63]_0 ),
        .\empty_85_fu_192_reg[7] (\empty_85_fu_192_reg[7] ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4
   (P,
    D,
    \L_ACF_load_4_reg_2332_reg[0] ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_85_fu_192_reg[39] ,
    \empty_85_fu_192_reg[39]_0 ,
    \empty_85_fu_192_reg[39]_1 ,
    \empty_85_fu_192_reg[39]_2 ,
    \empty_85_fu_192_reg[39]_3 ,
    CO,
    DI,
    S,
    \empty_85_fu_192_reg[47] ,
    \empty_85_fu_192_reg[47]_0 ,
    \empty_85_fu_192_reg[55] ,
    \empty_85_fu_192_reg[55]_0 ,
    \empty_85_fu_192_reg[63] ,
    \empty_85_fu_192_reg[63]_0 ,
    \empty_85_fu_192_reg[7] ,
    \empty_85_fu_192_reg[39]_4 ,
    \empty_85_fu_192_reg[39]_5 );
  output [32:0]P;
  output [31:0]D;
  output [0:0]\L_ACF_load_4_reg_2332_reg[0] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_85_fu_192_reg[39] ;
  input [2:0]\empty_85_fu_192_reg[39]_0 ;
  input \empty_85_fu_192_reg[39]_1 ;
  input [2:0]\empty_85_fu_192_reg[39]_2 ;
  input [1:0]\empty_85_fu_192_reg[39]_3 ;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_85_fu_192_reg[47] ;
  input [7:0]\empty_85_fu_192_reg[47]_0 ;
  input [7:0]\empty_85_fu_192_reg[55] ;
  input [7:0]\empty_85_fu_192_reg[55]_0 ;
  input [6:0]\empty_85_fu_192_reg[63] ;
  input [7:0]\empty_85_fu_192_reg[63]_0 ;
  input \empty_85_fu_192_reg[7] ;
  input \empty_85_fu_192_reg[39]_4 ;
  input \empty_85_fu_192_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2332_reg[0] ;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_85_fu_192[39]_i_16_n_11 ;
  wire \empty_85_fu_192[39]_i_17_n_11 ;
  wire \empty_85_fu_192[39]_i_8_n_11 ;
  wire \empty_85_fu_192[39]_i_9_n_11 ;
  wire [1:0]\empty_85_fu_192_reg[39] ;
  wire [2:0]\empty_85_fu_192_reg[39]_0 ;
  wire \empty_85_fu_192_reg[39]_1 ;
  wire [2:0]\empty_85_fu_192_reg[39]_2 ;
  wire [1:0]\empty_85_fu_192_reg[39]_3 ;
  wire \empty_85_fu_192_reg[39]_4 ;
  wire \empty_85_fu_192_reg[39]_5 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_85_fu_192_reg[47] ;
  wire [7:0]\empty_85_fu_192_reg[47]_0 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_85_fu_192_reg[55] ;
  wire [7:0]\empty_85_fu_192_reg[55]_0 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_85_fu_192_reg[63] ;
  wire [7:0]\empty_85_fu_192_reg[63]_0 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_12 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_13 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_14 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_15 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_16 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_17 ;
  wire \empty_85_fu_192_reg[63]_i_2_n_18 ;
  wire \empty_85_fu_192_reg[7] ;
  wire [15:0]indata_q1;
  wire [7:7]\NLW_empty_85_fu_192_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_85_fu_192[39]_i_16 
       (.I0(\empty_85_fu_192[39]_i_8_n_11 ),
        .I1(\empty_85_fu_192_reg[39]_5 ),
        .I2(\empty_85_fu_192_reg[39]_2 [2]),
        .I3(\empty_85_fu_192_reg[39]_1 ),
        .I4(\empty_85_fu_192_reg[39]_0 [2]),
        .O(\empty_85_fu_192[39]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_85_fu_192[39]_i_17 
       (.I0(\empty_85_fu_192[39]_i_9_n_11 ),
        .I1(\empty_85_fu_192_reg[39] [1]),
        .I2(\empty_85_fu_192_reg[39]_4 ),
        .I3(P[31]),
        .I4(\empty_85_fu_192_reg[39]_1 ),
        .I5(\empty_85_fu_192_reg[39]_3 [1]),
        .O(\empty_85_fu_192[39]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_85_fu_192[39]_i_8 
       (.I0(\empty_85_fu_192_reg[39] [1]),
        .I1(\empty_85_fu_192_reg[39]_0 [1]),
        .I2(\empty_85_fu_192_reg[39]_1 ),
        .I3(\empty_85_fu_192_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_85_fu_192_reg[39]_3 [1]),
        .O(\empty_85_fu_192[39]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_85_fu_192[39]_i_9 
       (.I0(\empty_85_fu_192_reg[39] [1]),
        .I1(\empty_85_fu_192_reg[39]_0 [1]),
        .I2(\empty_85_fu_192_reg[39]_1 ),
        .I3(\empty_85_fu_192_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_85_fu_192_reg[39]_3 [1]),
        .O(\empty_85_fu_192[39]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_85_fu_192[7]_i_16 
       (.I0(\empty_85_fu_192_reg[39] [0]),
        .I1(\empty_85_fu_192_reg[39]_0 [0]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192_reg[39]_2 [0]),
        .I4(P[0]),
        .I5(\empty_85_fu_192_reg[39]_3 [0]),
        .O(\L_ACF_load_4_reg_2332_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[39]_i_1_n_11 ,\empty_85_fu_192_reg[39]_i_1_n_12 ,\empty_85_fu_192_reg[39]_i_1_n_13 ,\empty_85_fu_192_reg[39]_i_1_n_14 ,\empty_85_fu_192_reg[39]_i_1_n_15 ,\empty_85_fu_192_reg[39]_i_1_n_16 ,\empty_85_fu_192_reg[39]_i_1_n_17 ,\empty_85_fu_192_reg[39]_i_1_n_18 }),
        .DI({DI,\empty_85_fu_192[39]_i_8_n_11 ,\empty_85_fu_192[39]_i_9_n_11 }),
        .O(D[7:0]),
        .S({S,\empty_85_fu_192[39]_i_16_n_11 ,\empty_85_fu_192[39]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[47]_i_1 
       (.CI(\empty_85_fu_192_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[47]_i_1_n_11 ,\empty_85_fu_192_reg[47]_i_1_n_12 ,\empty_85_fu_192_reg[47]_i_1_n_13 ,\empty_85_fu_192_reg[47]_i_1_n_14 ,\empty_85_fu_192_reg[47]_i_1_n_15 ,\empty_85_fu_192_reg[47]_i_1_n_16 ,\empty_85_fu_192_reg[47]_i_1_n_17 ,\empty_85_fu_192_reg[47]_i_1_n_18 }),
        .DI(\empty_85_fu_192_reg[47] ),
        .O(D[15:8]),
        .S(\empty_85_fu_192_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[55]_i_1 
       (.CI(\empty_85_fu_192_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[55]_i_1_n_11 ,\empty_85_fu_192_reg[55]_i_1_n_12 ,\empty_85_fu_192_reg[55]_i_1_n_13 ,\empty_85_fu_192_reg[55]_i_1_n_14 ,\empty_85_fu_192_reg[55]_i_1_n_15 ,\empty_85_fu_192_reg[55]_i_1_n_16 ,\empty_85_fu_192_reg[55]_i_1_n_17 ,\empty_85_fu_192_reg[55]_i_1_n_18 }),
        .DI(\empty_85_fu_192_reg[55] ),
        .O(D[23:16]),
        .S(\empty_85_fu_192_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[63]_i_2 
       (.CI(\empty_85_fu_192_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_85_fu_192_reg[63]_i_2_CO_UNCONNECTED [7],\empty_85_fu_192_reg[63]_i_2_n_12 ,\empty_85_fu_192_reg[63]_i_2_n_13 ,\empty_85_fu_192_reg[63]_i_2_n_14 ,\empty_85_fu_192_reg[63]_i_2_n_15 ,\empty_85_fu_192_reg[63]_i_2_n_16 ,\empty_85_fu_192_reg[63]_i_2_n_17 ,\empty_85_fu_192_reg[63]_i_2_n_18 }),
        .DI({1'b0,\empty_85_fu_192_reg[63] }),
        .O(D[31:24]),
        .S(\empty_85_fu_192_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_23
   (O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    CO,
    \empty_81_fu_176[39]_i_24_0 ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    P);
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]CO;
  output [0:0]\empty_81_fu_176[39]_i_24_0 ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [32:0]P;

  wire [0:0]CO;
  wire [7:0]O;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire \empty_81_fu_176[15]_i_27_n_11 ;
  wire \empty_81_fu_176[15]_i_28_n_11 ;
  wire \empty_81_fu_176[15]_i_29_n_11 ;
  wire \empty_81_fu_176[15]_i_30_n_11 ;
  wire \empty_81_fu_176[15]_i_31_n_11 ;
  wire \empty_81_fu_176[15]_i_32_n_11 ;
  wire \empty_81_fu_176[15]_i_33_n_11 ;
  wire \empty_81_fu_176[15]_i_34_n_11 ;
  wire \empty_81_fu_176[23]_i_27_n_11 ;
  wire \empty_81_fu_176[23]_i_28_n_11 ;
  wire \empty_81_fu_176[23]_i_29_n_11 ;
  wire \empty_81_fu_176[23]_i_30_n_11 ;
  wire \empty_81_fu_176[23]_i_31_n_11 ;
  wire \empty_81_fu_176[23]_i_32_n_11 ;
  wire \empty_81_fu_176[23]_i_33_n_11 ;
  wire \empty_81_fu_176[23]_i_34_n_11 ;
  wire \empty_81_fu_176[31]_i_27_n_11 ;
  wire \empty_81_fu_176[31]_i_28_n_11 ;
  wire \empty_81_fu_176[31]_i_29_n_11 ;
  wire \empty_81_fu_176[31]_i_30_n_11 ;
  wire \empty_81_fu_176[31]_i_31_n_11 ;
  wire \empty_81_fu_176[31]_i_32_n_11 ;
  wire \empty_81_fu_176[31]_i_33_n_11 ;
  wire \empty_81_fu_176[31]_i_34_n_11 ;
  wire \empty_81_fu_176[39]_i_23_n_11 ;
  wire [0:0]\empty_81_fu_176[39]_i_24_0 ;
  wire \empty_81_fu_176[39]_i_24_n_11 ;
  wire \empty_81_fu_176[39]_i_25_n_11 ;
  wire \empty_81_fu_176[39]_i_26_n_11 ;
  wire \empty_81_fu_176[39]_i_27_n_11 ;
  wire \empty_81_fu_176[39]_i_28_n_11 ;
  wire \empty_81_fu_176[39]_i_29_n_11 ;
  wire \empty_81_fu_176[39]_i_30_n_11 ;
  wire \empty_81_fu_176[39]_i_31_n_11 ;
  wire \empty_81_fu_176[39]_i_32_n_11 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_11 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_12 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_13 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_14 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_15 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_16 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_17 ;
  wire \empty_81_fu_176_reg[15]_i_18_n_18 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_11 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_12 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_13 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_14 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_15 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_16 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_17 ;
  wire \empty_81_fu_176_reg[23]_i_18_n_18 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_11 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_12 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_13 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_14 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_15 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_16 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_17 ;
  wire \empty_81_fu_176_reg[31]_i_18_n_18 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_11 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_12 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_13 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_14 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_15 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_16 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_17 ;
  wire \empty_81_fu_176_reg[39]_i_20_n_18 ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]\NLW_empty_81_fu_176_reg[39]_i_18_CO_UNCONNECTED ;
  wire [7:1]\NLW_empty_81_fu_176_reg[39]_i_18_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_27 
       (.I0(p_reg_reg_n_109),
        .I1(P[7]),
        .O(\empty_81_fu_176[15]_i_27_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_28 
       (.I0(p_reg_reg_n_110),
        .I1(P[6]),
        .O(\empty_81_fu_176[15]_i_28_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_29 
       (.I0(p_reg_reg_n_111),
        .I1(P[5]),
        .O(\empty_81_fu_176[15]_i_29_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_30 
       (.I0(p_reg_reg_n_112),
        .I1(P[4]),
        .O(\empty_81_fu_176[15]_i_30_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_31 
       (.I0(p_reg_reg_n_113),
        .I1(P[3]),
        .O(\empty_81_fu_176[15]_i_31_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_32 
       (.I0(p_reg_reg_n_114),
        .I1(P[2]),
        .O(\empty_81_fu_176[15]_i_32_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_33 
       (.I0(p_reg_reg_n_115),
        .I1(P[1]),
        .O(\empty_81_fu_176[15]_i_33_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[15]_i_34 
       (.I0(p_reg_reg_n_116),
        .I1(P[0]),
        .O(\empty_81_fu_176[15]_i_34_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_27 
       (.I0(p_reg_reg_n_101),
        .I1(P[15]),
        .O(\empty_81_fu_176[23]_i_27_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_28 
       (.I0(p_reg_reg_n_102),
        .I1(P[14]),
        .O(\empty_81_fu_176[23]_i_28_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_29 
       (.I0(p_reg_reg_n_103),
        .I1(P[13]),
        .O(\empty_81_fu_176[23]_i_29_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_30 
       (.I0(p_reg_reg_n_104),
        .I1(P[12]),
        .O(\empty_81_fu_176[23]_i_30_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_31 
       (.I0(p_reg_reg_n_105),
        .I1(P[11]),
        .O(\empty_81_fu_176[23]_i_31_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_32 
       (.I0(p_reg_reg_n_106),
        .I1(P[10]),
        .O(\empty_81_fu_176[23]_i_32_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_33 
       (.I0(p_reg_reg_n_107),
        .I1(P[9]),
        .O(\empty_81_fu_176[23]_i_33_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[23]_i_34 
       (.I0(p_reg_reg_n_108),
        .I1(P[8]),
        .O(\empty_81_fu_176[23]_i_34_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_27 
       (.I0(p_reg_reg_n_93),
        .I1(P[23]),
        .O(\empty_81_fu_176[31]_i_27_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_28 
       (.I0(p_reg_reg_n_94),
        .I1(P[22]),
        .O(\empty_81_fu_176[31]_i_28_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_29 
       (.I0(p_reg_reg_n_95),
        .I1(P[21]),
        .O(\empty_81_fu_176[31]_i_29_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_30 
       (.I0(p_reg_reg_n_96),
        .I1(P[20]),
        .O(\empty_81_fu_176[31]_i_30_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_31 
       (.I0(p_reg_reg_n_97),
        .I1(P[19]),
        .O(\empty_81_fu_176[31]_i_31_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_32 
       (.I0(p_reg_reg_n_98),
        .I1(P[18]),
        .O(\empty_81_fu_176[31]_i_32_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_33 
       (.I0(p_reg_reg_n_99),
        .I1(P[17]),
        .O(\empty_81_fu_176[31]_i_33_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[31]_i_34 
       (.I0(p_reg_reg_n_100),
        .I1(P[16]),
        .O(\empty_81_fu_176[31]_i_34_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_81_fu_176[39]_i_23 
       (.I0(p_reg_reg_n_84),
        .O(\empty_81_fu_176[39]_i_23_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_24 
       (.I0(p_reg_reg_n_84),
        .I1(P[32]),
        .O(\empty_81_fu_176[39]_i_24_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_25 
       (.I0(p_reg_reg_n_85),
        .I1(P[31]),
        .O(\empty_81_fu_176[39]_i_25_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_26 
       (.I0(p_reg_reg_n_86),
        .I1(P[30]),
        .O(\empty_81_fu_176[39]_i_26_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_27 
       (.I0(p_reg_reg_n_87),
        .I1(P[29]),
        .O(\empty_81_fu_176[39]_i_27_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_28 
       (.I0(p_reg_reg_n_88),
        .I1(P[28]),
        .O(\empty_81_fu_176[39]_i_28_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_29 
       (.I0(p_reg_reg_n_89),
        .I1(P[27]),
        .O(\empty_81_fu_176[39]_i_29_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_30 
       (.I0(p_reg_reg_n_90),
        .I1(P[26]),
        .O(\empty_81_fu_176[39]_i_30_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_31 
       (.I0(p_reg_reg_n_91),
        .I1(P[25]),
        .O(\empty_81_fu_176[39]_i_31_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_176[39]_i_32 
       (.I0(p_reg_reg_n_92),
        .I1(P[24]),
        .O(\empty_81_fu_176[39]_i_32_n_11 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[15]_i_18_n_11 ,\empty_81_fu_176_reg[15]_i_18_n_12 ,\empty_81_fu_176_reg[15]_i_18_n_13 ,\empty_81_fu_176_reg[15]_i_18_n_14 ,\empty_81_fu_176_reg[15]_i_18_n_15 ,\empty_81_fu_176_reg[15]_i_18_n_16 ,\empty_81_fu_176_reg[15]_i_18_n_17 ,\empty_81_fu_176_reg[15]_i_18_n_18 }),
        .DI({p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .O(O),
        .S({\empty_81_fu_176[15]_i_27_n_11 ,\empty_81_fu_176[15]_i_28_n_11 ,\empty_81_fu_176[15]_i_29_n_11 ,\empty_81_fu_176[15]_i_30_n_11 ,\empty_81_fu_176[15]_i_31_n_11 ,\empty_81_fu_176[15]_i_32_n_11 ,\empty_81_fu_176[15]_i_33_n_11 ,\empty_81_fu_176[15]_i_34_n_11 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[23]_i_18 
       (.CI(\empty_81_fu_176_reg[15]_i_18_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[23]_i_18_n_11 ,\empty_81_fu_176_reg[23]_i_18_n_12 ,\empty_81_fu_176_reg[23]_i_18_n_13 ,\empty_81_fu_176_reg[23]_i_18_n_14 ,\empty_81_fu_176_reg[23]_i_18_n_15 ,\empty_81_fu_176_reg[23]_i_18_n_16 ,\empty_81_fu_176_reg[23]_i_18_n_17 ,\empty_81_fu_176_reg[23]_i_18_n_18 }),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(ap_clk_0),
        .S({\empty_81_fu_176[23]_i_27_n_11 ,\empty_81_fu_176[23]_i_28_n_11 ,\empty_81_fu_176[23]_i_29_n_11 ,\empty_81_fu_176[23]_i_30_n_11 ,\empty_81_fu_176[23]_i_31_n_11 ,\empty_81_fu_176[23]_i_32_n_11 ,\empty_81_fu_176[23]_i_33_n_11 ,\empty_81_fu_176[23]_i_34_n_11 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[31]_i_18 
       (.CI(\empty_81_fu_176_reg[23]_i_18_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[31]_i_18_n_11 ,\empty_81_fu_176_reg[31]_i_18_n_12 ,\empty_81_fu_176_reg[31]_i_18_n_13 ,\empty_81_fu_176_reg[31]_i_18_n_14 ,\empty_81_fu_176_reg[31]_i_18_n_15 ,\empty_81_fu_176_reg[31]_i_18_n_16 ,\empty_81_fu_176_reg[31]_i_18_n_17 ,\empty_81_fu_176_reg[31]_i_18_n_18 }),
        .DI({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(ap_clk_1),
        .S({\empty_81_fu_176[31]_i_27_n_11 ,\empty_81_fu_176[31]_i_28_n_11 ,\empty_81_fu_176[31]_i_29_n_11 ,\empty_81_fu_176[31]_i_30_n_11 ,\empty_81_fu_176[31]_i_31_n_11 ,\empty_81_fu_176[31]_i_32_n_11 ,\empty_81_fu_176[31]_i_33_n_11 ,\empty_81_fu_176[31]_i_34_n_11 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[39]_i_18 
       (.CI(\empty_81_fu_176_reg[39]_i_20_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_81_fu_176_reg[39]_i_18_CO_UNCONNECTED [7:2],CO,\NLW_empty_81_fu_176_reg[39]_i_18_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_81_fu_176[39]_i_23_n_11 }),
        .O({\NLW_empty_81_fu_176_reg[39]_i_18_O_UNCONNECTED [7:1],\empty_81_fu_176[39]_i_24_0 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\empty_81_fu_176[39]_i_24_n_11 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[39]_i_20 
       (.CI(\empty_81_fu_176_reg[31]_i_18_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[39]_i_20_n_11 ,\empty_81_fu_176_reg[39]_i_20_n_12 ,\empty_81_fu_176_reg[39]_i_20_n_13 ,\empty_81_fu_176_reg[39]_i_20_n_14 ,\empty_81_fu_176_reg[39]_i_20_n_15 ,\empty_81_fu_176_reg[39]_i_20_n_16 ,\empty_81_fu_176_reg[39]_i_20_n_17 ,\empty_81_fu_176_reg[39]_i_20_n_18 }),
        .DI({p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92}),
        .O(ap_clk_2),
        .S({\empty_81_fu_176[39]_i_25_n_11 ,\empty_81_fu_176[39]_i_26_n_11 ,\empty_81_fu_176[39]_i_27_n_11 ,\empty_81_fu_176[39]_i_28_n_11 ,\empty_81_fu_176[39]_i_29_n_11 ,\empty_81_fu_176[39]_i_30_n_11 ,\empty_81_fu_176[39]_i_31_n_11 ,\empty_81_fu_176[39]_i_32_n_11 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
   (D,
    \icmp_ln40_12_reg_1493_reg[0] ,
    LARc_q1,
    \icmp_ln40_12_reg_1493_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_12_reg_1493_reg[0] ;
  input [15:0]LARc_q1;
  input \icmp_ln40_12_reg_1493_reg[0]_0 ;
  input [0:0]Q;

  wire [6:0]D;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire \icmp_ln40_12_reg_1493[0]_i_2_n_11 ;
  wire \icmp_ln40_12_reg_1493[0]_i_3_n_11 ;
  wire \icmp_ln40_12_reg_1493_reg[0] ;
  wire \icmp_ln40_12_reg_1493_reg[0]_0 ;
  wire [15:1]sext_ln39_9_fu_839_p1;
  wire \tmp_4_reg_1498[0]_i_2_n_11 ;
  wire \tmp_4_reg_1498[2]_i_2_n_11 ;
  wire \tmp_4_reg_1498[2]_i_3_n_11 ;
  wire \tmp_4_reg_1498[6]_i_2_n_11 ;
  wire \tmp_4_reg_1498[6]_i_3_n_11 ;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln40_12_reg_1493[0]_i_1 
       (.I0(\icmp_ln40_12_reg_1493_reg[0]_0 ),
        .I1(\icmp_ln40_12_reg_1493[0]_i_2_n_11 ),
        .I2(\icmp_ln40_12_reg_1493[0]_i_3_n_11 ),
        .I3(Q),
        .O(\icmp_ln40_12_reg_1493_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \icmp_ln40_12_reg_1493[0]_i_2 
       (.I0(sext_ln39_9_fu_839_p1[15]),
        .I1(sext_ln39_9_fu_839_p1[13]),
        .I2(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[12]),
        .I4(sext_ln39_9_fu_839_p1[14]),
        .O(\icmp_ln40_12_reg_1493[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0440000044400000)) 
    \icmp_ln40_12_reg_1493[0]_i_3 
       (.I0(\tmp_4_reg_1498[6]_i_3_n_11 ),
        .I1(sext_ln39_9_fu_839_p1[14]),
        .I2(sext_ln39_9_fu_839_p1[12]),
        .I3(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I4(sext_ln39_9_fu_839_p1[13]),
        .I5(sext_ln39_9_fu_839_p1[15]),
        .O(\icmp_ln40_12_reg_1493[0]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h55A6)) 
    \tmp_4_reg_1498[0]_i_1 
       (.I0(sext_ln39_9_fu_839_p1[9]),
        .I1(sext_ln39_9_fu_839_p1[7]),
        .I2(\tmp_4_reg_1498[0]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[8]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \tmp_4_reg_1498[0]_i_2 
       (.I0(sext_ln39_9_fu_839_p1[5]),
        .I1(sext_ln39_9_fu_839_p1[3]),
        .I2(sext_ln39_9_fu_839_p1[1]),
        .I3(sext_ln39_9_fu_839_p1[4]),
        .I4(sext_ln39_9_fu_839_p1[2]),
        .I5(sext_ln39_9_fu_839_p1[6]),
        .O(\tmp_4_reg_1498[0]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h666A0000)) 
    \tmp_4_reg_1498[1]_i_1 
       (.I0(sext_ln39_9_fu_839_p1[10]),
        .I1(sext_ln39_9_fu_839_p1[9]),
        .I2(sext_ln39_9_fu_839_p1[8]),
        .I3(\tmp_4_reg_1498[2]_i_2_n_11 ),
        .I4(\tmp_4_reg_1498[2]_i_3_n_11 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h666AAAAA00000000)) 
    \tmp_4_reg_1498[2]_i_1 
       (.I0(sext_ln39_9_fu_839_p1[11]),
        .I1(sext_ln39_9_fu_839_p1[9]),
        .I2(\tmp_4_reg_1498[2]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[8]),
        .I4(sext_ln39_9_fu_839_p1[10]),
        .I5(\tmp_4_reg_1498[2]_i_3_n_11 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_1498[2]_i_2 
       (.I0(sext_ln39_9_fu_839_p1[7]),
        .I1(\tmp_4_reg_1498[0]_i_2_n_11 ),
        .O(\tmp_4_reg_1498[2]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tmp_4_reg_1498[2]_i_3 
       (.I0(sext_ln39_9_fu_839_p1[15]),
        .I1(sext_ln39_9_fu_839_p1[13]),
        .I2(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[12]),
        .I4(sext_ln39_9_fu_839_p1[14]),
        .O(\tmp_4_reg_1498[2]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h08FFFF00F70000FF)) 
    \tmp_4_reg_1498[3]_i_1 
       (.I0(sext_ln39_9_fu_839_p1[14]),
        .I1(sext_ln39_9_fu_839_p1[13]),
        .I2(sext_ln39_9_fu_839_p1[15]),
        .I3(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I4(sext_ln39_9_fu_839_p1[12]),
        .I5(\tmp_4_reg_1498[6]_i_3_n_11 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h399CB99C399C399C)) 
    \tmp_4_reg_1498[4]_i_1 
       (.I0(\tmp_4_reg_1498[6]_i_3_n_11 ),
        .I1(sext_ln39_9_fu_839_p1[13]),
        .I2(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[12]),
        .I4(sext_ln39_9_fu_839_p1[15]),
        .I5(sext_ln39_9_fu_839_p1[14]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h399CCCCCB99CCCCC)) 
    \tmp_4_reg_1498[5]_i_1 
       (.I0(\tmp_4_reg_1498[6]_i_3_n_11 ),
        .I1(sext_ln39_9_fu_839_p1[14]),
        .I2(sext_ln39_9_fu_839_p1[12]),
        .I3(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I4(sext_ln39_9_fu_839_p1[13]),
        .I5(sext_ln39_9_fu_839_p1[15]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2AAAAAAA666AAAAA)) 
    \tmp_4_reg_1498[6]_i_1 
       (.I0(sext_ln39_9_fu_839_p1[15]),
        .I1(sext_ln39_9_fu_839_p1[13]),
        .I2(\tmp_4_reg_1498[6]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[12]),
        .I4(sext_ln39_9_fu_839_p1[14]),
        .I5(\tmp_4_reg_1498[6]_i_3_n_11 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \tmp_4_reg_1498[6]_i_2 
       (.I0(sext_ln39_9_fu_839_p1[11]),
        .I1(sext_ln39_9_fu_839_p1[9]),
        .I2(sext_ln39_9_fu_839_p1[7]),
        .I3(\tmp_4_reg_1498[0]_i_2_n_11 ),
        .I4(sext_ln39_9_fu_839_p1[8]),
        .I5(sext_ln39_9_fu_839_p1[10]),
        .O(\tmp_4_reg_1498[6]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hF77FFFFF00000000)) 
    \tmp_4_reg_1498[6]_i_3 
       (.I0(sext_ln39_9_fu_839_p1[11]),
        .I1(sext_ln39_9_fu_839_p1[9]),
        .I2(\tmp_4_reg_1498[2]_i_2_n_11 ),
        .I3(sext_ln39_9_fu_839_p1[8]),
        .I4(sext_ln39_9_fu_839_p1[10]),
        .I5(\tmp_4_reg_1498[2]_i_3_n_11 ),
        .O(\tmp_4_reg_1498[6]_i_3_n_11 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_9_fu_839_p1,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6
   (D,
    \icmp_ln40_16_reg_1523_reg[0] ,
    S,
    DI,
    LARc_q1,
    CO,
    \icmp_ln40_16_reg_1523_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_16_reg_1523_reg[0] ;
  output [1:0]S;
  output [0:0]DI;
  input [15:0]LARc_q1;
  input [0:0]CO;
  input \icmp_ln40_16_reg_1523_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire [1:0]S;
  wire icmp_ln40_15_fu_1169_p2_carry_i_4_n_11;
  wire \icmp_ln40_16_reg_1523_reg[0] ;
  wire \icmp_ln40_16_reg_1523_reg[0]_0 ;
  wire [15:0]sext_ln39_13_fu_1159_p1;
  wire \tmp_6_reg_1528[2]_i_2_n_11 ;
  wire \tmp_6_reg_1528[2]_i_3_n_11 ;
  wire \tmp_6_reg_1528[5]_i_2_n_11 ;
  wire \tmp_6_reg_1528[5]_i_3_n_11 ;
  wire \tmp_6_reg_1528[6]_i_2_n_11 ;
  wire \tmp_6_reg_1528[6]_i_3_n_11 ;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h04FB)) 
    icmp_ln40_15_fu_1169_p2_carry_i_1
       (.I0(sext_ln39_13_fu_1159_p1[13]),
        .I1(icmp_ln40_15_fu_1169_p2_carry_i_4_n_11),
        .I2(sext_ln39_13_fu_1159_p1[14]),
        .I3(sext_ln39_13_fu_1159_p1[15]),
        .O(DI));
  LUT4 #(
    .INIT(16'hAABA)) 
    icmp_ln40_15_fu_1169_p2_carry_i_2
       (.I0(sext_ln39_13_fu_1159_p1[15]),
        .I1(sext_ln39_13_fu_1159_p1[13]),
        .I2(icmp_ln40_15_fu_1169_p2_carry_i_4_n_11),
        .I3(sext_ln39_13_fu_1159_p1[14]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln40_15_fu_1169_p2_carry_i_3
       (.I0(sext_ln39_13_fu_1159_p1[15]),
        .I1(sext_ln39_13_fu_1159_p1[13]),
        .I2(icmp_ln40_15_fu_1169_p2_carry_i_4_n_11),
        .I3(sext_ln39_13_fu_1159_p1[14]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    icmp_ln40_15_fu_1169_p2_carry_i_4
       (.I0(sext_ln39_13_fu_1159_p1[11]),
        .I1(sext_ln39_13_fu_1159_p1[8]),
        .I2(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I3(sext_ln39_13_fu_1159_p1[9]),
        .I4(sext_ln39_13_fu_1159_p1[10]),
        .I5(sext_ln39_13_fu_1159_p1[12]),
        .O(icmp_ln40_15_fu_1169_p2_carry_i_4_n_11));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln40_16_reg_1523[0]_i_1 
       (.I0(\icmp_ln40_16_reg_1523_reg[0]_0 ),
        .I1(\tmp_6_reg_1528[6]_i_2_n_11 ),
        .I2(\tmp_6_reg_1528[6]_i_3_n_11 ),
        .I3(Q),
        .O(\icmp_ln40_16_reg_1523_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \tmp_6_reg_1528[0]_i_1 
       (.I0(CO),
        .I1(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I2(sext_ln39_13_fu_1159_p1[8]),
        .I3(sext_ln39_13_fu_1159_p1[9]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h0000AA9A)) 
    \tmp_6_reg_1528[1]_i_1 
       (.I0(sext_ln39_13_fu_1159_p1[10]),
        .I1(sext_ln39_13_fu_1159_p1[8]),
        .I2(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I3(sext_ln39_13_fu_1159_p1[9]),
        .I4(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAA9AA)) 
    \tmp_6_reg_1528[2]_i_1 
       (.I0(sext_ln39_13_fu_1159_p1[11]),
        .I1(sext_ln39_13_fu_1159_p1[10]),
        .I2(sext_ln39_13_fu_1159_p1[9]),
        .I3(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I4(sext_ln39_13_fu_1159_p1[8]),
        .I5(CO),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h0D)) 
    \tmp_6_reg_1528[2]_i_2 
       (.I0(sext_ln39_13_fu_1159_p1[6]),
        .I1(\tmp_6_reg_1528[2]_i_3_n_11 ),
        .I2(sext_ln39_13_fu_1159_p1[7]),
        .O(\tmp_6_reg_1528[2]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h000000005555777F)) 
    \tmp_6_reg_1528[2]_i_3 
       (.I0(sext_ln39_13_fu_1159_p1[4]),
        .I1(sext_ln39_13_fu_1159_p1[2]),
        .I2(sext_ln39_13_fu_1159_p1[1]),
        .I3(sext_ln39_13_fu_1159_p1[0]),
        .I4(sext_ln39_13_fu_1159_p1[3]),
        .I5(sext_ln39_13_fu_1159_p1[5]),
        .O(\tmp_6_reg_1528[2]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAA96)) 
    \tmp_6_reg_1528[3]_i_1 
       (.I0(\tmp_6_reg_1528[5]_i_2_n_11 ),
        .I1(sext_ln39_13_fu_1159_p1[12]),
        .I2(\tmp_6_reg_1528[5]_i_3_n_11 ),
        .I3(CO),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h0000C96C)) 
    \tmp_6_reg_1528[4]_i_1 
       (.I0(\tmp_6_reg_1528[5]_i_2_n_11 ),
        .I1(sext_ln39_13_fu_1159_p1[13]),
        .I2(sext_ln39_13_fu_1159_p1[12]),
        .I3(\tmp_6_reg_1528[5]_i_3_n_11 ),
        .I4(CO),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3012303030302130)) 
    \tmp_6_reg_1528[5]_i_1 
       (.I0(\tmp_6_reg_1528[5]_i_2_n_11 ),
        .I1(CO),
        .I2(sext_ln39_13_fu_1159_p1[14]),
        .I3(\tmp_6_reg_1528[5]_i_3_n_11 ),
        .I4(sext_ln39_13_fu_1159_p1[12]),
        .I5(sext_ln39_13_fu_1159_p1[13]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \tmp_6_reg_1528[5]_i_2 
       (.I0(CO),
        .I1(sext_ln39_13_fu_1159_p1[8]),
        .I2(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I3(sext_ln39_13_fu_1159_p1[9]),
        .I4(sext_ln39_13_fu_1159_p1[10]),
        .I5(sext_ln39_13_fu_1159_p1[11]),
        .O(\tmp_6_reg_1528[5]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h00001011)) 
    \tmp_6_reg_1528[5]_i_3 
       (.I0(sext_ln39_13_fu_1159_p1[10]),
        .I1(sext_ln39_13_fu_1159_p1[9]),
        .I2(\tmp_6_reg_1528[2]_i_2_n_11 ),
        .I3(sext_ln39_13_fu_1159_p1[8]),
        .I4(sext_ln39_13_fu_1159_p1[11]),
        .O(\tmp_6_reg_1528[5]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_6_reg_1528[6]_i_1 
       (.I0(\tmp_6_reg_1528[6]_i_2_n_11 ),
        .I1(CO),
        .I2(\tmp_6_reg_1528[6]_i_3_n_11 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFDFF)) 
    \tmp_6_reg_1528[6]_i_2 
       (.I0(\tmp_6_reg_1528[5]_i_2_n_11 ),
        .I1(CO),
        .I2(sext_ln39_13_fu_1159_p1[14]),
        .I3(\tmp_6_reg_1528[5]_i_3_n_11 ),
        .I4(sext_ln39_13_fu_1159_p1[12]),
        .I5(sext_ln39_13_fu_1159_p1[13]),
        .O(\tmp_6_reg_1528[6]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \tmp_6_reg_1528[6]_i_3 
       (.I0(sext_ln39_13_fu_1159_p1[13]),
        .I1(icmp_ln40_15_fu_1169_p2_carry_i_4_n_11),
        .I2(sext_ln39_13_fu_1159_p1[14]),
        .I3(sext_ln39_13_fu_1159_p1[15]),
        .O(\tmp_6_reg_1528[6]_i_3_n_11 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_13_fu_1159_p1,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7
   (D,
    \icmp_ln40_18_reg_1533_reg[0] ,
    S,
    DI,
    LARc_q0,
    CO,
    \icmp_ln40_18_reg_1533_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_18_reg_1533_reg[0] ;
  output [1:0]S;
  output [0:0]DI;
  input [15:0]LARc_q0;
  input [0:0]CO;
  input \icmp_ln40_18_reg_1533_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q0;
  wire [0:0]Q;
  wire [1:0]S;
  wire \icmp_ln40_18_reg_1533[0]_i_2_n_11 ;
  wire \icmp_ln40_18_reg_1533[0]_i_3_n_11 ;
  wire \icmp_ln40_18_reg_1533_reg[0] ;
  wire \icmp_ln40_18_reg_1533_reg[0]_0 ;
  wire [15:3]sext_ln39_15_fu_1243_p1;
  wire \tmp_7_reg_1538[2]_i_2_n_11 ;
  wire \tmp_7_reg_1538[3]_i_2_n_11 ;
  wire \tmp_7_reg_1538[5]_i_2_n_11 ;
  wire \tmp_7_reg_1538[5]_i_3_n_11 ;
  wire \tmp_7_reg_1538[6]_i_2_n_11 ;
  wire \tmp_7_reg_1538[6]_i_3_n_11 ;
  wire \tmp_7_reg_1538[6]_i_4_n_11 ;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h04FB)) 
    icmp_ln40_17_fu_1253_p2_carry_i_1
       (.I0(sext_ln39_15_fu_1243_p1[14]),
        .I1(\tmp_7_reg_1538[6]_i_3_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[13]),
        .I3(sext_ln39_15_fu_1243_p1[15]),
        .O(DI));
  LUT4 #(
    .INIT(16'hAABA)) 
    icmp_ln40_17_fu_1253_p2_carry_i_2
       (.I0(sext_ln39_15_fu_1243_p1[15]),
        .I1(sext_ln39_15_fu_1243_p1[14]),
        .I2(\tmp_7_reg_1538[6]_i_3_n_11 ),
        .I3(sext_ln39_15_fu_1243_p1[13]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h08A2)) 
    icmp_ln40_17_fu_1253_p2_carry_i_3
       (.I0(sext_ln39_15_fu_1243_p1[15]),
        .I1(\tmp_7_reg_1538[6]_i_3_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[13]),
        .I3(sext_ln39_15_fu_1243_p1[14]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h0C00AAAA)) 
    \icmp_ln40_18_reg_1533[0]_i_1 
       (.I0(\icmp_ln40_18_reg_1533_reg[0]_0 ),
        .I1(\icmp_ln40_18_reg_1533[0]_i_2_n_11 ),
        .I2(CO),
        .I3(\icmp_ln40_18_reg_1533[0]_i_3_n_11 ),
        .I4(Q),
        .O(\icmp_ln40_18_reg_1533_reg[0] ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \icmp_ln40_18_reg_1533[0]_i_2 
       (.I0(sext_ln39_15_fu_1243_p1[14]),
        .I1(\tmp_7_reg_1538[6]_i_3_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[13]),
        .I3(sext_ln39_15_fu_1243_p1[15]),
        .O(\icmp_ln40_18_reg_1533[0]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'h0000200400000000)) 
    \icmp_ln40_18_reg_1533[0]_i_3 
       (.I0(sext_ln39_15_fu_1243_p1[14]),
        .I1(\tmp_7_reg_1538[5]_i_3_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[12]),
        .I3(sext_ln39_15_fu_1243_p1[13]),
        .I4(CO),
        .I5(\tmp_7_reg_1538[5]_i_2_n_11 ),
        .O(\icmp_ln40_18_reg_1533[0]_i_3_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4414)) 
    \tmp_7_reg_1538[0]_i_1 
       (.I0(CO),
        .I1(sext_ln39_15_fu_1243_p1[9]),
        .I2(sext_ln39_15_fu_1243_p1[8]),
        .I3(\tmp_7_reg_1538[2]_i_2_n_11 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00005955)) 
    \tmp_7_reg_1538[1]_i_1 
       (.I0(sext_ln39_15_fu_1243_p1[10]),
        .I1(sext_ln39_15_fu_1243_p1[9]),
        .I2(\tmp_7_reg_1538[2]_i_2_n_11 ),
        .I3(sext_ln39_15_fu_1243_p1[8]),
        .I4(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000AAAA5955)) 
    \tmp_7_reg_1538[2]_i_1 
       (.I0(sext_ln39_15_fu_1243_p1[11]),
        .I1(sext_ln39_15_fu_1243_p1[8]),
        .I2(\tmp_7_reg_1538[2]_i_2_n_11 ),
        .I3(sext_ln39_15_fu_1243_p1[9]),
        .I4(sext_ln39_15_fu_1243_p1[10]),
        .I5(CO),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \tmp_7_reg_1538[2]_i_2 
       (.I0(sext_ln39_15_fu_1243_p1[4]),
        .I1(sext_ln39_15_fu_1243_p1[5]),
        .I2(sext_ln39_15_fu_1243_p1[3]),
        .I3(sext_ln39_15_fu_1243_p1[6]),
        .I4(sext_ln39_15_fu_1243_p1[7]),
        .O(\tmp_7_reg_1538[2]_i_2_n_11 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_7_reg_1538[3]_i_1 
       (.I0(\tmp_7_reg_1538[5]_i_2_n_11 ),
        .I1(\tmp_7_reg_1538[3]_i_2_n_11 ),
        .I2(CO),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h0455FBAA)) 
    \tmp_7_reg_1538[3]_i_2 
       (.I0(sext_ln39_15_fu_1243_p1[11]),
        .I1(\tmp_7_reg_1538[6]_i_4_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[9]),
        .I3(sext_ln39_15_fu_1243_p1[10]),
        .I4(sext_ln39_15_fu_1243_p1[12]),
        .O(\tmp_7_reg_1538[3]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'h30A99A30)) 
    \tmp_7_reg_1538[4]_i_1 
       (.I0(\tmp_7_reg_1538[5]_i_2_n_11 ),
        .I1(CO),
        .I2(sext_ln39_15_fu_1243_p1[13]),
        .I3(sext_ln39_15_fu_1243_p1[12]),
        .I4(\tmp_7_reg_1538[5]_i_3_n_11 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3030123030213030)) 
    \tmp_7_reg_1538[5]_i_1 
       (.I0(\tmp_7_reg_1538[5]_i_2_n_11 ),
        .I1(CO),
        .I2(sext_ln39_15_fu_1243_p1[14]),
        .I3(sext_ln39_15_fu_1243_p1[13]),
        .I4(\tmp_7_reg_1538[5]_i_3_n_11 ),
        .I5(sext_ln39_15_fu_1243_p1[12]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000100400)) 
    \tmp_7_reg_1538[5]_i_2 
       (.I0(sext_ln39_15_fu_1243_p1[11]),
        .I1(sext_ln39_15_fu_1243_p1[8]),
        .I2(\tmp_7_reg_1538[2]_i_2_n_11 ),
        .I3(sext_ln39_15_fu_1243_p1[9]),
        .I4(sext_ln39_15_fu_1243_p1[10]),
        .I5(CO),
        .O(\tmp_7_reg_1538[5]_i_2_n_11 ));
  LUT4 #(
    .INIT(16'h0455)) 
    \tmp_7_reg_1538[5]_i_3 
       (.I0(sext_ln39_15_fu_1243_p1[11]),
        .I1(\tmp_7_reg_1538[6]_i_4_n_11 ),
        .I2(sext_ln39_15_fu_1243_p1[9]),
        .I3(sext_ln39_15_fu_1243_p1[10]),
        .O(\tmp_7_reg_1538[5]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFAFAF6FAFAF9FAFA)) 
    \tmp_7_reg_1538[6]_i_1 
       (.I0(sext_ln39_15_fu_1243_p1[15]),
        .I1(\tmp_7_reg_1538[6]_i_2_n_11 ),
        .I2(CO),
        .I3(sext_ln39_15_fu_1243_p1[13]),
        .I4(\tmp_7_reg_1538[6]_i_3_n_11 ),
        .I5(sext_ln39_15_fu_1243_p1[14]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8888888882228282)) 
    \tmp_7_reg_1538[6]_i_2 
       (.I0(\tmp_7_reg_1538[5]_i_2_n_11 ),
        .I1(sext_ln39_15_fu_1243_p1[12]),
        .I2(sext_ln39_15_fu_1243_p1[10]),
        .I3(sext_ln39_15_fu_1243_p1[9]),
        .I4(\tmp_7_reg_1538[6]_i_4_n_11 ),
        .I5(sext_ln39_15_fu_1243_p1[11]),
        .O(\tmp_7_reg_1538[6]_i_2_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000075)) 
    \tmp_7_reg_1538[6]_i_3 
       (.I0(sext_ln39_15_fu_1243_p1[10]),
        .I1(sext_ln39_15_fu_1243_p1[9]),
        .I2(\tmp_7_reg_1538[6]_i_4_n_11 ),
        .I3(sext_ln39_15_fu_1243_p1[11]),
        .I4(sext_ln39_15_fu_1243_p1[12]),
        .O(\tmp_7_reg_1538[6]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'h0000000015555555)) 
    \tmp_7_reg_1538[6]_i_4 
       (.I0(sext_ln39_15_fu_1243_p1[7]),
        .I1(sext_ln39_15_fu_1243_p1[6]),
        .I2(sext_ln39_15_fu_1243_p1[3]),
        .I3(sext_ln39_15_fu_1243_p1[5]),
        .I4(sext_ln39_15_fu_1243_p1[4]),
        .I5(sext_ln39_15_fu_1243_p1[8]),
        .O(\tmp_7_reg_1538[6]_i_4_n_11 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_15_fu_1243_p1,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1
   (P,
    CEB2,
    B,
    D,
    \add_ln119_1_reg_2414_reg[61] ,
    ap_clk,
    Q,
    \empty_81_fu_176_reg[39] ,
    \empty_81_fu_176_reg[39]_0 ,
    \empty_81_fu_176_reg[7] ,
    O,
    \empty_81_fu_176_reg[39]_1 ,
    \empty_81_fu_176_reg[15] ,
    \empty_81_fu_176_reg[23] ,
    \empty_81_fu_176_reg[23]_0 ,
    \empty_81_fu_176_reg[31] ,
    CO,
    \empty_81_fu_176_reg[39]_2 ,
    indata_q1,
    indata_q0,
    \add_ln119_1_reg_2414_reg[63] ,
    S,
    \add_ln119_1_reg_2414_reg[47] ,
    \add_ln119_1_reg_2414_reg[55] ,
    \add_ln119_1_reg_2414_reg[63]_0 ,
    \empty_81_fu_176_reg[7]_0 ,
    DI,
    \empty_81_fu_176_reg[39]_3 ,
    \empty_81_fu_176_reg[47] ,
    \empty_81_fu_176_reg[47]_0 ,
    \empty_81_fu_176_reg[55] ,
    \empty_81_fu_176_reg[55]_0 ,
    \empty_81_fu_176_reg[63] ,
    \empty_81_fu_176_reg[63]_0 ,
    \empty_81_fu_176_reg[7]_1 ,
    \empty_81_fu_176_reg[7]_2 ,
    \empty_81_fu_176_reg[7]_3 ,
    \empty_81_fu_176_reg[7]_4 ,
    \empty_81_fu_176_reg[7]_5 ,
    \empty_81_fu_176_reg[7]_6 ,
    \empty_81_fu_176_reg[7]_7 ,
    \empty_81_fu_176_reg[15]_0 ,
    \empty_81_fu_176_reg[15]_1 ,
    \empty_81_fu_176_reg[15]_2 ,
    \empty_81_fu_176_reg[15]_3 ,
    \empty_81_fu_176_reg[15]_4 ,
    \empty_81_fu_176_reg[15]_5 ,
    \empty_81_fu_176_reg[15]_6 ,
    \empty_81_fu_176_reg[15]_7 ,
    \empty_81_fu_176_reg[23]_1 ,
    \empty_81_fu_176_reg[23]_2 ,
    \empty_81_fu_176_reg[23]_3 ,
    \empty_81_fu_176_reg[23]_4 ,
    \empty_81_fu_176_reg[23]_5 ,
    \empty_81_fu_176_reg[23]_6 ,
    \empty_81_fu_176_reg[23]_7 ,
    \empty_81_fu_176_reg[23]_8 ,
    \empty_81_fu_176_reg[31]_0 ,
    \empty_81_fu_176_reg[31]_1 ,
    \empty_81_fu_176_reg[31]_2 ,
    \empty_81_fu_176_reg[31]_3 ,
    \empty_81_fu_176_reg[31]_4 ,
    \empty_81_fu_176_reg[31]_5 ,
    \empty_81_fu_176_reg[31]_6 ,
    \empty_81_fu_176_reg[31]_7 ,
    \empty_81_fu_176_reg[39]_4 ,
    \empty_81_fu_176_reg[39]_5 );
  output [1:0]P;
  output CEB2;
  output [15:0]B;
  output [63:0]D;
  output [63:0]\add_ln119_1_reg_2414_reg[61] ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\empty_81_fu_176_reg[39] ;
  input [33:0]\empty_81_fu_176_reg[39]_0 ;
  input \empty_81_fu_176_reg[7] ;
  input [7:0]O;
  input [32:0]\empty_81_fu_176_reg[39]_1 ;
  input [7:0]\empty_81_fu_176_reg[15] ;
  input [7:0]\empty_81_fu_176_reg[23] ;
  input \empty_81_fu_176_reg[23]_0 ;
  input [7:0]\empty_81_fu_176_reg[31] ;
  input [0:0]CO;
  input \empty_81_fu_176_reg[39]_2 ;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [61:0]\add_ln119_1_reg_2414_reg[63] ;
  input [6:0]S;
  input [7:0]\add_ln119_1_reg_2414_reg[47] ;
  input [7:0]\add_ln119_1_reg_2414_reg[55] ;
  input [7:0]\add_ln119_1_reg_2414_reg[63]_0 ;
  input [0:0]\empty_81_fu_176_reg[7]_0 ;
  input [4:0]DI;
  input [5:0]\empty_81_fu_176_reg[39]_3 ;
  input [7:0]\empty_81_fu_176_reg[47] ;
  input [7:0]\empty_81_fu_176_reg[47]_0 ;
  input [7:0]\empty_81_fu_176_reg[55] ;
  input [7:0]\empty_81_fu_176_reg[55]_0 ;
  input [6:0]\empty_81_fu_176_reg[63] ;
  input [7:0]\empty_81_fu_176_reg[63]_0 ;
  input \empty_81_fu_176_reg[7]_1 ;
  input \empty_81_fu_176_reg[7]_2 ;
  input \empty_81_fu_176_reg[7]_3 ;
  input \empty_81_fu_176_reg[7]_4 ;
  input \empty_81_fu_176_reg[7]_5 ;
  input \empty_81_fu_176_reg[7]_6 ;
  input \empty_81_fu_176_reg[7]_7 ;
  input \empty_81_fu_176_reg[15]_0 ;
  input \empty_81_fu_176_reg[15]_1 ;
  input \empty_81_fu_176_reg[15]_2 ;
  input \empty_81_fu_176_reg[15]_3 ;
  input \empty_81_fu_176_reg[15]_4 ;
  input \empty_81_fu_176_reg[15]_5 ;
  input \empty_81_fu_176_reg[15]_6 ;
  input \empty_81_fu_176_reg[15]_7 ;
  input \empty_81_fu_176_reg[23]_1 ;
  input \empty_81_fu_176_reg[23]_2 ;
  input \empty_81_fu_176_reg[23]_3 ;
  input \empty_81_fu_176_reg[23]_4 ;
  input \empty_81_fu_176_reg[23]_5 ;
  input \empty_81_fu_176_reg[23]_6 ;
  input \empty_81_fu_176_reg[23]_7 ;
  input \empty_81_fu_176_reg[23]_8 ;
  input \empty_81_fu_176_reg[31]_0 ;
  input \empty_81_fu_176_reg[31]_1 ;
  input \empty_81_fu_176_reg[31]_2 ;
  input \empty_81_fu_176_reg[31]_3 ;
  input \empty_81_fu_176_reg[31]_4 ;
  input \empty_81_fu_176_reg[31]_5 ;
  input \empty_81_fu_176_reg[31]_6 ;
  input \empty_81_fu_176_reg[31]_7 ;
  input [0:0]\empty_81_fu_176_reg[39]_4 ;
  input \empty_81_fu_176_reg[39]_5 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [63:0]D;
  wire [4:0]DI;
  wire [7:0]O;
  wire [1:0]P;
  wire [1:0]Q;
  wire [6:0]S;
  wire \add_ln119_1_reg_2414[15]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[15]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[23]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[31]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_10_n_11 ;
  wire \add_ln119_1_reg_2414[39]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_2_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_3_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_4_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_5_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_6_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_7_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_8_n_11 ;
  wire \add_ln119_1_reg_2414[7]_i_9_n_11 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[15]_i_1_n_18 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[23]_i_1_n_18 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[31]_i_1_n_18 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[39]_i_1_n_18 ;
  wire [7:0]\add_ln119_1_reg_2414_reg[47] ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[47]_i_1_n_18 ;
  wire [7:0]\add_ln119_1_reg_2414_reg[55] ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[55]_i_1_n_18 ;
  wire [63:0]\add_ln119_1_reg_2414_reg[61] ;
  wire [61:0]\add_ln119_1_reg_2414_reg[63] ;
  wire [7:0]\add_ln119_1_reg_2414_reg[63]_0 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[63]_i_1_n_18 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_11 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_12 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_13 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_14 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_15 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_16 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_17 ;
  wire \add_ln119_1_reg_2414_reg[7]_i_1_n_18 ;
  wire ap_clk;
  wire \empty_81_fu_176[15]_i_10_n_11 ;
  wire \empty_81_fu_176[15]_i_11_n_11 ;
  wire \empty_81_fu_176[15]_i_12_n_11 ;
  wire \empty_81_fu_176[15]_i_13_n_11 ;
  wire \empty_81_fu_176[15]_i_14_n_11 ;
  wire \empty_81_fu_176[15]_i_15_n_11 ;
  wire \empty_81_fu_176[15]_i_16_n_11 ;
  wire \empty_81_fu_176[15]_i_17_n_11 ;
  wire \empty_81_fu_176[15]_i_2_n_11 ;
  wire \empty_81_fu_176[15]_i_3_n_11 ;
  wire \empty_81_fu_176[15]_i_4_n_11 ;
  wire \empty_81_fu_176[15]_i_5_n_11 ;
  wire \empty_81_fu_176[15]_i_6_n_11 ;
  wire \empty_81_fu_176[15]_i_7_n_11 ;
  wire \empty_81_fu_176[15]_i_8_n_11 ;
  wire \empty_81_fu_176[15]_i_9_n_11 ;
  wire \empty_81_fu_176[23]_i_10_n_11 ;
  wire \empty_81_fu_176[23]_i_11_n_11 ;
  wire \empty_81_fu_176[23]_i_12_n_11 ;
  wire \empty_81_fu_176[23]_i_13_n_11 ;
  wire \empty_81_fu_176[23]_i_14_n_11 ;
  wire \empty_81_fu_176[23]_i_15_n_11 ;
  wire \empty_81_fu_176[23]_i_16_n_11 ;
  wire \empty_81_fu_176[23]_i_17_n_11 ;
  wire \empty_81_fu_176[23]_i_2_n_11 ;
  wire \empty_81_fu_176[23]_i_3_n_11 ;
  wire \empty_81_fu_176[23]_i_4_n_11 ;
  wire \empty_81_fu_176[23]_i_5_n_11 ;
  wire \empty_81_fu_176[23]_i_6_n_11 ;
  wire \empty_81_fu_176[23]_i_7_n_11 ;
  wire \empty_81_fu_176[23]_i_8_n_11 ;
  wire \empty_81_fu_176[23]_i_9_n_11 ;
  wire \empty_81_fu_176[31]_i_10_n_11 ;
  wire \empty_81_fu_176[31]_i_11_n_11 ;
  wire \empty_81_fu_176[31]_i_12_n_11 ;
  wire \empty_81_fu_176[31]_i_13_n_11 ;
  wire \empty_81_fu_176[31]_i_14_n_11 ;
  wire \empty_81_fu_176[31]_i_15_n_11 ;
  wire \empty_81_fu_176[31]_i_16_n_11 ;
  wire \empty_81_fu_176[31]_i_17_n_11 ;
  wire \empty_81_fu_176[31]_i_2_n_11 ;
  wire \empty_81_fu_176[31]_i_3_n_11 ;
  wire \empty_81_fu_176[31]_i_4_n_11 ;
  wire \empty_81_fu_176[31]_i_5_n_11 ;
  wire \empty_81_fu_176[31]_i_6_n_11 ;
  wire \empty_81_fu_176[31]_i_7_n_11 ;
  wire \empty_81_fu_176[31]_i_8_n_11 ;
  wire \empty_81_fu_176[31]_i_9_n_11 ;
  wire \empty_81_fu_176[39]_i_14_n_11 ;
  wire \empty_81_fu_176[39]_i_17_n_11 ;
  wire \empty_81_fu_176[39]_i_6_n_11 ;
  wire \empty_81_fu_176[39]_i_7_n_11 ;
  wire \empty_81_fu_176[39]_i_9_n_11 ;
  wire \empty_81_fu_176[7]_i_10_n_11 ;
  wire \empty_81_fu_176[7]_i_11_n_11 ;
  wire \empty_81_fu_176[7]_i_12_n_11 ;
  wire \empty_81_fu_176[7]_i_13_n_11 ;
  wire \empty_81_fu_176[7]_i_14_n_11 ;
  wire \empty_81_fu_176[7]_i_15_n_11 ;
  wire \empty_81_fu_176[7]_i_2_n_11 ;
  wire \empty_81_fu_176[7]_i_3_n_11 ;
  wire \empty_81_fu_176[7]_i_4_n_11 ;
  wire \empty_81_fu_176[7]_i_5_n_11 ;
  wire \empty_81_fu_176[7]_i_6_n_11 ;
  wire \empty_81_fu_176[7]_i_7_n_11 ;
  wire \empty_81_fu_176[7]_i_8_n_11 ;
  wire \empty_81_fu_176[7]_i_9_n_11 ;
  wire [7:0]\empty_81_fu_176_reg[15] ;
  wire \empty_81_fu_176_reg[15]_0 ;
  wire \empty_81_fu_176_reg[15]_1 ;
  wire \empty_81_fu_176_reg[15]_2 ;
  wire \empty_81_fu_176_reg[15]_3 ;
  wire \empty_81_fu_176_reg[15]_4 ;
  wire \empty_81_fu_176_reg[15]_5 ;
  wire \empty_81_fu_176_reg[15]_6 ;
  wire \empty_81_fu_176_reg[15]_7 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[15]_i_1_n_18 ;
  wire [7:0]\empty_81_fu_176_reg[23] ;
  wire \empty_81_fu_176_reg[23]_0 ;
  wire \empty_81_fu_176_reg[23]_1 ;
  wire \empty_81_fu_176_reg[23]_2 ;
  wire \empty_81_fu_176_reg[23]_3 ;
  wire \empty_81_fu_176_reg[23]_4 ;
  wire \empty_81_fu_176_reg[23]_5 ;
  wire \empty_81_fu_176_reg[23]_6 ;
  wire \empty_81_fu_176_reg[23]_7 ;
  wire \empty_81_fu_176_reg[23]_8 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[23]_i_1_n_18 ;
  wire [7:0]\empty_81_fu_176_reg[31] ;
  wire \empty_81_fu_176_reg[31]_0 ;
  wire \empty_81_fu_176_reg[31]_1 ;
  wire \empty_81_fu_176_reg[31]_2 ;
  wire \empty_81_fu_176_reg[31]_3 ;
  wire \empty_81_fu_176_reg[31]_4 ;
  wire \empty_81_fu_176_reg[31]_5 ;
  wire \empty_81_fu_176_reg[31]_6 ;
  wire \empty_81_fu_176_reg[31]_7 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[31]_i_1_n_18 ;
  wire [33:0]\empty_81_fu_176_reg[39] ;
  wire [33:0]\empty_81_fu_176_reg[39]_0 ;
  wire [32:0]\empty_81_fu_176_reg[39]_1 ;
  wire \empty_81_fu_176_reg[39]_2 ;
  wire [5:0]\empty_81_fu_176_reg[39]_3 ;
  wire [0:0]\empty_81_fu_176_reg[39]_4 ;
  wire \empty_81_fu_176_reg[39]_5 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_81_fu_176_reg[47] ;
  wire [7:0]\empty_81_fu_176_reg[47]_0 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_81_fu_176_reg[55] ;
  wire [7:0]\empty_81_fu_176_reg[55]_0 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_81_fu_176_reg[63] ;
  wire [7:0]\empty_81_fu_176_reg[63]_0 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[63]_i_1_n_18 ;
  wire \empty_81_fu_176_reg[7] ;
  wire [0:0]\empty_81_fu_176_reg[7]_0 ;
  wire \empty_81_fu_176_reg[7]_1 ;
  wire \empty_81_fu_176_reg[7]_2 ;
  wire \empty_81_fu_176_reg[7]_3 ;
  wire \empty_81_fu_176_reg[7]_4 ;
  wire \empty_81_fu_176_reg[7]_5 ;
  wire \empty_81_fu_176_reg[7]_6 ;
  wire \empty_81_fu_176_reg[7]_7 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_11 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_12 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_13 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_14 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_15 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_16 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_17 ;
  wire \empty_81_fu_176_reg[7]_i_1_n_18 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_add_ln119_1_reg_2414_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_81_fu_176_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_2 
       (.I0(\add_ln119_1_reg_2414_reg[63] [15]),
        .I1(tmp_product_n_101),
        .O(\add_ln119_1_reg_2414[15]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_3 
       (.I0(\add_ln119_1_reg_2414_reg[63] [14]),
        .I1(tmp_product_n_102),
        .O(\add_ln119_1_reg_2414[15]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_4 
       (.I0(\add_ln119_1_reg_2414_reg[63] [13]),
        .I1(tmp_product_n_103),
        .O(\add_ln119_1_reg_2414[15]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_5 
       (.I0(\add_ln119_1_reg_2414_reg[63] [12]),
        .I1(tmp_product_n_104),
        .O(\add_ln119_1_reg_2414[15]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_6 
       (.I0(\add_ln119_1_reg_2414_reg[63] [11]),
        .I1(tmp_product_n_105),
        .O(\add_ln119_1_reg_2414[15]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_7 
       (.I0(\add_ln119_1_reg_2414_reg[63] [10]),
        .I1(tmp_product_n_106),
        .O(\add_ln119_1_reg_2414[15]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_8 
       (.I0(\add_ln119_1_reg_2414_reg[63] [9]),
        .I1(tmp_product_n_107),
        .O(\add_ln119_1_reg_2414[15]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[15]_i_9 
       (.I0(\add_ln119_1_reg_2414_reg[63] [8]),
        .I1(tmp_product_n_108),
        .O(\add_ln119_1_reg_2414[15]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_2 
       (.I0(\add_ln119_1_reg_2414_reg[63] [23]),
        .I1(tmp_product_n_93),
        .O(\add_ln119_1_reg_2414[23]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_3 
       (.I0(\add_ln119_1_reg_2414_reg[63] [22]),
        .I1(tmp_product_n_94),
        .O(\add_ln119_1_reg_2414[23]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_4 
       (.I0(\add_ln119_1_reg_2414_reg[63] [21]),
        .I1(tmp_product_n_95),
        .O(\add_ln119_1_reg_2414[23]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_5 
       (.I0(\add_ln119_1_reg_2414_reg[63] [20]),
        .I1(tmp_product_n_96),
        .O(\add_ln119_1_reg_2414[23]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_6 
       (.I0(\add_ln119_1_reg_2414_reg[63] [19]),
        .I1(tmp_product_n_97),
        .O(\add_ln119_1_reg_2414[23]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_7 
       (.I0(\add_ln119_1_reg_2414_reg[63] [18]),
        .I1(tmp_product_n_98),
        .O(\add_ln119_1_reg_2414[23]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_8 
       (.I0(\add_ln119_1_reg_2414_reg[63] [17]),
        .I1(tmp_product_n_99),
        .O(\add_ln119_1_reg_2414[23]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[23]_i_9 
       (.I0(\add_ln119_1_reg_2414_reg[63] [16]),
        .I1(tmp_product_n_100),
        .O(\add_ln119_1_reg_2414[23]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_2 
       (.I0(P[1]),
        .I1(\add_ln119_1_reg_2414_reg[63] [31]),
        .O(\add_ln119_1_reg_2414[31]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_3 
       (.I0(\add_ln119_1_reg_2414_reg[63] [30]),
        .I1(tmp_product_n_86),
        .O(\add_ln119_1_reg_2414[31]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_4 
       (.I0(\add_ln119_1_reg_2414_reg[63] [29]),
        .I1(tmp_product_n_87),
        .O(\add_ln119_1_reg_2414[31]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_5 
       (.I0(\add_ln119_1_reg_2414_reg[63] [28]),
        .I1(tmp_product_n_88),
        .O(\add_ln119_1_reg_2414[31]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_6 
       (.I0(\add_ln119_1_reg_2414_reg[63] [27]),
        .I1(tmp_product_n_89),
        .O(\add_ln119_1_reg_2414[31]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_7 
       (.I0(\add_ln119_1_reg_2414_reg[63] [26]),
        .I1(tmp_product_n_90),
        .O(\add_ln119_1_reg_2414[31]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_8 
       (.I0(\add_ln119_1_reg_2414_reg[63] [25]),
        .I1(tmp_product_n_91),
        .O(\add_ln119_1_reg_2414[31]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[31]_i_9 
       (.I0(\add_ln119_1_reg_2414_reg[63] [24]),
        .I1(tmp_product_n_92),
        .O(\add_ln119_1_reg_2414[31]_i_9_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[39]_i_10 
       (.I0(P[1]),
        .I1(\add_ln119_1_reg_2414_reg[63] [32]),
        .O(\add_ln119_1_reg_2414[39]_i_10_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln119_1_reg_2414[39]_i_2 
       (.I0(P[1]),
        .O(\add_ln119_1_reg_2414[39]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_2 
       (.I0(\add_ln119_1_reg_2414_reg[63] [7]),
        .I1(tmp_product_n_109),
        .O(\add_ln119_1_reg_2414[7]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_3 
       (.I0(\add_ln119_1_reg_2414_reg[63] [6]),
        .I1(tmp_product_n_110),
        .O(\add_ln119_1_reg_2414[7]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_4 
       (.I0(\add_ln119_1_reg_2414_reg[63] [5]),
        .I1(tmp_product_n_111),
        .O(\add_ln119_1_reg_2414[7]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_5 
       (.I0(\add_ln119_1_reg_2414_reg[63] [4]),
        .I1(tmp_product_n_112),
        .O(\add_ln119_1_reg_2414[7]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_6 
       (.I0(\add_ln119_1_reg_2414_reg[63] [3]),
        .I1(tmp_product_n_113),
        .O(\add_ln119_1_reg_2414[7]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_7 
       (.I0(\add_ln119_1_reg_2414_reg[63] [2]),
        .I1(tmp_product_n_114),
        .O(\add_ln119_1_reg_2414[7]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_8 
       (.I0(\add_ln119_1_reg_2414_reg[63] [1]),
        .I1(tmp_product_n_115),
        .O(\add_ln119_1_reg_2414[7]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2414[7]_i_9 
       (.I0(\add_ln119_1_reg_2414_reg[63] [0]),
        .I1(P[0]),
        .O(\add_ln119_1_reg_2414[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[15]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[15]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[15]_i_1_n_18 }),
        .DI(\add_ln119_1_reg_2414_reg[63] [15:8]),
        .O(D[15:8]),
        .S({\add_ln119_1_reg_2414[15]_i_2_n_11 ,\add_ln119_1_reg_2414[15]_i_3_n_11 ,\add_ln119_1_reg_2414[15]_i_4_n_11 ,\add_ln119_1_reg_2414[15]_i_5_n_11 ,\add_ln119_1_reg_2414[15]_i_6_n_11 ,\add_ln119_1_reg_2414[15]_i_7_n_11 ,\add_ln119_1_reg_2414[15]_i_8_n_11 ,\add_ln119_1_reg_2414[15]_i_9_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[23]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[23]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[23]_i_1_n_18 }),
        .DI(\add_ln119_1_reg_2414_reg[63] [23:16]),
        .O(D[23:16]),
        .S({\add_ln119_1_reg_2414[23]_i_2_n_11 ,\add_ln119_1_reg_2414[23]_i_3_n_11 ,\add_ln119_1_reg_2414[23]_i_4_n_11 ,\add_ln119_1_reg_2414[23]_i_5_n_11 ,\add_ln119_1_reg_2414[23]_i_6_n_11 ,\add_ln119_1_reg_2414[23]_i_7_n_11 ,\add_ln119_1_reg_2414[23]_i_8_n_11 ,\add_ln119_1_reg_2414[23]_i_9_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[31]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[31]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[31]_i_1_n_18 }),
        .DI({P[1],\add_ln119_1_reg_2414_reg[63] [30:24]}),
        .O(D[31:24]),
        .S({\add_ln119_1_reg_2414[31]_i_2_n_11 ,\add_ln119_1_reg_2414[31]_i_3_n_11 ,\add_ln119_1_reg_2414[31]_i_4_n_11 ,\add_ln119_1_reg_2414[31]_i_5_n_11 ,\add_ln119_1_reg_2414[31]_i_6_n_11 ,\add_ln119_1_reg_2414[31]_i_7_n_11 ,\add_ln119_1_reg_2414[31]_i_8_n_11 ,\add_ln119_1_reg_2414[31]_i_9_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[39]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[39]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[39]_i_1_n_18 }),
        .DI({\add_ln119_1_reg_2414_reg[63] [38:32],\add_ln119_1_reg_2414[39]_i_2_n_11 }),
        .O(D[39:32]),
        .S({S,\add_ln119_1_reg_2414[39]_i_10_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[47]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[47]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[47]_i_1_n_18 }),
        .DI(\add_ln119_1_reg_2414_reg[63] [46:39]),
        .O(D[47:40]),
        .S(\add_ln119_1_reg_2414_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[55]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[55]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[55]_i_1_n_18 }),
        .DI(\add_ln119_1_reg_2414_reg[63] [54:47]),
        .O(D[55:48]),
        .S(\add_ln119_1_reg_2414_reg[55] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[63]_i_1 
       (.CI(\add_ln119_1_reg_2414_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln119_1_reg_2414_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln119_1_reg_2414_reg[63]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[63]_i_1_n_18 }),
        .DI({1'b0,\add_ln119_1_reg_2414_reg[63] [61:55]}),
        .O(D[63:56]),
        .S(\add_ln119_1_reg_2414_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2414_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2414_reg[7]_i_1_n_11 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_12 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_13 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_14 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_15 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_16 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_17 ,\add_ln119_1_reg_2414_reg[7]_i_1_n_18 }),
        .DI(\add_ln119_1_reg_2414_reg[63] [7:0]),
        .O(D[7:0]),
        .S({\add_ln119_1_reg_2414[7]_i_2_n_11 ,\add_ln119_1_reg_2414[7]_i_3_n_11 ,\add_ln119_1_reg_2414[7]_i_4_n_11 ,\add_ln119_1_reg_2414[7]_i_5_n_11 ,\add_ln119_1_reg_2414[7]_i_6_n_11 ,\add_ln119_1_reg_2414[7]_i_7_n_11 ,\add_ln119_1_reg_2414[7]_i_8_n_11 ,\add_ln119_1_reg_2414[7]_i_9_n_11 }));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_10 
       (.I0(\empty_81_fu_176[15]_i_2_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_7 ),
        .I2(tmp_product_n_101),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [7]),
        .I5(\empty_81_fu_176_reg[39]_1 [15]),
        .O(\empty_81_fu_176[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_11 
       (.I0(\empty_81_fu_176[15]_i_3_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_6 ),
        .I2(tmp_product_n_102),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [14]),
        .O(\empty_81_fu_176[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_12 
       (.I0(\empty_81_fu_176[15]_i_4_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_5 ),
        .I2(tmp_product_n_103),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [13]),
        .O(\empty_81_fu_176[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_13 
       (.I0(\empty_81_fu_176[15]_i_5_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_4 ),
        .I2(tmp_product_n_104),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [12]),
        .O(\empty_81_fu_176[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_14 
       (.I0(\empty_81_fu_176[15]_i_6_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_3 ),
        .I2(tmp_product_n_105),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [11]),
        .O(\empty_81_fu_176[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_15 
       (.I0(\empty_81_fu_176[15]_i_7_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_2 ),
        .I2(tmp_product_n_106),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [10]),
        .O(\empty_81_fu_176[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_16 
       (.I0(\empty_81_fu_176[15]_i_8_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_1 ),
        .I2(tmp_product_n_107),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [9]),
        .O(\empty_81_fu_176[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[15]_i_17 
       (.I0(\empty_81_fu_176[15]_i_9_n_11 ),
        .I1(\empty_81_fu_176_reg[15]_0 ),
        .I2(tmp_product_n_108),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [8]),
        .O(\empty_81_fu_176[15]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_2 
       (.I0(\empty_81_fu_176_reg[39] [14]),
        .I1(\empty_81_fu_176_reg[39]_0 [14]),
        .I2(tmp_product_n_102),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [14]),
        .O(\empty_81_fu_176[15]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_3 
       (.I0(\empty_81_fu_176_reg[39] [13]),
        .I1(\empty_81_fu_176_reg[39]_0 [13]),
        .I2(tmp_product_n_103),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [13]),
        .O(\empty_81_fu_176[15]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_4 
       (.I0(\empty_81_fu_176_reg[39] [12]),
        .I1(\empty_81_fu_176_reg[39]_0 [12]),
        .I2(tmp_product_n_104),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [12]),
        .O(\empty_81_fu_176[15]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_5 
       (.I0(\empty_81_fu_176_reg[39] [11]),
        .I1(\empty_81_fu_176_reg[39]_0 [11]),
        .I2(tmp_product_n_105),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [11]),
        .O(\empty_81_fu_176[15]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_6 
       (.I0(\empty_81_fu_176_reg[39] [10]),
        .I1(\empty_81_fu_176_reg[39]_0 [10]),
        .I2(tmp_product_n_106),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [10]),
        .O(\empty_81_fu_176[15]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_7 
       (.I0(\empty_81_fu_176_reg[39] [9]),
        .I1(\empty_81_fu_176_reg[39]_0 [9]),
        .I2(tmp_product_n_107),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [9]),
        .O(\empty_81_fu_176[15]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_8 
       (.I0(\empty_81_fu_176_reg[39] [8]),
        .I1(\empty_81_fu_176_reg[39]_0 [8]),
        .I2(tmp_product_n_108),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [8]),
        .O(\empty_81_fu_176[15]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[15]_i_9 
       (.I0(\empty_81_fu_176_reg[39] [7]),
        .I1(\empty_81_fu_176_reg[39]_0 [7]),
        .I2(tmp_product_n_109),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[7]),
        .I5(\empty_81_fu_176_reg[39]_1 [7]),
        .O(\empty_81_fu_176[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_10 
       (.I0(\empty_81_fu_176[23]_i_2_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_8 ),
        .I2(tmp_product_n_93),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [7]),
        .I5(\empty_81_fu_176_reg[39]_1 [23]),
        .O(\empty_81_fu_176[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_11 
       (.I0(\empty_81_fu_176[23]_i_3_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_7 ),
        .I2(tmp_product_n_94),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [22]),
        .O(\empty_81_fu_176[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_12 
       (.I0(\empty_81_fu_176[23]_i_4_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_6 ),
        .I2(tmp_product_n_95),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [21]),
        .O(\empty_81_fu_176[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_13 
       (.I0(\empty_81_fu_176[23]_i_5_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_5 ),
        .I2(tmp_product_n_96),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [20]),
        .O(\empty_81_fu_176[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_14 
       (.I0(\empty_81_fu_176[23]_i_6_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_4 ),
        .I2(tmp_product_n_97),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [19]),
        .O(\empty_81_fu_176[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_15 
       (.I0(\empty_81_fu_176[23]_i_7_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_3 ),
        .I2(tmp_product_n_98),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [18]),
        .O(\empty_81_fu_176[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_16 
       (.I0(\empty_81_fu_176[23]_i_8_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_2 ),
        .I2(tmp_product_n_99),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [17]),
        .O(\empty_81_fu_176[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[23]_i_17 
       (.I0(\empty_81_fu_176[23]_i_9_n_11 ),
        .I1(\empty_81_fu_176_reg[23]_1 ),
        .I2(tmp_product_n_100),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[23] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [16]),
        .O(\empty_81_fu_176[23]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_2 
       (.I0(\empty_81_fu_176_reg[39] [22]),
        .I1(\empty_81_fu_176_reg[39]_0 [22]),
        .I2(tmp_product_n_94),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [22]),
        .O(\empty_81_fu_176[23]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_3 
       (.I0(\empty_81_fu_176_reg[39] [21]),
        .I1(\empty_81_fu_176_reg[39]_0 [21]),
        .I2(tmp_product_n_95),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [21]),
        .O(\empty_81_fu_176[23]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_4 
       (.I0(\empty_81_fu_176_reg[39] [20]),
        .I1(\empty_81_fu_176_reg[39]_0 [20]),
        .I2(tmp_product_n_96),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [20]),
        .O(\empty_81_fu_176[23]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_5 
       (.I0(\empty_81_fu_176_reg[39] [19]),
        .I1(\empty_81_fu_176_reg[39]_0 [19]),
        .I2(tmp_product_n_97),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [19]),
        .O(\empty_81_fu_176[23]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_6 
       (.I0(\empty_81_fu_176_reg[39] [18]),
        .I1(\empty_81_fu_176_reg[39]_0 [18]),
        .I2(tmp_product_n_98),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [18]),
        .O(\empty_81_fu_176[23]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_7 
       (.I0(\empty_81_fu_176_reg[39] [17]),
        .I1(\empty_81_fu_176_reg[39]_0 [17]),
        .I2(tmp_product_n_99),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [17]),
        .O(\empty_81_fu_176[23]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_8 
       (.I0(\empty_81_fu_176_reg[39] [16]),
        .I1(\empty_81_fu_176_reg[39]_0 [16]),
        .I2(tmp_product_n_100),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[23] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [16]),
        .O(\empty_81_fu_176[23]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[23]_i_9 
       (.I0(\empty_81_fu_176_reg[39] [15]),
        .I1(\empty_81_fu_176_reg[39]_0 [15]),
        .I2(tmp_product_n_101),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(\empty_81_fu_176_reg[15] [7]),
        .I5(\empty_81_fu_176_reg[39]_1 [15]),
        .O(\empty_81_fu_176[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_176[31]_i_10 
       (.I0(\empty_81_fu_176[31]_i_2_n_11 ),
        .I1(P[1]),
        .I2(\empty_81_fu_176_reg[23]_0 ),
        .I3(\empty_81_fu_176_reg[31] [7]),
        .I4(\empty_81_fu_176_reg[31]_7 ),
        .I5(\empty_81_fu_176_reg[39]_1 [31]),
        .O(\empty_81_fu_176[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_11 
       (.I0(\empty_81_fu_176[31]_i_3_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_6 ),
        .I2(tmp_product_n_86),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [30]),
        .O(\empty_81_fu_176[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_12 
       (.I0(\empty_81_fu_176[31]_i_4_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_5 ),
        .I2(tmp_product_n_87),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [29]),
        .O(\empty_81_fu_176[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_13 
       (.I0(\empty_81_fu_176[31]_i_5_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_4 ),
        .I2(tmp_product_n_88),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [28]),
        .O(\empty_81_fu_176[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_14 
       (.I0(\empty_81_fu_176[31]_i_6_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_3 ),
        .I2(tmp_product_n_89),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [27]),
        .O(\empty_81_fu_176[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_15 
       (.I0(\empty_81_fu_176[31]_i_7_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_2 ),
        .I2(tmp_product_n_90),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [26]),
        .O(\empty_81_fu_176[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_16 
       (.I0(\empty_81_fu_176[31]_i_8_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_1 ),
        .I2(tmp_product_n_91),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [25]),
        .O(\empty_81_fu_176[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[31]_i_17 
       (.I0(\empty_81_fu_176[31]_i_9_n_11 ),
        .I1(\empty_81_fu_176_reg[31]_0 ),
        .I2(tmp_product_n_92),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [24]),
        .O(\empty_81_fu_176[31]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_2 
       (.I0(\empty_81_fu_176_reg[39] [30]),
        .I1(\empty_81_fu_176_reg[39]_0 [30]),
        .I2(tmp_product_n_86),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [6]),
        .I5(\empty_81_fu_176_reg[39]_1 [30]),
        .O(\empty_81_fu_176[31]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_3 
       (.I0(\empty_81_fu_176_reg[39] [29]),
        .I1(\empty_81_fu_176_reg[39]_0 [29]),
        .I2(tmp_product_n_87),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [5]),
        .I5(\empty_81_fu_176_reg[39]_1 [29]),
        .O(\empty_81_fu_176[31]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_4 
       (.I0(\empty_81_fu_176_reg[39] [28]),
        .I1(\empty_81_fu_176_reg[39]_0 [28]),
        .I2(tmp_product_n_88),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [4]),
        .I5(\empty_81_fu_176_reg[39]_1 [28]),
        .O(\empty_81_fu_176[31]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_5 
       (.I0(\empty_81_fu_176_reg[39] [27]),
        .I1(\empty_81_fu_176_reg[39]_0 [27]),
        .I2(tmp_product_n_89),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [3]),
        .I5(\empty_81_fu_176_reg[39]_1 [27]),
        .O(\empty_81_fu_176[31]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_6 
       (.I0(\empty_81_fu_176_reg[39] [26]),
        .I1(\empty_81_fu_176_reg[39]_0 [26]),
        .I2(tmp_product_n_90),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [2]),
        .I5(\empty_81_fu_176_reg[39]_1 [26]),
        .O(\empty_81_fu_176[31]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_7 
       (.I0(\empty_81_fu_176_reg[39] [25]),
        .I1(\empty_81_fu_176_reg[39]_0 [25]),
        .I2(tmp_product_n_91),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [1]),
        .I5(\empty_81_fu_176_reg[39]_1 [25]),
        .O(\empty_81_fu_176[31]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_8 
       (.I0(\empty_81_fu_176_reg[39] [24]),
        .I1(\empty_81_fu_176_reg[39]_0 [24]),
        .I2(tmp_product_n_92),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[31] [0]),
        .I5(\empty_81_fu_176_reg[39]_1 [24]),
        .O(\empty_81_fu_176[31]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[31]_i_9 
       (.I0(\empty_81_fu_176_reg[39] [23]),
        .I1(\empty_81_fu_176_reg[39]_0 [23]),
        .I2(tmp_product_n_93),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[23] [7]),
        .I5(\empty_81_fu_176_reg[39]_1 [23]),
        .O(\empty_81_fu_176[31]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_81_fu_176[39]_i_14 
       (.I0(\empty_81_fu_176[39]_i_6_n_11 ),
        .I1(\empty_81_fu_176_reg[39] [33]),
        .I2(\empty_81_fu_176_reg[23]_0 ),
        .I3(\empty_81_fu_176_reg[39]_0 [33]),
        .O(\empty_81_fu_176[39]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_176[39]_i_17 
       (.I0(\empty_81_fu_176[39]_i_9_n_11 ),
        .I1(P[1]),
        .I2(\empty_81_fu_176_reg[23]_0 ),
        .I3(\empty_81_fu_176_reg[39]_4 ),
        .I4(\empty_81_fu_176_reg[39]_5 ),
        .I5(\empty_81_fu_176_reg[39]_1 [32]),
        .O(\empty_81_fu_176[39]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88B80030)) 
    \empty_81_fu_176[39]_i_6 
       (.I0(\empty_81_fu_176_reg[39]_0 [32]),
        .I1(\empty_81_fu_176_reg[23]_0 ),
        .I2(\empty_81_fu_176_reg[39] [32]),
        .I3(P[1]),
        .I4(CO),
        .I5(\empty_81_fu_176_reg[39]_2 ),
        .O(\empty_81_fu_176[39]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h000055AAC3C3C3C3)) 
    \empty_81_fu_176[39]_i_7 
       (.I0(\empty_81_fu_176_reg[39]_0 [32]),
        .I1(\empty_81_fu_176_reg[39] [32]),
        .I2(P[1]),
        .I3(CO),
        .I4(\empty_81_fu_176_reg[39]_1 [32]),
        .I5(\empty_81_fu_176_reg[23]_0 ),
        .O(\empty_81_fu_176[39]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[39]_i_9 
       (.I0(P[1]),
        .I1(\empty_81_fu_176_reg[31] [7]),
        .I2(\empty_81_fu_176_reg[39] [31]),
        .I3(\empty_81_fu_176_reg[23]_0 ),
        .I4(\empty_81_fu_176_reg[39]_0 [31]),
        .I5(\empty_81_fu_176_reg[39]_1 [31]),
        .O(\empty_81_fu_176[39]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_10 
       (.I0(\empty_81_fu_176[7]_i_3_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_6 ),
        .I2(tmp_product_n_110),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[6]),
        .I5(\empty_81_fu_176_reg[39]_1 [6]),
        .O(\empty_81_fu_176[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_11 
       (.I0(\empty_81_fu_176[7]_i_4_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_5 ),
        .I2(tmp_product_n_111),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[5]),
        .I5(\empty_81_fu_176_reg[39]_1 [5]),
        .O(\empty_81_fu_176[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_12 
       (.I0(\empty_81_fu_176[7]_i_5_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_4 ),
        .I2(tmp_product_n_112),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[4]),
        .I5(\empty_81_fu_176_reg[39]_1 [4]),
        .O(\empty_81_fu_176[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_13 
       (.I0(\empty_81_fu_176[7]_i_6_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_3 ),
        .I2(tmp_product_n_113),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[3]),
        .I5(\empty_81_fu_176_reg[39]_1 [3]),
        .O(\empty_81_fu_176[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_14 
       (.I0(\empty_81_fu_176[7]_i_7_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_2 ),
        .I2(tmp_product_n_114),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[2]),
        .I5(\empty_81_fu_176_reg[39]_1 [2]),
        .O(\empty_81_fu_176[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_15 
       (.I0(\empty_81_fu_176[7]_i_8_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_1 ),
        .I2(tmp_product_n_115),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[1]),
        .I5(\empty_81_fu_176_reg[39]_1 [1]),
        .O(\empty_81_fu_176[7]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_2 
       (.I0(\empty_81_fu_176_reg[39] [6]),
        .I1(\empty_81_fu_176_reg[39]_0 [6]),
        .I2(tmp_product_n_110),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[6]),
        .I5(\empty_81_fu_176_reg[39]_1 [6]),
        .O(\empty_81_fu_176[7]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_3 
       (.I0(\empty_81_fu_176_reg[39] [5]),
        .I1(\empty_81_fu_176_reg[39]_0 [5]),
        .I2(tmp_product_n_111),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[5]),
        .I5(\empty_81_fu_176_reg[39]_1 [5]),
        .O(\empty_81_fu_176[7]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_4 
       (.I0(\empty_81_fu_176_reg[39] [4]),
        .I1(\empty_81_fu_176_reg[39]_0 [4]),
        .I2(tmp_product_n_112),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[4]),
        .I5(\empty_81_fu_176_reg[39]_1 [4]),
        .O(\empty_81_fu_176[7]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_5 
       (.I0(\empty_81_fu_176_reg[39] [3]),
        .I1(\empty_81_fu_176_reg[39]_0 [3]),
        .I2(tmp_product_n_113),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[3]),
        .I5(\empty_81_fu_176_reg[39]_1 [3]),
        .O(\empty_81_fu_176[7]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_6 
       (.I0(\empty_81_fu_176_reg[39] [2]),
        .I1(\empty_81_fu_176_reg[39]_0 [2]),
        .I2(tmp_product_n_114),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[2]),
        .I5(\empty_81_fu_176_reg[39]_1 [2]),
        .O(\empty_81_fu_176[7]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_7 
       (.I0(\empty_81_fu_176_reg[39] [1]),
        .I1(\empty_81_fu_176_reg[39]_0 [1]),
        .I2(tmp_product_n_115),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[1]),
        .I5(\empty_81_fu_176_reg[39]_1 [1]),
        .O(\empty_81_fu_176[7]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_81_fu_176[7]_i_8 
       (.I0(\empty_81_fu_176_reg[39] [0]),
        .I1(\empty_81_fu_176_reg[39]_0 [0]),
        .I2(P[0]),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[0]),
        .I5(\empty_81_fu_176_reg[39]_1 [0]),
        .O(\empty_81_fu_176[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_81_fu_176[7]_i_9 
       (.I0(\empty_81_fu_176[7]_i_2_n_11 ),
        .I1(\empty_81_fu_176_reg[7]_7 ),
        .I2(tmp_product_n_109),
        .I3(\empty_81_fu_176_reg[7] ),
        .I4(O[7]),
        .I5(\empty_81_fu_176_reg[39]_1 [7]),
        .O(\empty_81_fu_176[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[15]_i_1 
       (.CI(\empty_81_fu_176_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[15]_i_1_n_11 ,\empty_81_fu_176_reg[15]_i_1_n_12 ,\empty_81_fu_176_reg[15]_i_1_n_13 ,\empty_81_fu_176_reg[15]_i_1_n_14 ,\empty_81_fu_176_reg[15]_i_1_n_15 ,\empty_81_fu_176_reg[15]_i_1_n_16 ,\empty_81_fu_176_reg[15]_i_1_n_17 ,\empty_81_fu_176_reg[15]_i_1_n_18 }),
        .DI({\empty_81_fu_176[15]_i_2_n_11 ,\empty_81_fu_176[15]_i_3_n_11 ,\empty_81_fu_176[15]_i_4_n_11 ,\empty_81_fu_176[15]_i_5_n_11 ,\empty_81_fu_176[15]_i_6_n_11 ,\empty_81_fu_176[15]_i_7_n_11 ,\empty_81_fu_176[15]_i_8_n_11 ,\empty_81_fu_176[15]_i_9_n_11 }),
        .O(\add_ln119_1_reg_2414_reg[61] [15:8]),
        .S({\empty_81_fu_176[15]_i_10_n_11 ,\empty_81_fu_176[15]_i_11_n_11 ,\empty_81_fu_176[15]_i_12_n_11 ,\empty_81_fu_176[15]_i_13_n_11 ,\empty_81_fu_176[15]_i_14_n_11 ,\empty_81_fu_176[15]_i_15_n_11 ,\empty_81_fu_176[15]_i_16_n_11 ,\empty_81_fu_176[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[23]_i_1 
       (.CI(\empty_81_fu_176_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[23]_i_1_n_11 ,\empty_81_fu_176_reg[23]_i_1_n_12 ,\empty_81_fu_176_reg[23]_i_1_n_13 ,\empty_81_fu_176_reg[23]_i_1_n_14 ,\empty_81_fu_176_reg[23]_i_1_n_15 ,\empty_81_fu_176_reg[23]_i_1_n_16 ,\empty_81_fu_176_reg[23]_i_1_n_17 ,\empty_81_fu_176_reg[23]_i_1_n_18 }),
        .DI({\empty_81_fu_176[23]_i_2_n_11 ,\empty_81_fu_176[23]_i_3_n_11 ,\empty_81_fu_176[23]_i_4_n_11 ,\empty_81_fu_176[23]_i_5_n_11 ,\empty_81_fu_176[23]_i_6_n_11 ,\empty_81_fu_176[23]_i_7_n_11 ,\empty_81_fu_176[23]_i_8_n_11 ,\empty_81_fu_176[23]_i_9_n_11 }),
        .O(\add_ln119_1_reg_2414_reg[61] [23:16]),
        .S({\empty_81_fu_176[23]_i_10_n_11 ,\empty_81_fu_176[23]_i_11_n_11 ,\empty_81_fu_176[23]_i_12_n_11 ,\empty_81_fu_176[23]_i_13_n_11 ,\empty_81_fu_176[23]_i_14_n_11 ,\empty_81_fu_176[23]_i_15_n_11 ,\empty_81_fu_176[23]_i_16_n_11 ,\empty_81_fu_176[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[31]_i_1 
       (.CI(\empty_81_fu_176_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[31]_i_1_n_11 ,\empty_81_fu_176_reg[31]_i_1_n_12 ,\empty_81_fu_176_reg[31]_i_1_n_13 ,\empty_81_fu_176_reg[31]_i_1_n_14 ,\empty_81_fu_176_reg[31]_i_1_n_15 ,\empty_81_fu_176_reg[31]_i_1_n_16 ,\empty_81_fu_176_reg[31]_i_1_n_17 ,\empty_81_fu_176_reg[31]_i_1_n_18 }),
        .DI({\empty_81_fu_176[31]_i_2_n_11 ,\empty_81_fu_176[31]_i_3_n_11 ,\empty_81_fu_176[31]_i_4_n_11 ,\empty_81_fu_176[31]_i_5_n_11 ,\empty_81_fu_176[31]_i_6_n_11 ,\empty_81_fu_176[31]_i_7_n_11 ,\empty_81_fu_176[31]_i_8_n_11 ,\empty_81_fu_176[31]_i_9_n_11 }),
        .O(\add_ln119_1_reg_2414_reg[61] [31:24]),
        .S({\empty_81_fu_176[31]_i_10_n_11 ,\empty_81_fu_176[31]_i_11_n_11 ,\empty_81_fu_176[31]_i_12_n_11 ,\empty_81_fu_176[31]_i_13_n_11 ,\empty_81_fu_176[31]_i_14_n_11 ,\empty_81_fu_176[31]_i_15_n_11 ,\empty_81_fu_176[31]_i_16_n_11 ,\empty_81_fu_176[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[39]_i_1 
       (.CI(\empty_81_fu_176_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[39]_i_1_n_11 ,\empty_81_fu_176_reg[39]_i_1_n_12 ,\empty_81_fu_176_reg[39]_i_1_n_13 ,\empty_81_fu_176_reg[39]_i_1_n_14 ,\empty_81_fu_176_reg[39]_i_1_n_15 ,\empty_81_fu_176_reg[39]_i_1_n_16 ,\empty_81_fu_176_reg[39]_i_1_n_17 ,\empty_81_fu_176_reg[39]_i_1_n_18 }),
        .DI({DI[4:1],\empty_81_fu_176[39]_i_6_n_11 ,\empty_81_fu_176[39]_i_7_n_11 ,DI[0],\empty_81_fu_176[39]_i_9_n_11 }),
        .O(\add_ln119_1_reg_2414_reg[61] [39:32]),
        .S({\empty_81_fu_176_reg[39]_3 [5:2],\empty_81_fu_176[39]_i_14_n_11 ,\empty_81_fu_176_reg[39]_3 [1:0],\empty_81_fu_176[39]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[47]_i_1 
       (.CI(\empty_81_fu_176_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[47]_i_1_n_11 ,\empty_81_fu_176_reg[47]_i_1_n_12 ,\empty_81_fu_176_reg[47]_i_1_n_13 ,\empty_81_fu_176_reg[47]_i_1_n_14 ,\empty_81_fu_176_reg[47]_i_1_n_15 ,\empty_81_fu_176_reg[47]_i_1_n_16 ,\empty_81_fu_176_reg[47]_i_1_n_17 ,\empty_81_fu_176_reg[47]_i_1_n_18 }),
        .DI(\empty_81_fu_176_reg[47] ),
        .O(\add_ln119_1_reg_2414_reg[61] [47:40]),
        .S(\empty_81_fu_176_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[55]_i_1 
       (.CI(\empty_81_fu_176_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[55]_i_1_n_11 ,\empty_81_fu_176_reg[55]_i_1_n_12 ,\empty_81_fu_176_reg[55]_i_1_n_13 ,\empty_81_fu_176_reg[55]_i_1_n_14 ,\empty_81_fu_176_reg[55]_i_1_n_15 ,\empty_81_fu_176_reg[55]_i_1_n_16 ,\empty_81_fu_176_reg[55]_i_1_n_17 ,\empty_81_fu_176_reg[55]_i_1_n_18 }),
        .DI(\empty_81_fu_176_reg[55] ),
        .O(\add_ln119_1_reg_2414_reg[61] [55:48]),
        .S(\empty_81_fu_176_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[63]_i_1 
       (.CI(\empty_81_fu_176_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_81_fu_176_reg[63]_i_1_CO_UNCONNECTED [7],\empty_81_fu_176_reg[63]_i_1_n_12 ,\empty_81_fu_176_reg[63]_i_1_n_13 ,\empty_81_fu_176_reg[63]_i_1_n_14 ,\empty_81_fu_176_reg[63]_i_1_n_15 ,\empty_81_fu_176_reg[63]_i_1_n_16 ,\empty_81_fu_176_reg[63]_i_1_n_17 ,\empty_81_fu_176_reg[63]_i_1_n_18 }),
        .DI({1'b0,\empty_81_fu_176_reg[63] }),
        .O(\add_ln119_1_reg_2414_reg[61] [63:56]),
        .S(\empty_81_fu_176_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_176_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_176_reg[7]_i_1_n_11 ,\empty_81_fu_176_reg[7]_i_1_n_12 ,\empty_81_fu_176_reg[7]_i_1_n_13 ,\empty_81_fu_176_reg[7]_i_1_n_14 ,\empty_81_fu_176_reg[7]_i_1_n_15 ,\empty_81_fu_176_reg[7]_i_1_n_16 ,\empty_81_fu_176_reg[7]_i_1_n_17 ,\empty_81_fu_176_reg[7]_i_1_n_18 }),
        .DI({\empty_81_fu_176[7]_i_2_n_11 ,\empty_81_fu_176[7]_i_3_n_11 ,\empty_81_fu_176[7]_i_4_n_11 ,\empty_81_fu_176[7]_i_5_n_11 ,\empty_81_fu_176[7]_i_6_n_11 ,\empty_81_fu_176[7]_i_7_n_11 ,\empty_81_fu_176[7]_i_8_n_11 ,1'b0}),
        .O(\add_ln119_1_reg_2414_reg[61] [7:0]),
        .S({\empty_81_fu_176[7]_i_9_n_11 ,\empty_81_fu_176[7]_i_10_n_11 ,\empty_81_fu_176[7]_i_11_n_11 ,\empty_81_fu_176[7]_i_12_n_11 ,\empty_81_fu_176[7]_i_13_n_11 ,\empty_81_fu_176[7]_i_14_n_11 ,\empty_81_fu_176[7]_i_15_n_11 ,\empty_81_fu_176_reg[7]_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P[1],tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,P[0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_product_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(indata_q1[7]),
        .I1(Q[1]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(indata_q1[6]),
        .I1(Q[1]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(indata_q1[5]),
        .I1(Q[1]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(indata_q1[4]),
        .I1(Q[1]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(indata_q1[3]),
        .I1(Q[1]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(indata_q1[2]),
        .I1(Q[1]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(indata_q1[1]),
        .I1(Q[1]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(indata_q1[0]),
        .I1(Q[1]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2
       (.I0(indata_q1[15]),
        .I1(Q[1]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(indata_q1[14]),
        .I1(Q[1]),
        .I2(indata_q0[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(indata_q1[13]),
        .I1(Q[1]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(indata_q1[12]),
        .I1(Q[1]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(indata_q1[11]),
        .I1(Q[1]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(indata_q1[10]),
        .I1(Q[1]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(indata_q1[9]),
        .I1(Q[1]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(indata_q1[8]),
        .I1(Q[1]),
        .I2(indata_q0[8]),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18
   (D,
    Q,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    \empty_86_fu_196_reg[39] ,
    q0,
    P,
    \empty_86_fu_196_reg[39]_0 ,
    DI,
    S,
    \empty_86_fu_196_reg[47] ,
    \empty_86_fu_196_reg[47]_0 ,
    \empty_86_fu_196_reg[55] ,
    \empty_86_fu_196_reg[55]_0 ,
    \empty_86_fu_196_reg[63] ,
    \empty_86_fu_196_reg[63]_0 ,
    \empty_86_fu_196_reg[7] ,
    \empty_86_fu_196_reg[7]_0 ,
    \empty_86_fu_196_reg[7]_1 ,
    \empty_86_fu_196_reg[7]_2 ,
    \empty_86_fu_196_reg[7]_3 ,
    \empty_86_fu_196_reg[7]_4 ,
    \empty_86_fu_196_reg[7]_5 ,
    \empty_86_fu_196_reg[15] ,
    \empty_86_fu_196_reg[15]_0 ,
    \empty_86_fu_196_reg[15]_1 ,
    \empty_86_fu_196_reg[15]_2 ,
    \empty_86_fu_196_reg[15]_3 ,
    \empty_86_fu_196_reg[15]_4 ,
    \empty_86_fu_196_reg[15]_5 ,
    \empty_86_fu_196_reg[15]_6 ,
    \empty_86_fu_196_reg[23] ,
    \empty_86_fu_196_reg[23]_0 ,
    \empty_86_fu_196_reg[23]_1 ,
    \empty_86_fu_196_reg[23]_2 ,
    \empty_86_fu_196_reg[23]_3 ,
    \empty_86_fu_196_reg[23]_4 ,
    \empty_86_fu_196_reg[23]_5 ,
    \empty_86_fu_196_reg[23]_6 ,
    \empty_86_fu_196_reg[31] ,
    \empty_86_fu_196_reg[31]_0 ,
    \empty_86_fu_196_reg[31]_1 ,
    \empty_86_fu_196_reg[31]_2 ,
    \empty_86_fu_196_reg[31]_3 ,
    \empty_86_fu_196_reg[31]_4 ,
    \empty_86_fu_196_reg[31]_5 ,
    \empty_86_fu_196_reg[31]_6 ,
    \empty_86_fu_196_reg[39]_1 ,
    \empty_86_fu_196_reg[39]_2 );
  output [63:0]D;
  input [2:0]Q;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [33:0]\empty_86_fu_196_reg[39] ;
  input [33:0]q0;
  input [31:0]P;
  input [32:0]\empty_86_fu_196_reg[39]_0 ;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_86_fu_196_reg[47] ;
  input [7:0]\empty_86_fu_196_reg[47]_0 ;
  input [7:0]\empty_86_fu_196_reg[55] ;
  input [7:0]\empty_86_fu_196_reg[55]_0 ;
  input [6:0]\empty_86_fu_196_reg[63] ;
  input [7:0]\empty_86_fu_196_reg[63]_0 ;
  input \empty_86_fu_196_reg[7] ;
  input \empty_86_fu_196_reg[7]_0 ;
  input \empty_86_fu_196_reg[7]_1 ;
  input \empty_86_fu_196_reg[7]_2 ;
  input \empty_86_fu_196_reg[7]_3 ;
  input \empty_86_fu_196_reg[7]_4 ;
  input \empty_86_fu_196_reg[7]_5 ;
  input \empty_86_fu_196_reg[15] ;
  input \empty_86_fu_196_reg[15]_0 ;
  input \empty_86_fu_196_reg[15]_1 ;
  input \empty_86_fu_196_reg[15]_2 ;
  input \empty_86_fu_196_reg[15]_3 ;
  input \empty_86_fu_196_reg[15]_4 ;
  input \empty_86_fu_196_reg[15]_5 ;
  input \empty_86_fu_196_reg[15]_6 ;
  input \empty_86_fu_196_reg[23] ;
  input \empty_86_fu_196_reg[23]_0 ;
  input \empty_86_fu_196_reg[23]_1 ;
  input \empty_86_fu_196_reg[23]_2 ;
  input \empty_86_fu_196_reg[23]_3 ;
  input \empty_86_fu_196_reg[23]_4 ;
  input \empty_86_fu_196_reg[23]_5 ;
  input \empty_86_fu_196_reg[23]_6 ;
  input \empty_86_fu_196_reg[31] ;
  input \empty_86_fu_196_reg[31]_0 ;
  input \empty_86_fu_196_reg[31]_1 ;
  input \empty_86_fu_196_reg[31]_2 ;
  input \empty_86_fu_196_reg[31]_3 ;
  input \empty_86_fu_196_reg[31]_4 ;
  input \empty_86_fu_196_reg[31]_5 ;
  input \empty_86_fu_196_reg[31]_6 ;
  input \empty_86_fu_196_reg[39]_1 ;
  input \empty_86_fu_196_reg[39]_2 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [2:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_86_fu_196[15]_i_10_n_11 ;
  wire \empty_86_fu_196[15]_i_11_n_11 ;
  wire \empty_86_fu_196[15]_i_12_n_11 ;
  wire \empty_86_fu_196[15]_i_13_n_11 ;
  wire \empty_86_fu_196[15]_i_14_n_11 ;
  wire \empty_86_fu_196[15]_i_15_n_11 ;
  wire \empty_86_fu_196[15]_i_16_n_11 ;
  wire \empty_86_fu_196[15]_i_17_n_11 ;
  wire \empty_86_fu_196[15]_i_2_n_11 ;
  wire \empty_86_fu_196[15]_i_3_n_11 ;
  wire \empty_86_fu_196[15]_i_4_n_11 ;
  wire \empty_86_fu_196[15]_i_5_n_11 ;
  wire \empty_86_fu_196[15]_i_6_n_11 ;
  wire \empty_86_fu_196[15]_i_7_n_11 ;
  wire \empty_86_fu_196[15]_i_8_n_11 ;
  wire \empty_86_fu_196[15]_i_9_n_11 ;
  wire \empty_86_fu_196[23]_i_10_n_11 ;
  wire \empty_86_fu_196[23]_i_11_n_11 ;
  wire \empty_86_fu_196[23]_i_12_n_11 ;
  wire \empty_86_fu_196[23]_i_13_n_11 ;
  wire \empty_86_fu_196[23]_i_14_n_11 ;
  wire \empty_86_fu_196[23]_i_15_n_11 ;
  wire \empty_86_fu_196[23]_i_16_n_11 ;
  wire \empty_86_fu_196[23]_i_17_n_11 ;
  wire \empty_86_fu_196[23]_i_2_n_11 ;
  wire \empty_86_fu_196[23]_i_3_n_11 ;
  wire \empty_86_fu_196[23]_i_4_n_11 ;
  wire \empty_86_fu_196[23]_i_5_n_11 ;
  wire \empty_86_fu_196[23]_i_6_n_11 ;
  wire \empty_86_fu_196[23]_i_7_n_11 ;
  wire \empty_86_fu_196[23]_i_8_n_11 ;
  wire \empty_86_fu_196[23]_i_9_n_11 ;
  wire \empty_86_fu_196[31]_i_10_n_11 ;
  wire \empty_86_fu_196[31]_i_11_n_11 ;
  wire \empty_86_fu_196[31]_i_12_n_11 ;
  wire \empty_86_fu_196[31]_i_13_n_11 ;
  wire \empty_86_fu_196[31]_i_14_n_11 ;
  wire \empty_86_fu_196[31]_i_15_n_11 ;
  wire \empty_86_fu_196[31]_i_16_n_11 ;
  wire \empty_86_fu_196[31]_i_17_n_11 ;
  wire \empty_86_fu_196[31]_i_2_n_11 ;
  wire \empty_86_fu_196[31]_i_3_n_11 ;
  wire \empty_86_fu_196[31]_i_4_n_11 ;
  wire \empty_86_fu_196[31]_i_5_n_11 ;
  wire \empty_86_fu_196[31]_i_6_n_11 ;
  wire \empty_86_fu_196[31]_i_7_n_11 ;
  wire \empty_86_fu_196[31]_i_8_n_11 ;
  wire \empty_86_fu_196[31]_i_9_n_11 ;
  wire \empty_86_fu_196[39]_i_16_n_11 ;
  wire \empty_86_fu_196[39]_i_17_n_11 ;
  wire \empty_86_fu_196[39]_i_8_n_11 ;
  wire \empty_86_fu_196[39]_i_9_n_11 ;
  wire \empty_86_fu_196[7]_i_10_n_11 ;
  wire \empty_86_fu_196[7]_i_11_n_11 ;
  wire \empty_86_fu_196[7]_i_12_n_11 ;
  wire \empty_86_fu_196[7]_i_13_n_11 ;
  wire \empty_86_fu_196[7]_i_14_n_11 ;
  wire \empty_86_fu_196[7]_i_15_n_11 ;
  wire \empty_86_fu_196[7]_i_16_n_11 ;
  wire \empty_86_fu_196[7]_i_2_n_11 ;
  wire \empty_86_fu_196[7]_i_3_n_11 ;
  wire \empty_86_fu_196[7]_i_4_n_11 ;
  wire \empty_86_fu_196[7]_i_5_n_11 ;
  wire \empty_86_fu_196[7]_i_6_n_11 ;
  wire \empty_86_fu_196[7]_i_7_n_11 ;
  wire \empty_86_fu_196[7]_i_8_n_11 ;
  wire \empty_86_fu_196[7]_i_9_n_11 ;
  wire \empty_86_fu_196_reg[15] ;
  wire \empty_86_fu_196_reg[15]_0 ;
  wire \empty_86_fu_196_reg[15]_1 ;
  wire \empty_86_fu_196_reg[15]_2 ;
  wire \empty_86_fu_196_reg[15]_3 ;
  wire \empty_86_fu_196_reg[15]_4 ;
  wire \empty_86_fu_196_reg[15]_5 ;
  wire \empty_86_fu_196_reg[15]_6 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[15]_i_1_n_18 ;
  wire \empty_86_fu_196_reg[23] ;
  wire \empty_86_fu_196_reg[23]_0 ;
  wire \empty_86_fu_196_reg[23]_1 ;
  wire \empty_86_fu_196_reg[23]_2 ;
  wire \empty_86_fu_196_reg[23]_3 ;
  wire \empty_86_fu_196_reg[23]_4 ;
  wire \empty_86_fu_196_reg[23]_5 ;
  wire \empty_86_fu_196_reg[23]_6 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[23]_i_1_n_18 ;
  wire \empty_86_fu_196_reg[31] ;
  wire \empty_86_fu_196_reg[31]_0 ;
  wire \empty_86_fu_196_reg[31]_1 ;
  wire \empty_86_fu_196_reg[31]_2 ;
  wire \empty_86_fu_196_reg[31]_3 ;
  wire \empty_86_fu_196_reg[31]_4 ;
  wire \empty_86_fu_196_reg[31]_5 ;
  wire \empty_86_fu_196_reg[31]_6 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[31]_i_1_n_18 ;
  wire [33:0]\empty_86_fu_196_reg[39] ;
  wire [32:0]\empty_86_fu_196_reg[39]_0 ;
  wire \empty_86_fu_196_reg[39]_1 ;
  wire \empty_86_fu_196_reg[39]_2 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_86_fu_196_reg[47] ;
  wire [7:0]\empty_86_fu_196_reg[47]_0 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_86_fu_196_reg[55] ;
  wire [7:0]\empty_86_fu_196_reg[55]_0 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_86_fu_196_reg[63] ;
  wire [7:0]\empty_86_fu_196_reg[63]_0 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_12 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_13 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_14 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_15 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_16 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_17 ;
  wire \empty_86_fu_196_reg[63]_i_2_n_18 ;
  wire \empty_86_fu_196_reg[7] ;
  wire \empty_86_fu_196_reg[7]_0 ;
  wire \empty_86_fu_196_reg[7]_1 ;
  wire \empty_86_fu_196_reg[7]_2 ;
  wire \empty_86_fu_196_reg[7]_3 ;
  wire \empty_86_fu_196_reg[7]_4 ;
  wire \empty_86_fu_196_reg[7]_5 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_11 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_12 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_13 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_14 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_15 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_16 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_17 ;
  wire \empty_86_fu_196_reg[7]_i_1_n_18 ;
  wire [15:0]indata_q1;
  wire [33:0]q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_86_fu_196_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_10 
       (.I0(\empty_86_fu_196[15]_i_2_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [15]),
        .I2(Q[2]),
        .I3(q0[15]),
        .I4(\empty_86_fu_196_reg[15]_6 ),
        .I5(tmp_product_n_101),
        .O(\empty_86_fu_196[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_11 
       (.I0(\empty_86_fu_196[15]_i_3_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [14]),
        .I2(Q[2]),
        .I3(q0[14]),
        .I4(\empty_86_fu_196_reg[15]_5 ),
        .I5(tmp_product_n_102),
        .O(\empty_86_fu_196[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_12 
       (.I0(\empty_86_fu_196[15]_i_4_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [13]),
        .I2(Q[2]),
        .I3(q0[13]),
        .I4(\empty_86_fu_196_reg[15]_4 ),
        .I5(tmp_product_n_103),
        .O(\empty_86_fu_196[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_13 
       (.I0(\empty_86_fu_196[15]_i_5_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [12]),
        .I2(Q[2]),
        .I3(q0[12]),
        .I4(\empty_86_fu_196_reg[15]_3 ),
        .I5(tmp_product_n_104),
        .O(\empty_86_fu_196[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_14 
       (.I0(\empty_86_fu_196[15]_i_6_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [11]),
        .I2(Q[2]),
        .I3(q0[11]),
        .I4(\empty_86_fu_196_reg[15]_2 ),
        .I5(tmp_product_n_105),
        .O(\empty_86_fu_196[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_15 
       (.I0(\empty_86_fu_196[15]_i_7_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [10]),
        .I2(Q[2]),
        .I3(q0[10]),
        .I4(\empty_86_fu_196_reg[15]_1 ),
        .I5(tmp_product_n_106),
        .O(\empty_86_fu_196[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_16 
       (.I0(\empty_86_fu_196[15]_i_8_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [9]),
        .I2(Q[2]),
        .I3(q0[9]),
        .I4(\empty_86_fu_196_reg[15]_0 ),
        .I5(tmp_product_n_107),
        .O(\empty_86_fu_196[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[15]_i_17 
       (.I0(\empty_86_fu_196[15]_i_9_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [8]),
        .I2(Q[2]),
        .I3(q0[8]),
        .I4(\empty_86_fu_196_reg[15] ),
        .I5(tmp_product_n_108),
        .O(\empty_86_fu_196[15]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_2 
       (.I0(Q[2]),
        .I1(tmp_product_n_102),
        .I2(\empty_86_fu_196_reg[39] [14]),
        .I3(q0[14]),
        .I4(P[14]),
        .I5(\empty_86_fu_196_reg[39]_0 [14]),
        .O(\empty_86_fu_196[15]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_3 
       (.I0(Q[2]),
        .I1(tmp_product_n_103),
        .I2(\empty_86_fu_196_reg[39] [13]),
        .I3(q0[13]),
        .I4(P[13]),
        .I5(\empty_86_fu_196_reg[39]_0 [13]),
        .O(\empty_86_fu_196[15]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_4 
       (.I0(Q[2]),
        .I1(tmp_product_n_104),
        .I2(\empty_86_fu_196_reg[39] [12]),
        .I3(q0[12]),
        .I4(P[12]),
        .I5(\empty_86_fu_196_reg[39]_0 [12]),
        .O(\empty_86_fu_196[15]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_5 
       (.I0(Q[2]),
        .I1(tmp_product_n_105),
        .I2(\empty_86_fu_196_reg[39] [11]),
        .I3(q0[11]),
        .I4(P[11]),
        .I5(\empty_86_fu_196_reg[39]_0 [11]),
        .O(\empty_86_fu_196[15]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_6 
       (.I0(Q[2]),
        .I1(tmp_product_n_106),
        .I2(\empty_86_fu_196_reg[39] [10]),
        .I3(q0[10]),
        .I4(P[10]),
        .I5(\empty_86_fu_196_reg[39]_0 [10]),
        .O(\empty_86_fu_196[15]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_7 
       (.I0(Q[2]),
        .I1(tmp_product_n_107),
        .I2(\empty_86_fu_196_reg[39] [9]),
        .I3(q0[9]),
        .I4(P[9]),
        .I5(\empty_86_fu_196_reg[39]_0 [9]),
        .O(\empty_86_fu_196[15]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_8 
       (.I0(Q[2]),
        .I1(tmp_product_n_108),
        .I2(\empty_86_fu_196_reg[39] [8]),
        .I3(q0[8]),
        .I4(P[8]),
        .I5(\empty_86_fu_196_reg[39]_0 [8]),
        .O(\empty_86_fu_196[15]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[15]_i_9 
       (.I0(Q[2]),
        .I1(tmp_product_n_109),
        .I2(\empty_86_fu_196_reg[39] [7]),
        .I3(q0[7]),
        .I4(P[7]),
        .I5(\empty_86_fu_196_reg[39]_0 [7]),
        .O(\empty_86_fu_196[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_10 
       (.I0(\empty_86_fu_196[23]_i_2_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [23]),
        .I2(Q[2]),
        .I3(q0[23]),
        .I4(\empty_86_fu_196_reg[23]_6 ),
        .I5(tmp_product_n_93),
        .O(\empty_86_fu_196[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_11 
       (.I0(\empty_86_fu_196[23]_i_3_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [22]),
        .I2(Q[2]),
        .I3(q0[22]),
        .I4(\empty_86_fu_196_reg[23]_5 ),
        .I5(tmp_product_n_94),
        .O(\empty_86_fu_196[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_12 
       (.I0(\empty_86_fu_196[23]_i_4_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [21]),
        .I2(Q[2]),
        .I3(q0[21]),
        .I4(\empty_86_fu_196_reg[23]_4 ),
        .I5(tmp_product_n_95),
        .O(\empty_86_fu_196[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_13 
       (.I0(\empty_86_fu_196[23]_i_5_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [20]),
        .I2(Q[2]),
        .I3(q0[20]),
        .I4(\empty_86_fu_196_reg[23]_3 ),
        .I5(tmp_product_n_96),
        .O(\empty_86_fu_196[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_14 
       (.I0(\empty_86_fu_196[23]_i_6_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [19]),
        .I2(Q[2]),
        .I3(q0[19]),
        .I4(\empty_86_fu_196_reg[23]_2 ),
        .I5(tmp_product_n_97),
        .O(\empty_86_fu_196[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_15 
       (.I0(\empty_86_fu_196[23]_i_7_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [18]),
        .I2(Q[2]),
        .I3(q0[18]),
        .I4(\empty_86_fu_196_reg[23]_1 ),
        .I5(tmp_product_n_98),
        .O(\empty_86_fu_196[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_16 
       (.I0(\empty_86_fu_196[23]_i_8_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [17]),
        .I2(Q[2]),
        .I3(q0[17]),
        .I4(\empty_86_fu_196_reg[23]_0 ),
        .I5(tmp_product_n_99),
        .O(\empty_86_fu_196[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[23]_i_17 
       (.I0(\empty_86_fu_196[23]_i_9_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [16]),
        .I2(Q[2]),
        .I3(q0[16]),
        .I4(\empty_86_fu_196_reg[23] ),
        .I5(tmp_product_n_100),
        .O(\empty_86_fu_196[23]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_2 
       (.I0(Q[2]),
        .I1(tmp_product_n_94),
        .I2(\empty_86_fu_196_reg[39] [22]),
        .I3(q0[22]),
        .I4(P[22]),
        .I5(\empty_86_fu_196_reg[39]_0 [22]),
        .O(\empty_86_fu_196[23]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_3 
       (.I0(Q[2]),
        .I1(tmp_product_n_95),
        .I2(\empty_86_fu_196_reg[39] [21]),
        .I3(q0[21]),
        .I4(P[21]),
        .I5(\empty_86_fu_196_reg[39]_0 [21]),
        .O(\empty_86_fu_196[23]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_4 
       (.I0(Q[2]),
        .I1(tmp_product_n_96),
        .I2(\empty_86_fu_196_reg[39] [20]),
        .I3(q0[20]),
        .I4(P[20]),
        .I5(\empty_86_fu_196_reg[39]_0 [20]),
        .O(\empty_86_fu_196[23]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_5 
       (.I0(Q[2]),
        .I1(tmp_product_n_97),
        .I2(\empty_86_fu_196_reg[39] [19]),
        .I3(q0[19]),
        .I4(P[19]),
        .I5(\empty_86_fu_196_reg[39]_0 [19]),
        .O(\empty_86_fu_196[23]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_6 
       (.I0(Q[2]),
        .I1(tmp_product_n_98),
        .I2(\empty_86_fu_196_reg[39] [18]),
        .I3(q0[18]),
        .I4(P[18]),
        .I5(\empty_86_fu_196_reg[39]_0 [18]),
        .O(\empty_86_fu_196[23]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_7 
       (.I0(Q[2]),
        .I1(tmp_product_n_99),
        .I2(\empty_86_fu_196_reg[39] [17]),
        .I3(q0[17]),
        .I4(P[17]),
        .I5(\empty_86_fu_196_reg[39]_0 [17]),
        .O(\empty_86_fu_196[23]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_8 
       (.I0(Q[2]),
        .I1(tmp_product_n_100),
        .I2(\empty_86_fu_196_reg[39] [16]),
        .I3(q0[16]),
        .I4(P[16]),
        .I5(\empty_86_fu_196_reg[39]_0 [16]),
        .O(\empty_86_fu_196[23]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[23]_i_9 
       (.I0(Q[2]),
        .I1(tmp_product_n_101),
        .I2(\empty_86_fu_196_reg[39] [15]),
        .I3(q0[15]),
        .I4(P[15]),
        .I5(\empty_86_fu_196_reg[39]_0 [15]),
        .O(\empty_86_fu_196[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_196[31]_i_10 
       (.I0(\empty_86_fu_196[31]_i_2_n_11 ),
        .I1(\empty_86_fu_196_reg[31]_6 ),
        .I2(\empty_86_fu_196_reg[39] [31]),
        .I3(Q[2]),
        .I4(q0[31]),
        .I5(tmp_product_n_85),
        .O(\empty_86_fu_196[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_11 
       (.I0(\empty_86_fu_196[31]_i_3_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [30]),
        .I2(Q[2]),
        .I3(q0[30]),
        .I4(\empty_86_fu_196_reg[31]_5 ),
        .I5(tmp_product_n_86),
        .O(\empty_86_fu_196[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_12 
       (.I0(\empty_86_fu_196[31]_i_4_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [29]),
        .I2(Q[2]),
        .I3(q0[29]),
        .I4(\empty_86_fu_196_reg[31]_4 ),
        .I5(tmp_product_n_87),
        .O(\empty_86_fu_196[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_13 
       (.I0(\empty_86_fu_196[31]_i_5_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [28]),
        .I2(Q[2]),
        .I3(q0[28]),
        .I4(\empty_86_fu_196_reg[31]_3 ),
        .I5(tmp_product_n_88),
        .O(\empty_86_fu_196[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_14 
       (.I0(\empty_86_fu_196[31]_i_6_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [27]),
        .I2(Q[2]),
        .I3(q0[27]),
        .I4(\empty_86_fu_196_reg[31]_2 ),
        .I5(tmp_product_n_89),
        .O(\empty_86_fu_196[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_15 
       (.I0(\empty_86_fu_196[31]_i_7_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [26]),
        .I2(Q[2]),
        .I3(q0[26]),
        .I4(\empty_86_fu_196_reg[31]_1 ),
        .I5(tmp_product_n_90),
        .O(\empty_86_fu_196[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_16 
       (.I0(\empty_86_fu_196[31]_i_8_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [25]),
        .I2(Q[2]),
        .I3(q0[25]),
        .I4(\empty_86_fu_196_reg[31]_0 ),
        .I5(tmp_product_n_91),
        .O(\empty_86_fu_196[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[31]_i_17 
       (.I0(\empty_86_fu_196[31]_i_9_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [24]),
        .I2(Q[2]),
        .I3(q0[24]),
        .I4(\empty_86_fu_196_reg[31] ),
        .I5(tmp_product_n_92),
        .O(\empty_86_fu_196[31]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_2 
       (.I0(Q[2]),
        .I1(tmp_product_n_86),
        .I2(\empty_86_fu_196_reg[39] [30]),
        .I3(q0[30]),
        .I4(P[30]),
        .I5(\empty_86_fu_196_reg[39]_0 [30]),
        .O(\empty_86_fu_196[31]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_3 
       (.I0(Q[2]),
        .I1(tmp_product_n_87),
        .I2(\empty_86_fu_196_reg[39] [29]),
        .I3(q0[29]),
        .I4(P[29]),
        .I5(\empty_86_fu_196_reg[39]_0 [29]),
        .O(\empty_86_fu_196[31]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_4 
       (.I0(Q[2]),
        .I1(tmp_product_n_88),
        .I2(\empty_86_fu_196_reg[39] [28]),
        .I3(q0[28]),
        .I4(P[28]),
        .I5(\empty_86_fu_196_reg[39]_0 [28]),
        .O(\empty_86_fu_196[31]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_5 
       (.I0(Q[2]),
        .I1(tmp_product_n_89),
        .I2(\empty_86_fu_196_reg[39] [27]),
        .I3(q0[27]),
        .I4(P[27]),
        .I5(\empty_86_fu_196_reg[39]_0 [27]),
        .O(\empty_86_fu_196[31]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_6 
       (.I0(Q[2]),
        .I1(tmp_product_n_90),
        .I2(\empty_86_fu_196_reg[39] [26]),
        .I3(q0[26]),
        .I4(P[26]),
        .I5(\empty_86_fu_196_reg[39]_0 [26]),
        .O(\empty_86_fu_196[31]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_7 
       (.I0(Q[2]),
        .I1(tmp_product_n_91),
        .I2(\empty_86_fu_196_reg[39] [25]),
        .I3(q0[25]),
        .I4(P[25]),
        .I5(\empty_86_fu_196_reg[39]_0 [25]),
        .O(\empty_86_fu_196[31]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_8 
       (.I0(Q[2]),
        .I1(tmp_product_n_92),
        .I2(\empty_86_fu_196_reg[39] [24]),
        .I3(q0[24]),
        .I4(P[24]),
        .I5(\empty_86_fu_196_reg[39]_0 [24]),
        .O(\empty_86_fu_196[31]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[31]_i_9 
       (.I0(Q[2]),
        .I1(tmp_product_n_93),
        .I2(\empty_86_fu_196_reg[39] [23]),
        .I3(q0[23]),
        .I4(P[23]),
        .I5(\empty_86_fu_196_reg[39]_0 [23]),
        .O(\empty_86_fu_196[31]_i_9_n_11 ));
  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_86_fu_196[39]_i_16 
       (.I0(\empty_86_fu_196[39]_i_8_n_11 ),
        .I1(\empty_86_fu_196_reg[39]_2 ),
        .I2(\empty_86_fu_196_reg[39] [33]),
        .I3(Q[2]),
        .I4(q0[33]),
        .O(\empty_86_fu_196[39]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_86_fu_196[39]_i_17 
       (.I0(\empty_86_fu_196[39]_i_9_n_11 ),
        .I1(tmp_product_n_85),
        .I2(\empty_86_fu_196_reg[39]_1 ),
        .I3(\empty_86_fu_196_reg[39]_0 [31]),
        .I4(Q[2]),
        .I5(P[31]),
        .O(\empty_86_fu_196[39]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_86_fu_196[39]_i_8 
       (.I0(tmp_product_n_85),
        .I1(q0[32]),
        .I2(Q[2]),
        .I3(\empty_86_fu_196_reg[39] [32]),
        .I4(\empty_86_fu_196_reg[39]_0 [32]),
        .I5(P[31]),
        .O(\empty_86_fu_196[39]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_86_fu_196[39]_i_9 
       (.I0(tmp_product_n_85),
        .I1(q0[32]),
        .I2(Q[2]),
        .I3(\empty_86_fu_196_reg[39] [32]),
        .I4(\empty_86_fu_196_reg[39]_0 [32]),
        .I5(P[31]),
        .O(\empty_86_fu_196[39]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_10 
       (.I0(\empty_86_fu_196[7]_i_3_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [6]),
        .I2(Q[2]),
        .I3(q0[6]),
        .I4(\empty_86_fu_196_reg[7]_4 ),
        .I5(tmp_product_n_110),
        .O(\empty_86_fu_196[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_11 
       (.I0(\empty_86_fu_196[7]_i_4_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [5]),
        .I2(Q[2]),
        .I3(q0[5]),
        .I4(\empty_86_fu_196_reg[7]_3 ),
        .I5(tmp_product_n_111),
        .O(\empty_86_fu_196[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_12 
       (.I0(\empty_86_fu_196[7]_i_5_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [4]),
        .I2(Q[2]),
        .I3(q0[4]),
        .I4(\empty_86_fu_196_reg[7]_2 ),
        .I5(tmp_product_n_112),
        .O(\empty_86_fu_196[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_13 
       (.I0(\empty_86_fu_196[7]_i_6_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [3]),
        .I2(Q[2]),
        .I3(q0[3]),
        .I4(\empty_86_fu_196_reg[7]_1 ),
        .I5(tmp_product_n_113),
        .O(\empty_86_fu_196[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_14 
       (.I0(\empty_86_fu_196[7]_i_7_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [2]),
        .I2(Q[2]),
        .I3(q0[2]),
        .I4(\empty_86_fu_196_reg[7]_0 ),
        .I5(tmp_product_n_114),
        .O(\empty_86_fu_196[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_15 
       (.I0(\empty_86_fu_196[7]_i_8_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [1]),
        .I2(Q[2]),
        .I3(q0[1]),
        .I4(\empty_86_fu_196_reg[7] ),
        .I5(tmp_product_n_115),
        .O(\empty_86_fu_196[7]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_86_fu_196[7]_i_16 
       (.I0(tmp_product_n_116),
        .I1(\empty_86_fu_196_reg[39]_0 [0]),
        .I2(Q[2]),
        .I3(P[0]),
        .I4(q0[0]),
        .I5(\empty_86_fu_196_reg[39] [0]),
        .O(\empty_86_fu_196[7]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_2 
       (.I0(Q[2]),
        .I1(tmp_product_n_110),
        .I2(\empty_86_fu_196_reg[39] [6]),
        .I3(q0[6]),
        .I4(P[6]),
        .I5(\empty_86_fu_196_reg[39]_0 [6]),
        .O(\empty_86_fu_196[7]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_3 
       (.I0(Q[2]),
        .I1(tmp_product_n_111),
        .I2(\empty_86_fu_196_reg[39] [5]),
        .I3(q0[5]),
        .I4(P[5]),
        .I5(\empty_86_fu_196_reg[39]_0 [5]),
        .O(\empty_86_fu_196[7]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_4 
       (.I0(Q[2]),
        .I1(tmp_product_n_112),
        .I2(\empty_86_fu_196_reg[39] [4]),
        .I3(q0[4]),
        .I4(P[4]),
        .I5(\empty_86_fu_196_reg[39]_0 [4]),
        .O(\empty_86_fu_196[7]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_5 
       (.I0(Q[2]),
        .I1(tmp_product_n_113),
        .I2(\empty_86_fu_196_reg[39] [3]),
        .I3(q0[3]),
        .I4(P[3]),
        .I5(\empty_86_fu_196_reg[39]_0 [3]),
        .O(\empty_86_fu_196[7]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_6 
       (.I0(Q[2]),
        .I1(tmp_product_n_114),
        .I2(\empty_86_fu_196_reg[39] [2]),
        .I3(q0[2]),
        .I4(P[2]),
        .I5(\empty_86_fu_196_reg[39]_0 [2]),
        .O(\empty_86_fu_196[7]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_7 
       (.I0(Q[2]),
        .I1(tmp_product_n_115),
        .I2(\empty_86_fu_196_reg[39] [1]),
        .I3(q0[1]),
        .I4(P[1]),
        .I5(\empty_86_fu_196_reg[39]_0 [1]),
        .O(\empty_86_fu_196[7]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_86_fu_196[7]_i_8 
       (.I0(Q[2]),
        .I1(tmp_product_n_116),
        .I2(\empty_86_fu_196_reg[39] [0]),
        .I3(q0[0]),
        .I4(P[0]),
        .I5(\empty_86_fu_196_reg[39]_0 [0]),
        .O(\empty_86_fu_196[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_86_fu_196[7]_i_9 
       (.I0(\empty_86_fu_196[7]_i_2_n_11 ),
        .I1(\empty_86_fu_196_reg[39] [7]),
        .I2(Q[2]),
        .I3(q0[7]),
        .I4(\empty_86_fu_196_reg[7]_5 ),
        .I5(tmp_product_n_109),
        .O(\empty_86_fu_196[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[15]_i_1 
       (.CI(\empty_86_fu_196_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[15]_i_1_n_11 ,\empty_86_fu_196_reg[15]_i_1_n_12 ,\empty_86_fu_196_reg[15]_i_1_n_13 ,\empty_86_fu_196_reg[15]_i_1_n_14 ,\empty_86_fu_196_reg[15]_i_1_n_15 ,\empty_86_fu_196_reg[15]_i_1_n_16 ,\empty_86_fu_196_reg[15]_i_1_n_17 ,\empty_86_fu_196_reg[15]_i_1_n_18 }),
        .DI({\empty_86_fu_196[15]_i_2_n_11 ,\empty_86_fu_196[15]_i_3_n_11 ,\empty_86_fu_196[15]_i_4_n_11 ,\empty_86_fu_196[15]_i_5_n_11 ,\empty_86_fu_196[15]_i_6_n_11 ,\empty_86_fu_196[15]_i_7_n_11 ,\empty_86_fu_196[15]_i_8_n_11 ,\empty_86_fu_196[15]_i_9_n_11 }),
        .O(D[15:8]),
        .S({\empty_86_fu_196[15]_i_10_n_11 ,\empty_86_fu_196[15]_i_11_n_11 ,\empty_86_fu_196[15]_i_12_n_11 ,\empty_86_fu_196[15]_i_13_n_11 ,\empty_86_fu_196[15]_i_14_n_11 ,\empty_86_fu_196[15]_i_15_n_11 ,\empty_86_fu_196[15]_i_16_n_11 ,\empty_86_fu_196[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[23]_i_1 
       (.CI(\empty_86_fu_196_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[23]_i_1_n_11 ,\empty_86_fu_196_reg[23]_i_1_n_12 ,\empty_86_fu_196_reg[23]_i_1_n_13 ,\empty_86_fu_196_reg[23]_i_1_n_14 ,\empty_86_fu_196_reg[23]_i_1_n_15 ,\empty_86_fu_196_reg[23]_i_1_n_16 ,\empty_86_fu_196_reg[23]_i_1_n_17 ,\empty_86_fu_196_reg[23]_i_1_n_18 }),
        .DI({\empty_86_fu_196[23]_i_2_n_11 ,\empty_86_fu_196[23]_i_3_n_11 ,\empty_86_fu_196[23]_i_4_n_11 ,\empty_86_fu_196[23]_i_5_n_11 ,\empty_86_fu_196[23]_i_6_n_11 ,\empty_86_fu_196[23]_i_7_n_11 ,\empty_86_fu_196[23]_i_8_n_11 ,\empty_86_fu_196[23]_i_9_n_11 }),
        .O(D[23:16]),
        .S({\empty_86_fu_196[23]_i_10_n_11 ,\empty_86_fu_196[23]_i_11_n_11 ,\empty_86_fu_196[23]_i_12_n_11 ,\empty_86_fu_196[23]_i_13_n_11 ,\empty_86_fu_196[23]_i_14_n_11 ,\empty_86_fu_196[23]_i_15_n_11 ,\empty_86_fu_196[23]_i_16_n_11 ,\empty_86_fu_196[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[31]_i_1 
       (.CI(\empty_86_fu_196_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[31]_i_1_n_11 ,\empty_86_fu_196_reg[31]_i_1_n_12 ,\empty_86_fu_196_reg[31]_i_1_n_13 ,\empty_86_fu_196_reg[31]_i_1_n_14 ,\empty_86_fu_196_reg[31]_i_1_n_15 ,\empty_86_fu_196_reg[31]_i_1_n_16 ,\empty_86_fu_196_reg[31]_i_1_n_17 ,\empty_86_fu_196_reg[31]_i_1_n_18 }),
        .DI({\empty_86_fu_196[31]_i_2_n_11 ,\empty_86_fu_196[31]_i_3_n_11 ,\empty_86_fu_196[31]_i_4_n_11 ,\empty_86_fu_196[31]_i_5_n_11 ,\empty_86_fu_196[31]_i_6_n_11 ,\empty_86_fu_196[31]_i_7_n_11 ,\empty_86_fu_196[31]_i_8_n_11 ,\empty_86_fu_196[31]_i_9_n_11 }),
        .O(D[31:24]),
        .S({\empty_86_fu_196[31]_i_10_n_11 ,\empty_86_fu_196[31]_i_11_n_11 ,\empty_86_fu_196[31]_i_12_n_11 ,\empty_86_fu_196[31]_i_13_n_11 ,\empty_86_fu_196[31]_i_14_n_11 ,\empty_86_fu_196[31]_i_15_n_11 ,\empty_86_fu_196[31]_i_16_n_11 ,\empty_86_fu_196[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[39]_i_1 
       (.CI(\empty_86_fu_196_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[39]_i_1_n_11 ,\empty_86_fu_196_reg[39]_i_1_n_12 ,\empty_86_fu_196_reg[39]_i_1_n_13 ,\empty_86_fu_196_reg[39]_i_1_n_14 ,\empty_86_fu_196_reg[39]_i_1_n_15 ,\empty_86_fu_196_reg[39]_i_1_n_16 ,\empty_86_fu_196_reg[39]_i_1_n_17 ,\empty_86_fu_196_reg[39]_i_1_n_18 }),
        .DI({DI,\empty_86_fu_196[39]_i_8_n_11 ,\empty_86_fu_196[39]_i_9_n_11 }),
        .O(D[39:32]),
        .S({S,\empty_86_fu_196[39]_i_16_n_11 ,\empty_86_fu_196[39]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[47]_i_1 
       (.CI(\empty_86_fu_196_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[47]_i_1_n_11 ,\empty_86_fu_196_reg[47]_i_1_n_12 ,\empty_86_fu_196_reg[47]_i_1_n_13 ,\empty_86_fu_196_reg[47]_i_1_n_14 ,\empty_86_fu_196_reg[47]_i_1_n_15 ,\empty_86_fu_196_reg[47]_i_1_n_16 ,\empty_86_fu_196_reg[47]_i_1_n_17 ,\empty_86_fu_196_reg[47]_i_1_n_18 }),
        .DI(\empty_86_fu_196_reg[47] ),
        .O(D[47:40]),
        .S(\empty_86_fu_196_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[55]_i_1 
       (.CI(\empty_86_fu_196_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[55]_i_1_n_11 ,\empty_86_fu_196_reg[55]_i_1_n_12 ,\empty_86_fu_196_reg[55]_i_1_n_13 ,\empty_86_fu_196_reg[55]_i_1_n_14 ,\empty_86_fu_196_reg[55]_i_1_n_15 ,\empty_86_fu_196_reg[55]_i_1_n_16 ,\empty_86_fu_196_reg[55]_i_1_n_17 ,\empty_86_fu_196_reg[55]_i_1_n_18 }),
        .DI(\empty_86_fu_196_reg[55] ),
        .O(D[55:48]),
        .S(\empty_86_fu_196_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[63]_i_2 
       (.CI(\empty_86_fu_196_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_86_fu_196_reg[63]_i_2_CO_UNCONNECTED [7],\empty_86_fu_196_reg[63]_i_2_n_12 ,\empty_86_fu_196_reg[63]_i_2_n_13 ,\empty_86_fu_196_reg[63]_i_2_n_14 ,\empty_86_fu_196_reg[63]_i_2_n_15 ,\empty_86_fu_196_reg[63]_i_2_n_16 ,\empty_86_fu_196_reg[63]_i_2_n_17 ,\empty_86_fu_196_reg[63]_i_2_n_18 }),
        .DI({1'b0,\empty_86_fu_196_reg[63] }),
        .O(D[63:56]),
        .S(\empty_86_fu_196_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_196_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_196_reg[7]_i_1_n_11 ,\empty_86_fu_196_reg[7]_i_1_n_12 ,\empty_86_fu_196_reg[7]_i_1_n_13 ,\empty_86_fu_196_reg[7]_i_1_n_14 ,\empty_86_fu_196_reg[7]_i_1_n_15 ,\empty_86_fu_196_reg[7]_i_1_n_16 ,\empty_86_fu_196_reg[7]_i_1_n_17 ,\empty_86_fu_196_reg[7]_i_1_n_18 }),
        .DI({\empty_86_fu_196[7]_i_2_n_11 ,\empty_86_fu_196[7]_i_3_n_11 ,\empty_86_fu_196[7]_i_4_n_11 ,\empty_86_fu_196[7]_i_5_n_11 ,\empty_86_fu_196[7]_i_6_n_11 ,\empty_86_fu_196[7]_i_7_n_11 ,\empty_86_fu_196[7]_i_8_n_11 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_86_fu_196[7]_i_9_n_11 ,\empty_86_fu_196[7]_i_10_n_11 ,\empty_86_fu_196[7]_i_11_n_11 ,\empty_86_fu_196[7]_i_12_n_11 ,\empty_86_fu_196[7]_i_13_n_11 ,\empty_86_fu_196[7]_i_14_n_11 ,\empty_86_fu_196[7]_i_15_n_11 ,\empty_86_fu_196[7]_i_16_n_11 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19
   (P,
    DI,
    S,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    DSP_ALU_INST,
    \empty_82_fu_180_reg[39] ,
    OPMODE,
    Q,
    \empty_82_fu_180_reg[39]_0 ,
    \empty_82_fu_180_reg[39]_1 );
  output [33:0]P;
  output [0:0]DI;
  output [1:0]S;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [33:0]DSP_ALU_INST;
  input \empty_82_fu_180_reg[39] ;
  input [0:0]OPMODE;
  input [2:0]Q;
  input [2:0]\empty_82_fu_180_reg[39]_0 ;
  input [0:0]\empty_82_fu_180_reg[39]_1 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]DI;
  wire [33:0]DSP_ALU_INST;
  wire [0:0]OPMODE;
  wire [33:0]P;
  wire [2:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire \empty_82_fu_180[39]_i_18_n_11 ;
  wire \empty_82_fu_180_reg[39] ;
  wire [2:0]\empty_82_fu_180_reg[39]_0 ;
  wire [0:0]\empty_82_fu_180_reg[39]_1 ;
  wire [15:0]indata_q1;
  wire tmp_product_n_82;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hA959)) 
    \empty_82_fu_180[39]_i_14 
       (.I0(DI),
        .I1(Q[2]),
        .I2(\empty_82_fu_180_reg[39] ),
        .I3(\empty_82_fu_180_reg[39]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95656A656A9A95)) 
    \empty_82_fu_180[39]_i_15 
       (.I0(\empty_82_fu_180_reg[39]_1 ),
        .I1(\empty_82_fu_180_reg[39]_0 [1]),
        .I2(\empty_82_fu_180_reg[39] ),
        .I3(Q[1]),
        .I4(tmp_product_n_82),
        .I5(\empty_82_fu_180[39]_i_18_n_11 ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_82_fu_180[39]_i_18 
       (.I0(P[33]),
        .I1(Q[0]),
        .I2(\empty_82_fu_180_reg[39] ),
        .I3(\empty_82_fu_180_reg[39]_0 [0]),
        .O(\empty_82_fu_180[39]_i_18_n_11 ));
  LUT5 #(
    .INIT(32'hFD5D5404)) 
    \empty_82_fu_180[39]_i_6 
       (.I0(tmp_product_n_82),
        .I1(Q[1]),
        .I2(\empty_82_fu_180_reg[39] ),
        .I3(\empty_82_fu_180_reg[39]_0 [1]),
        .I4(\empty_82_fu_180[39]_i_18_n_11 ),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_82_fu_180_reg[39] ,\empty_82_fu_180_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_82,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20
   (OPMODE,
    D,
    CEB2,
    ap_clk,
    B,
    indata_q0,
    P,
    \empty_83_fu_184_reg[39] ,
    \empty_83_fu_184_reg[31] ,
    Q,
    \empty_83_fu_184_reg[39]_0 ,
    DI,
    S,
    \empty_83_fu_184_reg[47] ,
    \empty_83_fu_184_reg[47]_0 ,
    \empty_83_fu_184_reg[55] ,
    \empty_83_fu_184_reg[55]_0 ,
    \empty_83_fu_184_reg[63] ,
    \empty_83_fu_184_reg[63]_0 );
  output [0:0]OPMODE;
  output [63:0]D;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [33:0]P;
  input \empty_83_fu_184_reg[39] ;
  input [31:0]\empty_83_fu_184_reg[31] ;
  input [35:0]Q;
  input [35:0]\empty_83_fu_184_reg[39]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [7:0]\empty_83_fu_184_reg[47] ;
  input [7:0]\empty_83_fu_184_reg[47]_0 ;
  input [7:0]\empty_83_fu_184_reg[55] ;
  input [7:0]\empty_83_fu_184_reg[55]_0 ;
  input [6:0]\empty_83_fu_184_reg[63] ;
  input [7:0]\empty_83_fu_184_reg[63]_0 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [3:0]DI;
  wire [0:0]OPMODE;
  wire [33:0]P;
  wire [35:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire \empty_83_fu_184[15]_i_10_n_11 ;
  wire \empty_83_fu_184[15]_i_11_n_11 ;
  wire \empty_83_fu_184[15]_i_12_n_11 ;
  wire \empty_83_fu_184[15]_i_13_n_11 ;
  wire \empty_83_fu_184[15]_i_14_n_11 ;
  wire \empty_83_fu_184[15]_i_15_n_11 ;
  wire \empty_83_fu_184[15]_i_16_n_11 ;
  wire \empty_83_fu_184[15]_i_17_n_11 ;
  wire \empty_83_fu_184[15]_i_2_n_11 ;
  wire \empty_83_fu_184[15]_i_3_n_11 ;
  wire \empty_83_fu_184[15]_i_4_n_11 ;
  wire \empty_83_fu_184[15]_i_5_n_11 ;
  wire \empty_83_fu_184[15]_i_6_n_11 ;
  wire \empty_83_fu_184[15]_i_7_n_11 ;
  wire \empty_83_fu_184[15]_i_8_n_11 ;
  wire \empty_83_fu_184[15]_i_9_n_11 ;
  wire \empty_83_fu_184[23]_i_10_n_11 ;
  wire \empty_83_fu_184[23]_i_11_n_11 ;
  wire \empty_83_fu_184[23]_i_12_n_11 ;
  wire \empty_83_fu_184[23]_i_13_n_11 ;
  wire \empty_83_fu_184[23]_i_14_n_11 ;
  wire \empty_83_fu_184[23]_i_15_n_11 ;
  wire \empty_83_fu_184[23]_i_16_n_11 ;
  wire \empty_83_fu_184[23]_i_17_n_11 ;
  wire \empty_83_fu_184[23]_i_2_n_11 ;
  wire \empty_83_fu_184[23]_i_3_n_11 ;
  wire \empty_83_fu_184[23]_i_4_n_11 ;
  wire \empty_83_fu_184[23]_i_5_n_11 ;
  wire \empty_83_fu_184[23]_i_6_n_11 ;
  wire \empty_83_fu_184[23]_i_7_n_11 ;
  wire \empty_83_fu_184[23]_i_8_n_11 ;
  wire \empty_83_fu_184[23]_i_9_n_11 ;
  wire \empty_83_fu_184[31]_i_10_n_11 ;
  wire \empty_83_fu_184[31]_i_11_n_11 ;
  wire \empty_83_fu_184[31]_i_12_n_11 ;
  wire \empty_83_fu_184[31]_i_13_n_11 ;
  wire \empty_83_fu_184[31]_i_14_n_11 ;
  wire \empty_83_fu_184[31]_i_15_n_11 ;
  wire \empty_83_fu_184[31]_i_16_n_11 ;
  wire \empty_83_fu_184[31]_i_17_n_11 ;
  wire \empty_83_fu_184[31]_i_2_n_11 ;
  wire \empty_83_fu_184[31]_i_3_n_11 ;
  wire \empty_83_fu_184[31]_i_4_n_11 ;
  wire \empty_83_fu_184[31]_i_5_n_11 ;
  wire \empty_83_fu_184[31]_i_6_n_11 ;
  wire \empty_83_fu_184[31]_i_7_n_11 ;
  wire \empty_83_fu_184[31]_i_8_n_11 ;
  wire \empty_83_fu_184[31]_i_9_n_11 ;
  wire \empty_83_fu_184[39]_i_14_n_11 ;
  wire \empty_83_fu_184[39]_i_15_n_11 ;
  wire \empty_83_fu_184[39]_i_16_n_11 ;
  wire \empty_83_fu_184[39]_i_17_n_11 ;
  wire \empty_83_fu_184[39]_i_18_n_11 ;
  wire \empty_83_fu_184[39]_i_19_n_11 ;
  wire \empty_83_fu_184[39]_i_6_n_11 ;
  wire \empty_83_fu_184[39]_i_7_n_11 ;
  wire \empty_83_fu_184[39]_i_8_n_11 ;
  wire \empty_83_fu_184[39]_i_9_n_11 ;
  wire \empty_83_fu_184[7]_i_10_n_11 ;
  wire \empty_83_fu_184[7]_i_11_n_11 ;
  wire \empty_83_fu_184[7]_i_12_n_11 ;
  wire \empty_83_fu_184[7]_i_13_n_11 ;
  wire \empty_83_fu_184[7]_i_14_n_11 ;
  wire \empty_83_fu_184[7]_i_15_n_11 ;
  wire \empty_83_fu_184[7]_i_16_n_11 ;
  wire \empty_83_fu_184[7]_i_2_n_11 ;
  wire \empty_83_fu_184[7]_i_3_n_11 ;
  wire \empty_83_fu_184[7]_i_4_n_11 ;
  wire \empty_83_fu_184[7]_i_5_n_11 ;
  wire \empty_83_fu_184[7]_i_6_n_11 ;
  wire \empty_83_fu_184[7]_i_7_n_11 ;
  wire \empty_83_fu_184[7]_i_8_n_11 ;
  wire \empty_83_fu_184[7]_i_9_n_11 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[15]_i_1_n_18 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[23]_i_1_n_18 ;
  wire [31:0]\empty_83_fu_184_reg[31] ;
  wire \empty_83_fu_184_reg[31]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[31]_i_1_n_18 ;
  wire \empty_83_fu_184_reg[39] ;
  wire [35:0]\empty_83_fu_184_reg[39]_0 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_83_fu_184_reg[47] ;
  wire [7:0]\empty_83_fu_184_reg[47]_0 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_83_fu_184_reg[55] ;
  wire [7:0]\empty_83_fu_184_reg[55]_0 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_83_fu_184_reg[63] ;
  wire [7:0]\empty_83_fu_184_reg[63]_0 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_12 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_13 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_14 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_15 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_16 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_17 ;
  wire \empty_83_fu_184_reg[63]_i_2_n_18 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_11 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_12 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_13 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_14 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_15 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_16 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_17 ;
  wire \empty_83_fu_184_reg[7]_i_1_n_18 ;
  wire [15:0]indata_q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_83_fu_184_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_10 
       (.I0(\empty_83_fu_184[15]_i_2_n_11 ),
        .I1(tmp_product_n_101),
        .I2(Q[15]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [15]),
        .I5(\empty_83_fu_184_reg[31] [15]),
        .O(\empty_83_fu_184[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_11 
       (.I0(\empty_83_fu_184[15]_i_3_n_11 ),
        .I1(tmp_product_n_102),
        .I2(Q[14]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [14]),
        .I5(\empty_83_fu_184_reg[31] [14]),
        .O(\empty_83_fu_184[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_12 
       (.I0(\empty_83_fu_184[15]_i_4_n_11 ),
        .I1(tmp_product_n_103),
        .I2(Q[13]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [13]),
        .I5(\empty_83_fu_184_reg[31] [13]),
        .O(\empty_83_fu_184[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_13 
       (.I0(\empty_83_fu_184[15]_i_5_n_11 ),
        .I1(tmp_product_n_104),
        .I2(Q[12]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [12]),
        .I5(\empty_83_fu_184_reg[31] [12]),
        .O(\empty_83_fu_184[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_14 
       (.I0(\empty_83_fu_184[15]_i_6_n_11 ),
        .I1(tmp_product_n_105),
        .I2(Q[11]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [11]),
        .I5(\empty_83_fu_184_reg[31] [11]),
        .O(\empty_83_fu_184[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_15 
       (.I0(\empty_83_fu_184[15]_i_7_n_11 ),
        .I1(tmp_product_n_106),
        .I2(Q[10]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [10]),
        .I5(\empty_83_fu_184_reg[31] [10]),
        .O(\empty_83_fu_184[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_16 
       (.I0(\empty_83_fu_184[15]_i_8_n_11 ),
        .I1(tmp_product_n_107),
        .I2(Q[9]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [9]),
        .I5(\empty_83_fu_184_reg[31] [9]),
        .O(\empty_83_fu_184[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[15]_i_17 
       (.I0(\empty_83_fu_184[15]_i_9_n_11 ),
        .I1(tmp_product_n_108),
        .I2(Q[8]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [8]),
        .I5(\empty_83_fu_184_reg[31] [8]),
        .O(\empty_83_fu_184[15]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_2 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [14]),
        .I2(tmp_product_n_102),
        .I3(Q[14]),
        .I4(\empty_83_fu_184_reg[39]_0 [14]),
        .O(\empty_83_fu_184[15]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_3 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [13]),
        .I2(tmp_product_n_103),
        .I3(Q[13]),
        .I4(\empty_83_fu_184_reg[39]_0 [13]),
        .O(\empty_83_fu_184[15]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_4 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [12]),
        .I2(tmp_product_n_104),
        .I3(Q[12]),
        .I4(\empty_83_fu_184_reg[39]_0 [12]),
        .O(\empty_83_fu_184[15]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_5 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [11]),
        .I2(tmp_product_n_105),
        .I3(Q[11]),
        .I4(\empty_83_fu_184_reg[39]_0 [11]),
        .O(\empty_83_fu_184[15]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_6 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [10]),
        .I2(tmp_product_n_106),
        .I3(Q[10]),
        .I4(\empty_83_fu_184_reg[39]_0 [10]),
        .O(\empty_83_fu_184[15]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_7 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [9]),
        .I2(tmp_product_n_107),
        .I3(Q[9]),
        .I4(\empty_83_fu_184_reg[39]_0 [9]),
        .O(\empty_83_fu_184[15]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_8 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [8]),
        .I2(tmp_product_n_108),
        .I3(Q[8]),
        .I4(\empty_83_fu_184_reg[39]_0 [8]),
        .O(\empty_83_fu_184[15]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[15]_i_9 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [7]),
        .I2(tmp_product_n_109),
        .I3(Q[7]),
        .I4(\empty_83_fu_184_reg[39]_0 [7]),
        .O(\empty_83_fu_184[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_10 
       (.I0(\empty_83_fu_184[23]_i_2_n_11 ),
        .I1(tmp_product_n_93),
        .I2(Q[23]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [23]),
        .I5(\empty_83_fu_184_reg[31] [23]),
        .O(\empty_83_fu_184[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_11 
       (.I0(\empty_83_fu_184[23]_i_3_n_11 ),
        .I1(tmp_product_n_94),
        .I2(Q[22]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [22]),
        .I5(\empty_83_fu_184_reg[31] [22]),
        .O(\empty_83_fu_184[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_12 
       (.I0(\empty_83_fu_184[23]_i_4_n_11 ),
        .I1(tmp_product_n_95),
        .I2(Q[21]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [21]),
        .I5(\empty_83_fu_184_reg[31] [21]),
        .O(\empty_83_fu_184[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_13 
       (.I0(\empty_83_fu_184[23]_i_5_n_11 ),
        .I1(tmp_product_n_96),
        .I2(Q[20]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [20]),
        .I5(\empty_83_fu_184_reg[31] [20]),
        .O(\empty_83_fu_184[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_14 
       (.I0(\empty_83_fu_184[23]_i_6_n_11 ),
        .I1(tmp_product_n_97),
        .I2(Q[19]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [19]),
        .I5(\empty_83_fu_184_reg[31] [19]),
        .O(\empty_83_fu_184[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_15 
       (.I0(\empty_83_fu_184[23]_i_7_n_11 ),
        .I1(tmp_product_n_98),
        .I2(Q[18]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [18]),
        .I5(\empty_83_fu_184_reg[31] [18]),
        .O(\empty_83_fu_184[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_16 
       (.I0(\empty_83_fu_184[23]_i_8_n_11 ),
        .I1(tmp_product_n_99),
        .I2(Q[17]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [17]),
        .I5(\empty_83_fu_184_reg[31] [17]),
        .O(\empty_83_fu_184[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[23]_i_17 
       (.I0(\empty_83_fu_184[23]_i_9_n_11 ),
        .I1(tmp_product_n_100),
        .I2(Q[16]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [16]),
        .I5(\empty_83_fu_184_reg[31] [16]),
        .O(\empty_83_fu_184[23]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_2 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [22]),
        .I2(tmp_product_n_94),
        .I3(Q[22]),
        .I4(\empty_83_fu_184_reg[39]_0 [22]),
        .O(\empty_83_fu_184[23]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_3 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [21]),
        .I2(tmp_product_n_95),
        .I3(Q[21]),
        .I4(\empty_83_fu_184_reg[39]_0 [21]),
        .O(\empty_83_fu_184[23]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_4 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [20]),
        .I2(tmp_product_n_96),
        .I3(Q[20]),
        .I4(\empty_83_fu_184_reg[39]_0 [20]),
        .O(\empty_83_fu_184[23]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_5 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [19]),
        .I2(tmp_product_n_97),
        .I3(Q[19]),
        .I4(\empty_83_fu_184_reg[39]_0 [19]),
        .O(\empty_83_fu_184[23]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_6 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [18]),
        .I2(tmp_product_n_98),
        .I3(Q[18]),
        .I4(\empty_83_fu_184_reg[39]_0 [18]),
        .O(\empty_83_fu_184[23]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_7 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [17]),
        .I2(tmp_product_n_99),
        .I3(Q[17]),
        .I4(\empty_83_fu_184_reg[39]_0 [17]),
        .O(\empty_83_fu_184[23]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_8 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [16]),
        .I2(tmp_product_n_100),
        .I3(Q[16]),
        .I4(\empty_83_fu_184_reg[39]_0 [16]),
        .O(\empty_83_fu_184[23]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[23]_i_9 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [15]),
        .I2(tmp_product_n_101),
        .I3(Q[15]),
        .I4(\empty_83_fu_184_reg[39]_0 [15]),
        .O(\empty_83_fu_184[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_10 
       (.I0(\empty_83_fu_184[31]_i_2_n_11 ),
        .I1(tmp_product_n_85),
        .I2(Q[31]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [31]),
        .I5(\empty_83_fu_184_reg[31] [31]),
        .O(\empty_83_fu_184[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_11 
       (.I0(\empty_83_fu_184[31]_i_3_n_11 ),
        .I1(tmp_product_n_86),
        .I2(Q[30]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [30]),
        .I5(\empty_83_fu_184_reg[31] [30]),
        .O(\empty_83_fu_184[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_12 
       (.I0(\empty_83_fu_184[31]_i_4_n_11 ),
        .I1(tmp_product_n_87),
        .I2(Q[29]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [29]),
        .I5(\empty_83_fu_184_reg[31] [29]),
        .O(\empty_83_fu_184[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_13 
       (.I0(\empty_83_fu_184[31]_i_5_n_11 ),
        .I1(tmp_product_n_88),
        .I2(Q[28]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [28]),
        .I5(\empty_83_fu_184_reg[31] [28]),
        .O(\empty_83_fu_184[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_14 
       (.I0(\empty_83_fu_184[31]_i_6_n_11 ),
        .I1(tmp_product_n_89),
        .I2(Q[27]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [27]),
        .I5(\empty_83_fu_184_reg[31] [27]),
        .O(\empty_83_fu_184[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_15 
       (.I0(\empty_83_fu_184[31]_i_7_n_11 ),
        .I1(tmp_product_n_90),
        .I2(Q[26]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [26]),
        .I5(\empty_83_fu_184_reg[31] [26]),
        .O(\empty_83_fu_184[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_16 
       (.I0(\empty_83_fu_184[31]_i_8_n_11 ),
        .I1(tmp_product_n_91),
        .I2(Q[25]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [25]),
        .I5(\empty_83_fu_184_reg[31] [25]),
        .O(\empty_83_fu_184[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[31]_i_17 
       (.I0(\empty_83_fu_184[31]_i_9_n_11 ),
        .I1(tmp_product_n_92),
        .I2(Q[24]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [24]),
        .I5(\empty_83_fu_184_reg[31] [24]),
        .O(\empty_83_fu_184[31]_i_17_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_2 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [30]),
        .I2(tmp_product_n_86),
        .I3(Q[30]),
        .I4(\empty_83_fu_184_reg[39]_0 [30]),
        .O(\empty_83_fu_184[31]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_3 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [29]),
        .I2(tmp_product_n_87),
        .I3(Q[29]),
        .I4(\empty_83_fu_184_reg[39]_0 [29]),
        .O(\empty_83_fu_184[31]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_4 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [28]),
        .I2(tmp_product_n_88),
        .I3(Q[28]),
        .I4(\empty_83_fu_184_reg[39]_0 [28]),
        .O(\empty_83_fu_184[31]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_5 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [27]),
        .I2(tmp_product_n_89),
        .I3(Q[27]),
        .I4(\empty_83_fu_184_reg[39]_0 [27]),
        .O(\empty_83_fu_184[31]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_6 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [26]),
        .I2(tmp_product_n_90),
        .I3(Q[26]),
        .I4(\empty_83_fu_184_reg[39]_0 [26]),
        .O(\empty_83_fu_184[31]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_7 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [25]),
        .I2(tmp_product_n_91),
        .I3(Q[25]),
        .I4(\empty_83_fu_184_reg[39]_0 [25]),
        .O(\empty_83_fu_184[31]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_8 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [24]),
        .I2(tmp_product_n_92),
        .I3(Q[24]),
        .I4(\empty_83_fu_184_reg[39]_0 [24]),
        .O(\empty_83_fu_184[31]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[31]_i_9 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [23]),
        .I2(tmp_product_n_93),
        .I3(Q[23]),
        .I4(\empty_83_fu_184_reg[39]_0 [23]),
        .O(\empty_83_fu_184[31]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_83_fu_184[39]_i_14 
       (.I0(\empty_83_fu_184[39]_i_6_n_11 ),
        .I1(Q[35]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(\empty_83_fu_184_reg[39]_0 [35]),
        .O(\empty_83_fu_184[39]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h9A95656A656A9A95)) 
    \empty_83_fu_184[39]_i_15 
       (.I0(\empty_83_fu_184[39]_i_7_n_11 ),
        .I1(\empty_83_fu_184_reg[39]_0 [34]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(Q[34]),
        .I4(tmp_product_n_82),
        .I5(\empty_83_fu_184[39]_i_18_n_11 ),
        .O(\empty_83_fu_184[39]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h6666666969696669)) 
    \empty_83_fu_184[39]_i_16 
       (.I0(\empty_83_fu_184[39]_i_8_n_11 ),
        .I1(\empty_83_fu_184[39]_i_19_n_11 ),
        .I2(tmp_product_n_84),
        .I3(Q[32]),
        .I4(\empty_83_fu_184_reg[39] ),
        .I5(\empty_83_fu_184_reg[39]_0 [32]),
        .O(\empty_83_fu_184[39]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h565556AA6AAA6AAA)) 
    \empty_83_fu_184[39]_i_17 
       (.I0(\empty_83_fu_184[39]_i_9_n_11 ),
        .I1(\empty_83_fu_184_reg[31] [31]),
        .I2(\empty_83_fu_184_reg[39]_0 [31]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(Q[31]),
        .I5(tmp_product_n_85),
        .O(\empty_83_fu_184[39]_i_17_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_83_fu_184[39]_i_18 
       (.I0(tmp_product_n_83),
        .I1(Q[33]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(\empty_83_fu_184_reg[39]_0 [33]),
        .O(\empty_83_fu_184[39]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_83_fu_184[39]_i_19 
       (.I0(tmp_product_n_83),
        .I1(Q[33]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(\empty_83_fu_184_reg[39]_0 [33]),
        .O(\empty_83_fu_184[39]_i_19_n_11 ));
  LUT5 #(
    .INIT(32'hFD5D5404)) 
    \empty_83_fu_184[39]_i_6 
       (.I0(tmp_product_n_82),
        .I1(Q[34]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(\empty_83_fu_184_reg[39]_0 [34]),
        .I4(\empty_83_fu_184[39]_i_18_n_11 ),
        .O(\empty_83_fu_184[39]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \empty_83_fu_184[39]_i_7 
       (.I0(\empty_83_fu_184_reg[39]_0 [32]),
        .I1(\empty_83_fu_184_reg[39] ),
        .I2(Q[32]),
        .I3(tmp_product_n_84),
        .I4(\empty_83_fu_184[39]_i_19_n_11 ),
        .O(\empty_83_fu_184[39]_i_7_n_11 ));
  LUT5 #(
    .INIT(32'h4F40101F)) 
    \empty_83_fu_184[39]_i_8 
       (.I0(\empty_83_fu_184_reg[31] [31]),
        .I1(\empty_83_fu_184_reg[39]_0 [32]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(Q[32]),
        .I4(tmp_product_n_84),
        .O(\empty_83_fu_184[39]_i_8_n_11 ));
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \empty_83_fu_184[39]_i_9 
       (.I0(\empty_83_fu_184_reg[31] [31]),
        .I1(\empty_83_fu_184_reg[39]_0 [32]),
        .I2(\empty_83_fu_184_reg[39] ),
        .I3(Q[32]),
        .I4(tmp_product_n_84),
        .O(\empty_83_fu_184[39]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_10 
       (.I0(\empty_83_fu_184[7]_i_3_n_11 ),
        .I1(tmp_product_n_110),
        .I2(Q[6]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [6]),
        .I5(\empty_83_fu_184_reg[31] [6]),
        .O(\empty_83_fu_184[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_11 
       (.I0(\empty_83_fu_184[7]_i_4_n_11 ),
        .I1(tmp_product_n_111),
        .I2(Q[5]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [5]),
        .I5(\empty_83_fu_184_reg[31] [5]),
        .O(\empty_83_fu_184[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_12 
       (.I0(\empty_83_fu_184[7]_i_5_n_11 ),
        .I1(tmp_product_n_112),
        .I2(Q[4]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [4]),
        .I5(\empty_83_fu_184_reg[31] [4]),
        .O(\empty_83_fu_184[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_13 
       (.I0(\empty_83_fu_184[7]_i_6_n_11 ),
        .I1(tmp_product_n_113),
        .I2(Q[3]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [3]),
        .I5(\empty_83_fu_184_reg[31] [3]),
        .O(\empty_83_fu_184[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_14 
       (.I0(\empty_83_fu_184[7]_i_7_n_11 ),
        .I1(tmp_product_n_114),
        .I2(Q[2]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [2]),
        .I5(\empty_83_fu_184_reg[31] [2]),
        .O(\empty_83_fu_184[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_15 
       (.I0(\empty_83_fu_184[7]_i_8_n_11 ),
        .I1(tmp_product_n_115),
        .I2(Q[1]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [1]),
        .I5(\empty_83_fu_184_reg[31] [1]),
        .O(\empty_83_fu_184[7]_i_15_n_11 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h87D22D78)) 
    \empty_83_fu_184[7]_i_16 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [0]),
        .I2(tmp_product_n_116),
        .I3(Q[0]),
        .I4(\empty_83_fu_184_reg[39]_0 [0]),
        .O(\empty_83_fu_184[7]_i_16_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_2 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [6]),
        .I2(tmp_product_n_110),
        .I3(Q[6]),
        .I4(\empty_83_fu_184_reg[39]_0 [6]),
        .O(\empty_83_fu_184[7]_i_2_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_3 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [5]),
        .I2(tmp_product_n_111),
        .I3(Q[5]),
        .I4(\empty_83_fu_184_reg[39]_0 [5]),
        .O(\empty_83_fu_184[7]_i_3_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_4 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [4]),
        .I2(tmp_product_n_112),
        .I3(Q[4]),
        .I4(\empty_83_fu_184_reg[39]_0 [4]),
        .O(\empty_83_fu_184[7]_i_4_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_5 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [3]),
        .I2(tmp_product_n_113),
        .I3(Q[3]),
        .I4(\empty_83_fu_184_reg[39]_0 [3]),
        .O(\empty_83_fu_184[7]_i_5_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_6 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [2]),
        .I2(tmp_product_n_114),
        .I3(Q[2]),
        .I4(\empty_83_fu_184_reg[39]_0 [2]),
        .O(\empty_83_fu_184[7]_i_6_n_11 ));
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_7 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [1]),
        .I2(tmp_product_n_115),
        .I3(Q[1]),
        .I4(\empty_83_fu_184_reg[39]_0 [1]),
        .O(\empty_83_fu_184[7]_i_7_n_11 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hF8A8D080)) 
    \empty_83_fu_184[7]_i_8 
       (.I0(\empty_83_fu_184_reg[39] ),
        .I1(\empty_83_fu_184_reg[31] [0]),
        .I2(tmp_product_n_116),
        .I3(Q[0]),
        .I4(\empty_83_fu_184_reg[39]_0 [0]),
        .O(\empty_83_fu_184[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_184[7]_i_9 
       (.I0(\empty_83_fu_184[7]_i_2_n_11 ),
        .I1(tmp_product_n_109),
        .I2(Q[7]),
        .I3(\empty_83_fu_184_reg[39] ),
        .I4(\empty_83_fu_184_reg[39]_0 [7]),
        .I5(\empty_83_fu_184_reg[31] [7]),
        .O(\empty_83_fu_184[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[15]_i_1 
       (.CI(\empty_83_fu_184_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[15]_i_1_n_11 ,\empty_83_fu_184_reg[15]_i_1_n_12 ,\empty_83_fu_184_reg[15]_i_1_n_13 ,\empty_83_fu_184_reg[15]_i_1_n_14 ,\empty_83_fu_184_reg[15]_i_1_n_15 ,\empty_83_fu_184_reg[15]_i_1_n_16 ,\empty_83_fu_184_reg[15]_i_1_n_17 ,\empty_83_fu_184_reg[15]_i_1_n_18 }),
        .DI({\empty_83_fu_184[15]_i_2_n_11 ,\empty_83_fu_184[15]_i_3_n_11 ,\empty_83_fu_184[15]_i_4_n_11 ,\empty_83_fu_184[15]_i_5_n_11 ,\empty_83_fu_184[15]_i_6_n_11 ,\empty_83_fu_184[15]_i_7_n_11 ,\empty_83_fu_184[15]_i_8_n_11 ,\empty_83_fu_184[15]_i_9_n_11 }),
        .O(D[15:8]),
        .S({\empty_83_fu_184[15]_i_10_n_11 ,\empty_83_fu_184[15]_i_11_n_11 ,\empty_83_fu_184[15]_i_12_n_11 ,\empty_83_fu_184[15]_i_13_n_11 ,\empty_83_fu_184[15]_i_14_n_11 ,\empty_83_fu_184[15]_i_15_n_11 ,\empty_83_fu_184[15]_i_16_n_11 ,\empty_83_fu_184[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[23]_i_1 
       (.CI(\empty_83_fu_184_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[23]_i_1_n_11 ,\empty_83_fu_184_reg[23]_i_1_n_12 ,\empty_83_fu_184_reg[23]_i_1_n_13 ,\empty_83_fu_184_reg[23]_i_1_n_14 ,\empty_83_fu_184_reg[23]_i_1_n_15 ,\empty_83_fu_184_reg[23]_i_1_n_16 ,\empty_83_fu_184_reg[23]_i_1_n_17 ,\empty_83_fu_184_reg[23]_i_1_n_18 }),
        .DI({\empty_83_fu_184[23]_i_2_n_11 ,\empty_83_fu_184[23]_i_3_n_11 ,\empty_83_fu_184[23]_i_4_n_11 ,\empty_83_fu_184[23]_i_5_n_11 ,\empty_83_fu_184[23]_i_6_n_11 ,\empty_83_fu_184[23]_i_7_n_11 ,\empty_83_fu_184[23]_i_8_n_11 ,\empty_83_fu_184[23]_i_9_n_11 }),
        .O(D[23:16]),
        .S({\empty_83_fu_184[23]_i_10_n_11 ,\empty_83_fu_184[23]_i_11_n_11 ,\empty_83_fu_184[23]_i_12_n_11 ,\empty_83_fu_184[23]_i_13_n_11 ,\empty_83_fu_184[23]_i_14_n_11 ,\empty_83_fu_184[23]_i_15_n_11 ,\empty_83_fu_184[23]_i_16_n_11 ,\empty_83_fu_184[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[31]_i_1 
       (.CI(\empty_83_fu_184_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[31]_i_1_n_11 ,\empty_83_fu_184_reg[31]_i_1_n_12 ,\empty_83_fu_184_reg[31]_i_1_n_13 ,\empty_83_fu_184_reg[31]_i_1_n_14 ,\empty_83_fu_184_reg[31]_i_1_n_15 ,\empty_83_fu_184_reg[31]_i_1_n_16 ,\empty_83_fu_184_reg[31]_i_1_n_17 ,\empty_83_fu_184_reg[31]_i_1_n_18 }),
        .DI({\empty_83_fu_184[31]_i_2_n_11 ,\empty_83_fu_184[31]_i_3_n_11 ,\empty_83_fu_184[31]_i_4_n_11 ,\empty_83_fu_184[31]_i_5_n_11 ,\empty_83_fu_184[31]_i_6_n_11 ,\empty_83_fu_184[31]_i_7_n_11 ,\empty_83_fu_184[31]_i_8_n_11 ,\empty_83_fu_184[31]_i_9_n_11 }),
        .O(D[31:24]),
        .S({\empty_83_fu_184[31]_i_10_n_11 ,\empty_83_fu_184[31]_i_11_n_11 ,\empty_83_fu_184[31]_i_12_n_11 ,\empty_83_fu_184[31]_i_13_n_11 ,\empty_83_fu_184[31]_i_14_n_11 ,\empty_83_fu_184[31]_i_15_n_11 ,\empty_83_fu_184[31]_i_16_n_11 ,\empty_83_fu_184[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[39]_i_1 
       (.CI(\empty_83_fu_184_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[39]_i_1_n_11 ,\empty_83_fu_184_reg[39]_i_1_n_12 ,\empty_83_fu_184_reg[39]_i_1_n_13 ,\empty_83_fu_184_reg[39]_i_1_n_14 ,\empty_83_fu_184_reg[39]_i_1_n_15 ,\empty_83_fu_184_reg[39]_i_1_n_16 ,\empty_83_fu_184_reg[39]_i_1_n_17 ,\empty_83_fu_184_reg[39]_i_1_n_18 }),
        .DI({DI,\empty_83_fu_184[39]_i_6_n_11 ,\empty_83_fu_184[39]_i_7_n_11 ,\empty_83_fu_184[39]_i_8_n_11 ,\empty_83_fu_184[39]_i_9_n_11 }),
        .O(D[39:32]),
        .S({S,\empty_83_fu_184[39]_i_14_n_11 ,\empty_83_fu_184[39]_i_15_n_11 ,\empty_83_fu_184[39]_i_16_n_11 ,\empty_83_fu_184[39]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[47]_i_1 
       (.CI(\empty_83_fu_184_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[47]_i_1_n_11 ,\empty_83_fu_184_reg[47]_i_1_n_12 ,\empty_83_fu_184_reg[47]_i_1_n_13 ,\empty_83_fu_184_reg[47]_i_1_n_14 ,\empty_83_fu_184_reg[47]_i_1_n_15 ,\empty_83_fu_184_reg[47]_i_1_n_16 ,\empty_83_fu_184_reg[47]_i_1_n_17 ,\empty_83_fu_184_reg[47]_i_1_n_18 }),
        .DI(\empty_83_fu_184_reg[47] ),
        .O(D[47:40]),
        .S(\empty_83_fu_184_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[55]_i_1 
       (.CI(\empty_83_fu_184_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[55]_i_1_n_11 ,\empty_83_fu_184_reg[55]_i_1_n_12 ,\empty_83_fu_184_reg[55]_i_1_n_13 ,\empty_83_fu_184_reg[55]_i_1_n_14 ,\empty_83_fu_184_reg[55]_i_1_n_15 ,\empty_83_fu_184_reg[55]_i_1_n_16 ,\empty_83_fu_184_reg[55]_i_1_n_17 ,\empty_83_fu_184_reg[55]_i_1_n_18 }),
        .DI(\empty_83_fu_184_reg[55] ),
        .O(D[55:48]),
        .S(\empty_83_fu_184_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[63]_i_2 
       (.CI(\empty_83_fu_184_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_83_fu_184_reg[63]_i_2_CO_UNCONNECTED [7],\empty_83_fu_184_reg[63]_i_2_n_12 ,\empty_83_fu_184_reg[63]_i_2_n_13 ,\empty_83_fu_184_reg[63]_i_2_n_14 ,\empty_83_fu_184_reg[63]_i_2_n_15 ,\empty_83_fu_184_reg[63]_i_2_n_16 ,\empty_83_fu_184_reg[63]_i_2_n_17 ,\empty_83_fu_184_reg[63]_i_2_n_18 }),
        .DI({1'b0,\empty_83_fu_184_reg[63] }),
        .O(D[63:56]),
        .S(\empty_83_fu_184_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_184_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_184_reg[7]_i_1_n_11 ,\empty_83_fu_184_reg[7]_i_1_n_12 ,\empty_83_fu_184_reg[7]_i_1_n_13 ,\empty_83_fu_184_reg[7]_i_1_n_14 ,\empty_83_fu_184_reg[7]_i_1_n_15 ,\empty_83_fu_184_reg[7]_i_1_n_16 ,\empty_83_fu_184_reg[7]_i_1_n_17 ,\empty_83_fu_184_reg[7]_i_1_n_18 }),
        .DI({\empty_83_fu_184[7]_i_2_n_11 ,\empty_83_fu_184[7]_i_3_n_11 ,\empty_83_fu_184[7]_i_4_n_11 ,\empty_83_fu_184[7]_i_5_n_11 ,\empty_83_fu_184[7]_i_6_n_11 ,\empty_83_fu_184[7]_i_7_n_11 ,\empty_83_fu_184[7]_i_8_n_11 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_83_fu_184[7]_i_9_n_11 ,\empty_83_fu_184[7]_i_10_n_11 ,\empty_83_fu_184[7]_i_11_n_11 ,\empty_83_fu_184[7]_i_12_n_11 ,\empty_83_fu_184[7]_i_13_n_11 ,\empty_83_fu_184[7]_i_14_n_11 ,\empty_83_fu_184[7]_i_15_n_11 ,\empty_83_fu_184[7]_i_16_n_11 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_83_fu_184_reg[39] ,\empty_83_fu_184_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_1__0
       (.I0(\empty_83_fu_184_reg[39] ),
        .O(OPMODE));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21
   (P,
    \empty_86_fu_196_reg[32] ,
    D,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q1,
    \empty_86_fu_196[39]_i_16 ,
    q0,
    \empty_86_fu_196[39]_i_16_0 ,
    \empty_84_fu_188_reg[39] ,
    \empty_84_fu_188_reg[39]_0 ,
    \empty_84_fu_188_reg[7] ,
    \empty_84_fu_188[39]_i_16_0 ,
    \empty_84_fu_188_reg[31] ,
    \empty_84_fu_188_reg[15] ,
    \empty_84_fu_188_reg[15]_0 ,
    S,
    DI,
    \empty_84_fu_188_reg[39]_1 ,
    \empty_84_fu_188_reg[47] ,
    \empty_84_fu_188_reg[47]_0 ,
    \empty_84_fu_188_reg[55] ,
    \empty_84_fu_188_reg[55]_0 ,
    \empty_84_fu_188_reg[63] ,
    \empty_84_fu_188_reg[63]_0 ,
    \empty_84_fu_188_reg[7]_0 ,
    \empty_84_fu_188_reg[7]_1 ,
    \empty_84_fu_188_reg[7]_2 ,
    \empty_84_fu_188_reg[7]_3 ,
    \empty_84_fu_188_reg[7]_4 ,
    \empty_84_fu_188_reg[7]_5 ,
    \empty_84_fu_188_reg[7]_6 ,
    \empty_84_fu_188_reg[15]_1 ,
    \empty_84_fu_188_reg[15]_2 ,
    \empty_84_fu_188_reg[15]_3 ,
    \empty_84_fu_188_reg[15]_4 ,
    \empty_84_fu_188_reg[15]_5 ,
    \empty_84_fu_188_reg[15]_6 ,
    \empty_84_fu_188_reg[15]_7 ,
    \empty_84_fu_188_reg[15]_8 ,
    \empty_84_fu_188_reg[23] ,
    \empty_84_fu_188_reg[23]_0 ,
    \empty_84_fu_188_reg[23]_1 ,
    \empty_84_fu_188_reg[23]_2 ,
    \empty_84_fu_188_reg[23]_3 ,
    \empty_84_fu_188_reg[23]_4 ,
    \empty_84_fu_188_reg[23]_5 ,
    \empty_84_fu_188_reg[23]_6 ,
    \empty_84_fu_188_reg[31]_0 ,
    \empty_84_fu_188_reg[31]_1 ,
    \empty_84_fu_188_reg[31]_2 ,
    \empty_84_fu_188_reg[31]_3 ,
    \empty_84_fu_188_reg[31]_4 ,
    \empty_84_fu_188_reg[31]_5 ,
    \empty_84_fu_188_reg[31]_6 ,
    \empty_84_fu_188_reg[31]_7 );
  output [31:0]P;
  output \empty_86_fu_196_reg[32] ;
  output [63:0]D;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [0:0]\empty_86_fu_196[39]_i_16 ;
  input [0:0]q0;
  input [0:0]\empty_86_fu_196[39]_i_16_0 ;
  input [34:0]\empty_84_fu_188_reg[39] ;
  input [34:0]\empty_84_fu_188_reg[39]_0 ;
  input \empty_84_fu_188_reg[7] ;
  input [33:0]\empty_84_fu_188[39]_i_16_0 ;
  input [31:0]\empty_84_fu_188_reg[31] ;
  input \empty_84_fu_188_reg[15] ;
  input \empty_84_fu_188_reg[15]_0 ;
  input [0:0]S;
  input [5:0]DI;
  input [4:0]\empty_84_fu_188_reg[39]_1 ;
  input [7:0]\empty_84_fu_188_reg[47] ;
  input [7:0]\empty_84_fu_188_reg[47]_0 ;
  input [7:0]\empty_84_fu_188_reg[55] ;
  input [7:0]\empty_84_fu_188_reg[55]_0 ;
  input [6:0]\empty_84_fu_188_reg[63] ;
  input [7:0]\empty_84_fu_188_reg[63]_0 ;
  input \empty_84_fu_188_reg[7]_0 ;
  input \empty_84_fu_188_reg[7]_1 ;
  input \empty_84_fu_188_reg[7]_2 ;
  input \empty_84_fu_188_reg[7]_3 ;
  input \empty_84_fu_188_reg[7]_4 ;
  input \empty_84_fu_188_reg[7]_5 ;
  input \empty_84_fu_188_reg[7]_6 ;
  input \empty_84_fu_188_reg[15]_1 ;
  input \empty_84_fu_188_reg[15]_2 ;
  input \empty_84_fu_188_reg[15]_3 ;
  input \empty_84_fu_188_reg[15]_4 ;
  input \empty_84_fu_188_reg[15]_5 ;
  input \empty_84_fu_188_reg[15]_6 ;
  input \empty_84_fu_188_reg[15]_7 ;
  input \empty_84_fu_188_reg[15]_8 ;
  input \empty_84_fu_188_reg[23] ;
  input \empty_84_fu_188_reg[23]_0 ;
  input \empty_84_fu_188_reg[23]_1 ;
  input \empty_84_fu_188_reg[23]_2 ;
  input \empty_84_fu_188_reg[23]_3 ;
  input \empty_84_fu_188_reg[23]_4 ;
  input \empty_84_fu_188_reg[23]_5 ;
  input \empty_84_fu_188_reg[23]_6 ;
  input \empty_84_fu_188_reg[31]_0 ;
  input \empty_84_fu_188_reg[31]_1 ;
  input \empty_84_fu_188_reg[31]_2 ;
  input \empty_84_fu_188_reg[31]_3 ;
  input \empty_84_fu_188_reg[31]_4 ;
  input \empty_84_fu_188_reg[31]_5 ;
  input \empty_84_fu_188_reg[31]_6 ;
  input \empty_84_fu_188_reg[31]_7 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire \empty_84_fu_188[15]_i_10_n_11 ;
  wire \empty_84_fu_188[15]_i_11_n_11 ;
  wire \empty_84_fu_188[15]_i_12_n_11 ;
  wire \empty_84_fu_188[15]_i_13_n_11 ;
  wire \empty_84_fu_188[15]_i_14_n_11 ;
  wire \empty_84_fu_188[15]_i_15_n_11 ;
  wire \empty_84_fu_188[15]_i_16_n_11 ;
  wire \empty_84_fu_188[15]_i_17_n_11 ;
  wire \empty_84_fu_188[15]_i_2_n_11 ;
  wire \empty_84_fu_188[15]_i_3_n_11 ;
  wire \empty_84_fu_188[15]_i_4_n_11 ;
  wire \empty_84_fu_188[15]_i_5_n_11 ;
  wire \empty_84_fu_188[15]_i_6_n_11 ;
  wire \empty_84_fu_188[15]_i_7_n_11 ;
  wire \empty_84_fu_188[15]_i_8_n_11 ;
  wire \empty_84_fu_188[15]_i_9_n_11 ;
  wire \empty_84_fu_188[23]_i_10_n_11 ;
  wire \empty_84_fu_188[23]_i_11_n_11 ;
  wire \empty_84_fu_188[23]_i_12_n_11 ;
  wire \empty_84_fu_188[23]_i_13_n_11 ;
  wire \empty_84_fu_188[23]_i_14_n_11 ;
  wire \empty_84_fu_188[23]_i_15_n_11 ;
  wire \empty_84_fu_188[23]_i_16_n_11 ;
  wire \empty_84_fu_188[23]_i_17_n_11 ;
  wire \empty_84_fu_188[23]_i_2_n_11 ;
  wire \empty_84_fu_188[23]_i_3_n_11 ;
  wire \empty_84_fu_188[23]_i_4_n_11 ;
  wire \empty_84_fu_188[23]_i_5_n_11 ;
  wire \empty_84_fu_188[23]_i_6_n_11 ;
  wire \empty_84_fu_188[23]_i_7_n_11 ;
  wire \empty_84_fu_188[23]_i_8_n_11 ;
  wire \empty_84_fu_188[23]_i_9_n_11 ;
  wire \empty_84_fu_188[31]_i_10_n_11 ;
  wire \empty_84_fu_188[31]_i_11_n_11 ;
  wire \empty_84_fu_188[31]_i_12_n_11 ;
  wire \empty_84_fu_188[31]_i_13_n_11 ;
  wire \empty_84_fu_188[31]_i_14_n_11 ;
  wire \empty_84_fu_188[31]_i_15_n_11 ;
  wire \empty_84_fu_188[31]_i_16_n_11 ;
  wire \empty_84_fu_188[31]_i_17_n_11 ;
  wire \empty_84_fu_188[31]_i_2_n_11 ;
  wire \empty_84_fu_188[31]_i_3_n_11 ;
  wire \empty_84_fu_188[31]_i_4_n_11 ;
  wire \empty_84_fu_188[31]_i_5_n_11 ;
  wire \empty_84_fu_188[31]_i_6_n_11 ;
  wire \empty_84_fu_188[31]_i_7_n_11 ;
  wire \empty_84_fu_188[31]_i_8_n_11 ;
  wire \empty_84_fu_188[31]_i_9_n_11 ;
  wire \empty_84_fu_188[39]_i_14_n_11 ;
  wire \empty_84_fu_188[39]_i_15_n_11 ;
  wire [33:0]\empty_84_fu_188[39]_i_16_0 ;
  wire \empty_84_fu_188[39]_i_16_n_11 ;
  wire \empty_84_fu_188[39]_i_18_n_11 ;
  wire \empty_84_fu_188[39]_i_19_n_11 ;
  wire \empty_84_fu_188[39]_i_20_n_11 ;
  wire \empty_84_fu_188[39]_i_6_n_11 ;
  wire \empty_84_fu_188[39]_i_7_n_11 ;
  wire \empty_84_fu_188[7]_i_10_n_11 ;
  wire \empty_84_fu_188[7]_i_11_n_11 ;
  wire \empty_84_fu_188[7]_i_12_n_11 ;
  wire \empty_84_fu_188[7]_i_13_n_11 ;
  wire \empty_84_fu_188[7]_i_14_n_11 ;
  wire \empty_84_fu_188[7]_i_15_n_11 ;
  wire \empty_84_fu_188[7]_i_2_n_11 ;
  wire \empty_84_fu_188[7]_i_3_n_11 ;
  wire \empty_84_fu_188[7]_i_4_n_11 ;
  wire \empty_84_fu_188[7]_i_5_n_11 ;
  wire \empty_84_fu_188[7]_i_6_n_11 ;
  wire \empty_84_fu_188[7]_i_7_n_11 ;
  wire \empty_84_fu_188[7]_i_8_n_11 ;
  wire \empty_84_fu_188[7]_i_9_n_11 ;
  wire \empty_84_fu_188_reg[15] ;
  wire \empty_84_fu_188_reg[15]_0 ;
  wire \empty_84_fu_188_reg[15]_1 ;
  wire \empty_84_fu_188_reg[15]_2 ;
  wire \empty_84_fu_188_reg[15]_3 ;
  wire \empty_84_fu_188_reg[15]_4 ;
  wire \empty_84_fu_188_reg[15]_5 ;
  wire \empty_84_fu_188_reg[15]_6 ;
  wire \empty_84_fu_188_reg[15]_7 ;
  wire \empty_84_fu_188_reg[15]_8 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[15]_i_1_n_18 ;
  wire \empty_84_fu_188_reg[23] ;
  wire \empty_84_fu_188_reg[23]_0 ;
  wire \empty_84_fu_188_reg[23]_1 ;
  wire \empty_84_fu_188_reg[23]_2 ;
  wire \empty_84_fu_188_reg[23]_3 ;
  wire \empty_84_fu_188_reg[23]_4 ;
  wire \empty_84_fu_188_reg[23]_5 ;
  wire \empty_84_fu_188_reg[23]_6 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[23]_i_1_n_18 ;
  wire [31:0]\empty_84_fu_188_reg[31] ;
  wire \empty_84_fu_188_reg[31]_0 ;
  wire \empty_84_fu_188_reg[31]_1 ;
  wire \empty_84_fu_188_reg[31]_2 ;
  wire \empty_84_fu_188_reg[31]_3 ;
  wire \empty_84_fu_188_reg[31]_4 ;
  wire \empty_84_fu_188_reg[31]_5 ;
  wire \empty_84_fu_188_reg[31]_6 ;
  wire \empty_84_fu_188_reg[31]_7 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[31]_i_1_n_18 ;
  wire [34:0]\empty_84_fu_188_reg[39] ;
  wire [34:0]\empty_84_fu_188_reg[39]_0 ;
  wire [4:0]\empty_84_fu_188_reg[39]_1 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[39]_i_1_n_18 ;
  wire [7:0]\empty_84_fu_188_reg[47] ;
  wire [7:0]\empty_84_fu_188_reg[47]_0 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[47]_i_1_n_18 ;
  wire [7:0]\empty_84_fu_188_reg[55] ;
  wire [7:0]\empty_84_fu_188_reg[55]_0 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[55]_i_1_n_18 ;
  wire [6:0]\empty_84_fu_188_reg[63] ;
  wire [7:0]\empty_84_fu_188_reg[63]_0 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[63]_i_1_n_18 ;
  wire \empty_84_fu_188_reg[7] ;
  wire \empty_84_fu_188_reg[7]_0 ;
  wire \empty_84_fu_188_reg[7]_1 ;
  wire \empty_84_fu_188_reg[7]_2 ;
  wire \empty_84_fu_188_reg[7]_3 ;
  wire \empty_84_fu_188_reg[7]_4 ;
  wire \empty_84_fu_188_reg[7]_5 ;
  wire \empty_84_fu_188_reg[7]_6 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_11 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_12 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_13 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_14 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_15 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_16 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_17 ;
  wire \empty_84_fu_188_reg[7]_i_1_n_18 ;
  wire [0:0]\empty_86_fu_196[39]_i_16 ;
  wire [0:0]\empty_86_fu_196[39]_i_16_0 ;
  wire \empty_86_fu_196_reg[32] ;
  wire [15:0]indata_q1;
  wire [0:0]q0;
  wire [7:7]\NLW_empty_84_fu_188_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_10 
       (.I0(\empty_84_fu_188[15]_i_2_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [15]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [15]),
        .I4(\empty_84_fu_188_reg[15]_8 ),
        .I5(\empty_84_fu_188_reg[31] [15]),
        .O(\empty_84_fu_188[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_11 
       (.I0(\empty_84_fu_188[15]_i_3_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [14]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [14]),
        .I4(\empty_84_fu_188_reg[15]_7 ),
        .I5(\empty_84_fu_188_reg[31] [14]),
        .O(\empty_84_fu_188[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_12 
       (.I0(\empty_84_fu_188[15]_i_4_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [13]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [13]),
        .I4(\empty_84_fu_188_reg[15]_6 ),
        .I5(\empty_84_fu_188_reg[31] [13]),
        .O(\empty_84_fu_188[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_13 
       (.I0(\empty_84_fu_188[15]_i_5_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [12]),
        .I2(\empty_84_fu_188_reg[15] ),
        .I3(\empty_84_fu_188_reg[39]_0 [12]),
        .I4(\empty_84_fu_188_reg[15]_5 ),
        .I5(\empty_84_fu_188_reg[31] [12]),
        .O(\empty_84_fu_188[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_14 
       (.I0(\empty_84_fu_188[15]_i_6_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [11]),
        .I2(\empty_84_fu_188_reg[15] ),
        .I3(\empty_84_fu_188_reg[39]_0 [11]),
        .I4(\empty_84_fu_188_reg[15]_4 ),
        .I5(\empty_84_fu_188_reg[31] [11]),
        .O(\empty_84_fu_188[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_15 
       (.I0(\empty_84_fu_188[15]_i_7_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [10]),
        .I2(\empty_84_fu_188_reg[15] ),
        .I3(\empty_84_fu_188_reg[39]_0 [10]),
        .I4(\empty_84_fu_188_reg[15]_3 ),
        .I5(\empty_84_fu_188_reg[31] [10]),
        .O(\empty_84_fu_188[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_16 
       (.I0(\empty_84_fu_188[15]_i_8_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [9]),
        .I2(\empty_84_fu_188_reg[15] ),
        .I3(\empty_84_fu_188_reg[39]_0 [9]),
        .I4(\empty_84_fu_188_reg[15]_2 ),
        .I5(\empty_84_fu_188_reg[31] [9]),
        .O(\empty_84_fu_188[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[15]_i_17 
       (.I0(\empty_84_fu_188[15]_i_9_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [8]),
        .I2(\empty_84_fu_188_reg[15] ),
        .I3(\empty_84_fu_188_reg[39]_0 [8]),
        .I4(\empty_84_fu_188_reg[15]_1 ),
        .I5(\empty_84_fu_188_reg[31] [8]),
        .O(\empty_84_fu_188[15]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_2 
       (.I0(\empty_84_fu_188_reg[39] [14]),
        .I1(\empty_84_fu_188_reg[39]_0 [14]),
        .I2(P[14]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [14]),
        .I5(\empty_84_fu_188_reg[31] [14]),
        .O(\empty_84_fu_188[15]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_3 
       (.I0(\empty_84_fu_188_reg[39] [13]),
        .I1(\empty_84_fu_188_reg[39]_0 [13]),
        .I2(P[13]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [13]),
        .I5(\empty_84_fu_188_reg[31] [13]),
        .O(\empty_84_fu_188[15]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_4 
       (.I0(\empty_84_fu_188_reg[39] [12]),
        .I1(\empty_84_fu_188_reg[39]_0 [12]),
        .I2(P[12]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [12]),
        .I5(\empty_84_fu_188_reg[31] [12]),
        .O(\empty_84_fu_188[15]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_5 
       (.I0(\empty_84_fu_188_reg[39] [11]),
        .I1(\empty_84_fu_188_reg[39]_0 [11]),
        .I2(P[11]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [11]),
        .I5(\empty_84_fu_188_reg[31] [11]),
        .O(\empty_84_fu_188[15]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_6 
       (.I0(\empty_84_fu_188_reg[39] [10]),
        .I1(\empty_84_fu_188_reg[39]_0 [10]),
        .I2(P[10]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [10]),
        .I5(\empty_84_fu_188_reg[31] [10]),
        .O(\empty_84_fu_188[15]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_7 
       (.I0(\empty_84_fu_188_reg[39] [9]),
        .I1(\empty_84_fu_188_reg[39]_0 [9]),
        .I2(P[9]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [9]),
        .I5(\empty_84_fu_188_reg[31] [9]),
        .O(\empty_84_fu_188[15]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_8 
       (.I0(\empty_84_fu_188_reg[39] [8]),
        .I1(\empty_84_fu_188_reg[39]_0 [8]),
        .I2(P[8]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [8]),
        .I5(\empty_84_fu_188_reg[31] [8]),
        .O(\empty_84_fu_188[15]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[15]_i_9 
       (.I0(\empty_84_fu_188_reg[39] [7]),
        .I1(\empty_84_fu_188_reg[39]_0 [7]),
        .I2(P[7]),
        .I3(\empty_84_fu_188_reg[15] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [7]),
        .I5(\empty_84_fu_188_reg[31] [7]),
        .O(\empty_84_fu_188[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_10 
       (.I0(\empty_84_fu_188[23]_i_2_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [23]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [23]),
        .I4(\empty_84_fu_188_reg[23]_6 ),
        .I5(\empty_84_fu_188_reg[31] [23]),
        .O(\empty_84_fu_188[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_11 
       (.I0(\empty_84_fu_188[23]_i_3_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [22]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [22]),
        .I4(\empty_84_fu_188_reg[23]_5 ),
        .I5(\empty_84_fu_188_reg[31] [22]),
        .O(\empty_84_fu_188[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_12 
       (.I0(\empty_84_fu_188[23]_i_4_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [21]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [21]),
        .I4(\empty_84_fu_188_reg[23]_4 ),
        .I5(\empty_84_fu_188_reg[31] [21]),
        .O(\empty_84_fu_188[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_13 
       (.I0(\empty_84_fu_188[23]_i_5_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [20]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [20]),
        .I4(\empty_84_fu_188_reg[23]_3 ),
        .I5(\empty_84_fu_188_reg[31] [20]),
        .O(\empty_84_fu_188[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_14 
       (.I0(\empty_84_fu_188[23]_i_6_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [19]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [19]),
        .I4(\empty_84_fu_188_reg[23]_2 ),
        .I5(\empty_84_fu_188_reg[31] [19]),
        .O(\empty_84_fu_188[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_15 
       (.I0(\empty_84_fu_188[23]_i_7_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [18]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [18]),
        .I4(\empty_84_fu_188_reg[23]_1 ),
        .I5(\empty_84_fu_188_reg[31] [18]),
        .O(\empty_84_fu_188[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_16 
       (.I0(\empty_84_fu_188[23]_i_8_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [17]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [17]),
        .I4(\empty_84_fu_188_reg[23]_0 ),
        .I5(\empty_84_fu_188_reg[31] [17]),
        .O(\empty_84_fu_188[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[23]_i_17 
       (.I0(\empty_84_fu_188[23]_i_9_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [16]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [16]),
        .I4(\empty_84_fu_188_reg[23] ),
        .I5(\empty_84_fu_188_reg[31] [16]),
        .O(\empty_84_fu_188[23]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_2 
       (.I0(\empty_84_fu_188_reg[39] [22]),
        .I1(\empty_84_fu_188_reg[39]_0 [22]),
        .I2(P[22]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [22]),
        .I5(\empty_84_fu_188_reg[31] [22]),
        .O(\empty_84_fu_188[23]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_3 
       (.I0(\empty_84_fu_188_reg[39] [21]),
        .I1(\empty_84_fu_188_reg[39]_0 [21]),
        .I2(P[21]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [21]),
        .I5(\empty_84_fu_188_reg[31] [21]),
        .O(\empty_84_fu_188[23]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_4 
       (.I0(\empty_84_fu_188_reg[39] [20]),
        .I1(\empty_84_fu_188_reg[39]_0 [20]),
        .I2(P[20]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [20]),
        .I5(\empty_84_fu_188_reg[31] [20]),
        .O(\empty_84_fu_188[23]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_5 
       (.I0(\empty_84_fu_188_reg[39] [19]),
        .I1(\empty_84_fu_188_reg[39]_0 [19]),
        .I2(P[19]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [19]),
        .I5(\empty_84_fu_188_reg[31] [19]),
        .O(\empty_84_fu_188[23]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_6 
       (.I0(\empty_84_fu_188_reg[39] [18]),
        .I1(\empty_84_fu_188_reg[39]_0 [18]),
        .I2(P[18]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [18]),
        .I5(\empty_84_fu_188_reg[31] [18]),
        .O(\empty_84_fu_188[23]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_7 
       (.I0(\empty_84_fu_188_reg[39] [17]),
        .I1(\empty_84_fu_188_reg[39]_0 [17]),
        .I2(P[17]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [17]),
        .I5(\empty_84_fu_188_reg[31] [17]),
        .O(\empty_84_fu_188[23]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_8 
       (.I0(\empty_84_fu_188_reg[39] [16]),
        .I1(\empty_84_fu_188_reg[39]_0 [16]),
        .I2(P[16]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [16]),
        .I5(\empty_84_fu_188_reg[31] [16]),
        .O(\empty_84_fu_188[23]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[23]_i_9 
       (.I0(\empty_84_fu_188_reg[39] [15]),
        .I1(\empty_84_fu_188_reg[39]_0 [15]),
        .I2(P[15]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [15]),
        .I5(\empty_84_fu_188_reg[31] [15]),
        .O(\empty_84_fu_188[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_10 
       (.I0(\empty_84_fu_188[31]_i_2_n_11 ),
        .I1(P[31]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188[39]_i_16_0 [31]),
        .I4(\empty_84_fu_188_reg[31]_7 ),
        .I5(\empty_84_fu_188_reg[31] [31]),
        .O(\empty_84_fu_188[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_11 
       (.I0(\empty_84_fu_188[31]_i_3_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [30]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [30]),
        .I4(\empty_84_fu_188_reg[31]_6 ),
        .I5(\empty_84_fu_188_reg[31] [30]),
        .O(\empty_84_fu_188[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_12 
       (.I0(\empty_84_fu_188[31]_i_4_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [29]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [29]),
        .I4(\empty_84_fu_188_reg[31]_5 ),
        .I5(\empty_84_fu_188_reg[31] [29]),
        .O(\empty_84_fu_188[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_13 
       (.I0(\empty_84_fu_188[31]_i_5_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [28]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [28]),
        .I4(\empty_84_fu_188_reg[31]_4 ),
        .I5(\empty_84_fu_188_reg[31] [28]),
        .O(\empty_84_fu_188[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_14 
       (.I0(\empty_84_fu_188[31]_i_6_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [27]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [27]),
        .I4(\empty_84_fu_188_reg[31]_3 ),
        .I5(\empty_84_fu_188_reg[31] [27]),
        .O(\empty_84_fu_188[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_15 
       (.I0(\empty_84_fu_188[31]_i_7_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [26]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [26]),
        .I4(\empty_84_fu_188_reg[31]_2 ),
        .I5(\empty_84_fu_188_reg[31] [26]),
        .O(\empty_84_fu_188[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_16 
       (.I0(\empty_84_fu_188[31]_i_8_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [25]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [25]),
        .I4(\empty_84_fu_188_reg[31]_1 ),
        .I5(\empty_84_fu_188_reg[31] [25]),
        .O(\empty_84_fu_188[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[31]_i_17 
       (.I0(\empty_84_fu_188[31]_i_9_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [24]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [24]),
        .I4(\empty_84_fu_188_reg[31]_0 ),
        .I5(\empty_84_fu_188_reg[31] [24]),
        .O(\empty_84_fu_188[31]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_2 
       (.I0(\empty_84_fu_188_reg[39] [30]),
        .I1(\empty_84_fu_188_reg[39]_0 [30]),
        .I2(P[30]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [30]),
        .I5(\empty_84_fu_188_reg[31] [30]),
        .O(\empty_84_fu_188[31]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_3 
       (.I0(\empty_84_fu_188_reg[39] [29]),
        .I1(\empty_84_fu_188_reg[39]_0 [29]),
        .I2(P[29]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [29]),
        .I5(\empty_84_fu_188_reg[31] [29]),
        .O(\empty_84_fu_188[31]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_4 
       (.I0(\empty_84_fu_188_reg[39] [28]),
        .I1(\empty_84_fu_188_reg[39]_0 [28]),
        .I2(P[28]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [28]),
        .I5(\empty_84_fu_188_reg[31] [28]),
        .O(\empty_84_fu_188[31]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_5 
       (.I0(\empty_84_fu_188_reg[39] [27]),
        .I1(\empty_84_fu_188_reg[39]_0 [27]),
        .I2(P[27]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [27]),
        .I5(\empty_84_fu_188_reg[31] [27]),
        .O(\empty_84_fu_188[31]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_6 
       (.I0(\empty_84_fu_188_reg[39] [26]),
        .I1(\empty_84_fu_188_reg[39]_0 [26]),
        .I2(P[26]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [26]),
        .I5(\empty_84_fu_188_reg[31] [26]),
        .O(\empty_84_fu_188[31]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_7 
       (.I0(\empty_84_fu_188_reg[39] [25]),
        .I1(\empty_84_fu_188_reg[39]_0 [25]),
        .I2(P[25]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [25]),
        .I5(\empty_84_fu_188_reg[31] [25]),
        .O(\empty_84_fu_188[31]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_8 
       (.I0(\empty_84_fu_188_reg[39] [24]),
        .I1(\empty_84_fu_188_reg[39]_0 [24]),
        .I2(P[24]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [24]),
        .I5(\empty_84_fu_188_reg[31] [24]),
        .O(\empty_84_fu_188[31]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[31]_i_9 
       (.I0(\empty_84_fu_188_reg[39] [23]),
        .I1(\empty_84_fu_188_reg[39]_0 [23]),
        .I2(P[23]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [23]),
        .I5(\empty_84_fu_188_reg[31] [23]),
        .O(\empty_84_fu_188[31]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \empty_84_fu_188[39]_i_14 
       (.I0(\empty_84_fu_188_reg[39]_0 [33]),
        .I1(\empty_84_fu_188_reg[39] [33]),
        .I2(\empty_84_fu_188[39]_i_18_n_11 ),
        .I3(\empty_84_fu_188_reg[39] [34]),
        .I4(\empty_84_fu_188_reg[15]_0 ),
        .I5(\empty_84_fu_188_reg[39]_0 [34]),
        .O(\empty_84_fu_188[39]_i_14_n_11 ));
  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_84_fu_188[39]_i_15 
       (.I0(\empty_84_fu_188[39]_i_7_n_11 ),
        .I1(\empty_84_fu_188[39]_i_18_n_11 ),
        .I2(\empty_84_fu_188_reg[39] [33]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188_reg[39]_0 [33]),
        .O(\empty_84_fu_188[39]_i_15_n_11 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_84_fu_188[39]_i_16 
       (.I0(DI[1]),
        .I1(\empty_84_fu_188[39]_i_19_n_11 ),
        .I2(\empty_84_fu_188[39]_i_20_n_11 ),
        .O(\empty_84_fu_188[39]_i_16_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_84_fu_188[39]_i_18 
       (.I0(\empty_84_fu_188_reg[39] [32]),
        .I1(\empty_84_fu_188_reg[39]_0 [32]),
        .I2(P[31]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188[39]_i_16_0 [33]),
        .O(\empty_84_fu_188[39]_i_18_n_11 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_84_fu_188[39]_i_19 
       (.I0(P[31]),
        .I1(\empty_84_fu_188[39]_i_16_0 [33]),
        .I2(\empty_84_fu_188_reg[39] [32]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188_reg[39]_0 [32]),
        .O(\empty_84_fu_188[39]_i_19_n_11 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \empty_84_fu_188[39]_i_20 
       (.I0(P[31]),
        .I1(\empty_84_fu_188[39]_i_16_0 [32]),
        .I2(\empty_84_fu_188_reg[39] [31]),
        .I3(\empty_84_fu_188_reg[15]_0 ),
        .I4(\empty_84_fu_188_reg[39]_0 [31]),
        .O(\empty_84_fu_188[39]_i_20_n_11 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_84_fu_188[39]_i_6 
       (.I0(\empty_84_fu_188[39]_i_18_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [33]),
        .I2(\empty_84_fu_188_reg[15]_0 ),
        .I3(\empty_84_fu_188_reg[39]_0 [33]),
        .O(\empty_84_fu_188[39]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'h00000000FFBBFCB8)) 
    \empty_84_fu_188[39]_i_7 
       (.I0(\empty_84_fu_188_reg[39]_0 [31]),
        .I1(\empty_84_fu_188_reg[15]_0 ),
        .I2(\empty_84_fu_188_reg[39] [31]),
        .I3(\empty_84_fu_188[39]_i_16_0 [32]),
        .I4(P[31]),
        .I5(\empty_84_fu_188[39]_i_19_n_11 ),
        .O(\empty_84_fu_188[39]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_10 
       (.I0(\empty_84_fu_188[7]_i_3_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [6]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [6]),
        .I4(\empty_84_fu_188_reg[7]_5 ),
        .I5(\empty_84_fu_188_reg[31] [6]),
        .O(\empty_84_fu_188[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_11 
       (.I0(\empty_84_fu_188[7]_i_4_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [5]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [5]),
        .I4(\empty_84_fu_188_reg[7]_4 ),
        .I5(\empty_84_fu_188_reg[31] [5]),
        .O(\empty_84_fu_188[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_12 
       (.I0(\empty_84_fu_188[7]_i_5_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [4]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [4]),
        .I4(\empty_84_fu_188_reg[7]_3 ),
        .I5(\empty_84_fu_188_reg[31] [4]),
        .O(\empty_84_fu_188[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_13 
       (.I0(\empty_84_fu_188[7]_i_6_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [3]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [3]),
        .I4(\empty_84_fu_188_reg[7]_2 ),
        .I5(\empty_84_fu_188_reg[31] [3]),
        .O(\empty_84_fu_188[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_14 
       (.I0(\empty_84_fu_188[7]_i_7_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [2]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [2]),
        .I4(\empty_84_fu_188_reg[7]_1 ),
        .I5(\empty_84_fu_188_reg[31] [2]),
        .O(\empty_84_fu_188[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_15 
       (.I0(\empty_84_fu_188[7]_i_8_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [1]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [1]),
        .I4(\empty_84_fu_188_reg[7]_0 ),
        .I5(\empty_84_fu_188_reg[31] [1]),
        .O(\empty_84_fu_188[7]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_2 
       (.I0(\empty_84_fu_188_reg[39] [6]),
        .I1(\empty_84_fu_188_reg[39]_0 [6]),
        .I2(P[6]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [6]),
        .I5(\empty_84_fu_188_reg[31] [6]),
        .O(\empty_84_fu_188[7]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_3 
       (.I0(\empty_84_fu_188_reg[39] [5]),
        .I1(\empty_84_fu_188_reg[39]_0 [5]),
        .I2(P[5]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [5]),
        .I5(\empty_84_fu_188_reg[31] [5]),
        .O(\empty_84_fu_188[7]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_4 
       (.I0(\empty_84_fu_188_reg[39] [4]),
        .I1(\empty_84_fu_188_reg[39]_0 [4]),
        .I2(P[4]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [4]),
        .I5(\empty_84_fu_188_reg[31] [4]),
        .O(\empty_84_fu_188[7]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_5 
       (.I0(\empty_84_fu_188_reg[39] [3]),
        .I1(\empty_84_fu_188_reg[39]_0 [3]),
        .I2(P[3]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [3]),
        .I5(\empty_84_fu_188_reg[31] [3]),
        .O(\empty_84_fu_188[7]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_6 
       (.I0(\empty_84_fu_188_reg[39] [2]),
        .I1(\empty_84_fu_188_reg[39]_0 [2]),
        .I2(P[2]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [2]),
        .I5(\empty_84_fu_188_reg[31] [2]),
        .O(\empty_84_fu_188[7]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_7 
       (.I0(\empty_84_fu_188_reg[39] [1]),
        .I1(\empty_84_fu_188_reg[39]_0 [1]),
        .I2(P[1]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [1]),
        .I5(\empty_84_fu_188_reg[31] [1]),
        .O(\empty_84_fu_188[7]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_84_fu_188[7]_i_8 
       (.I0(\empty_84_fu_188_reg[39] [0]),
        .I1(\empty_84_fu_188_reg[39]_0 [0]),
        .I2(P[0]),
        .I3(\empty_84_fu_188_reg[7] ),
        .I4(\empty_84_fu_188[39]_i_16_0 [0]),
        .I5(\empty_84_fu_188_reg[31] [0]),
        .O(\empty_84_fu_188[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_188[7]_i_9 
       (.I0(\empty_84_fu_188[7]_i_2_n_11 ),
        .I1(\empty_84_fu_188_reg[39] [7]),
        .I2(\empty_84_fu_188_reg[7] ),
        .I3(\empty_84_fu_188_reg[39]_0 [7]),
        .I4(\empty_84_fu_188_reg[7]_6 ),
        .I5(\empty_84_fu_188_reg[31] [7]),
        .O(\empty_84_fu_188[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[15]_i_1 
       (.CI(\empty_84_fu_188_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[15]_i_1_n_11 ,\empty_84_fu_188_reg[15]_i_1_n_12 ,\empty_84_fu_188_reg[15]_i_1_n_13 ,\empty_84_fu_188_reg[15]_i_1_n_14 ,\empty_84_fu_188_reg[15]_i_1_n_15 ,\empty_84_fu_188_reg[15]_i_1_n_16 ,\empty_84_fu_188_reg[15]_i_1_n_17 ,\empty_84_fu_188_reg[15]_i_1_n_18 }),
        .DI({\empty_84_fu_188[15]_i_2_n_11 ,\empty_84_fu_188[15]_i_3_n_11 ,\empty_84_fu_188[15]_i_4_n_11 ,\empty_84_fu_188[15]_i_5_n_11 ,\empty_84_fu_188[15]_i_6_n_11 ,\empty_84_fu_188[15]_i_7_n_11 ,\empty_84_fu_188[15]_i_8_n_11 ,\empty_84_fu_188[15]_i_9_n_11 }),
        .O(D[15:8]),
        .S({\empty_84_fu_188[15]_i_10_n_11 ,\empty_84_fu_188[15]_i_11_n_11 ,\empty_84_fu_188[15]_i_12_n_11 ,\empty_84_fu_188[15]_i_13_n_11 ,\empty_84_fu_188[15]_i_14_n_11 ,\empty_84_fu_188[15]_i_15_n_11 ,\empty_84_fu_188[15]_i_16_n_11 ,\empty_84_fu_188[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[23]_i_1 
       (.CI(\empty_84_fu_188_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[23]_i_1_n_11 ,\empty_84_fu_188_reg[23]_i_1_n_12 ,\empty_84_fu_188_reg[23]_i_1_n_13 ,\empty_84_fu_188_reg[23]_i_1_n_14 ,\empty_84_fu_188_reg[23]_i_1_n_15 ,\empty_84_fu_188_reg[23]_i_1_n_16 ,\empty_84_fu_188_reg[23]_i_1_n_17 ,\empty_84_fu_188_reg[23]_i_1_n_18 }),
        .DI({\empty_84_fu_188[23]_i_2_n_11 ,\empty_84_fu_188[23]_i_3_n_11 ,\empty_84_fu_188[23]_i_4_n_11 ,\empty_84_fu_188[23]_i_5_n_11 ,\empty_84_fu_188[23]_i_6_n_11 ,\empty_84_fu_188[23]_i_7_n_11 ,\empty_84_fu_188[23]_i_8_n_11 ,\empty_84_fu_188[23]_i_9_n_11 }),
        .O(D[23:16]),
        .S({\empty_84_fu_188[23]_i_10_n_11 ,\empty_84_fu_188[23]_i_11_n_11 ,\empty_84_fu_188[23]_i_12_n_11 ,\empty_84_fu_188[23]_i_13_n_11 ,\empty_84_fu_188[23]_i_14_n_11 ,\empty_84_fu_188[23]_i_15_n_11 ,\empty_84_fu_188[23]_i_16_n_11 ,\empty_84_fu_188[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[31]_i_1 
       (.CI(\empty_84_fu_188_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[31]_i_1_n_11 ,\empty_84_fu_188_reg[31]_i_1_n_12 ,\empty_84_fu_188_reg[31]_i_1_n_13 ,\empty_84_fu_188_reg[31]_i_1_n_14 ,\empty_84_fu_188_reg[31]_i_1_n_15 ,\empty_84_fu_188_reg[31]_i_1_n_16 ,\empty_84_fu_188_reg[31]_i_1_n_17 ,\empty_84_fu_188_reg[31]_i_1_n_18 }),
        .DI({\empty_84_fu_188[31]_i_2_n_11 ,\empty_84_fu_188[31]_i_3_n_11 ,\empty_84_fu_188[31]_i_4_n_11 ,\empty_84_fu_188[31]_i_5_n_11 ,\empty_84_fu_188[31]_i_6_n_11 ,\empty_84_fu_188[31]_i_7_n_11 ,\empty_84_fu_188[31]_i_8_n_11 ,\empty_84_fu_188[31]_i_9_n_11 }),
        .O(D[31:24]),
        .S({\empty_84_fu_188[31]_i_10_n_11 ,\empty_84_fu_188[31]_i_11_n_11 ,\empty_84_fu_188[31]_i_12_n_11 ,\empty_84_fu_188[31]_i_13_n_11 ,\empty_84_fu_188[31]_i_14_n_11 ,\empty_84_fu_188[31]_i_15_n_11 ,\empty_84_fu_188[31]_i_16_n_11 ,\empty_84_fu_188[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[39]_i_1 
       (.CI(\empty_84_fu_188_reg[31]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[39]_i_1_n_11 ,\empty_84_fu_188_reg[39]_i_1_n_12 ,\empty_84_fu_188_reg[39]_i_1_n_13 ,\empty_84_fu_188_reg[39]_i_1_n_14 ,\empty_84_fu_188_reg[39]_i_1_n_15 ,\empty_84_fu_188_reg[39]_i_1_n_16 ,\empty_84_fu_188_reg[39]_i_1_n_17 ,\empty_84_fu_188_reg[39]_i_1_n_18 }),
        .DI({DI[5:2],\empty_84_fu_188[39]_i_6_n_11 ,\empty_84_fu_188[39]_i_7_n_11 ,DI[1:0]}),
        .O(D[39:32]),
        .S({\empty_84_fu_188_reg[39]_1 [4:1],\empty_84_fu_188[39]_i_14_n_11 ,\empty_84_fu_188[39]_i_15_n_11 ,\empty_84_fu_188[39]_i_16_n_11 ,\empty_84_fu_188_reg[39]_1 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[47]_i_1 
       (.CI(\empty_84_fu_188_reg[39]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[47]_i_1_n_11 ,\empty_84_fu_188_reg[47]_i_1_n_12 ,\empty_84_fu_188_reg[47]_i_1_n_13 ,\empty_84_fu_188_reg[47]_i_1_n_14 ,\empty_84_fu_188_reg[47]_i_1_n_15 ,\empty_84_fu_188_reg[47]_i_1_n_16 ,\empty_84_fu_188_reg[47]_i_1_n_17 ,\empty_84_fu_188_reg[47]_i_1_n_18 }),
        .DI(\empty_84_fu_188_reg[47] ),
        .O(D[47:40]),
        .S(\empty_84_fu_188_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[55]_i_1 
       (.CI(\empty_84_fu_188_reg[47]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[55]_i_1_n_11 ,\empty_84_fu_188_reg[55]_i_1_n_12 ,\empty_84_fu_188_reg[55]_i_1_n_13 ,\empty_84_fu_188_reg[55]_i_1_n_14 ,\empty_84_fu_188_reg[55]_i_1_n_15 ,\empty_84_fu_188_reg[55]_i_1_n_16 ,\empty_84_fu_188_reg[55]_i_1_n_17 ,\empty_84_fu_188_reg[55]_i_1_n_18 }),
        .DI(\empty_84_fu_188_reg[55] ),
        .O(D[55:48]),
        .S(\empty_84_fu_188_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[63]_i_1 
       (.CI(\empty_84_fu_188_reg[55]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_84_fu_188_reg[63]_i_1_CO_UNCONNECTED [7],\empty_84_fu_188_reg[63]_i_1_n_12 ,\empty_84_fu_188_reg[63]_i_1_n_13 ,\empty_84_fu_188_reg[63]_i_1_n_14 ,\empty_84_fu_188_reg[63]_i_1_n_15 ,\empty_84_fu_188_reg[63]_i_1_n_16 ,\empty_84_fu_188_reg[63]_i_1_n_17 ,\empty_84_fu_188_reg[63]_i_1_n_18 }),
        .DI({1'b0,\empty_84_fu_188_reg[63] }),
        .O(D[63:56]),
        .S(\empty_84_fu_188_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_188_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_188_reg[7]_i_1_n_11 ,\empty_84_fu_188_reg[7]_i_1_n_12 ,\empty_84_fu_188_reg[7]_i_1_n_13 ,\empty_84_fu_188_reg[7]_i_1_n_14 ,\empty_84_fu_188_reg[7]_i_1_n_15 ,\empty_84_fu_188_reg[7]_i_1_n_16 ,\empty_84_fu_188_reg[7]_i_1_n_17 ,\empty_84_fu_188_reg[7]_i_1_n_18 }),
        .DI({\empty_84_fu_188[7]_i_2_n_11 ,\empty_84_fu_188[7]_i_3_n_11 ,\empty_84_fu_188[7]_i_4_n_11 ,\empty_84_fu_188[7]_i_5_n_11 ,\empty_84_fu_188[7]_i_6_n_11 ,\empty_84_fu_188[7]_i_7_n_11 ,\empty_84_fu_188[7]_i_8_n_11 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_84_fu_188[7]_i_9_n_11 ,\empty_84_fu_188[7]_i_10_n_11 ,\empty_84_fu_188[7]_i_11_n_11 ,\empty_84_fu_188[7]_i_12_n_11 ,\empty_84_fu_188[7]_i_13_n_11 ,\empty_84_fu_188[7]_i_14_n_11 ,\empty_84_fu_188[7]_i_15_n_11 ,S}));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_86_fu_196[39]_i_19 
       (.I0(\empty_86_fu_196[39]_i_16 ),
        .I1(q0),
        .I2(P[31]),
        .I3(Q[0]),
        .I4(\empty_86_fu_196[39]_i_16_0 ),
        .O(\empty_86_fu_196_reg[32] ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_22
   (P,
    DI,
    \empty_85_fu_192_reg[32] ,
    \empty_87_fu_200_reg[63] ,
    \empty_85_fu_192_reg[30] ,
    CO,
    O,
    \ap_CS_fsm_reg[14]_rep__1 ,
    \ap_CS_fsm_reg[14]_rep__1_0 ,
    \ap_CS_fsm_reg[14]_rep__1_1 ,
    \ap_CS_fsm_reg[14]_rep__1_2 ,
    \ap_CS_fsm_reg[14]_rep__1_3 ,
    \ap_CS_fsm_reg[14]_rep__1_4 ,
    \ap_CS_fsm_reg[14]_rep__1_5 ,
    S,
    \empty_87_fu_200_reg[15] ,
    \empty_87_fu_200_reg[23] ,
    \empty_87_fu_200_reg[31] ,
    \empty_87_fu_200_reg[39] ,
    \empty_87_fu_200_reg[47] ,
    \empty_87_fu_200_reg[55] ,
    \L_ACF_load_4_reg_2332_reg[33] ,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q0,
    \empty_85_fu_192[39]_i_16 ,
    \empty_85_fu_192_reg[39] ,
    \empty_85_fu_192_reg[7] ,
    \empty_85_fu_192_reg[39]_0 ,
    \empty_85_fu_192_reg[31] ,
    \empty_85_fu_192_reg[23] ,
    empty_89_fu_208_reg_7_sp_1,
    \empty_87_fu_200_reg[39]_0 ,
    empty_87_fu_200_reg,
    \empty_87_fu_200_reg[63]_0 ,
    empty_89_fu_208_reg,
    D,
    \empty_85_fu_192_reg[7]_0 ,
    \empty_85_fu_192_reg[7]_1 ,
    \empty_85_fu_192_reg[7]_2 ,
    \empty_85_fu_192_reg[7]_3 ,
    \empty_85_fu_192_reg[7]_4 ,
    \empty_85_fu_192_reg[7]_5 ,
    \empty_85_fu_192_reg[7]_6 ,
    \empty_85_fu_192_reg[7]_7 ,
    \empty_85_fu_192_reg[15] ,
    \empty_85_fu_192_reg[15]_0 ,
    \empty_85_fu_192_reg[15]_1 ,
    \empty_85_fu_192_reg[15]_2 ,
    \empty_85_fu_192_reg[15]_3 ,
    \empty_85_fu_192_reg[15]_4 ,
    \empty_85_fu_192_reg[15]_5 ,
    \empty_85_fu_192_reg[15]_6 ,
    \empty_85_fu_192_reg[23]_0 ,
    \empty_85_fu_192_reg[23]_1 ,
    \empty_85_fu_192_reg[23]_2 ,
    \empty_85_fu_192_reg[23]_3 ,
    \empty_85_fu_192_reg[23]_4 ,
    \empty_85_fu_192_reg[23]_5 ,
    \empty_85_fu_192_reg[23]_6 ,
    \empty_85_fu_192_reg[23]_7 ,
    \empty_85_fu_192_reg[31]_0 ,
    \empty_85_fu_192_reg[31]_1 ,
    \empty_85_fu_192_reg[31]_2 ,
    \empty_85_fu_192_reg[31]_3 ,
    \empty_85_fu_192_reg[31]_4 ,
    \empty_85_fu_192_reg[31]_5 ,
    \empty_85_fu_192_reg[31]_6 ,
    \empty_85_fu_192_reg[31]_7 ,
    \empty_89_fu_208_reg[7]_0 );
  output [31:0]P;
  output [0:0]DI;
  output \empty_85_fu_192_reg[32] ;
  output [7:0]\empty_87_fu_200_reg[63] ;
  output [31:0]\empty_85_fu_192_reg[30] ;
  output [0:0]CO;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_0 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_1 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_2 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_3 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_4 ;
  output [7:0]\ap_CS_fsm_reg[14]_rep__1_5 ;
  output [7:0]S;
  output [7:0]\empty_87_fu_200_reg[15] ;
  output [7:0]\empty_87_fu_200_reg[23] ;
  output [7:0]\empty_87_fu_200_reg[31] ;
  output [7:0]\empty_87_fu_200_reg[39] ;
  output [7:0]\empty_87_fu_200_reg[47] ;
  output [7:0]\empty_87_fu_200_reg[55] ;
  output [0:0]\L_ACF_load_4_reg_2332_reg[33] ;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [32:0]\empty_85_fu_192[39]_i_16 ;
  input [33:0]\empty_85_fu_192_reg[39] ;
  input \empty_85_fu_192_reg[7] ;
  input [33:0]\empty_85_fu_192_reg[39]_0 ;
  input [31:0]\empty_85_fu_192_reg[31] ;
  input \empty_85_fu_192_reg[23] ;
  input empty_89_fu_208_reg_7_sp_1;
  input [32:0]\empty_87_fu_200_reg[39]_0 ;
  input [63:0]empty_87_fu_200_reg;
  input [63:0]\empty_87_fu_200_reg[63]_0 ;
  input [63:0]empty_89_fu_208_reg;
  input [63:0]D;
  input [0:0]\empty_85_fu_192_reg[7]_0 ;
  input \empty_85_fu_192_reg[7]_1 ;
  input \empty_85_fu_192_reg[7]_2 ;
  input \empty_85_fu_192_reg[7]_3 ;
  input \empty_85_fu_192_reg[7]_4 ;
  input \empty_85_fu_192_reg[7]_5 ;
  input \empty_85_fu_192_reg[7]_6 ;
  input \empty_85_fu_192_reg[7]_7 ;
  input \empty_85_fu_192_reg[15] ;
  input \empty_85_fu_192_reg[15]_0 ;
  input \empty_85_fu_192_reg[15]_1 ;
  input \empty_85_fu_192_reg[15]_2 ;
  input \empty_85_fu_192_reg[15]_3 ;
  input \empty_85_fu_192_reg[15]_4 ;
  input \empty_85_fu_192_reg[15]_5 ;
  input \empty_85_fu_192_reg[15]_6 ;
  input \empty_85_fu_192_reg[23]_0 ;
  input \empty_85_fu_192_reg[23]_1 ;
  input \empty_85_fu_192_reg[23]_2 ;
  input \empty_85_fu_192_reg[23]_3 ;
  input \empty_85_fu_192_reg[23]_4 ;
  input \empty_85_fu_192_reg[23]_5 ;
  input \empty_85_fu_192_reg[23]_6 ;
  input \empty_85_fu_192_reg[23]_7 ;
  input \empty_85_fu_192_reg[31]_0 ;
  input \empty_85_fu_192_reg[31]_1 ;
  input \empty_85_fu_192_reg[31]_2 ;
  input \empty_85_fu_192_reg[31]_3 ;
  input \empty_85_fu_192_reg[31]_4 ;
  input \empty_85_fu_192_reg[31]_5 ;
  input \empty_85_fu_192_reg[31]_6 ;
  input \empty_85_fu_192_reg[31]_7 ;
  input \empty_89_fu_208_reg[7]_0 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2332_reg[33] ;
  wire [7:0]O;
  wire [31:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_0 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_1 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_2 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_3 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_4 ;
  wire [7:0]\ap_CS_fsm_reg[14]_rep__1_5 ;
  wire ap_clk;
  wire \empty_85_fu_192[15]_i_10_n_11 ;
  wire \empty_85_fu_192[15]_i_11_n_11 ;
  wire \empty_85_fu_192[15]_i_12_n_11 ;
  wire \empty_85_fu_192[15]_i_13_n_11 ;
  wire \empty_85_fu_192[15]_i_14_n_11 ;
  wire \empty_85_fu_192[15]_i_15_n_11 ;
  wire \empty_85_fu_192[15]_i_16_n_11 ;
  wire \empty_85_fu_192[15]_i_17_n_11 ;
  wire \empty_85_fu_192[15]_i_2_n_11 ;
  wire \empty_85_fu_192[15]_i_3_n_11 ;
  wire \empty_85_fu_192[15]_i_4_n_11 ;
  wire \empty_85_fu_192[15]_i_5_n_11 ;
  wire \empty_85_fu_192[15]_i_6_n_11 ;
  wire \empty_85_fu_192[15]_i_7_n_11 ;
  wire \empty_85_fu_192[15]_i_8_n_11 ;
  wire \empty_85_fu_192[15]_i_9_n_11 ;
  wire \empty_85_fu_192[23]_i_10_n_11 ;
  wire \empty_85_fu_192[23]_i_11_n_11 ;
  wire \empty_85_fu_192[23]_i_12_n_11 ;
  wire \empty_85_fu_192[23]_i_13_n_11 ;
  wire \empty_85_fu_192[23]_i_14_n_11 ;
  wire \empty_85_fu_192[23]_i_15_n_11 ;
  wire \empty_85_fu_192[23]_i_16_n_11 ;
  wire \empty_85_fu_192[23]_i_17_n_11 ;
  wire \empty_85_fu_192[23]_i_2_n_11 ;
  wire \empty_85_fu_192[23]_i_3_n_11 ;
  wire \empty_85_fu_192[23]_i_4_n_11 ;
  wire \empty_85_fu_192[23]_i_5_n_11 ;
  wire \empty_85_fu_192[23]_i_6_n_11 ;
  wire \empty_85_fu_192[23]_i_7_n_11 ;
  wire \empty_85_fu_192[23]_i_8_n_11 ;
  wire \empty_85_fu_192[23]_i_9_n_11 ;
  wire \empty_85_fu_192[31]_i_10_n_11 ;
  wire \empty_85_fu_192[31]_i_11_n_11 ;
  wire \empty_85_fu_192[31]_i_12_n_11 ;
  wire \empty_85_fu_192[31]_i_13_n_11 ;
  wire \empty_85_fu_192[31]_i_14_n_11 ;
  wire \empty_85_fu_192[31]_i_15_n_11 ;
  wire \empty_85_fu_192[31]_i_16_n_11 ;
  wire \empty_85_fu_192[31]_i_17_n_11 ;
  wire \empty_85_fu_192[31]_i_2_n_11 ;
  wire \empty_85_fu_192[31]_i_3_n_11 ;
  wire \empty_85_fu_192[31]_i_4_n_11 ;
  wire \empty_85_fu_192[31]_i_5_n_11 ;
  wire \empty_85_fu_192[31]_i_6_n_11 ;
  wire \empty_85_fu_192[31]_i_7_n_11 ;
  wire \empty_85_fu_192[31]_i_8_n_11 ;
  wire \empty_85_fu_192[31]_i_9_n_11 ;
  wire [32:0]\empty_85_fu_192[39]_i_16 ;
  wire \empty_85_fu_192[7]_i_10_n_11 ;
  wire \empty_85_fu_192[7]_i_11_n_11 ;
  wire \empty_85_fu_192[7]_i_12_n_11 ;
  wire \empty_85_fu_192[7]_i_13_n_11 ;
  wire \empty_85_fu_192[7]_i_14_n_11 ;
  wire \empty_85_fu_192[7]_i_15_n_11 ;
  wire \empty_85_fu_192[7]_i_2_n_11 ;
  wire \empty_85_fu_192[7]_i_3_n_11 ;
  wire \empty_85_fu_192[7]_i_4_n_11 ;
  wire \empty_85_fu_192[7]_i_5_n_11 ;
  wire \empty_85_fu_192[7]_i_6_n_11 ;
  wire \empty_85_fu_192[7]_i_7_n_11 ;
  wire \empty_85_fu_192[7]_i_8_n_11 ;
  wire \empty_85_fu_192[7]_i_9_n_11 ;
  wire \empty_85_fu_192_reg[15] ;
  wire \empty_85_fu_192_reg[15]_0 ;
  wire \empty_85_fu_192_reg[15]_1 ;
  wire \empty_85_fu_192_reg[15]_2 ;
  wire \empty_85_fu_192_reg[15]_3 ;
  wire \empty_85_fu_192_reg[15]_4 ;
  wire \empty_85_fu_192_reg[15]_5 ;
  wire \empty_85_fu_192_reg[15]_6 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[15]_i_1_n_18 ;
  wire \empty_85_fu_192_reg[23] ;
  wire \empty_85_fu_192_reg[23]_0 ;
  wire \empty_85_fu_192_reg[23]_1 ;
  wire \empty_85_fu_192_reg[23]_2 ;
  wire \empty_85_fu_192_reg[23]_3 ;
  wire \empty_85_fu_192_reg[23]_4 ;
  wire \empty_85_fu_192_reg[23]_5 ;
  wire \empty_85_fu_192_reg[23]_6 ;
  wire \empty_85_fu_192_reg[23]_7 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[23]_i_1_n_18 ;
  wire [31:0]\empty_85_fu_192_reg[30] ;
  wire [31:0]\empty_85_fu_192_reg[31] ;
  wire \empty_85_fu_192_reg[31]_0 ;
  wire \empty_85_fu_192_reg[31]_1 ;
  wire \empty_85_fu_192_reg[31]_2 ;
  wire \empty_85_fu_192_reg[31]_3 ;
  wire \empty_85_fu_192_reg[31]_4 ;
  wire \empty_85_fu_192_reg[31]_5 ;
  wire \empty_85_fu_192_reg[31]_6 ;
  wire \empty_85_fu_192_reg[31]_7 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[31]_i_1_n_18 ;
  wire \empty_85_fu_192_reg[32] ;
  wire [33:0]\empty_85_fu_192_reg[39] ;
  wire [33:0]\empty_85_fu_192_reg[39]_0 ;
  wire \empty_85_fu_192_reg[7] ;
  wire [0:0]\empty_85_fu_192_reg[7]_0 ;
  wire \empty_85_fu_192_reg[7]_1 ;
  wire \empty_85_fu_192_reg[7]_2 ;
  wire \empty_85_fu_192_reg[7]_3 ;
  wire \empty_85_fu_192_reg[7]_4 ;
  wire \empty_85_fu_192_reg[7]_5 ;
  wire \empty_85_fu_192_reg[7]_6 ;
  wire \empty_85_fu_192_reg[7]_7 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_11 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_12 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_13 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_14 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_15 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_16 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_17 ;
  wire \empty_85_fu_192_reg[7]_i_1_n_18 ;
  wire [63:0]empty_87_fu_200_reg;
  wire [7:0]\empty_87_fu_200_reg[15] ;
  wire [7:0]\empty_87_fu_200_reg[23] ;
  wire [7:0]\empty_87_fu_200_reg[31] ;
  wire [7:0]\empty_87_fu_200_reg[39] ;
  wire [32:0]\empty_87_fu_200_reg[39]_0 ;
  wire [7:0]\empty_87_fu_200_reg[47] ;
  wire [7:0]\empty_87_fu_200_reg[55] ;
  wire [7:0]\empty_87_fu_200_reg[63] ;
  wire [63:0]\empty_87_fu_200_reg[63]_0 ;
  wire \empty_89_fu_208[0]_i_10_n_11 ;
  wire \empty_89_fu_208[0]_i_11_n_11 ;
  wire \empty_89_fu_208[0]_i_12_n_11 ;
  wire \empty_89_fu_208[0]_i_13_n_11 ;
  wire \empty_89_fu_208[0]_i_14_n_11 ;
  wire \empty_89_fu_208[0]_i_15_n_11 ;
  wire \empty_89_fu_208[0]_i_16_n_11 ;
  wire \empty_89_fu_208[0]_i_17_n_11 ;
  wire \empty_89_fu_208[0]_i_2_n_11 ;
  wire \empty_89_fu_208[0]_i_3_n_11 ;
  wire \empty_89_fu_208[0]_i_4_n_11 ;
  wire \empty_89_fu_208[0]_i_5_n_11 ;
  wire \empty_89_fu_208[0]_i_6_n_11 ;
  wire \empty_89_fu_208[0]_i_7_n_11 ;
  wire \empty_89_fu_208[0]_i_8_n_11 ;
  wire \empty_89_fu_208[0]_i_9_n_11 ;
  wire \empty_89_fu_208[16]_i_10_n_11 ;
  wire \empty_89_fu_208[16]_i_11_n_11 ;
  wire \empty_89_fu_208[16]_i_12_n_11 ;
  wire \empty_89_fu_208[16]_i_13_n_11 ;
  wire \empty_89_fu_208[16]_i_14_n_11 ;
  wire \empty_89_fu_208[16]_i_15_n_11 ;
  wire \empty_89_fu_208[16]_i_16_n_11 ;
  wire \empty_89_fu_208[16]_i_17_n_11 ;
  wire \empty_89_fu_208[16]_i_2_n_11 ;
  wire \empty_89_fu_208[16]_i_3_n_11 ;
  wire \empty_89_fu_208[16]_i_4_n_11 ;
  wire \empty_89_fu_208[16]_i_5_n_11 ;
  wire \empty_89_fu_208[16]_i_6_n_11 ;
  wire \empty_89_fu_208[16]_i_7_n_11 ;
  wire \empty_89_fu_208[16]_i_8_n_11 ;
  wire \empty_89_fu_208[16]_i_9_n_11 ;
  wire \empty_89_fu_208[24]_i_10_n_11 ;
  wire \empty_89_fu_208[24]_i_11_n_11 ;
  wire \empty_89_fu_208[24]_i_12_n_11 ;
  wire \empty_89_fu_208[24]_i_13_n_11 ;
  wire \empty_89_fu_208[24]_i_14_n_11 ;
  wire \empty_89_fu_208[24]_i_15_n_11 ;
  wire \empty_89_fu_208[24]_i_16_n_11 ;
  wire \empty_89_fu_208[24]_i_17_n_11 ;
  wire \empty_89_fu_208[24]_i_2_n_11 ;
  wire \empty_89_fu_208[24]_i_3_n_11 ;
  wire \empty_89_fu_208[24]_i_4_n_11 ;
  wire \empty_89_fu_208[24]_i_5_n_11 ;
  wire \empty_89_fu_208[24]_i_6_n_11 ;
  wire \empty_89_fu_208[24]_i_7_n_11 ;
  wire \empty_89_fu_208[24]_i_8_n_11 ;
  wire \empty_89_fu_208[24]_i_9_n_11 ;
  wire \empty_89_fu_208[32]_i_10_n_11 ;
  wire \empty_89_fu_208[32]_i_11_n_11 ;
  wire \empty_89_fu_208[32]_i_12_n_11 ;
  wire \empty_89_fu_208[32]_i_13_n_11 ;
  wire \empty_89_fu_208[32]_i_14_n_11 ;
  wire \empty_89_fu_208[32]_i_15_n_11 ;
  wire \empty_89_fu_208[32]_i_16_n_11 ;
  wire \empty_89_fu_208[32]_i_17_n_11 ;
  wire \empty_89_fu_208[32]_i_2_n_11 ;
  wire \empty_89_fu_208[32]_i_3_n_11 ;
  wire \empty_89_fu_208[32]_i_4_n_11 ;
  wire \empty_89_fu_208[32]_i_5_n_11 ;
  wire \empty_89_fu_208[32]_i_6_n_11 ;
  wire \empty_89_fu_208[32]_i_7_n_11 ;
  wire \empty_89_fu_208[32]_i_8_n_11 ;
  wire \empty_89_fu_208[32]_i_9_n_11 ;
  wire \empty_89_fu_208[40]_i_10_n_11 ;
  wire \empty_89_fu_208[40]_i_11_n_11 ;
  wire \empty_89_fu_208[40]_i_12_n_11 ;
  wire \empty_89_fu_208[40]_i_13_n_11 ;
  wire \empty_89_fu_208[40]_i_14_n_11 ;
  wire \empty_89_fu_208[40]_i_15_n_11 ;
  wire \empty_89_fu_208[40]_i_16_n_11 ;
  wire \empty_89_fu_208[40]_i_17_n_11 ;
  wire \empty_89_fu_208[40]_i_2_n_11 ;
  wire \empty_89_fu_208[40]_i_3_n_11 ;
  wire \empty_89_fu_208[40]_i_4_n_11 ;
  wire \empty_89_fu_208[40]_i_5_n_11 ;
  wire \empty_89_fu_208[40]_i_6_n_11 ;
  wire \empty_89_fu_208[40]_i_7_n_11 ;
  wire \empty_89_fu_208[40]_i_8_n_11 ;
  wire \empty_89_fu_208[40]_i_9_n_11 ;
  wire \empty_89_fu_208[48]_i_10_n_11 ;
  wire \empty_89_fu_208[48]_i_11_n_11 ;
  wire \empty_89_fu_208[48]_i_12_n_11 ;
  wire \empty_89_fu_208[48]_i_13_n_11 ;
  wire \empty_89_fu_208[48]_i_14_n_11 ;
  wire \empty_89_fu_208[48]_i_15_n_11 ;
  wire \empty_89_fu_208[48]_i_16_n_11 ;
  wire \empty_89_fu_208[48]_i_17_n_11 ;
  wire \empty_89_fu_208[48]_i_2_n_11 ;
  wire \empty_89_fu_208[48]_i_3_n_11 ;
  wire \empty_89_fu_208[48]_i_4_n_11 ;
  wire \empty_89_fu_208[48]_i_5_n_11 ;
  wire \empty_89_fu_208[48]_i_6_n_11 ;
  wire \empty_89_fu_208[48]_i_7_n_11 ;
  wire \empty_89_fu_208[48]_i_8_n_11 ;
  wire \empty_89_fu_208[48]_i_9_n_11 ;
  wire \empty_89_fu_208[56]_i_10_n_11 ;
  wire \empty_89_fu_208[56]_i_11_n_11 ;
  wire \empty_89_fu_208[56]_i_12_n_11 ;
  wire \empty_89_fu_208[56]_i_13_n_11 ;
  wire \empty_89_fu_208[56]_i_14_n_11 ;
  wire \empty_89_fu_208[56]_i_15_n_11 ;
  wire \empty_89_fu_208[56]_i_16_n_11 ;
  wire \empty_89_fu_208[56]_i_2_n_11 ;
  wire \empty_89_fu_208[56]_i_3_n_11 ;
  wire \empty_89_fu_208[56]_i_4_n_11 ;
  wire \empty_89_fu_208[56]_i_5_n_11 ;
  wire \empty_89_fu_208[56]_i_6_n_11 ;
  wire \empty_89_fu_208[56]_i_7_n_11 ;
  wire \empty_89_fu_208[56]_i_8_n_11 ;
  wire \empty_89_fu_208[56]_i_9_n_11 ;
  wire \empty_89_fu_208[8]_i_10_n_11 ;
  wire \empty_89_fu_208[8]_i_11_n_11 ;
  wire \empty_89_fu_208[8]_i_12_n_11 ;
  wire \empty_89_fu_208[8]_i_13_n_11 ;
  wire \empty_89_fu_208[8]_i_14_n_11 ;
  wire \empty_89_fu_208[8]_i_15_n_11 ;
  wire \empty_89_fu_208[8]_i_16_n_11 ;
  wire \empty_89_fu_208[8]_i_17_n_11 ;
  wire \empty_89_fu_208[8]_i_2_n_11 ;
  wire \empty_89_fu_208[8]_i_3_n_11 ;
  wire \empty_89_fu_208[8]_i_4_n_11 ;
  wire \empty_89_fu_208[8]_i_5_n_11 ;
  wire \empty_89_fu_208[8]_i_6_n_11 ;
  wire \empty_89_fu_208[8]_i_7_n_11 ;
  wire \empty_89_fu_208[8]_i_8_n_11 ;
  wire \empty_89_fu_208[8]_i_9_n_11 ;
  wire [63:0]empty_89_fu_208_reg;
  wire \empty_89_fu_208_reg[0]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[0]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[16]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[24]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[32]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[40]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[48]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[56]_i_1_n_18 ;
  wire \empty_89_fu_208_reg[7]_0 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_11 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_12 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_13 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_14 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_15 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_16 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_17 ;
  wire \empty_89_fu_208_reg[8]_i_1_n_18 ;
  wire empty_89_fu_208_reg_7_sn_1;
  wire [15:0]indata_q0;
  wire [7:7]\NLW_empty_89_fu_208_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  assign empty_89_fu_208_reg_7_sn_1 = empty_89_fu_208_reg_7_sp_1;
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_10 
       (.I0(\empty_85_fu_192[15]_i_2_n_11 ),
        .I1(P[15]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [15]),
        .I4(\empty_85_fu_192_reg[15]_6 ),
        .I5(\empty_85_fu_192_reg[31] [15]),
        .O(\empty_85_fu_192[15]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_11 
       (.I0(\empty_85_fu_192[15]_i_3_n_11 ),
        .I1(P[14]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [14]),
        .I4(\empty_85_fu_192_reg[15]_5 ),
        .I5(\empty_85_fu_192_reg[31] [14]),
        .O(\empty_85_fu_192[15]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_12 
       (.I0(\empty_85_fu_192[15]_i_4_n_11 ),
        .I1(P[13]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [13]),
        .I4(\empty_85_fu_192_reg[15]_4 ),
        .I5(\empty_85_fu_192_reg[31] [13]),
        .O(\empty_85_fu_192[15]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_13 
       (.I0(\empty_85_fu_192[15]_i_5_n_11 ),
        .I1(P[12]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [12]),
        .I4(\empty_85_fu_192_reg[15]_3 ),
        .I5(\empty_85_fu_192_reg[31] [12]),
        .O(\empty_85_fu_192[15]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_14 
       (.I0(\empty_85_fu_192[15]_i_6_n_11 ),
        .I1(P[11]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [11]),
        .I4(\empty_85_fu_192_reg[15]_2 ),
        .I5(\empty_85_fu_192_reg[31] [11]),
        .O(\empty_85_fu_192[15]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_15 
       (.I0(\empty_85_fu_192[15]_i_7_n_11 ),
        .I1(P[10]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [10]),
        .I4(\empty_85_fu_192_reg[15]_1 ),
        .I5(\empty_85_fu_192_reg[31] [10]),
        .O(\empty_85_fu_192[15]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_16 
       (.I0(\empty_85_fu_192[15]_i_8_n_11 ),
        .I1(P[9]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [9]),
        .I4(\empty_85_fu_192_reg[15]_0 ),
        .I5(\empty_85_fu_192_reg[31] [9]),
        .O(\empty_85_fu_192[15]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[15]_i_17 
       (.I0(\empty_85_fu_192[15]_i_9_n_11 ),
        .I1(P[8]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [8]),
        .I4(\empty_85_fu_192_reg[15] ),
        .I5(\empty_85_fu_192_reg[31] [8]),
        .O(\empty_85_fu_192[15]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_2 
       (.I0(P[14]),
        .I1(\empty_85_fu_192[39]_i_16 [14]),
        .I2(\empty_85_fu_192_reg[39] [14]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [14]),
        .I5(\empty_85_fu_192_reg[31] [14]),
        .O(\empty_85_fu_192[15]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_3 
       (.I0(P[13]),
        .I1(\empty_85_fu_192[39]_i_16 [13]),
        .I2(\empty_85_fu_192_reg[39] [13]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [13]),
        .I5(\empty_85_fu_192_reg[31] [13]),
        .O(\empty_85_fu_192[15]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_4 
       (.I0(P[12]),
        .I1(\empty_85_fu_192[39]_i_16 [12]),
        .I2(\empty_85_fu_192_reg[39] [12]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [12]),
        .I5(\empty_85_fu_192_reg[31] [12]),
        .O(\empty_85_fu_192[15]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_5 
       (.I0(P[11]),
        .I1(\empty_85_fu_192[39]_i_16 [11]),
        .I2(\empty_85_fu_192_reg[39] [11]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [11]),
        .I5(\empty_85_fu_192_reg[31] [11]),
        .O(\empty_85_fu_192[15]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_6 
       (.I0(P[10]),
        .I1(\empty_85_fu_192[39]_i_16 [10]),
        .I2(\empty_85_fu_192_reg[39] [10]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [10]),
        .I5(\empty_85_fu_192_reg[31] [10]),
        .O(\empty_85_fu_192[15]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_7 
       (.I0(P[9]),
        .I1(\empty_85_fu_192[39]_i_16 [9]),
        .I2(\empty_85_fu_192_reg[39] [9]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [9]),
        .I5(\empty_85_fu_192_reg[31] [9]),
        .O(\empty_85_fu_192[15]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_8 
       (.I0(P[8]),
        .I1(\empty_85_fu_192[39]_i_16 [8]),
        .I2(\empty_85_fu_192_reg[39] [8]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [8]),
        .I5(\empty_85_fu_192_reg[31] [8]),
        .O(\empty_85_fu_192[15]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[15]_i_9 
       (.I0(P[7]),
        .I1(\empty_85_fu_192[39]_i_16 [7]),
        .I2(\empty_85_fu_192_reg[39] [7]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [7]),
        .I5(\empty_85_fu_192_reg[31] [7]),
        .O(\empty_85_fu_192[15]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_10 
       (.I0(\empty_85_fu_192[23]_i_2_n_11 ),
        .I1(P[23]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [23]),
        .I4(\empty_85_fu_192_reg[23]_7 ),
        .I5(\empty_85_fu_192_reg[31] [23]),
        .O(\empty_85_fu_192[23]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_11 
       (.I0(\empty_85_fu_192[23]_i_3_n_11 ),
        .I1(P[22]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [22]),
        .I4(\empty_85_fu_192_reg[23]_6 ),
        .I5(\empty_85_fu_192_reg[31] [22]),
        .O(\empty_85_fu_192[23]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_12 
       (.I0(\empty_85_fu_192[23]_i_4_n_11 ),
        .I1(P[21]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [21]),
        .I4(\empty_85_fu_192_reg[23]_5 ),
        .I5(\empty_85_fu_192_reg[31] [21]),
        .O(\empty_85_fu_192[23]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_13 
       (.I0(\empty_85_fu_192[23]_i_5_n_11 ),
        .I1(P[20]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [20]),
        .I4(\empty_85_fu_192_reg[23]_4 ),
        .I5(\empty_85_fu_192_reg[31] [20]),
        .O(\empty_85_fu_192[23]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_14 
       (.I0(\empty_85_fu_192[23]_i_6_n_11 ),
        .I1(P[19]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [19]),
        .I4(\empty_85_fu_192_reg[23]_3 ),
        .I5(\empty_85_fu_192_reg[31] [19]),
        .O(\empty_85_fu_192[23]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_15 
       (.I0(\empty_85_fu_192[23]_i_7_n_11 ),
        .I1(P[18]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [18]),
        .I4(\empty_85_fu_192_reg[23]_2 ),
        .I5(\empty_85_fu_192_reg[31] [18]),
        .O(\empty_85_fu_192[23]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_16 
       (.I0(\empty_85_fu_192[23]_i_8_n_11 ),
        .I1(P[17]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [17]),
        .I4(\empty_85_fu_192_reg[23]_1 ),
        .I5(\empty_85_fu_192_reg[31] [17]),
        .O(\empty_85_fu_192[23]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[23]_i_17 
       (.I0(\empty_85_fu_192[23]_i_9_n_11 ),
        .I1(P[16]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [16]),
        .I4(\empty_85_fu_192_reg[23]_0 ),
        .I5(\empty_85_fu_192_reg[31] [16]),
        .O(\empty_85_fu_192[23]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_2 
       (.I0(P[22]),
        .I1(\empty_85_fu_192[39]_i_16 [22]),
        .I2(\empty_85_fu_192_reg[39] [22]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [22]),
        .I5(\empty_85_fu_192_reg[31] [22]),
        .O(\empty_85_fu_192[23]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_3 
       (.I0(P[21]),
        .I1(\empty_85_fu_192[39]_i_16 [21]),
        .I2(\empty_85_fu_192_reg[39] [21]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [21]),
        .I5(\empty_85_fu_192_reg[31] [21]),
        .O(\empty_85_fu_192[23]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_4 
       (.I0(P[20]),
        .I1(\empty_85_fu_192[39]_i_16 [20]),
        .I2(\empty_85_fu_192_reg[39] [20]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [20]),
        .I5(\empty_85_fu_192_reg[31] [20]),
        .O(\empty_85_fu_192[23]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_5 
       (.I0(P[19]),
        .I1(\empty_85_fu_192[39]_i_16 [19]),
        .I2(\empty_85_fu_192_reg[39] [19]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [19]),
        .I5(\empty_85_fu_192_reg[31] [19]),
        .O(\empty_85_fu_192[23]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_6 
       (.I0(P[18]),
        .I1(\empty_85_fu_192[39]_i_16 [18]),
        .I2(\empty_85_fu_192_reg[39] [18]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [18]),
        .I5(\empty_85_fu_192_reg[31] [18]),
        .O(\empty_85_fu_192[23]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_7 
       (.I0(P[17]),
        .I1(\empty_85_fu_192[39]_i_16 [17]),
        .I2(\empty_85_fu_192_reg[39] [17]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [17]),
        .I5(\empty_85_fu_192_reg[31] [17]),
        .O(\empty_85_fu_192[23]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_8 
       (.I0(P[16]),
        .I1(\empty_85_fu_192[39]_i_16 [16]),
        .I2(\empty_85_fu_192_reg[39] [16]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [16]),
        .I5(\empty_85_fu_192_reg[31] [16]),
        .O(\empty_85_fu_192[23]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[23]_i_9 
       (.I0(P[15]),
        .I1(\empty_85_fu_192[39]_i_16 [15]),
        .I2(\empty_85_fu_192_reg[39] [15]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [15]),
        .I5(\empty_85_fu_192_reg[31] [15]),
        .O(\empty_85_fu_192[23]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_10 
       (.I0(\empty_85_fu_192[31]_i_2_n_11 ),
        .I1(P[31]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [31]),
        .I4(\empty_85_fu_192_reg[31]_7 ),
        .I5(\empty_85_fu_192_reg[31] [31]),
        .O(\empty_85_fu_192[31]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_11 
       (.I0(\empty_85_fu_192[31]_i_3_n_11 ),
        .I1(P[30]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [30]),
        .I4(\empty_85_fu_192_reg[31]_6 ),
        .I5(\empty_85_fu_192_reg[31] [30]),
        .O(\empty_85_fu_192[31]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_12 
       (.I0(\empty_85_fu_192[31]_i_4_n_11 ),
        .I1(P[29]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [29]),
        .I4(\empty_85_fu_192_reg[31]_5 ),
        .I5(\empty_85_fu_192_reg[31] [29]),
        .O(\empty_85_fu_192[31]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_13 
       (.I0(\empty_85_fu_192[31]_i_5_n_11 ),
        .I1(P[28]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [28]),
        .I4(\empty_85_fu_192_reg[31]_4 ),
        .I5(\empty_85_fu_192_reg[31] [28]),
        .O(\empty_85_fu_192[31]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_14 
       (.I0(\empty_85_fu_192[31]_i_6_n_11 ),
        .I1(P[27]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [27]),
        .I4(\empty_85_fu_192_reg[31]_3 ),
        .I5(\empty_85_fu_192_reg[31] [27]),
        .O(\empty_85_fu_192[31]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_15 
       (.I0(\empty_85_fu_192[31]_i_7_n_11 ),
        .I1(P[26]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [26]),
        .I4(\empty_85_fu_192_reg[31]_2 ),
        .I5(\empty_85_fu_192_reg[31] [26]),
        .O(\empty_85_fu_192[31]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_16 
       (.I0(\empty_85_fu_192[31]_i_8_n_11 ),
        .I1(P[25]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [25]),
        .I4(\empty_85_fu_192_reg[31]_1 ),
        .I5(\empty_85_fu_192_reg[31] [25]),
        .O(\empty_85_fu_192[31]_i_16_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[31]_i_17 
       (.I0(\empty_85_fu_192[31]_i_9_n_11 ),
        .I1(P[24]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192[39]_i_16 [24]),
        .I4(\empty_85_fu_192_reg[31]_0 ),
        .I5(\empty_85_fu_192_reg[31] [24]),
        .O(\empty_85_fu_192[31]_i_17_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_2 
       (.I0(P[30]),
        .I1(\empty_85_fu_192[39]_i_16 [30]),
        .I2(\empty_85_fu_192_reg[39] [30]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [30]),
        .I5(\empty_85_fu_192_reg[31] [30]),
        .O(\empty_85_fu_192[31]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_3 
       (.I0(P[29]),
        .I1(\empty_85_fu_192[39]_i_16 [29]),
        .I2(\empty_85_fu_192_reg[39] [29]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [29]),
        .I5(\empty_85_fu_192_reg[31] [29]),
        .O(\empty_85_fu_192[31]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_4 
       (.I0(P[28]),
        .I1(\empty_85_fu_192[39]_i_16 [28]),
        .I2(\empty_85_fu_192_reg[39] [28]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [28]),
        .I5(\empty_85_fu_192_reg[31] [28]),
        .O(\empty_85_fu_192[31]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_5 
       (.I0(P[27]),
        .I1(\empty_85_fu_192[39]_i_16 [27]),
        .I2(\empty_85_fu_192_reg[39] [27]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [27]),
        .I5(\empty_85_fu_192_reg[31] [27]),
        .O(\empty_85_fu_192[31]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_6 
       (.I0(P[26]),
        .I1(\empty_85_fu_192[39]_i_16 [26]),
        .I2(\empty_85_fu_192_reg[39] [26]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [26]),
        .I5(\empty_85_fu_192_reg[31] [26]),
        .O(\empty_85_fu_192[31]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_7 
       (.I0(P[25]),
        .I1(\empty_85_fu_192[39]_i_16 [25]),
        .I2(\empty_85_fu_192_reg[39] [25]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [25]),
        .I5(\empty_85_fu_192_reg[31] [25]),
        .O(\empty_85_fu_192[31]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_8 
       (.I0(P[24]),
        .I1(\empty_85_fu_192[39]_i_16 [24]),
        .I2(\empty_85_fu_192_reg[39] [24]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [24]),
        .I5(\empty_85_fu_192_reg[31] [24]),
        .O(\empty_85_fu_192[31]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[31]_i_9 
       (.I0(P[23]),
        .I1(\empty_85_fu_192[39]_i_16 [23]),
        .I2(\empty_85_fu_192_reg[39] [23]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192_reg[39]_0 [23]),
        .I5(\empty_85_fu_192_reg[31] [23]),
        .O(\empty_85_fu_192[31]_i_9_n_11 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \empty_85_fu_192[39]_i_15 
       (.I0(\empty_85_fu_192_reg[39]_0 [32]),
        .I1(\empty_85_fu_192_reg[39] [32]),
        .I2(\empty_85_fu_192_reg[32] ),
        .I3(\empty_85_fu_192_reg[39] [33]),
        .I4(\empty_85_fu_192_reg[23] ),
        .I5(\empty_85_fu_192_reg[39]_0 [33]),
        .O(\L_ACF_load_4_reg_2332_reg[33] ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_85_fu_192[39]_i_18 
       (.I0(\empty_85_fu_192_reg[39] [31]),
        .I1(\empty_85_fu_192_reg[39]_0 [31]),
        .I2(P[31]),
        .I3(\empty_85_fu_192_reg[23] ),
        .I4(\empty_85_fu_192[39]_i_16 [32]),
        .O(\empty_85_fu_192_reg[32] ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_85_fu_192[39]_i_7 
       (.I0(\empty_85_fu_192_reg[32] ),
        .I1(\empty_85_fu_192_reg[39] [32]),
        .I2(\empty_85_fu_192_reg[23] ),
        .I3(\empty_85_fu_192_reg[39]_0 [32]),
        .O(DI));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_10 
       (.I0(\empty_85_fu_192[7]_i_3_n_11 ),
        .I1(P[6]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [6]),
        .I4(\empty_85_fu_192_reg[7]_6 ),
        .I5(\empty_85_fu_192_reg[31] [6]),
        .O(\empty_85_fu_192[7]_i_10_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_11 
       (.I0(\empty_85_fu_192[7]_i_4_n_11 ),
        .I1(P[5]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [5]),
        .I4(\empty_85_fu_192_reg[7]_5 ),
        .I5(\empty_85_fu_192_reg[31] [5]),
        .O(\empty_85_fu_192[7]_i_11_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_12 
       (.I0(\empty_85_fu_192[7]_i_5_n_11 ),
        .I1(P[4]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [4]),
        .I4(\empty_85_fu_192_reg[7]_4 ),
        .I5(\empty_85_fu_192_reg[31] [4]),
        .O(\empty_85_fu_192[7]_i_12_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_13 
       (.I0(\empty_85_fu_192[7]_i_6_n_11 ),
        .I1(P[3]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [3]),
        .I4(\empty_85_fu_192_reg[7]_3 ),
        .I5(\empty_85_fu_192_reg[31] [3]),
        .O(\empty_85_fu_192[7]_i_13_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_14 
       (.I0(\empty_85_fu_192[7]_i_7_n_11 ),
        .I1(P[2]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [2]),
        .I4(\empty_85_fu_192_reg[7]_2 ),
        .I5(\empty_85_fu_192_reg[31] [2]),
        .O(\empty_85_fu_192[7]_i_14_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_15 
       (.I0(\empty_85_fu_192[7]_i_8_n_11 ),
        .I1(P[1]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [1]),
        .I4(\empty_85_fu_192_reg[7]_1 ),
        .I5(\empty_85_fu_192_reg[31] [1]),
        .O(\empty_85_fu_192[7]_i_15_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_2 
       (.I0(P[6]),
        .I1(\empty_85_fu_192[39]_i_16 [6]),
        .I2(\empty_85_fu_192_reg[39] [6]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [6]),
        .I5(\empty_85_fu_192_reg[31] [6]),
        .O(\empty_85_fu_192[7]_i_2_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_3 
       (.I0(P[5]),
        .I1(\empty_85_fu_192[39]_i_16 [5]),
        .I2(\empty_85_fu_192_reg[39] [5]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [5]),
        .I5(\empty_85_fu_192_reg[31] [5]),
        .O(\empty_85_fu_192[7]_i_3_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_4 
       (.I0(P[4]),
        .I1(\empty_85_fu_192[39]_i_16 [4]),
        .I2(\empty_85_fu_192_reg[39] [4]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [4]),
        .I5(\empty_85_fu_192_reg[31] [4]),
        .O(\empty_85_fu_192[7]_i_4_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_5 
       (.I0(P[3]),
        .I1(\empty_85_fu_192[39]_i_16 [3]),
        .I2(\empty_85_fu_192_reg[39] [3]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [3]),
        .I5(\empty_85_fu_192_reg[31] [3]),
        .O(\empty_85_fu_192[7]_i_5_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_6 
       (.I0(P[2]),
        .I1(\empty_85_fu_192[39]_i_16 [2]),
        .I2(\empty_85_fu_192_reg[39] [2]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [2]),
        .I5(\empty_85_fu_192_reg[31] [2]),
        .O(\empty_85_fu_192[7]_i_6_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_7 
       (.I0(P[1]),
        .I1(\empty_85_fu_192[39]_i_16 [1]),
        .I2(\empty_85_fu_192_reg[39] [1]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [1]),
        .I5(\empty_85_fu_192_reg[31] [1]),
        .O(\empty_85_fu_192[7]_i_7_n_11 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_85_fu_192[7]_i_8 
       (.I0(P[0]),
        .I1(\empty_85_fu_192[39]_i_16 [0]),
        .I2(\empty_85_fu_192_reg[39] [0]),
        .I3(\empty_85_fu_192_reg[7] ),
        .I4(\empty_85_fu_192_reg[39]_0 [0]),
        .I5(\empty_85_fu_192_reg[31] [0]),
        .O(\empty_85_fu_192[7]_i_8_n_11 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_192[7]_i_9 
       (.I0(\empty_85_fu_192[7]_i_2_n_11 ),
        .I1(P[7]),
        .I2(\empty_85_fu_192_reg[7] ),
        .I3(\empty_85_fu_192[39]_i_16 [7]),
        .I4(\empty_85_fu_192_reg[7]_7 ),
        .I5(\empty_85_fu_192_reg[31] [7]),
        .O(\empty_85_fu_192[7]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[15]_i_1 
       (.CI(\empty_85_fu_192_reg[7]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[15]_i_1_n_11 ,\empty_85_fu_192_reg[15]_i_1_n_12 ,\empty_85_fu_192_reg[15]_i_1_n_13 ,\empty_85_fu_192_reg[15]_i_1_n_14 ,\empty_85_fu_192_reg[15]_i_1_n_15 ,\empty_85_fu_192_reg[15]_i_1_n_16 ,\empty_85_fu_192_reg[15]_i_1_n_17 ,\empty_85_fu_192_reg[15]_i_1_n_18 }),
        .DI({\empty_85_fu_192[15]_i_2_n_11 ,\empty_85_fu_192[15]_i_3_n_11 ,\empty_85_fu_192[15]_i_4_n_11 ,\empty_85_fu_192[15]_i_5_n_11 ,\empty_85_fu_192[15]_i_6_n_11 ,\empty_85_fu_192[15]_i_7_n_11 ,\empty_85_fu_192[15]_i_8_n_11 ,\empty_85_fu_192[15]_i_9_n_11 }),
        .O(\empty_85_fu_192_reg[30] [15:8]),
        .S({\empty_85_fu_192[15]_i_10_n_11 ,\empty_85_fu_192[15]_i_11_n_11 ,\empty_85_fu_192[15]_i_12_n_11 ,\empty_85_fu_192[15]_i_13_n_11 ,\empty_85_fu_192[15]_i_14_n_11 ,\empty_85_fu_192[15]_i_15_n_11 ,\empty_85_fu_192[15]_i_16_n_11 ,\empty_85_fu_192[15]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[23]_i_1 
       (.CI(\empty_85_fu_192_reg[15]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[23]_i_1_n_11 ,\empty_85_fu_192_reg[23]_i_1_n_12 ,\empty_85_fu_192_reg[23]_i_1_n_13 ,\empty_85_fu_192_reg[23]_i_1_n_14 ,\empty_85_fu_192_reg[23]_i_1_n_15 ,\empty_85_fu_192_reg[23]_i_1_n_16 ,\empty_85_fu_192_reg[23]_i_1_n_17 ,\empty_85_fu_192_reg[23]_i_1_n_18 }),
        .DI({\empty_85_fu_192[23]_i_2_n_11 ,\empty_85_fu_192[23]_i_3_n_11 ,\empty_85_fu_192[23]_i_4_n_11 ,\empty_85_fu_192[23]_i_5_n_11 ,\empty_85_fu_192[23]_i_6_n_11 ,\empty_85_fu_192[23]_i_7_n_11 ,\empty_85_fu_192[23]_i_8_n_11 ,\empty_85_fu_192[23]_i_9_n_11 }),
        .O(\empty_85_fu_192_reg[30] [23:16]),
        .S({\empty_85_fu_192[23]_i_10_n_11 ,\empty_85_fu_192[23]_i_11_n_11 ,\empty_85_fu_192[23]_i_12_n_11 ,\empty_85_fu_192[23]_i_13_n_11 ,\empty_85_fu_192[23]_i_14_n_11 ,\empty_85_fu_192[23]_i_15_n_11 ,\empty_85_fu_192[23]_i_16_n_11 ,\empty_85_fu_192[23]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[31]_i_1 
       (.CI(\empty_85_fu_192_reg[23]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_85_fu_192_reg[31]_i_1_n_12 ,\empty_85_fu_192_reg[31]_i_1_n_13 ,\empty_85_fu_192_reg[31]_i_1_n_14 ,\empty_85_fu_192_reg[31]_i_1_n_15 ,\empty_85_fu_192_reg[31]_i_1_n_16 ,\empty_85_fu_192_reg[31]_i_1_n_17 ,\empty_85_fu_192_reg[31]_i_1_n_18 }),
        .DI({\empty_85_fu_192[31]_i_2_n_11 ,\empty_85_fu_192[31]_i_3_n_11 ,\empty_85_fu_192[31]_i_4_n_11 ,\empty_85_fu_192[31]_i_5_n_11 ,\empty_85_fu_192[31]_i_6_n_11 ,\empty_85_fu_192[31]_i_7_n_11 ,\empty_85_fu_192[31]_i_8_n_11 ,\empty_85_fu_192[31]_i_9_n_11 }),
        .O(\empty_85_fu_192_reg[30] [31:24]),
        .S({\empty_85_fu_192[31]_i_10_n_11 ,\empty_85_fu_192[31]_i_11_n_11 ,\empty_85_fu_192[31]_i_12_n_11 ,\empty_85_fu_192[31]_i_13_n_11 ,\empty_85_fu_192[31]_i_14_n_11 ,\empty_85_fu_192[31]_i_15_n_11 ,\empty_85_fu_192[31]_i_16_n_11 ,\empty_85_fu_192[31]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_192_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_192_reg[7]_i_1_n_11 ,\empty_85_fu_192_reg[7]_i_1_n_12 ,\empty_85_fu_192_reg[7]_i_1_n_13 ,\empty_85_fu_192_reg[7]_i_1_n_14 ,\empty_85_fu_192_reg[7]_i_1_n_15 ,\empty_85_fu_192_reg[7]_i_1_n_16 ,\empty_85_fu_192_reg[7]_i_1_n_17 ,\empty_85_fu_192_reg[7]_i_1_n_18 }),
        .DI({\empty_85_fu_192[7]_i_2_n_11 ,\empty_85_fu_192[7]_i_3_n_11 ,\empty_85_fu_192[7]_i_4_n_11 ,\empty_85_fu_192[7]_i_5_n_11 ,\empty_85_fu_192[7]_i_6_n_11 ,\empty_85_fu_192[7]_i_7_n_11 ,\empty_85_fu_192[7]_i_8_n_11 ,1'b0}),
        .O(\empty_85_fu_192_reg[30] [7:0]),
        .S({\empty_85_fu_192[7]_i_9_n_11 ,\empty_85_fu_192[7]_i_10_n_11 ,\empty_85_fu_192[7]_i_11_n_11 ,\empty_85_fu_192[7]_i_12_n_11 ,\empty_85_fu_192[7]_i_13_n_11 ,\empty_85_fu_192[7]_i_14_n_11 ,\empty_85_fu_192[7]_i_15_n_11 ,\empty_85_fu_192_reg[7]_0 }));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_87_fu_200_reg[39]_0 [7]),
        .I2(empty_87_fu_200_reg[7]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_87_fu_200_reg[39]_0 [6]),
        .I2(empty_87_fu_200_reg[6]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_87_fu_200_reg[39]_0 [5]),
        .I2(empty_87_fu_200_reg[5]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_87_fu_200_reg[39]_0 [4]),
        .I2(empty_87_fu_200_reg[4]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_87_fu_200_reg[39]_0 [3]),
        .I2(empty_87_fu_200_reg[3]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_87_fu_200_reg[39]_0 [2]),
        .I2(empty_87_fu_200_reg[2]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_87_fu_200_reg[39]_0 [1]),
        .I2(empty_87_fu_200_reg[1]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_87_fu_200_reg[39]_0 [0]),
        .I2(empty_87_fu_200_reg[0]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_87_fu_200_reg[39]_0 [23]),
        .I2(empty_87_fu_200_reg[23]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [23]),
        .O(\empty_87_fu_200_reg[23] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_87_fu_200_reg[39]_0 [22]),
        .I2(empty_87_fu_200_reg[22]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [22]),
        .O(\empty_87_fu_200_reg[23] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_87_fu_200_reg[39]_0 [21]),
        .I2(empty_87_fu_200_reg[21]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [21]),
        .O(\empty_87_fu_200_reg[23] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_87_fu_200_reg[39]_0 [20]),
        .I2(empty_87_fu_200_reg[20]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [20]),
        .O(\empty_87_fu_200_reg[23] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_87_fu_200_reg[39]_0 [19]),
        .I2(empty_87_fu_200_reg[19]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [19]),
        .O(\empty_87_fu_200_reg[23] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_87_fu_200_reg[39]_0 [18]),
        .I2(empty_87_fu_200_reg[18]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [18]),
        .O(\empty_87_fu_200_reg[23] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_87_fu_200_reg[39]_0 [17]),
        .I2(empty_87_fu_200_reg[17]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [17]),
        .O(\empty_87_fu_200_reg[23] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_87_fu_200_reg[39]_0 [16]),
        .I2(empty_87_fu_200_reg[16]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [16]),
        .O(\empty_87_fu_200_reg[23] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [31]),
        .I2(empty_87_fu_200_reg[31]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [31]),
        .O(\empty_87_fu_200_reg[31] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_87_fu_200_reg[39]_0 [30]),
        .I2(empty_87_fu_200_reg[30]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [30]),
        .O(\empty_87_fu_200_reg[31] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_87_fu_200_reg[39]_0 [29]),
        .I2(empty_87_fu_200_reg[29]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [29]),
        .O(\empty_87_fu_200_reg[31] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_87_fu_200_reg[39]_0 [28]),
        .I2(empty_87_fu_200_reg[28]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [28]),
        .O(\empty_87_fu_200_reg[31] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_87_fu_200_reg[39]_0 [27]),
        .I2(empty_87_fu_200_reg[27]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [27]),
        .O(\empty_87_fu_200_reg[31] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_87_fu_200_reg[39]_0 [26]),
        .I2(empty_87_fu_200_reg[26]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [26]),
        .O(\empty_87_fu_200_reg[31] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_87_fu_200_reg[39]_0 [25]),
        .I2(empty_87_fu_200_reg[25]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [25]),
        .O(\empty_87_fu_200_reg[31] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_87_fu_200_reg[39]_0 [24]),
        .I2(empty_87_fu_200_reg[24]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [24]),
        .O(\empty_87_fu_200_reg[31] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[39]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [39]),
        .O(\empty_87_fu_200_reg[39] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[38]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [38]),
        .O(\empty_87_fu_200_reg[39] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[37]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [37]),
        .O(\empty_87_fu_200_reg[39] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[36]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [36]),
        .O(\empty_87_fu_200_reg[39] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[35]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [35]),
        .O(\empty_87_fu_200_reg[39] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[34]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [34]),
        .O(\empty_87_fu_200_reg[39] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[33]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [33]),
        .O(\empty_87_fu_200_reg[39] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[32]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [32]),
        .O(\empty_87_fu_200_reg[39] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[47]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [47]),
        .O(\empty_87_fu_200_reg[47] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[46]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [46]),
        .O(\empty_87_fu_200_reg[47] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[45]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [45]),
        .O(\empty_87_fu_200_reg[47] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[44]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [44]),
        .O(\empty_87_fu_200_reg[47] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[43]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [43]),
        .O(\empty_87_fu_200_reg[47] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[42]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [42]),
        .O(\empty_87_fu_200_reg[47] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[41]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [41]),
        .O(\empty_87_fu_200_reg[47] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[40]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [40]),
        .O(\empty_87_fu_200_reg[47] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[55]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [55]),
        .O(\empty_87_fu_200_reg[55] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[54]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [54]),
        .O(\empty_87_fu_200_reg[55] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[53]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [53]),
        .O(\empty_87_fu_200_reg[55] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[52]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [52]),
        .O(\empty_87_fu_200_reg[55] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[51]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [51]),
        .O(\empty_87_fu_200_reg[55] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[50]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [50]),
        .O(\empty_87_fu_200_reg[55] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[49]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [49]),
        .O(\empty_87_fu_200_reg[55] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[48]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [48]),
        .O(\empty_87_fu_200_reg[55] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[62]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [62]),
        .O(\empty_87_fu_200_reg[63] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[61]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [61]),
        .O(\empty_87_fu_200_reg[63] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[60]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [60]),
        .O(\empty_87_fu_200_reg[63] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[59]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [59]),
        .O(\empty_87_fu_200_reg[63] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[58]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [58]),
        .O(\empty_87_fu_200_reg[63] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[57]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [57]),
        .O(\empty_87_fu_200_reg[63] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[56]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [56]),
        .O(\empty_87_fu_200_reg[63] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[56]_i_9 
       (.I0(P[31]),
        .I1(\empty_87_fu_200_reg[39]_0 [32]),
        .I2(empty_87_fu_200_reg[63]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [63]),
        .O(\empty_87_fu_200_reg[63] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_87_fu_200_reg[39]_0 [15]),
        .I2(empty_87_fu_200_reg[15]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [15]),
        .O(\empty_87_fu_200_reg[15] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_87_fu_200_reg[39]_0 [14]),
        .I2(empty_87_fu_200_reg[14]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [14]),
        .O(\empty_87_fu_200_reg[15] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_87_fu_200_reg[39]_0 [13]),
        .I2(empty_87_fu_200_reg[13]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [13]),
        .O(\empty_87_fu_200_reg[15] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_87_fu_200_reg[39]_0 [12]),
        .I2(empty_87_fu_200_reg[12]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [12]),
        .O(\empty_87_fu_200_reg[15] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_87_fu_200_reg[39]_0 [11]),
        .I2(empty_87_fu_200_reg[11]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [11]),
        .O(\empty_87_fu_200_reg[15] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_87_fu_200_reg[39]_0 [10]),
        .I2(empty_87_fu_200_reg[10]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [10]),
        .O(\empty_87_fu_200_reg[15] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_87_fu_200_reg[39]_0 [9]),
        .I2(empty_87_fu_200_reg[9]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [9]),
        .O(\empty_87_fu_200_reg[15] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_200[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_87_fu_200_reg[39]_0 [8]),
        .I2(empty_87_fu_200_reg[8]),
        .I3(Q[0]),
        .I4(\empty_87_fu_200_reg[63]_0 [8]),
        .O(\empty_87_fu_200_reg[15] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_10 
       (.I0(P[7]),
        .I1(empty_89_fu_208_reg[7]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[7]),
        .O(\empty_89_fu_208[0]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_11 
       (.I0(P[6]),
        .I1(empty_89_fu_208_reg[6]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[6]),
        .O(\empty_89_fu_208[0]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_12 
       (.I0(P[5]),
        .I1(empty_89_fu_208_reg[5]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[5]),
        .O(\empty_89_fu_208[0]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_13 
       (.I0(P[4]),
        .I1(empty_89_fu_208_reg[4]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[4]),
        .O(\empty_89_fu_208[0]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_14 
       (.I0(P[3]),
        .I1(empty_89_fu_208_reg[3]),
        .I2(\empty_89_fu_208_reg[7]_0 ),
        .I3(D[3]),
        .O(\empty_89_fu_208[0]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_15 
       (.I0(P[2]),
        .I1(empty_89_fu_208_reg[2]),
        .I2(\empty_89_fu_208_reg[7]_0 ),
        .I3(D[2]),
        .O(\empty_89_fu_208[0]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_16 
       (.I0(P[1]),
        .I1(empty_89_fu_208_reg[1]),
        .I2(\empty_89_fu_208_reg[7]_0 ),
        .I3(D[1]),
        .O(\empty_89_fu_208[0]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[0]_i_17 
       (.I0(P[0]),
        .I1(empty_89_fu_208_reg[0]),
        .I2(\empty_89_fu_208_reg[7]_0 ),
        .I3(D[0]),
        .O(\empty_89_fu_208[0]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_2 
       (.I0(P[7]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_3 
       (.I0(P[6]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_4 
       (.I0(P[5]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_5 
       (.I0(P[4]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_6 
       (.I0(P[3]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_7 
       (.I0(P[2]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_8 
       (.I0(P[1]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[0]_i_9 
       (.I0(P[0]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[0]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_10 
       (.I0(P[23]),
        .I1(empty_89_fu_208_reg[23]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[23]),
        .O(\empty_89_fu_208[16]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_11 
       (.I0(P[22]),
        .I1(empty_89_fu_208_reg[22]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[22]),
        .O(\empty_89_fu_208[16]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_12 
       (.I0(P[21]),
        .I1(empty_89_fu_208_reg[21]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[21]),
        .O(\empty_89_fu_208[16]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_13 
       (.I0(P[20]),
        .I1(empty_89_fu_208_reg[20]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[20]),
        .O(\empty_89_fu_208[16]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_14 
       (.I0(P[19]),
        .I1(empty_89_fu_208_reg[19]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[19]),
        .O(\empty_89_fu_208[16]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_15 
       (.I0(P[18]),
        .I1(empty_89_fu_208_reg[18]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[18]),
        .O(\empty_89_fu_208[16]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_16 
       (.I0(P[17]),
        .I1(empty_89_fu_208_reg[17]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[17]),
        .O(\empty_89_fu_208[16]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[16]_i_17 
       (.I0(P[16]),
        .I1(empty_89_fu_208_reg[16]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[16]),
        .O(\empty_89_fu_208[16]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_2 
       (.I0(P[23]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_3 
       (.I0(P[22]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_4 
       (.I0(P[21]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_5 
       (.I0(P[20]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_6 
       (.I0(P[19]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_7 
       (.I0(P[18]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_8 
       (.I0(P[17]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[16]_i_9 
       (.I0(P[16]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[16]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[31]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[31]),
        .O(\empty_89_fu_208[24]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_11 
       (.I0(P[30]),
        .I1(empty_89_fu_208_reg[30]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[30]),
        .O(\empty_89_fu_208[24]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_12 
       (.I0(P[29]),
        .I1(empty_89_fu_208_reg[29]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[29]),
        .O(\empty_89_fu_208[24]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_13 
       (.I0(P[28]),
        .I1(empty_89_fu_208_reg[28]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[28]),
        .O(\empty_89_fu_208[24]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_14 
       (.I0(P[27]),
        .I1(empty_89_fu_208_reg[27]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[27]),
        .O(\empty_89_fu_208[24]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_15 
       (.I0(P[26]),
        .I1(empty_89_fu_208_reg[26]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[26]),
        .O(\empty_89_fu_208[24]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_16 
       (.I0(P[25]),
        .I1(empty_89_fu_208_reg[25]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[25]),
        .O(\empty_89_fu_208[24]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[24]_i_17 
       (.I0(P[24]),
        .I1(empty_89_fu_208_reg[24]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[24]),
        .O(\empty_89_fu_208[24]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_3 
       (.I0(P[30]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_4 
       (.I0(P[29]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_5 
       (.I0(P[28]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_6 
       (.I0(P[27]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_7 
       (.I0(P[26]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_8 
       (.I0(P[25]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[24]_i_9 
       (.I0(P[24]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[24]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[39]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[39]),
        .O(\empty_89_fu_208[32]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[38]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[38]),
        .O(\empty_89_fu_208[32]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[37]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[37]),
        .O(\empty_89_fu_208[32]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[36]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[36]),
        .O(\empty_89_fu_208[32]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[35]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[35]),
        .O(\empty_89_fu_208[32]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[34]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[34]),
        .O(\empty_89_fu_208[32]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[33]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[33]),
        .O(\empty_89_fu_208[32]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[32]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[32]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[32]),
        .O(\empty_89_fu_208[32]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[32]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[32]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[47]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[47]),
        .O(\empty_89_fu_208[40]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[46]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[46]),
        .O(\empty_89_fu_208[40]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[45]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[45]),
        .O(\empty_89_fu_208[40]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[44]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[44]),
        .O(\empty_89_fu_208[40]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[43]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[43]),
        .O(\empty_89_fu_208[40]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[42]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[42]),
        .O(\empty_89_fu_208[40]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[41]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[41]),
        .O(\empty_89_fu_208[40]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[40]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[40]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[40]),
        .O(\empty_89_fu_208[40]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[40]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[40]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[55]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[55]),
        .O(\empty_89_fu_208[48]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[54]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[54]),
        .O(\empty_89_fu_208[48]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[53]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[53]),
        .O(\empty_89_fu_208[48]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[52]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[52]),
        .O(\empty_89_fu_208[48]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[51]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[51]),
        .O(\empty_89_fu_208[48]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[50]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[50]),
        .O(\empty_89_fu_208[48]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[49]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[49]),
        .O(\empty_89_fu_208[48]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[48]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[48]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[48]),
        .O(\empty_89_fu_208[48]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[48]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[48]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[62]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[62]),
        .O(\empty_89_fu_208[56]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[61]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[61]),
        .O(\empty_89_fu_208[56]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[60]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[60]),
        .O(\empty_89_fu_208[56]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[59]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[59]),
        .O(\empty_89_fu_208[56]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[58]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[58]),
        .O(\empty_89_fu_208[56]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[57]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[57]),
        .O(\empty_89_fu_208[56]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[56]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[56]),
        .O(\empty_89_fu_208[56]_i_16_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[56]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[56]_i_8_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[56]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_208_reg[63]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[63]),
        .O(\empty_89_fu_208[56]_i_9_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_10 
       (.I0(P[15]),
        .I1(empty_89_fu_208_reg[15]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[15]),
        .O(\empty_89_fu_208[8]_i_10_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_11 
       (.I0(P[14]),
        .I1(empty_89_fu_208_reg[14]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[14]),
        .O(\empty_89_fu_208[8]_i_11_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_12 
       (.I0(P[13]),
        .I1(empty_89_fu_208_reg[13]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[13]),
        .O(\empty_89_fu_208[8]_i_12_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_13 
       (.I0(P[12]),
        .I1(empty_89_fu_208_reg[12]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[12]),
        .O(\empty_89_fu_208[8]_i_13_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_14 
       (.I0(P[11]),
        .I1(empty_89_fu_208_reg[11]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[11]),
        .O(\empty_89_fu_208[8]_i_14_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_15 
       (.I0(P[10]),
        .I1(empty_89_fu_208_reg[10]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[10]),
        .O(\empty_89_fu_208[8]_i_15_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_16 
       (.I0(P[9]),
        .I1(empty_89_fu_208_reg[9]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[9]),
        .O(\empty_89_fu_208[8]_i_16_n_11 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_208[8]_i_17 
       (.I0(P[8]),
        .I1(empty_89_fu_208_reg[8]),
        .I2(empty_89_fu_208_reg_7_sn_1),
        .I3(D[8]),
        .O(\empty_89_fu_208[8]_i_17_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_2 
       (.I0(P[15]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_2_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_3 
       (.I0(P[14]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_3_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_4 
       (.I0(P[13]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_4_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_5 
       (.I0(P[12]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_5_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_6 
       (.I0(P[11]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_6_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_7 
       (.I0(P[10]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_7_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_8 
       (.I0(P[9]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_8_n_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_208[8]_i_9 
       (.I0(P[8]),
        .I1(empty_89_fu_208_reg_7_sn_1),
        .O(\empty_89_fu_208[8]_i_9_n_11 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[0]_i_1_n_11 ,\empty_89_fu_208_reg[0]_i_1_n_12 ,\empty_89_fu_208_reg[0]_i_1_n_13 ,\empty_89_fu_208_reg[0]_i_1_n_14 ,\empty_89_fu_208_reg[0]_i_1_n_15 ,\empty_89_fu_208_reg[0]_i_1_n_16 ,\empty_89_fu_208_reg[0]_i_1_n_17 ,\empty_89_fu_208_reg[0]_i_1_n_18 }),
        .DI({\empty_89_fu_208[0]_i_2_n_11 ,\empty_89_fu_208[0]_i_3_n_11 ,\empty_89_fu_208[0]_i_4_n_11 ,\empty_89_fu_208[0]_i_5_n_11 ,\empty_89_fu_208[0]_i_6_n_11 ,\empty_89_fu_208[0]_i_7_n_11 ,\empty_89_fu_208[0]_i_8_n_11 ,\empty_89_fu_208[0]_i_9_n_11 }),
        .O(O),
        .S({\empty_89_fu_208[0]_i_10_n_11 ,\empty_89_fu_208[0]_i_11_n_11 ,\empty_89_fu_208[0]_i_12_n_11 ,\empty_89_fu_208[0]_i_13_n_11 ,\empty_89_fu_208[0]_i_14_n_11 ,\empty_89_fu_208[0]_i_15_n_11 ,\empty_89_fu_208[0]_i_16_n_11 ,\empty_89_fu_208[0]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[16]_i_1 
       (.CI(\empty_89_fu_208_reg[8]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[16]_i_1_n_11 ,\empty_89_fu_208_reg[16]_i_1_n_12 ,\empty_89_fu_208_reg[16]_i_1_n_13 ,\empty_89_fu_208_reg[16]_i_1_n_14 ,\empty_89_fu_208_reg[16]_i_1_n_15 ,\empty_89_fu_208_reg[16]_i_1_n_16 ,\empty_89_fu_208_reg[16]_i_1_n_17 ,\empty_89_fu_208_reg[16]_i_1_n_18 }),
        .DI({\empty_89_fu_208[16]_i_2_n_11 ,\empty_89_fu_208[16]_i_3_n_11 ,\empty_89_fu_208[16]_i_4_n_11 ,\empty_89_fu_208[16]_i_5_n_11 ,\empty_89_fu_208[16]_i_6_n_11 ,\empty_89_fu_208[16]_i_7_n_11 ,\empty_89_fu_208[16]_i_8_n_11 ,\empty_89_fu_208[16]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_0 ),
        .S({\empty_89_fu_208[16]_i_10_n_11 ,\empty_89_fu_208[16]_i_11_n_11 ,\empty_89_fu_208[16]_i_12_n_11 ,\empty_89_fu_208[16]_i_13_n_11 ,\empty_89_fu_208[16]_i_14_n_11 ,\empty_89_fu_208[16]_i_15_n_11 ,\empty_89_fu_208[16]_i_16_n_11 ,\empty_89_fu_208[16]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[24]_i_1 
       (.CI(\empty_89_fu_208_reg[16]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[24]_i_1_n_11 ,\empty_89_fu_208_reg[24]_i_1_n_12 ,\empty_89_fu_208_reg[24]_i_1_n_13 ,\empty_89_fu_208_reg[24]_i_1_n_14 ,\empty_89_fu_208_reg[24]_i_1_n_15 ,\empty_89_fu_208_reg[24]_i_1_n_16 ,\empty_89_fu_208_reg[24]_i_1_n_17 ,\empty_89_fu_208_reg[24]_i_1_n_18 }),
        .DI({\empty_89_fu_208[24]_i_2_n_11 ,\empty_89_fu_208[24]_i_3_n_11 ,\empty_89_fu_208[24]_i_4_n_11 ,\empty_89_fu_208[24]_i_5_n_11 ,\empty_89_fu_208[24]_i_6_n_11 ,\empty_89_fu_208[24]_i_7_n_11 ,\empty_89_fu_208[24]_i_8_n_11 ,\empty_89_fu_208[24]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_1 ),
        .S({\empty_89_fu_208[24]_i_10_n_11 ,\empty_89_fu_208[24]_i_11_n_11 ,\empty_89_fu_208[24]_i_12_n_11 ,\empty_89_fu_208[24]_i_13_n_11 ,\empty_89_fu_208[24]_i_14_n_11 ,\empty_89_fu_208[24]_i_15_n_11 ,\empty_89_fu_208[24]_i_16_n_11 ,\empty_89_fu_208[24]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[32]_i_1 
       (.CI(\empty_89_fu_208_reg[24]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[32]_i_1_n_11 ,\empty_89_fu_208_reg[32]_i_1_n_12 ,\empty_89_fu_208_reg[32]_i_1_n_13 ,\empty_89_fu_208_reg[32]_i_1_n_14 ,\empty_89_fu_208_reg[32]_i_1_n_15 ,\empty_89_fu_208_reg[32]_i_1_n_16 ,\empty_89_fu_208_reg[32]_i_1_n_17 ,\empty_89_fu_208_reg[32]_i_1_n_18 }),
        .DI({\empty_89_fu_208[32]_i_2_n_11 ,\empty_89_fu_208[32]_i_3_n_11 ,\empty_89_fu_208[32]_i_4_n_11 ,\empty_89_fu_208[32]_i_5_n_11 ,\empty_89_fu_208[32]_i_6_n_11 ,\empty_89_fu_208[32]_i_7_n_11 ,\empty_89_fu_208[32]_i_8_n_11 ,\empty_89_fu_208[32]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_2 ),
        .S({\empty_89_fu_208[32]_i_10_n_11 ,\empty_89_fu_208[32]_i_11_n_11 ,\empty_89_fu_208[32]_i_12_n_11 ,\empty_89_fu_208[32]_i_13_n_11 ,\empty_89_fu_208[32]_i_14_n_11 ,\empty_89_fu_208[32]_i_15_n_11 ,\empty_89_fu_208[32]_i_16_n_11 ,\empty_89_fu_208[32]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[40]_i_1 
       (.CI(\empty_89_fu_208_reg[32]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[40]_i_1_n_11 ,\empty_89_fu_208_reg[40]_i_1_n_12 ,\empty_89_fu_208_reg[40]_i_1_n_13 ,\empty_89_fu_208_reg[40]_i_1_n_14 ,\empty_89_fu_208_reg[40]_i_1_n_15 ,\empty_89_fu_208_reg[40]_i_1_n_16 ,\empty_89_fu_208_reg[40]_i_1_n_17 ,\empty_89_fu_208_reg[40]_i_1_n_18 }),
        .DI({\empty_89_fu_208[40]_i_2_n_11 ,\empty_89_fu_208[40]_i_3_n_11 ,\empty_89_fu_208[40]_i_4_n_11 ,\empty_89_fu_208[40]_i_5_n_11 ,\empty_89_fu_208[40]_i_6_n_11 ,\empty_89_fu_208[40]_i_7_n_11 ,\empty_89_fu_208[40]_i_8_n_11 ,\empty_89_fu_208[40]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_3 ),
        .S({\empty_89_fu_208[40]_i_10_n_11 ,\empty_89_fu_208[40]_i_11_n_11 ,\empty_89_fu_208[40]_i_12_n_11 ,\empty_89_fu_208[40]_i_13_n_11 ,\empty_89_fu_208[40]_i_14_n_11 ,\empty_89_fu_208[40]_i_15_n_11 ,\empty_89_fu_208[40]_i_16_n_11 ,\empty_89_fu_208[40]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[48]_i_1 
       (.CI(\empty_89_fu_208_reg[40]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[48]_i_1_n_11 ,\empty_89_fu_208_reg[48]_i_1_n_12 ,\empty_89_fu_208_reg[48]_i_1_n_13 ,\empty_89_fu_208_reg[48]_i_1_n_14 ,\empty_89_fu_208_reg[48]_i_1_n_15 ,\empty_89_fu_208_reg[48]_i_1_n_16 ,\empty_89_fu_208_reg[48]_i_1_n_17 ,\empty_89_fu_208_reg[48]_i_1_n_18 }),
        .DI({\empty_89_fu_208[48]_i_2_n_11 ,\empty_89_fu_208[48]_i_3_n_11 ,\empty_89_fu_208[48]_i_4_n_11 ,\empty_89_fu_208[48]_i_5_n_11 ,\empty_89_fu_208[48]_i_6_n_11 ,\empty_89_fu_208[48]_i_7_n_11 ,\empty_89_fu_208[48]_i_8_n_11 ,\empty_89_fu_208[48]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_4 ),
        .S({\empty_89_fu_208[48]_i_10_n_11 ,\empty_89_fu_208[48]_i_11_n_11 ,\empty_89_fu_208[48]_i_12_n_11 ,\empty_89_fu_208[48]_i_13_n_11 ,\empty_89_fu_208[48]_i_14_n_11 ,\empty_89_fu_208[48]_i_15_n_11 ,\empty_89_fu_208[48]_i_16_n_11 ,\empty_89_fu_208[48]_i_17_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[56]_i_1 
       (.CI(\empty_89_fu_208_reg[48]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_89_fu_208_reg[56]_i_1_CO_UNCONNECTED [7],\empty_89_fu_208_reg[56]_i_1_n_12 ,\empty_89_fu_208_reg[56]_i_1_n_13 ,\empty_89_fu_208_reg[56]_i_1_n_14 ,\empty_89_fu_208_reg[56]_i_1_n_15 ,\empty_89_fu_208_reg[56]_i_1_n_16 ,\empty_89_fu_208_reg[56]_i_1_n_17 ,\empty_89_fu_208_reg[56]_i_1_n_18 }),
        .DI({1'b0,\empty_89_fu_208[56]_i_2_n_11 ,\empty_89_fu_208[56]_i_3_n_11 ,\empty_89_fu_208[56]_i_4_n_11 ,\empty_89_fu_208[56]_i_5_n_11 ,\empty_89_fu_208[56]_i_6_n_11 ,\empty_89_fu_208[56]_i_7_n_11 ,\empty_89_fu_208[56]_i_8_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1_5 ),
        .S({\empty_89_fu_208[56]_i_9_n_11 ,\empty_89_fu_208[56]_i_10_n_11 ,\empty_89_fu_208[56]_i_11_n_11 ,\empty_89_fu_208[56]_i_12_n_11 ,\empty_89_fu_208[56]_i_13_n_11 ,\empty_89_fu_208[56]_i_14_n_11 ,\empty_89_fu_208[56]_i_15_n_11 ,\empty_89_fu_208[56]_i_16_n_11 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_208_reg[8]_i_1 
       (.CI(\empty_89_fu_208_reg[0]_i_1_n_11 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_208_reg[8]_i_1_n_11 ,\empty_89_fu_208_reg[8]_i_1_n_12 ,\empty_89_fu_208_reg[8]_i_1_n_13 ,\empty_89_fu_208_reg[8]_i_1_n_14 ,\empty_89_fu_208_reg[8]_i_1_n_15 ,\empty_89_fu_208_reg[8]_i_1_n_16 ,\empty_89_fu_208_reg[8]_i_1_n_17 ,\empty_89_fu_208_reg[8]_i_1_n_18 }),
        .DI({\empty_89_fu_208[8]_i_2_n_11 ,\empty_89_fu_208[8]_i_3_n_11 ,\empty_89_fu_208[8]_i_4_n_11 ,\empty_89_fu_208[8]_i_5_n_11 ,\empty_89_fu_208[8]_i_6_n_11 ,\empty_89_fu_208[8]_i_7_n_11 ,\empty_89_fu_208[8]_i_8_n_11 ,\empty_89_fu_208[8]_i_9_n_11 }),
        .O(\ap_CS_fsm_reg[14]_rep__1 ),
        .S({\empty_89_fu_208[8]_i_10_n_11 ,\empty_89_fu_208[8]_i_11_n_11 ,\empty_89_fu_208[8]_i_12_n_11 ,\empty_89_fu_208[8]_i_13_n_11 ,\empty_89_fu_208[8]_i_14_n_11 ,\empty_89_fu_208[8]_i_15_n_11 ,\empty_89_fu_208[8]_i_16_n_11 ,\empty_89_fu_208[8]_i_17_n_11 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,Gsm_LPC_Analysis,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Gsm_LPC_Analysis,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (indata_ce0,
    indata_we0,
    indata_ce1,
    indata_we1,
    LARc_ce0,
    LARc_we0,
    LARc_ce1,
    LARc_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_d1,
    LARc_q1);
  output indata_ce0;
  output indata_we0;
  output indata_ce1;
  output indata_we1;
  output LARc_ce0;
  output LARc_we0;
  output LARc_ce1;
  output LARc_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address0, LAYERED_METADATA undef" *) output [7:0]indata_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d0, LAYERED_METADATA undef" *) output [15:0]indata_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q0, LAYERED_METADATA undef" *) input [15:0]indata_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address1, LAYERED_METADATA undef" *) output [7:0]indata_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d1, LAYERED_METADATA undef" *) output [15:0]indata_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q1, LAYERED_METADATA undef" *) input [15:0]indata_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address0, LAYERED_METADATA undef" *) output [2:0]LARc_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d0, LAYERED_METADATA undef" *) output [15:0]LARc_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q0, LAYERED_METADATA undef" *) input [15:0]LARc_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address1, LAYERED_METADATA undef" *) output [2:0]LARc_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d1, LAYERED_METADATA undef" *) output [15:0]LARc_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q1, LAYERED_METADATA undef" *) input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_address0;
  wire [2:1]\^LARc_address1 ;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire [0:0]NLW_inst_LARc_address1_UNCONNECTED;
  wire [15:7]NLW_inst_LARc_d1_UNCONNECTED;

  assign LARc_address1[2:1] = \^LARc_address1 [2:1];
  assign LARc_address1[0] = \<const0> ;
  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "8'b00000001" *) 
  (* ap_ST_fsm_state2 = "8'b00000010" *) 
  (* ap_ST_fsm_state3 = "8'b00000100" *) 
  (* ap_ST_fsm_state4 = "8'b00001000" *) 
  (* ap_ST_fsm_state5 = "8'b00010000" *) 
  (* ap_ST_fsm_state6 = "8'b00100000" *) 
  (* ap_ST_fsm_state7 = "8'b01000000" *) 
  (* ap_ST_fsm_state8 = "8'b10000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis inst
       (.LARc_address0(LARc_address0),
        .LARc_address1({\^LARc_address1 ,NLW_inst_LARc_address1_UNCONNECTED[0]}),
        .LARc_ce0(LARc_ce0),
        .LARc_ce1(LARc_ce1),
        .LARc_d0(LARc_d0),
        .LARc_d1({NLW_inst_LARc_d1_UNCONNECTED[15:7],\^LARc_d1 }),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .indata_we1(indata_we1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
