-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_3a92_csc_0_v_hcresampler_core_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_csc_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_csc_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_csc_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_csc_empty_n : IN STD_LOGIC;
    stream_csc_read : OUT STD_LOGIC;
    HwReg_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    HwReg_height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_empty_n : IN STD_LOGIC;
    HwReg_height_read : OUT STD_LOGIC;
    HwReg_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    HwReg_width_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_empty_n : IN STD_LOGIC;
    HwReg_width_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_hresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_out_hresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_out_hresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_out_hresampled_full_n : IN STD_LOGIC;
    stream_out_hresampled_write : OUT STD_LOGIC;
    HwReg_width_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    HwReg_width_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c_full_n : IN STD_LOGIC;
    HwReg_width_c_write : OUT STD_LOGIC;
    HwReg_height_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    HwReg_height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c_full_n : IN STD_LOGIC;
    HwReg_height_c_write : OUT STD_LOGIC );
end;


architecture behav of bd_3a92_csc_0_v_hcresampler_core_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal HwReg_height_blk_n : STD_LOGIC;
    signal HwReg_width_blk_n : STD_LOGIC;
    signal HwReg_width_c_blk_n : STD_LOGIC;
    signal HwReg_height_c_blk_n : STD_LOGIC;
    signal loopHeight_reg_424 : STD_LOGIC_VECTOR (10 downto 0);
    signal HwReg_width_read_reg_429 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln685_fu_226_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln685_reg_435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal loopWidth_fu_243_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal loopWidth_reg_440 : STD_LOGIC_VECTOR (11 downto 0);
    signal not_read15_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_read15_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp361011_i_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp361011_i_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_2_fu_268_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_2_reg_457 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal pixbuf_y_val_V_2_load_reg_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln722_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixbuf_y_val_V_3_load_reg_467 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_4_load_reg_472 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_idle : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_csc_read : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_write : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal pixbuf_y_val_V_4_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_3_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_2_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_1_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0_21073_lcssa1099_i_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0516_21070_lcssa1096_i_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa10691093_i_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa10681090_i_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa10661084_i_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa1078_i_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_01032_lcssa1058_i_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_01028_lcssa1055_i_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_01024_lcssa1049_i_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_01022_lcssa1046_i_fu_84 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_05241020_lcssa1043_i_fu_80 : STD_LOGIC_VECTOR (7 downto 0);
    signal filt_res1_fu_76 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_1_fu_72 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal p_0_0_0_0_05241026_lcssa1052_i_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln720_fu_233_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln720_fu_240_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_csc_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_csc_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_csc_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_csc_empty_n : IN STD_LOGIC;
        stream_csc_read : OUT STD_LOGIC;
        stream_out_hresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_out_hresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_hresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_hresampled_full_n : IN STD_LOGIC;
        stream_out_hresampled_write : OUT STD_LOGIC;
        pixbuf_y_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_05241026_lcssa1052_i : IN STD_LOGIC_VECTOR (7 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (11 downto 0);
        conv2772_cast_cast_i_cast_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln685 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln720 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        pixbuf_y_val_V_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_9_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_8_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_7_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_6_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_6_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_6_out_o_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_5_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0_21075_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_21075_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_21075_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0516_21072_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0516_21072_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0516_21072_i_out_o_ap_vld : OUT STD_LOGIC;
        p_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out_o_ap_vld : OUT STD_LOGIC;
        p_out1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out1_o_ap_vld : OUT STD_LOGIC;
        p_out2_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out2_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out2_o_ap_vld : OUT STD_LOGIC;
        p_out3_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out3_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out3_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_01035_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01035_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01035_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_01031_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01031_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01031_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_01025_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_01025_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_01025_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_01023_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01023_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_01023_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_05241021_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_05241021_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_05241021_i_out_o_ap_vld : OUT STD_LOGIC;
        filt_res1_1_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
        filt_res1_1_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        filt_res1_1_out_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186 : component bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start,
        ap_done => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done,
        ap_idle => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_idle,
        ap_ready => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
        stream_csc_dout => stream_csc_dout,
        stream_csc_num_data_valid => ap_const_lv5_0,
        stream_csc_fifo_cap => ap_const_lv5_0,
        stream_csc_empty_n => stream_csc_empty_n,
        stream_csc_read => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_csc_read,
        stream_out_hresampled_din => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_din,
        stream_out_hresampled_num_data_valid => ap_const_lv5_0,
        stream_out_hresampled_fifo_cap => ap_const_lv5_0,
        stream_out_hresampled_full_n => stream_out_hresampled_full_n,
        stream_out_hresampled_write => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_write,
        pixbuf_y_val_V_4 => pixbuf_y_val_V_4_load_reg_472,
        pixbuf_y_val_V_3 => pixbuf_y_val_V_3_load_reg_467,
        pixbuf_y_val_V_2 => pixbuf_y_val_V_2_load_reg_462,
        pixbuf_y_val_V => pixbuf_y_val_V_fu_128,
        p_0_0_0_0_05241026_lcssa1052_i => p_0_0_0_0_05241026_lcssa1052_i_fu_92,
        loopWidth => loopWidth_reg_440,
        conv2772_cast_cast_i_cast_cast => not_read15_reg_445,
        select_ln685 => select_ln685_reg_435,
        zext_ln720 => HwReg_width_read_reg_429,
        p_read => p_read,
        pixbuf_y_val_V_9_out => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out,
        pixbuf_y_val_V_9_out_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out_ap_vld,
        pixbuf_y_val_V_8_out => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out,
        pixbuf_y_val_V_8_out_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out_ap_vld,
        pixbuf_y_val_V_7_out => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out,
        pixbuf_y_val_V_7_out_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out_ap_vld,
        pixbuf_y_val_V_6_out_i => pixbuf_y_val_V_1_fu_132,
        pixbuf_y_val_V_6_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o,
        pixbuf_y_val_V_6_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o_ap_vld,
        pixbuf_y_val_V_5_out => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out,
        pixbuf_y_val_V_5_out_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out_ap_vld,
        p_0_0_0_0_0_21075_i_out_i => p_0_0_0_0_0_21073_lcssa1099_i_fu_124,
        p_0_0_0_0_0_21075_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o,
        p_0_0_0_0_0_21075_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o_ap_vld,
        p_0_0_0_0_0516_21072_i_out_i => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120,
        p_0_0_0_0_0516_21072_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o,
        p_0_0_0_0_0516_21072_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o_ap_vld,
        p_out_i => p_lcssa10691093_i_fu_116,
        p_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o,
        p_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o_ap_vld,
        p_out1_i => p_lcssa10681090_i_fu_112,
        p_out1_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o,
        p_out1_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o_ap_vld,
        p_out2_i => p_lcssa10661084_i_fu_108,
        p_out2_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o,
        p_out2_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o_ap_vld,
        p_out3_i => p_lcssa1078_i_fu_104,
        p_out3_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o,
        p_out3_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o_ap_vld,
        p_0_1_0_0_01035_i_out_i => p_0_1_0_0_01032_lcssa1058_i_fu_100,
        p_0_1_0_0_01035_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o,
        p_0_1_0_0_01035_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o_ap_vld,
        p_0_1_0_0_01031_i_out_i => p_0_1_0_0_01028_lcssa1055_i_fu_96,
        p_0_1_0_0_01031_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o,
        p_0_1_0_0_01031_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o_ap_vld,
        p_0_2_0_0_01025_i_out_i => p_0_2_0_0_01024_lcssa1049_i_fu_88,
        p_0_2_0_0_01025_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o,
        p_0_2_0_0_01025_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o_ap_vld,
        p_0_1_0_0_01023_i_out_i => p_0_1_0_0_01022_lcssa1046_i_fu_84,
        p_0_1_0_0_01023_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o,
        p_0_1_0_0_01023_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o_ap_vld,
        p_0_0_0_0_05241021_i_out_i => p_0_0_0_0_05241020_lcssa1043_i_fu_80,
        p_0_0_0_0_05241021_i_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o,
        p_0_0_0_0_05241021_i_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o_ap_vld,
        filt_res1_1_out_i => filt_res1_fu_76,
        filt_res1_1_out_o => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o,
        filt_res1_1_out_o_ap_vld => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_1_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_1_fu_72 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                y_1_fu_72 <= y_2_reg_457;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                HwReg_width_read_reg_429 <= HwReg_width_dout;
                loopHeight_reg_424 <= HwReg_height_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp361011_i_reg_450 <= cmp361011_i_fu_254_p2;
                loopWidth_reg_440 <= loopWidth_fu_243_p2;
                not_read15_reg_445 <= not_read15_fu_249_p2;
                    select_ln685_reg_435(1) <= select_ln685_fu_226_p3(1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o_ap_vld = ap_const_logic_1))) then
                filt_res1_fu_76 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0516_21070_lcssa1096_i_fu_120 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0516_21072_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_05241020_lcssa1043_i_fu_80 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_05241021_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp361011_i_reg_450 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                p_0_0_0_0_05241026_lcssa1052_i_fu_92 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out;
                pixbuf_y_val_V_fu_128 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0_21073_lcssa1099_i_fu_124 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0_0_0_21075_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_01022_lcssa1046_i_fu_84 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01023_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_01028_lcssa1055_i_fu_96 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01031_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_01032_lcssa1058_i_fu_100 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_1_0_0_01035_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_2_0_0_01024_lcssa1049_i_fu_88 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_2_0_0_01025_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o_ap_vld = ap_const_logic_1))) then
                p_lcssa10661084_i_fu_108 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o_ap_vld = ap_const_logic_1))) then
                p_lcssa10681090_i_fu_112 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o_ap_vld = ap_const_logic_1))) then
                p_lcssa10691093_i_fu_116 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o_ap_vld = ap_const_logic_1))) then
                p_lcssa1078_i_fu_104 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_1_fu_132 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_2_fu_136 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp361011_i_reg_450 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_0))) then
                pixbuf_y_val_V_2_load_reg_462 <= pixbuf_y_val_V_2_fu_136;
                pixbuf_y_val_V_3_load_reg_467 <= pixbuf_y_val_V_3_fu_140;
                pixbuf_y_val_V_4_load_reg_472 <= pixbuf_y_val_V_4_fu_144;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_3_fu_140 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_4_fu_144 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_pixbuf_y_val_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                y_2_reg_457 <= y_2_fu_268_p2;
            end if;
        end if;
    end process;
    select_ln685_reg_435(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n, cmp361011_i_reg_450, ap_CS_fsm_state3, icmp_ln722_fu_263_p2, grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((cmp361011_i_reg_450 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    HwReg_height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_blk_n <= HwReg_height_empty_n;
        else 
            HwReg_height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_height_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c_blk_n <= HwReg_height_c_full_n;
        else 
            HwReg_height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_height_c_din <= HwReg_height_dout;

    HwReg_height_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c_write <= ap_const_logic_1;
        else 
            HwReg_height_c_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_read <= ap_const_logic_1;
        else 
            HwReg_height_read <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_blk_n <= HwReg_width_empty_n;
        else 
            HwReg_width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_width_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c_blk_n <= HwReg_width_c_full_n;
        else 
            HwReg_width_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_width_c_din <= HwReg_width_dout;

    HwReg_width_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c_write <= ap_const_logic_1;
        else 
            HwReg_width_c_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_read <= ap_const_logic_1;
        else 
            HwReg_width_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
        if (((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done)
    begin
        if ((grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c_full_n, HwReg_height_c_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = HwReg_height_c_full_n) or (ap_const_logic_0 = HwReg_width_c_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln722_fu_263_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln722_fu_263_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln722_fu_263_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp361011_i_fu_254_p2 <= "1" when (loopWidth_fu_243_p2 = ap_const_lv12_0) else "0";
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
    icmp_ln722_fu_263_p2 <= "1" when (y_1_fu_72 = loopHeight_reg_424) else "0";
    loopWidth_fu_243_p2 <= std_logic_vector(unsigned(select_ln720_fu_233_p3) + unsigned(zext_ln720_fu_240_p1));
    not_read15_fu_249_p2 <= (p_read xor ap_const_lv1_1);
    select_ln685_fu_226_p3 <= 
        ap_const_lv2_0 when (p_read(0) = '1') else 
        ap_const_lv2_2;
    select_ln720_fu_233_p3 <= 
        ap_const_lv12_0 when (p_read(0) = '1') else 
        ap_const_lv12_2;

    stream_csc_read_assign_proc : process(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_csc_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stream_csc_read <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_csc_read;
        else 
            stream_csc_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_hresampled_din <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_din;

    stream_out_hresampled_write_assign_proc : process(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stream_out_hresampled_write <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_stream_out_hresampled_write;
        else 
            stream_out_hresampled_write <= ap_const_logic_0;
        end if; 
    end process;

    y_2_fu_268_p2 <= std_logic_vector(unsigned(y_1_fu_72) + unsigned(ap_const_lv11_1));
    zext_ln720_fu_240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(HwReg_width_read_reg_429),12));
end behav;
