
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b55992, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: overall.v
Parsing SystemVerilog input from `overall.v' to AST representation.
Generating RTLIL representation for module `\systolic_top_uart_4parallel_q8_24'.
Warning: wire '\states[0].state' is assigned in a block at overall.v:536.17-536.46.
Warning: wire '\states[0].k' is assigned in a block at overall.v:537.17-537.43.
Warning: wire '\states[0].busy' is assigned in a block at overall.v:538.17-538.46.
Warning: wire '\states[0].partial_sum' is assigned in a block at overall.v:539.17-539.53.
Warning: wire '\states[1].state' is assigned in a block at overall.v:536.17-536.46.
Warning: wire '\states[1].k' is assigned in a block at overall.v:537.17-537.43.
Warning: wire '\states[1].busy' is assigned in a block at overall.v:538.17-538.46.
Warning: wire '\states[1].partial_sum' is assigned in a block at overall.v:539.17-539.53.
Warning: wire '\states[2].state' is assigned in a block at overall.v:536.17-536.46.
Warning: wire '\states[2].k' is assigned in a block at overall.v:537.17-537.43.
Warning: wire '\states[2].busy' is assigned in a block at overall.v:538.17-538.46.
Warning: wire '\states[2].partial_sum' is assigned in a block at overall.v:539.17-539.53.
Warning: wire '\states[3].state' is assigned in a block at overall.v:536.17-536.46.
Warning: wire '\states[3].k' is assigned in a block at overall.v:537.17-537.43.
Warning: wire '\states[3].busy' is assigned in a block at overall.v:538.17-538.46.
Warning: wire '\states[3].partial_sum' is assigned in a block at overall.v:539.17-539.53.
Warning: wire '$unnamed_block$15.rx_st_tmp' is assigned in a block at overall.v:574.13-574.30.
Warning: wire '$unnamed_block$15.tx_st_tmp' is assigned in a block at overall.v:575.13-575.30.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:379.21-379.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:380.21-380.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:381.21-381.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:382.21-382.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:385.17-385.54.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:389.25-389.66.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:393.21-393.43.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:394.21-394.50.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:396.25-396.41.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:426.21-426.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:427.21-427.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:428.21-428.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:429.21-429.46.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:430.21-430.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:431.21-431.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:433.21-433.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:434.21-434.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:437.17-437.54.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:439.21-439.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:440.21-440.50.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:442.25-442.52.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:443.25-443.57.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:445.25-445.41.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:447.25-447.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:448.25-448.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:449.25-449.47.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:450.25-450.47.
overall.v:0: ERROR: Failed to resolve identifier \systolic_array$func$overall for width detection!
