\section{Translation Rules}\label{sec:rules}
Here are the rules used to translate SV+ descriptions into Verilog.
\begin{equation}
\frac{}{id \rightarrow vid}
\end{equation}

\begin{equation}
\frac{}{string \rightarrow vstring}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{state(id) \rightarrow vstate(vid)}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{input("in:";id) \rightarrow vid,\; output("out:";id) \rightarrow vid}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{sum(id) \rightarrow vid,\;var(id) \rightarrow vid,\;id^* \rightarrow vid^*}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{moduleName(id) \rightarrow vid}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{data(id) \rightarrow vid}
\end{equation}

\begin{equation}
\frac{id \rightarrow vid}{lvalue(id) \rightarrow vlvalue{vid},\; rvalue(id) \rightarrow vrvalue(vid)}
\end{equation}

%\begin{equation}
%\frac{}{state(id_0);\;fold(sum(id_1);\;var(id_2;\;id_n)) \rightarrow 
%wired(vid);\; assign(vid;\;vid^n)}
%\end{equation}

