============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 22 2023  07:58:12 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (135 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     499                  
             Slack:=     135                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1 
  output_delay             133             counter.sdc_line_14      

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[62]         (u)     -       R     (arrival)              4  4.4     0     0     533    (-,-) 
  g18228/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g18229/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     569    (-,-) 
  g17208/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     585    (-,-) 
  g17209/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     607    (-,-) 
  g15496/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g15497/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     643    (-,-) 
  g14992/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     659    (-,-) 
  g14993/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     681    (-,-) 
  g13417/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     698    (-,-) 
  g13418/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     717    (-,-) 
  g12560/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     733    (-,-) 
  g12561/z       (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     754    (-,-) 
  g11643/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     770    (-,-) 
  g11322/z       (u)     in_0->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g11112/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     806    (-,-) 
  g11113/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     824    (-,-) 
  g10932/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     841    (-,-) 
  g10933/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     860    (-,-) 
  g10762/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     876    (-,-) 
  g10763/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     895    (-,-) 
  g10586/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     912    (-,-) 
  g10587/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     931    (-,-) 
  g10544/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     947    (-,-) 
  g10545/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     968    (-,-) 
  g10540/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     984    (-,-) 
  g10541/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1003    (-,-) 
  g10536/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1020    (-,-) 
  g10537/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1032    (-,-) 
  SUM[63]        -       -       R     (port)                 -    -     -     0    1032    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (170 ps) Late External Delay Assertion at pin CARRY[63]
          Group: I2O
     Startpoint: (R) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) CARRY[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     463                  
             Slack:=     170                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1   
  output_delay             133             counter.sdc_line_14_2237_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[62]         (u)     -       R     (arrival)              4  4.4     0     0     533    (-,-) 
  g18228/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g18229/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     569    (-,-) 
  g17208/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     585    (-,-) 
  g17209/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     607    (-,-) 
  g15496/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g15497/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     643    (-,-) 
  g14992/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     659    (-,-) 
  g14993/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     681    (-,-) 
  g13417/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     698    (-,-) 
  g13418/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     717    (-,-) 
  g12560/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     733    (-,-) 
  g12561/z       (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     754    (-,-) 
  g11643/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     770    (-,-) 
  g11322/z       (u)     in_0->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g11112/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     806    (-,-) 
  g11113/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     824    (-,-) 
  g10932/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     841    (-,-) 
  g10933/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     860    (-,-) 
  g10762/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     876    (-,-) 
  g10763/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     895    (-,-) 
  g10586/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     912    (-,-) 
  g10587/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     931    (-,-) 
  g10544/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     947    (-,-) 
  g10545/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     968    (-,-) 
  g10542/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     984    (-,-) 
  g10538/z       (u)     in_0->z R     unmapped_nand2         1  0.0     0    12     997    (-,-) 
  CARRY[63]      -       -       R     (port)                 -    -     -     0     997    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (201 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (F) P1[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_124_1  
  output_delay             133             counter.sdc_line_14_2233_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[3]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18480/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18481/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16484/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16485/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16225/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16226/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15225/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15226/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13792/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13793/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13052/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13053/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12549/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12550/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12040/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12041/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11648/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11649/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11310/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11311/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11092/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11093/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10805/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10806/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[3]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (201 ps) Late External Delay Assertion at pin SUM[5]
          Group: I2O
     Startpoint: (F) P1[5]
          Clock: (R) VCLK
       Endpoint: (R) SUM[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_122_1  
  output_delay             133             counter.sdc_line_14_2231_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[5]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18472/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18473/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17436/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17437/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16108/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16109/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15215/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15216/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13596/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13597/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13340/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13341/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12747/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12748/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12384/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12385/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11340/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11341/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11156/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11157/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10950/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10951/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10769/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10770/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[5]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (201 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (F) P1[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_119_1  
  output_delay             133             counter.sdc_line_14_2228_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[8]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18459/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18460/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17355/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17356/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15841/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15842/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15205/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15206/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13671/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13672/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13262/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13263/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12909/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12910/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12269/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12270/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11389/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11390/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11251/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11252/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10962/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10963/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10608/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10609/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[8]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (201 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (F) P1[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_117_1  
  output_delay             133             counter.sdc_line_14_2226_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[10]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18448/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18449/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16913/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16914/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16301/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16302/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15199/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15200/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13523/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13524/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13439/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13440/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12601/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12602/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12036/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12037/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11449/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11450/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11213/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11214/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10916/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10917/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10599/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10600/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[10]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (201 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (F) P1[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_113_1  
  output_delay             133             counter.sdc_line_14_2222_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[14]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18428/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18429/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17174/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17175/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16407/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16408/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15181/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15182/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13811/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13812/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13069/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13070/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12616/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12617/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12416/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12417/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11495/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11496/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11192/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11193/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10993/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10994/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10611/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10612/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[14]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (201 ps) Late External Delay Assertion at pin SUM[18]
          Group: I2O
     Startpoint: (F) P1[18]
          Clock: (R) VCLK
       Endpoint: (R) SUM[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_109_1  
  output_delay             133             counter.sdc_line_14_2218_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[18]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18412/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18413/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16641/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16642/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15681/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15682/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15167/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15168/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13850/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13851/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13038/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13039/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12552/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12553/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12349/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12350/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11401/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11402/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11274/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11275/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10846/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10847/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10623/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10624/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[18]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (201 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (F) P1[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_106_1  
  output_delay             133             counter.sdc_line_14_2215_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[21]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18399/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18400/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17312/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17313/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16343/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16344/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15154/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15155/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13744/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13745/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13175/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13176/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12744/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12745/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12058/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12059/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11343/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11344/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11140/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11141/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10840/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10841/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10630/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10631/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[21]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (201 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (F) P1[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_105_1  
  output_delay             133             counter.sdc_line_14_2214_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[22]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18395/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18396/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17219/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17220/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16205/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16206/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15151/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15152/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13714/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13715/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13213/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13214/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12818/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12819/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12000/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12001/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11635/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11636/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11324/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11325/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11104/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11105/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10891/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10892/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[22]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (201 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (F) P1[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_104_1  
  output_delay             133             counter.sdc_line_14_2213_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[23]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18388/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18389/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17125/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17126/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16082/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16083/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15148/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15149/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13675/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13676/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13259/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13260/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12886/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12887/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11983/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11984/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11640/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11641/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11303/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11304/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11059/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11060/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10984/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10985/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[23]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (201 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (F) P1[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_93_1   
  output_delay             133             counter.sdc_line_14_2202_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[34]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18340/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18341/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17323/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17324/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16028/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16029/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15106/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15107/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13696/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13697/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13216/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13217/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12500/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12501/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11856/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11857/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11364/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11365/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11199/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11200/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10876/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10877/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10670/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10671/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[34]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (201 ps) Late External Delay Assertion at pin SUM[37]
          Group: I2O
     Startpoint: (F) P1[37]
          Clock: (R) VCLK
       Endpoint: (R) SUM[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_90_1   
  output_delay             133             counter.sdc_line_14_2199_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[37]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18328/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18329/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17187/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17188/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15794/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15795/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15096/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15097/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13816/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13817/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13073/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13074/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12610/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12611/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12438/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12439/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11396/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11397/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11264/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11265/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10900/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10901/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10682/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10683/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[37]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (201 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (F) P1[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_85_1   
  output_delay             133             counter.sdc_line_14_2194_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[42]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18308/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18309/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16950/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16951/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15393/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15394/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15075/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15076/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13622/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13623/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13333/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13334/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12770/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12771/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12246/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12247/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11441/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11442/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11170/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11171/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10800/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10801/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10698/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10699/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[42]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (201 ps) Late External Delay Assertion at pin SUM[46]
          Group: I2O
     Startpoint: (F) P1[46]
          Clock: (R) VCLK
       Endpoint: (R) SUM[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_81_1   
  output_delay             133             counter.sdc_line_14_2190_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[46]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18292/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18293/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16766/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16767/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16298/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16299/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15060/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15061/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13705/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13706/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13226/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13227/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12758/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12759/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12192/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12193/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11480/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11481/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11143/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11144/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10834/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10835/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10708/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10709/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[46]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (201 ps) Late External Delay Assertion at pin SUM[58]
          Group: I2O
     Startpoint: (F) P1[58]
          Clock: (R) VCLK
       Endpoint: (R) SUM[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_69_1   
  output_delay             133             counter.sdc_line_14_2178_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[58]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18244/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18245/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17315/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17316/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15687/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15688/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15011/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15012/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13586/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13587/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13372/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13373/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12593/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12594/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12075/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12076/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g11438/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11439/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11153/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11154/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10980/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10981/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10749/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10750/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[58]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (202 ps) Late External Delay Assertion at pin SUM[2]
          Group: I2O
     Startpoint: (F) P1[2]
          Clock: (R) VCLK
       Endpoint: (R) SUM[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_125_1  
  output_delay             133             counter.sdc_line_14_2234_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[2]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18484/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18485/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17385/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17386/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16129/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16130/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15228/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15229/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13823/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13824/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13063/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13064/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12519/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12520/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12458/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12459/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11963/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     844    (-,-) 
  g11964/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11623/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11624/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11300/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     917    (-,-) 
  g11301/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g11075/z       (u)     in_0->z F     unmapped_or2           1  1.0     0    16     952    (-,-) 
  g11076/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[2]         -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (202 ps) Late External Delay Assertion at pin SUM[4]
          Group: I2O
     Startpoint: (F) P1[4]
          Clock: (R) VCLK
       Endpoint: (R) SUM[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_123_1  
  output_delay             133             counter.sdc_line_14_2232_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[4]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18476/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18477/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16955/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16956/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15450/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15451/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15221/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15222/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13649/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13650/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13314/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13315/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12640/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12641/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12163/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12164/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11563/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11564/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11328/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11329/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11126/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11127/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10837/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10838/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[4]         -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (202 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (F) P1[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_121_1  
  output_delay             133             counter.sdc_line_14_2230_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[6]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18467/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18468/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17064/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17065/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15530/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15531/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15212/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15213/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13853/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13854/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13022/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13023/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12805/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12806/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12422/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12423/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11645/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11646/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11356/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11357/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11182/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11183/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10910/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10911/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[6]         -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (202 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (F) P1[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_120_1  
  output_delay             133             counter.sdc_line_14_2229_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[7]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18463/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18464/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16664/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16665/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16255/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16256/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15208/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15209/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13779/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13780/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13116/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13117/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12814/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12815/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12320/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12321/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11367/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11368/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11196/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11197/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10907/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10908/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10765/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10766/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[7]         -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (202 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (F) P1[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_118_1  
  output_delay             133             counter.sdc_line_14_2227_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[9]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18452/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18453/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17106/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17107/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15401/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15402/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15202/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15203/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13546/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13547/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13411/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13412/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12948/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12949/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12115/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12116/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11555/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11556/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11418/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11419/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11115/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11116/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g11007/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g11008/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[9]         -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (202 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (F) P1[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_116_1  
  output_delay             133             counter.sdc_line_14_2225_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[11]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18444/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18445/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16693/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16694/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16098/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16099/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15193/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15194/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13645/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13646/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13291/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13292/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12857/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12858/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12054/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12055/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11604/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11605/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11489/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11490/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11258/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11259/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10869/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10870/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[11]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (202 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (F) P1[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_115_1  
  output_delay             133             counter.sdc_line_14_2224_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[12]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18437/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18438/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17450/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17451/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15778/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15779/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15190/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15191/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13749/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13750/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13161/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13162/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12644/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12645/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12330/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12331/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11523/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11524/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11133/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11134/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10865/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10866/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10602/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10603/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[12]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (202 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (F) P1[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_114_1  
  output_delay             133             counter.sdc_line_14_2223_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[13]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18433/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18434/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17330/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17331/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15470/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15471/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15184/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15185/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13857/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13858/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13016/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13017/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12934/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12935/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12372/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12373/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11517/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11518/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11271/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11272/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11013/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11014/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10605/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10606/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[13]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (202 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (F) P1[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_112_1  
  output_delay             133             counter.sdc_line_14_2221_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[15]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18424/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18425/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17031/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17032/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16249/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16250/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15178/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15179/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13805/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13806/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13091/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13092/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12766/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12767/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12375/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12376/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11620/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11621/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11468/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11469/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11255/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11256/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10927/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10928/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[15]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (202 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (F) P1[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_111_1  
  output_delay             133             counter.sdc_line_14_2220_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[16]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18420/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18421/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16895/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16896/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16055/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16056/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15175/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15176/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13726/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13727/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13205/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13206/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12843/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12844/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12288/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12289/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11445/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11446/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11185/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11186/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10843/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10844/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10615/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10616/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[16]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (202 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (F) P1[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_110_1  
  output_delay             133             counter.sdc_line_14_2219_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[17]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18416/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18417/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16761/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16762/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15855/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15856/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15172/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15173/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13612/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13613/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13348/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13349/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12489/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12490/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12403/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12404/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11421/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11422/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11069/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11070/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11038/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11039/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10620/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10621/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[17]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (202 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (F) P1[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_108_1  
  output_delay             133             counter.sdc_line_14_2217_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[19]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18408/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18409/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16514/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16515/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15486/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15487/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15161/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15162/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13820/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13821/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13079/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13080/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12604/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12605/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12235/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12236/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11667/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11668/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11381/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11382/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11219/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11220/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10859/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10860/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[19]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (202 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (F) P1[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_107_1  
  output_delay             133             counter.sdc_line_14_2216_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[20]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18403/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18404/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17406/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17407/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16453/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16454/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15158/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15159/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13774/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13775/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13129/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13130/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12674/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12675/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12196/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12197/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11359/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11360/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11176/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11177/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10977/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10978/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10626/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10627/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[20]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (202 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (F) P1[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_103_1  
  output_delay             133             counter.sdc_line_14_2212_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[24]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18384/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18385/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17050/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17051/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15942/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15943/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15145/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15146/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13632/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13633/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13307/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13308/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12962/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12963/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12032/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12033/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11540/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11541/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11486/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11487/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11041/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11042/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10849/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10850/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[24]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (202 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (F) P1[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_102_1  
  output_delay             133             counter.sdc_line_14_2211_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[25]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18380/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18381/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16966/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16967/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15821/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15822/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15141/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15142/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13599/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13600/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13355/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13356/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12544/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12545/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12067/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12068/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11289/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11290/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11052/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11053/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11002/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11003/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10634/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10635/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[25]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (202 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (F) P1[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_101_1  
  output_delay             133             counter.sdc_line_14_2210_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[26]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18373/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18374/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16879/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16880/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15697/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15698/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15138/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15139/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13560/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13561/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13398/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13399/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12654/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12655/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12091/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12092/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11297/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11298/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11065/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11066/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10897/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10898/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10638/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10639/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[26]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (202 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (F) P1[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_100_1  
  output_delay             133             counter.sdc_line_14_2209_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[27]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18369/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18370/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16804/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16805/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15574/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15575/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15132/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15133/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13511/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13512/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13454/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13455/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12755/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12756/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12112/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12113/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11307/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11308/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11082/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11083/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11010/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11011/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10642/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10643/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[27]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (202 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (F) P1[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_99_1   
  output_delay             133             counter.sdc_line_14_2208_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[28]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18364/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18365/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16712/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16713/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15445/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15446/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15128/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15129/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13487/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13488/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13473/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13474/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12901/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12902/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12143/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12144/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11315/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11316/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11098/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11099/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10922/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10923/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10646/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10647/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[28]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (202 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (F) P1[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_98_1   
  output_delay             133             counter.sdc_line_14_2207_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[29]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18360/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18361/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16622/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16623/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16439/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16440/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15125/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15126/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13520/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13521/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13436/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13437/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12492/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12493/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12232/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12233/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11320/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11321/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11118/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11119/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10815/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10816/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10650/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10651/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[29]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (202 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (F) P1[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_97_1   
  output_delay             133             counter.sdc_line_14_2206_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[30]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18356/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18357/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16528/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16529/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16361/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16362/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15122/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15123/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13555/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13556/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13402/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13403/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12650/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12651/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12265/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12266/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11331/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11332/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11130/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11131/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10970/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10971/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10654/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10655/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[30]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (202 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (F) P1[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_96_1   
  output_delay             133             counter.sdc_line_14_2205_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[31]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18352/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18353/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17467/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17468/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16284/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16285/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15119/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15120/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13579/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13580/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13366/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13367/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12825/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12826/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12279/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12280/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11337/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11338/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11147/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11148/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10888/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10889/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10658/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10659/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[31]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (202 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (F) P1[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_94_1   
  output_delay             133             counter.sdc_line_14_2203_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[33]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18344/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18345/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17366/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17367/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16126/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16127/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15110/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15111/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13273/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13274/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12681/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12682/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12310/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12311/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g11836/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g11837/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11353/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11354/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11173/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11174/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10953/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10954/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10666/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10667/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[33]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (202 ps) Late External Delay Assertion at pin SUM[35]
          Group: I2O
     Startpoint: (F) P1[35]
          Clock: (R) VCLK
       Endpoint: (R) SUM[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_92_1   
  output_delay             133             counter.sdc_line_14_2201_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[35]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18336/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18337/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17274/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17275/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15950/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15951/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15103/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15104/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13741/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13742/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13169/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13170/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12869/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12870/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12378/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12379/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11374/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11375/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11216/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11217/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11026/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11027/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10674/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10675/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[35]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (202 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (F) P1[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_91_1   
  output_delay             133             counter.sdc_line_14_2200_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[36]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18332/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18333/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17232/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17233/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15873/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15874/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15099/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15100/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13771/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13772/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13125/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13126/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12854/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12855/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12410/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12411/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11384/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11385/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11239/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11240/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10966/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10967/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10679/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10680/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[36]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (202 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (F) P1[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_89_1   
  output_delay             133             counter.sdc_line_14_2198_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[38]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18324/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18325/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17136/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17137/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15720/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15721/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15091/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15092/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13867/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13868/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13004/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13005/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12534/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12535/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12465/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12466/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11585/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11586/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11404/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11405/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11281/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11282/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g11030/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g11031/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[38]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (202 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (F) P1[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_88_1   
  output_delay             133             counter.sdc_line_14_2197_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[39]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18320/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18321/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17090/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17091/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15632/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15633/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15088/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15089/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13879/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13880/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12995/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12996/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12808/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12809/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12413/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12414/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11413/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11414/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11062/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11063/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10999/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11000/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10685/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10686/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[39]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (202 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (F) P1[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_87_1   
  output_delay             133             counter.sdc_line_14_2196_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[40]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18316/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18317/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17039/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17040/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15556/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15557/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15084/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15085/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13798/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13799/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13105/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13106/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12507/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12508/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12346/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12347/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11424/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11425/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11101/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11102/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10943/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10944/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10689/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10690/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[40]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (202 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (F) P1[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_86_1   
  output_delay             133             counter.sdc_line_14_2195_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[41]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18312/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18313/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16995/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16996/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15477/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15478/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15079/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15080/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13692/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13693/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13233/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13234/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12669/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12670/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12292/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12293/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11432/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11433/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11136/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11137/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10880/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10881/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10693/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10694/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[41]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (202 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (F) P1[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_84_1   
  output_delay             133             counter.sdc_line_14_2193_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[43]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18304/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18305/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16901/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16902/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16442/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16443/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15072/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15073/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13535/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13536/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13447/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13448/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12892/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12893/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12104/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12105/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11658/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11659/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11455/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11456/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11235/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11236/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10974/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10975/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[43]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (202 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (F) P1[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_83_1   
  output_delay             133             counter.sdc_line_14_2192_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[44]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18300/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18301/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16860/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16861/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16395/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16396/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15068/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15069/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13540/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13541/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13408/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13409/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12582/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12583/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12017/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12018/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11461/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11462/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11261/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11262/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10940/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10941/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10701/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10702/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[44]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (202 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (F) P1[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_82_1   
  output_delay             133             counter.sdc_line_14_2191_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[45]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18296/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18297/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16815/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16816/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16346/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16347/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15065/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15066/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13618/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13619/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13317/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13318/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12914/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12915/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g11991/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g11992/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11471/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11472/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11079/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11080/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10883/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10884/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10705/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10706/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[45]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (202 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (F) P1[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_80_1   
  output_delay             133             counter.sdc_line_14_2189_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[47]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18288/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18289/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16724/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16725/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16244/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16245/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15057/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15058/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13787/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13788/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13066/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13067/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12495/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12496/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12333/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12334/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11594/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11595/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11492/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11493/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g11247/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g11248/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10989/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10990/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[47]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (202 ps) Late External Delay Assertion at pin SUM[48]
          Group: I2O
     Startpoint: (F) P1[48]
          Clock: (R) VCLK
       Endpoint: (R) SUM[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_79_1   
  output_delay             133             counter.sdc_line_14_2188_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[48]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18284/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18285/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16677/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16678/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16187/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16188/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15053/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15054/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13795/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13796/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13035/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13036/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12839/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12840/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12339/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12340/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11503/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11504/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11089/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11090/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10959/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10960/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10794/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10795/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[48]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (202 ps) Late External Delay Assertion at pin SUM[49]
          Group: I2O
     Startpoint: (F) P1[49]
          Clock: (R) VCLK
       Endpoint: (R) SUM[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_78_1   
  output_delay             133             counter.sdc_line_14_2187_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[49]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18280/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18281/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16626/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16627/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16143/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16144/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15050/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15051/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g13639/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13640/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13322/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13323/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g12475/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g12476/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g12428/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g12429/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g11512/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g11513/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g11223/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g11224/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     900    (-,-) 
  g10913/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     917    (-,-) 
  g10914/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     936    (-,-) 
  g10713/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     952    (-,-) 
  g10714/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     964    (-,-) 
  SUM[49]        -       -       R     (port)                 -    -     -     0     964    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

