# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../questao5.srcs/sources_1/new/addres_handle.vhd" \
"../../../../questao5.srcs/sim_1/new/tb_addr.vhd" \

# Do not sort compile order
nosort
