\doxysection{CRC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_r_c___type_def}{}\label{struct_c_r_c___type_def}\index{CRC\_TypeDef@{CRC\_TypeDef}}


CRC calculation unit.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{RESERVED0}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CRC calculation unit. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRC Control register, Address offset\+: 0x08 \Hypertarget{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

CRC Data register, Address offset\+: 0x00 \Hypertarget{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}\label{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IDR}

CRC Independent data register, Address offset\+: 0x04 \Hypertarget{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}\label{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED0}

Reserved, 0x05 ~\newline
 \Hypertarget{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x06 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
