<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>siisatareg.h source code [netbsd/sys/dev/ic/siisatareg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="siisata_prb,siisata_sge,siisata_sgt "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/siisatareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='siisatareg.h.html'>siisatareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: siisatareg.h,v 1.11 2018/02/08 09:05:19 dholland Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2007, 2008, 2009, 2010, 2011 Jonathan A. Kollasch.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="21">21</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="22">22</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="23">23</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="24">24</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_IC_SIISATAREG_H_">_IC_SIISATAREG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_IC_SIISATAREG_H_" data-ref="_M/_IC_SIISATAREG_H_">_IC_SIISATAREG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* Silicon Image SATA 2 controller register defines */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../sys/cdefs.h.html">&lt;sys/cdefs.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* the SiI3124 has 4 ports, all others so far have less */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SIISATA_MAX_PORTS" data-ref="_M/SIISATA_MAX_PORTS">SIISATA_MAX_PORTS</dfn> 4</u></td></tr>
<tr><th id="38">38</th><td><i>/* all parts have a full complement of slots (so far) */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SIISATA_MAX_SLOTS" data-ref="_M/SIISATA_MAX_SLOTS">SIISATA_MAX_SLOTS</dfn> 31</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* structures */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* Scatter/Gather Entry */</i></td></tr>
<tr><th id="44">44</th><td><b>struct</b> <dfn class="type def" id="siisata_sge" title='siisata_sge' data-ref="siisata_sge" data-ref-filename="siisata_sge">siisata_sge</dfn> {</td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="45">if</span> 0</u></td></tr>
<tr><th id="46">46</th><td>	uint32_t sge_dal; <i>/* data address low */</i></td></tr>
<tr><th id="47">47</th><td>	uint32_t sge_dah; <i>/* "          " high */</i></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="45">else</span></u></td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="siisata_sge::sge_da" title='siisata_sge::sge_da' data-ref="siisata_sge::sge_da" data-ref-filename="siisata_sge..sge_da">sge_da</dfn>;</td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="45">endif</span></u></td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="siisata_sge::sge_dc" title='siisata_sge::sge_dc' data-ref="siisata_sge::sge_dc" data-ref-filename="siisata_sge..sge_dc">sge_dc</dfn>;  <i>/* data count (bytes) */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="siisata_sge::sge_flags" title='siisata_sge::sge_flags' data-ref="siisata_sge::sge_flags" data-ref-filename="siisata_sge..sge_flags">sge_flags</dfn>; <i>/* */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SGE_FLAG_TRM" data-ref="_M/SGE_FLAG_TRM">SGE_FLAG_TRM</dfn> __BIT(31)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SGE_FLAG_LNK" data-ref="_M/SGE_FLAG_LNK">SGE_FLAG_LNK</dfn> __BIT(30)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SGE_FLAG_DRD" data-ref="_M/SGE_FLAG_DRD">SGE_FLAG_DRD</dfn> __BIT(29)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SGE_FLAG_XCF" data-ref="_M/SGE_FLAG_XCF">SGE_FLAG_XCF</dfn> __BIT(28)</u></td></tr>
<tr><th id="57">57</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Scatter/Gather Table */</i></td></tr>
<tr><th id="60">60</th><td><i>/* must be aligned to 64-bit boundary */</i></td></tr>
<tr><th id="61">61</th><td><b>struct</b> <dfn class="type def" id="siisata_sgt" title='siisata_sgt' data-ref="siisata_sgt" data-ref-filename="siisata_sgt">siisata_sgt</dfn> {</td></tr>
<tr><th id="62">62</th><td>	<b>struct</b> <a class="type" href="#siisata_sge" title='siisata_sge' data-ref="siisata_sge" data-ref-filename="siisata_sge">siisata_sge</a> <dfn class="decl field" id="siisata_sgt::sgt_sge" title='siisata_sgt::sgt_sge' data-ref="siisata_sgt::sgt_sge" data-ref-filename="siisata_sgt..sgt_sge">sgt_sge</dfn>[<var>4</var>];</td></tr>
<tr><th id="63">63</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Port Request Block */</i></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="type def" id="siisata_prb" title='siisata_prb' data-ref="siisata_prb" data-ref-filename="siisata_prb">siisata_prb</dfn> {</td></tr>
<tr><th id="67">67</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="siisata_prb::prb_control" title='siisata_prb::prb_control' data-ref="siisata_prb::prb_control" data-ref-filename="siisata_prb..prb_control">prb_control</dfn>; <i>/* Control Field */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_PROTOCOL_OVERRIDE" data-ref="_M/PRB_CF_PROTOCOL_OVERRIDE">PRB_CF_PROTOCOL_OVERRIDE</dfn> __BIT(0)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_RETRANSMIT" data-ref="_M/PRB_CF_RETRANSMIT">PRB_CF_RETRANSMIT</dfn>        __BIT(1)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_EXTERNAL_COMMAND" data-ref="_M/PRB_CF_EXTERNAL_COMMAND">PRB_CF_EXTERNAL_COMMAND</dfn>  __BIT(2)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_RECEIVE" data-ref="_M/PRB_CF_RECEIVE">PRB_CF_RECEIVE</dfn>           __BIT(3)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_PACKET_READ" data-ref="_M/PRB_CF_PACKET_READ">PRB_CF_PACKET_READ</dfn>       __BIT(4)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_PACKET_WRITE" data-ref="_M/PRB_CF_PACKET_WRITE">PRB_CF_PACKET_WRITE</dfn>      __BIT(5)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_INTERRUPT_MASK" data-ref="_M/PRB_CF_INTERRUPT_MASK">PRB_CF_INTERRUPT_MASK</dfn>    __BIT(6)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PRB_CF_SOFT_RESET" data-ref="_M/PRB_CF_SOFT_RESET">PRB_CF_SOFT_RESET</dfn>        __BIT(7)</u></td></tr>
<tr><th id="76">76</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="siisata_prb::prb_protocol_override" title='siisata_prb::prb_protocol_override' data-ref="siisata_prb::prb_protocol_override" data-ref-filename="siisata_prb..prb_protocol_override">prb_protocol_override</dfn>;</td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_PACKET" data-ref="_M/PRB_PO_PACKET">PRB_PO_PACKET</dfn>      __BIT(0)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_LCQ" data-ref="_M/PRB_PO_LCQ">PRB_PO_LCQ</dfn>         __BIT(1)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_NCQ" data-ref="_M/PRB_PO_NCQ">PRB_PO_NCQ</dfn>         __BIT(2)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_READ" data-ref="_M/PRB_PO_READ">PRB_PO_READ</dfn>        __BIT(3)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_WRITE" data-ref="_M/PRB_PO_WRITE">PRB_PO_WRITE</dfn>       __BIT(4)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PRB_PO_TRANSPARENT" data-ref="_M/PRB_PO_TRANSPARENT">PRB_PO_TRANSPARENT</dfn> __BIT(5)</u></td></tr>
<tr><th id="83">83</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="siisata_prb::prb_transfer_count" title='siisata_prb::prb_transfer_count' data-ref="siisata_prb::prb_transfer_count" data-ref-filename="siisata_prb..prb_transfer_count">prb_transfer_count</dfn>;</td></tr>
<tr><th id="84">84</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="siisata_prb::prb_fis" title='siisata_prb::prb_fis' data-ref="siisata_prb::prb_fis" data-ref-filename="siisata_prb..prb_fis">prb_fis</dfn>[<var>20</var>];</td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="siisata_prb::prb_reserved_0x1C" title='siisata_prb::prb_reserved_0x1C' data-ref="siisata_prb::prb_reserved_0x1C" data-ref-filename="siisata_prb..prb_reserved_0x1C">prb_reserved_0x1C</dfn>; <i>/* "must be zero" */</i></td></tr>
<tr><th id="86">86</th><td><i>/* First SGE in PRB is always reserved for ATAPI in this implementation. */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../sys/types.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="siisata_prb::prb_atapi" title='siisata_prb::prb_atapi' data-ref="siisata_prb::prb_atapi" data-ref-filename="siisata_prb..prb_atapi">prb_atapi</dfn>[<var>16</var>]; <i>/* zero for non-ATAPI */</i></td></tr>
<tr><th id="88">88</th><td>	<b>struct</b> <a class="type" href="#siisata_sge" title='siisata_sge' data-ref="siisata_sge" data-ref-filename="siisata_sge">siisata_sge</a> <dfn class="decl field" id="siisata_prb::prb_sge" title='siisata_prb::prb_sge' data-ref="siisata_prb::prb_sge" data-ref-filename="siisata_prb..prb_sge">prb_sge</dfn>[<var>1</var>]; <i>/* extended to NSGE */</i></td></tr>
<tr><th id="89">89</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/SIISATA_NSGE" data-ref="_M/SIISATA_NSGE">SIISATA_NSGE</dfn> ((MAXPHYS/PAGE_SIZE) + 1)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SIISATA_CMD_ALIGN" data-ref="_M/SIISATA_CMD_ALIGN">SIISATA_CMD_ALIGN</dfn> 0x7f</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/SIISATA_CMD_SIZE" data-ref="_M/SIISATA_CMD_SIZE">SIISATA_CMD_SIZE</dfn> \</u></td></tr>
<tr><th id="95">95</th><td><u>( ( sizeof(struct siisata_prb) + (SIISATA_NSGE - 1) * sizeof(struct siisata_sge) + SIISATA_CMD_ALIGN ) &amp; ~SIISATA_CMD_ALIGN )</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* PCI stuff */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/SIISATA_PCI_BAR0" data-ref="_M/SIISATA_PCI_BAR0">SIISATA_PCI_BAR0</dfn> 0x10</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/SIISATA_PCI_BAR1" data-ref="_M/SIISATA_PCI_BAR1">SIISATA_PCI_BAR1</dfn> 0x18</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/SIISATA_PCI_BAR2" data-ref="_M/SIISATA_PCI_BAR2">SIISATA_PCI_BAR2</dfn> 0x20</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* Cardbus stuff */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/SIISATA_CARDBUS_BAR0" data-ref="_M/SIISATA_CARDBUS_BAR0">SIISATA_CARDBUS_BAR0</dfn> SIISATA_PCI_BAR0</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/SIISATA_CARDBUS_BAR1" data-ref="_M/SIISATA_CARDBUS_BAR1">SIISATA_CARDBUS_BAR1</dfn> SIISATA_PCI_BAR1</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SIISATA_CARDBUS_BAR2" data-ref="_M/SIISATA_CARDBUS_BAR2">SIISATA_CARDBUS_BAR2</dfn> SIISATA_PCI_BAR2</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* BAR 0 */</i></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* port n slot status */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/GR_PXSS" data-ref="_M/GR_PXSS">GR_PXSS</dfn>(n) (n*4)</u></td></tr>
<tr><th id="111">111</th><td><i>/* global control */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GR_GC" data-ref="_M/GR_GC">GR_GC</dfn>		0x40</u></td></tr>
<tr><th id="113">113</th><td><i>/* global interrupt status */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/GR_GIS" data-ref="_M/GR_GIS">GR_GIS</dfn>		0x44</u></td></tr>
<tr><th id="115">115</th><td><i>/* phy config - don't touch */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/GR_PHYC" data-ref="_M/GR_PHYC">GR_PHYC</dfn>		0x48</u></td></tr>
<tr><th id="117">117</th><td><i>/* BIST */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/GR_BIST_CONTROL" data-ref="_M/GR_BIST_CONTROL">GR_BIST_CONTROL</dfn>	0x50</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GR_BIST_PATTERN" data-ref="_M/GR_BIST_PATTERN">GR_BIST_PATTERN</dfn>	0x54</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GR_BIST_STATUS" data-ref="_M/GR_BIST_STATUS">GR_BIST_STATUS</dfn>	0x58</u></td></tr>
<tr><th id="121">121</th><td><i>/* I2C SiI3132 */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/GR_SII3132_IICCONTROL" data-ref="_M/GR_SII3132_IICCONTROL">GR_SII3132_IICCONTROL</dfn>	0x60</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/GR_SII3132_IICSTATUS" data-ref="_M/GR_SII3132_IICSTATUS">GR_SII3132_IICSTATUS</dfn>	0x64</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/GR_SII3132_IICSLAVEADDR" data-ref="_M/GR_SII3132_IICSLAVEADDR">GR_SII3132_IICSLAVEADDR</dfn>	0x68</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/GR_SII3132_IICDATA" data-ref="_M/GR_SII3132_IICDATA">GR_SII3132_IICDATA</dfn>	0x6c</u></td></tr>
<tr><th id="126">126</th><td><i>/* Flash */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/GR_FLSHADDR" data-ref="_M/GR_FLSHADDR">GR_FLSHADDR</dfn>	0x70</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/GR_FLSHDATA" data-ref="_M/GR_FLSHDATA">GR_FLSHDATA</dfn>	0x74</u></td></tr>
<tr><th id="129">129</th><td><i>/* I2C SiI3124 */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/GR_SII3124_IICADDR" data-ref="_M/GR_SII3124_IICADDR">GR_SII3124_IICADDR</dfn>	0x78</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/GR_SII3124_IICDATA" data-ref="_M/GR_SII3124_IICDATA">GR_SII3124_IICDATA</dfn>	0x7c</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* GR_GC bits */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/GR_GC_GLBLRST" data-ref="_M/GR_GC_GLBLRST">GR_GC_GLBLRST</dfn>		__BIT(31)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/GR_GC_MSIACK" data-ref="_M/GR_GC_MSIACK">GR_GC_MSIACK</dfn>		__BIT(30)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/GR_GC_I2CINTEN" data-ref="_M/GR_GC_I2CINTEN">GR_GC_I2CINTEN</dfn>		__BIT(29)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/GR_GC_PERRRPTDSBL" data-ref="_M/GR_GC_PERRRPTDSBL">GR_GC_PERRRPTDSBL</dfn>	__BIT(28)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/GR_GC_3GBPS" data-ref="_M/GR_GC_3GBPS">GR_GC_3GBPS</dfn>		__BIT(24)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/GR_GC_REQ64" data-ref="_M/GR_GC_REQ64">GR_GC_REQ64</dfn>		__BIT(20)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/GR_GC_DEVSEL" data-ref="_M/GR_GC_DEVSEL">GR_GC_DEVSEL</dfn>		__BIT(19)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/GR_GC_STOP" data-ref="_M/GR_GC_STOP">GR_GC_STOP</dfn>		__BIT(18)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/GR_GC_TRDY" data-ref="_M/GR_GC_TRDY">GR_GC_TRDY</dfn>		__BIT(17)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/GR_GC_M66EN" data-ref="_M/GR_GC_M66EN">GR_GC_M66EN</dfn>		__BIT(16)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/GR_GC_PXIE_MASK" data-ref="_M/GR_GC_PXIE_MASK">GR_GC_PXIE_MASK</dfn>		__BITS(SIISATA_MAX_PORTS - 1, 0)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/GR_GC_PXIE" data-ref="_M/GR_GC_PXIE">GR_GC_PXIE</dfn>(n)		__SHIFTIN(__BIT(n), GR_GC_PXIE_MASK)</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* GR_GIS bits */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GR_GIS_I2C" data-ref="_M/GR_GIS_I2C">GR_GIS_I2C</dfn>		__BIT(29)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/GR_GIS_PXIS_MASK" data-ref="_M/GR_GIS_PXIS_MASK">GR_GIS_PXIS_MASK</dfn>	__BITS(SIISATA_MAX_PORTS - 1, 0)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/GR_GIS_PXIS" data-ref="_M/GR_GIS_PXIS">GR_GIS_PXIS</dfn>(n)		__SHIFTIN(__BIT(n), GR_GIS_PXIS_MASK)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/* BAR 1 */</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/* hmm, this could use a better name */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/PR_PORT_SIZE" data-ref="_M/PR_PORT_SIZE">PR_PORT_SIZE</dfn>	0x2000</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/PR_SLOT_SIZE" data-ref="_M/PR_SLOT_SIZE">PR_SLOT_SIZE</dfn>	0x80</u></td></tr>
<tr><th id="159">159</th><td><i>/* get the register by port number and offset */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/PRO" data-ref="_M/PRO">PRO</dfn>(p) (PR_PORT_SIZE * p)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/PRX" data-ref="_M/PRX">PRX</dfn>(p,r) (PRO(p) + r)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/PRSX" data-ref="_M/PRSX">PRSX</dfn>(p,s,o) (PRX(p, PR_SLOT_SIZE * s + o))</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/PRSO_RTC" data-ref="_M/PRSO_RTC">PRSO_RTC</dfn>	0x04		/* received transfer count */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PRSO_FIS" data-ref="_M/PRSO_FIS">PRSO_FIS</dfn>	0x08		/* base of FIS */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/PRO_PMPSTS" data-ref="_M/PRO_PMPSTS">PRO_PMPSTS</dfn>(i)	(0x0f80 + i * 8)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PRO_PMPQACT" data-ref="_M/PRO_PMPQACT">PRO_PMPQACT</dfn>(i)	(0x0f80 + i * 8 + 4)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PRO_PCS" data-ref="_M/PRO_PCS">PRO_PCS</dfn>		0x1000		/* (write) port control set */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/PRO_PS" data-ref="_M/PRO_PS">PRO_PS</dfn>		PRO_PCS		/* (read) port status */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PRO_PCC" data-ref="_M/PRO_PCC">PRO_PCC</dfn>		0x1004		/* port control clear */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/PRO_PIS" data-ref="_M/PRO_PIS">PRO_PIS</dfn>		0x1008		/* port interrupt status */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/PRO_PIES" data-ref="_M/PRO_PIES">PRO_PIES</dfn>	0x1010		/* port interrupt enable set */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/PRO_PIEC" data-ref="_M/PRO_PIEC">PRO_PIEC</dfn>	0x1014		/* port interrupt enable clear */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/PRO_32BAUA" data-ref="_M/PRO_32BAUA">PRO_32BAUA</dfn>	0x101c		/* 32-bit activation upper address */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/PRO_PCEF" data-ref="_M/PRO_PCEF">PRO_PCEF</dfn>	0x1020		/* port command execution fifo */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PRO_PCE" data-ref="_M/PRO_PCE">PRO_PCE</dfn>		0x1024		/* port command error */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/PRO_PFISC" data-ref="_M/PRO_PFISC">PRO_PFISC</dfn>	0x1028		/* port FIS config */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/PRO_PCIRFIFOT" data-ref="_M/PRO_PCIRFIFOT">PRO_PCIRFIFOT</dfn>	0x102c		/* pci request fifo threshhold */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/PRO_P8B10BDEC" data-ref="_M/PRO_P8B10BDEC">PRO_P8B10BDEC</dfn>	0x1040		/* port 8B/10B decode error counter */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PRO_PCRCEC" data-ref="_M/PRO_PCRCEC">PRO_PCRCEC</dfn>	0x1044		/* port crc error count */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PRO_PHEC" data-ref="_M/PRO_PHEC">PRO_PHEC</dfn>	0x1048		/* port handshake error count */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PRO_PPHYC" data-ref="_M/PRO_PPHYC">PRO_PPHYC</dfn>	0x1050		/* phy config */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PRO_PSS" data-ref="_M/PRO_PSS">PRO_PSS</dfn>		0x1800		/* port slot status */</u></td></tr>
<tr><th id="185">185</th><td><i>/* technically this is a shadow of the CAR */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PRO_CAR" data-ref="_M/PRO_CAR">PRO_CAR</dfn>		0x1c00		/* command activation register */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PRO_CARX" data-ref="_M/PRO_CARX">PRO_CARX</dfn>(p,s)     (PRX(p, PRO_CAR) + (s) * sizeof(uint64_t))</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/PRO_PCR" data-ref="_M/PRO_PCR">PRO_PCR</dfn>		0x1e04		/* port context register */</u></td></tr>
<tr><th id="191">191</th><td><u>#define     <dfn class="macro" id="_M/PRO_PCR_SLOT" data-ref="_M/PRO_PCR_SLOT">PRO_PCR_SLOT</dfn>(x)	(((x) &amp; __BITS(4, 0)) &gt;&gt; 0) /* Slot */</u></td></tr>
<tr><th id="192">192</th><td><u>#define     <dfn class="macro" id="_M/PRO_PCR_PMP" data-ref="_M/PRO_PCR_PMP">PRO_PCR_PMP</dfn>(x)	(((x) &amp; __BITS(8, 5)) &gt;&gt; 5) /* PM Port */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/PRO_SCONTROL" data-ref="_M/PRO_SCONTROL">PRO_SCONTROL</dfn>	0x1f00		/* SControl */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/PRO_SSTATUS" data-ref="_M/PRO_SSTATUS">PRO_SSTATUS</dfn>	0x1f04		/* SStatus */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/PRO_SERROR" data-ref="_M/PRO_SERROR">PRO_SERROR</dfn>	0x1f08		/* SError */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/PRO_SACTIVE" data-ref="_M/PRO_SACTIVE">PRO_SACTIVE</dfn>	0x1f0c		/* SActive */</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* Port Command Error */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_DEVICEERROR" data-ref="_M/PR_PCE_DEVICEERROR">PR_PCE_DEVICEERROR</dfn>		1</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_SDBERROR" data-ref="_M/PR_PCE_SDBERROR">PR_PCE_SDBERROR</dfn>			2</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_DATAFISERROR" data-ref="_M/PR_PCE_DATAFISERROR">PR_PCE_DATAFISERROR</dfn>		3</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_SENDFISERROR" data-ref="_M/PR_PCE_SENDFISERROR">PR_PCE_SENDFISERROR</dfn>		4</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_INCONSISTENTSTATE" data-ref="_M/PR_PCE_INCONSISTENTSTATE">PR_PCE_INCONSISTENTSTATE</dfn>	5</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_DIRECTIONERROR" data-ref="_M/PR_PCE_DIRECTIONERROR">PR_PCE_DIRECTIONERROR</dfn>		6</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_UNDERRUNERROR" data-ref="_M/PR_PCE_UNDERRUNERROR">PR_PCE_UNDERRUNERROR</dfn>		7</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_OVERRUNERROR" data-ref="_M/PR_PCE_OVERRUNERROR">PR_PCE_OVERRUNERROR</dfn>		8</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_LINKFIFOOVERRUN" data-ref="_M/PR_PCE_LINKFIFOOVERRUN">PR_PCE_LINKFIFOOVERRUN</dfn>		9</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PACKETPROTOCOLERROR" data-ref="_M/PR_PCE_PACKETPROTOCOLERROR">PR_PCE_PACKETPROTOCOLERROR</dfn>	11</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDSGTERRORBOUNDARY" data-ref="_M/PR_PCE_PLDSGTERRORBOUNDARY">PR_PCE_PLDSGTERRORBOUNDARY</dfn>	16</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDSGTERRORTARGETABORT" data-ref="_M/PR_PCE_PLDSGTERRORTARGETABORT">PR_PCE_PLDSGTERRORTARGETABORT</dfn>	17</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDSGTERRORMASTERABORT" data-ref="_M/PR_PCE_PLDSGTERRORMASTERABORT">PR_PCE_PLDSGTERRORMASTERABORT</dfn>	18</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDSGTERRORPCIPERR" data-ref="_M/PR_PCE_PLDSGTERRORPCIPERR">PR_PCE_PLDSGTERRORPCIPERR</dfn>	19</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDCMDERRORBOUNDARY" data-ref="_M/PR_PCE_PLDCMDERRORBOUNDARY">PR_PCE_PLDCMDERRORBOUNDARY</dfn>	24</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDCMDERRORTARGETABORT" data-ref="_M/PR_PCE_PLDCMDERRORTARGETABORT">PR_PCE_PLDCMDERRORTARGETABORT</dfn>	25</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDCMDERRORMASTERABORT" data-ref="_M/PR_PCE_PLDCMDERRORMASTERABORT">PR_PCE_PLDCMDERRORMASTERABORT</dfn>	26</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PLDCMDERRORPCIPERR" data-ref="_M/PR_PCE_PLDCMDERRORPCIPERR">PR_PCE_PLDCMDERRORPCIPERR</dfn>	27</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PSDERRORTARGETABORT" data-ref="_M/PR_PCE_PSDERRORTARGETABORT">PR_PCE_PSDERRORTARGETABORT</dfn>	33</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PSDERRORMASTERABORT" data-ref="_M/PR_PCE_PSDERRORMASTERABORT">PR_PCE_PSDERRORMASTERABORT</dfn>	34</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_PSDERRORPCIPERR" data-ref="_M/PR_PCE_PSDERRORPCIPERR">PR_PCE_PSDERRORPCIPERR</dfn>		35</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/PR_PCE_SENDSERVICEERROROR" data-ref="_M/PR_PCE_SENDSERVICEERROROR">PR_PCE_SENDSERVICEERROROR</dfn>	36</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_UNMASKED_SHIFT" data-ref="_M/PR_PIS_UNMASKED_SHIFT">PR_PIS_UNMASKED_SHIFT</dfn>	16</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_CMDCMPL" data-ref="_M/PR_PIS_CMDCMPL">PR_PIS_CMDCMPL</dfn>		__BIT(0)	/* command completion */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_CMDERRR" data-ref="_M/PR_PIS_CMDERRR">PR_PIS_CMDERRR</dfn>		__BIT(1)	/* command error */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_PRTRDY" data-ref="_M/PR_PIS_PRTRDY">PR_PIS_PRTRDY</dfn>		__BIT(2)  /* port ready */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_PMCHNG" data-ref="_M/PR_PIS_PMCHNG">PR_PIS_PMCHNG</dfn>		__BIT(3)  /* power management state change */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_PHYRDYCHG" data-ref="_M/PR_PIS_PHYRDYCHG">PR_PIS_PHYRDYCHG</dfn>	__BIT(4)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_COMWAKE" data-ref="_M/PR_PIS_COMWAKE">PR_PIS_COMWAKE</dfn>		__BIT(5)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_UNRECFIS" data-ref="_M/PR_PIS_UNRECFIS">PR_PIS_UNRECFIS</dfn>		__BIT(6)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_DEVEXCHG" data-ref="_M/PR_PIS_DEVEXCHG">PR_PIS_DEVEXCHG</dfn>		__BIT(7)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_8B10BDET" data-ref="_M/PR_PIS_8B10BDET">PR_PIS_8B10BDET</dfn>		__BIT(8)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_CRCET" data-ref="_M/PR_PIS_CRCET">PR_PIS_CRCET</dfn>		__BIT(9)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_HET" data-ref="_M/PR_PIS_HET">PR_PIS_HET</dfn>		__BIT(10)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/PR_PIS_SDBN" data-ref="_M/PR_PIS_SDBN">PR_PIS_SDBN</dfn>		__BIT(11)</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/PR_PC_PORT_RESET" data-ref="_M/PR_PC_PORT_RESET">PR_PC_PORT_RESET</dfn>	__BIT(0)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/PR_PC_DEVICE_RESET" data-ref="_M/PR_PC_DEVICE_RESET">PR_PC_DEVICE_RESET</dfn>	__BIT(1)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/PR_PC_PORT_INITIALIZE" data-ref="_M/PR_PC_PORT_INITIALIZE">PR_PC_PORT_INITIALIZE</dfn>	__BIT(2)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/PR_PC_INCOR" data-ref="_M/PR_PC_INCOR">PR_PC_INCOR</dfn>		__BIT(3)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/PR_PC_LED_DISABLE" data-ref="_M/PR_PC_LED_DISABLE">PR_PC_LED_DISABLE</dfn>	__BIT(4)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/PR_PC_PACKET_LENGTH" data-ref="_M/PR_PC_PACKET_LENGTH">PR_PC_PACKET_LENGTH</dfn>	__BIT(5)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/PR_PC_RESUME" data-ref="_M/PR_PC_RESUME">PR_PC_RESUME</dfn>		__BIT(6)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/PR_PC_TXBIST" data-ref="_M/PR_PC_TXBIST">PR_PC_TXBIST</dfn>		__BIT(7)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/PR_PC_CONT_DISABLE" data-ref="_M/PR_PC_CONT_DISABLE">PR_PC_CONT_DISABLE</dfn>	__BIT(8)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/PR_PC_SCRAMBLER_DISABLE" data-ref="_M/PR_PC_SCRAMBLER_DISABLE">PR_PC_SCRAMBLER_DISABLE</dfn>	__BIT(9)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/PR_PC_32BA" data-ref="_M/PR_PC_32BA">PR_PC_32BA</dfn>		__BIT(10)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/PR_PC_INTERLOCK_REJECT" data-ref="_M/PR_PC_INTERLOCK_REJECT">PR_PC_INTERLOCK_REJECT</dfn>	__BIT(11)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/PR_PC_INTERLOCK_ACCEPT" data-ref="_M/PR_PC_INTERLOCK_ACCEPT">PR_PC_INTERLOCK_ACCEPT</dfn>	__BIT(12)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/PR_PC_PMP_ENABLE" data-ref="_M/PR_PC_PMP_ENABLE">PR_PC_PMP_ENABLE</dfn>	__BIT(13)</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/PR_PC_AIA" data-ref="_M/PR_PC_AIA">PR_PC_AIA</dfn>		__BIT(14)</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/PR_PC_LED_ON" data-ref="_M/PR_PC_LED_ON">PR_PC_LED_ON</dfn>		__BIT(15)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/PR_PS_ACTIVE_SLOT_MASK" data-ref="_M/PR_PS_ACTIVE_SLOT_MASK">PR_PS_ACTIVE_SLOT_MASK</dfn>	__BITS(20,16)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/PR_PS_ACTIVE_SLOT" data-ref="_M/PR_PS_ACTIVE_SLOT">PR_PS_ACTIVE_SLOT</dfn>(x)	__SHIFTOUT((x), PR_PS_ACTIVE_SLOT_MASK)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/PR_PC_OOB_BYPASS" data-ref="_M/PR_PC_OOB_BYPASS">PR_PC_OOB_BYPASS</dfn>	__BIT(25)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/PR_PS_PORT_READY" data-ref="_M/PR_PS_PORT_READY">PR_PS_PORT_READY</dfn>	__BIT(31)</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/PR_PSS_ATTENTION" data-ref="_M/PR_PSS_ATTENTION">PR_PSS_ATTENTION</dfn>	__BIT(31)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/PR_PSS_SLOT_MASK" data-ref="_M/PR_PSS_SLOT_MASK">PR_PSS_SLOT_MASK</dfn>	__BITS(30, 0)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/PR_PXSS" data-ref="_M/PR_PXSS">PR_PXSS</dfn>(n)		__SHIFTIN(__BIT(n), PR_PSS_SLOT_MASK)</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#<span data-ppcond="29">endif</span> /* !_IC_SIISATAREG_H_ */</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/siisata_cardbus.c.html'>netbsd/sys/dev/cardbus/siisata_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
