/dts-v1/;
/plugin/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {

	fragment@0 {
		target = <&route_dsi1>;

		__overlay__ {
			status = "okay";
			connect = <&vp0_out_dsi1>;
		};
	};

	fragment@1 {
		target = <&video_phy1>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@2 {
		target = <&dsi1_in_vp0>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@3 {
		target = <&dsi1_in_vp1>;

		__overlay__ {
			status = "disabled";
		};
	};

	fragment@4 {
		target = <&dsi1>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@5 {
		target = <&dsi1_panel>;

		__overlay__ {
			status = "okay";

			enable-delay-ms = <35>;
			prepare-delay-ms = <6>;
			reset-delay-ms = <0>;
			init-delay-ms = <20>;
			unprepare-delay-ms = <0>;
			disable-delay-ms = <20>;

			size,width = <74>;
			size,height = <133>;

			dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
			dsi,format = <MIPI_DSI_FMT_RGB888>;
			dsi,lanes  = <4>;

			panel-init-sequence = [
				39 00 04 B9 FF 83 99
				15 00 02 D2 77
				39 00 10 B1 02 04 74 94 01 32 33 11 11 AB 4D 56 73 02 02
				39 00 10 B2 00 80 80 AE 05 07 5A 11 00 00 10 1E 70 03 D4
				15 00 02 36 02
				39 00 2D B4 00 FF 02 C0 02 C0 00 00 08 00 04 06 00 32 04 0A 08 21 03 01 00 0F B8 8B 02 C0 02 C0 00 00 08 00 04 06 00 32 04 0A 08 01 00 0F B8 01
				39 05 22 D3 00 00 00 00 00 00 06 00 00 10 04 00 04 00 00 00 00 00 00 00 00 00 00 01 00 05 05 07 00 00 00 05 40
				39 05 21 D5 18 18 19 19 18 18 21 20 01 00 07 06 05 04 03 02 18 18 18 18 18 18 2F 2F 30 30 31 31 18 18 18 18
				39 05 21 D6 18 18 19 19 40 40 20 21 06 07 00 01 02 03 04 05 40 40 40 40 40 40 2F 2F 30 30 31 31 40 40 40 40
				39 00 11 D8 A2 AA 02 A0 A2 A8 02 A0 B0 00 00 00 B0 00 00 00
				15 00 02 BD 01
				39 00 11 D8 B0 00 00 00 B0 00 00 00 E2 AA 03 F0 E2 AA 03 F0
				15 00 02 BD 02
				39 00 09 D8 E2 AA 03 F0 E2 AA 03 F0
				15 00 02 BD 00
				39 00 03 B6 8D 8D
				39 05 37 E0 00 0E 19 13 2E 39 48 44 4D 57 5F 66 6C 76 7F 85 8A 95 9A A4 9B AB B0 5C 58 64 77 00 0E 19 13 2E 39 48 44 4D 57 5F 66 6C 76 7F 85 8A 95 9A A4 9B AB B0 5C 58 64 77
				05 C8 01 11
				05 C8 01 29
			];

			panel-exit-sequence = [
				05 78 01 28
				05 00 01 10
			];

			disp_timing: display-timings {
				native-mode = <&dsi1_timing>;
				dsi1_timing: timing {
					clock-frequency = <131376000>;
					hactive = <1080>;
					vactive = <1920>;
					hsync-len = <10>;
					hback-porch = <20>;
					hfront-porch = <10>;
					vsync-len = <5>;
					vback-porch = <20>;
					vfront-porch = <10>;
					hsync-active = <0>;
					vsync-active = <0>;
					de-active = <0>;
					pixelclk-active = <0>;
				};
			};
		};
	};

	fragment@6 {
		target = <&i2c5>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@7 {
		target = <&gt911_dsi1>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@8 {
		target = <&route_hdmi>;

		__overlay__ {
			status = "disabled";
		};
	};

	fragment@9 {
		target = <&hdmi_in_vp0>;

		__overlay__ {
			status = "disabled";
		};
	};

	fragment@10 {
		target = <&hdmi_in_vp1>;

		__overlay__ {
			status = "disabled";
		};
	};

	fragment@11 {
		target = <&hdmi>;

		__overlay__ {
			status = "disabled";
		};
	};
};
