#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000272ed40 .scope module, "CU_Tester" "CU_Tester" 2 2;
 .timescale 0 0;
P_0000000002748610 .param/l "sim_time" 0 2 13, +C4<00000000000000000000000110010000>;
v00000000027ab0e0_0 .var "CLK", 0 0;
v00000000027aa1e0_0 .var "COND", 0 0;
o00000000027509b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000027ab9a0_0 .net "CTL", 31 0, o00000000027509b8;  0 drivers
v00000000027ab900_0 .var "IR", 31 0;
v00000000027aa320_0 .var "MLS0", 0 0;
v00000000027abae0_0 .var "MLS1", 0 0;
v00000000027ab220_0 .var "MOC", 0 0;
S_00000000027227c0 .scope module, "cu" "controlUnit_p" 2 16, 3 3 0, S_000000000272ed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "CU"
    .port_info 1 /INPUT 32 "IR"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 1 "COND"
    .port_info 4 /INPUT 1 "MLS0"
    .port_info 5 /INPUT 1 "MLS1"
    .port_info 6 /INPUT 1 "CLK"
v00000000027aa140_0 .net "ADDER_COUT", 0 0, L_00000000027ab540;  1 drivers
v00000000027abc20_0 .net "ADD_OUT", 7 0, L_00000000027ab5e0;  1 drivers
v00000000027ab180_0 .net "CLK", 0 0, v00000000027ab0e0_0;  1 drivers
v00000000027aa6e0_0 .net "COND", 0 0, v00000000027aa1e0_0;  1 drivers
v00000000027ab040_0 .net "CTL_REG_OUT", 63 0, v00000000027a7c60_0;  1 drivers
v00000000027aa280_0 .net "CU", 31 0, o00000000027509b8;  alias, 0 drivers
v00000000027aa640_0 .net "ENC_OUT", 7 0, v00000000027a83e0_0;  1 drivers
v00000000027aa500_0 .net "INC_REG_OUT", 7 0, v00000000027a71c0_0;  1 drivers
v00000000027aa960_0 .net "INV_OUT", 0 0, L_00000000027ab7c0;  1 drivers
v00000000027aba40_0 .net "IR", 31 0, v00000000027ab900_0;  1 drivers
v00000000027aa780_0 .net "M1M0", 1 0, v00000000027a8520_0;  1 drivers
v00000000027aa8c0_0 .net "MA_OUT", 7 0, v00000000027a7ee0_0;  1 drivers
v00000000027aaf00_0 .net "MC_OUT", 0 0, v00000000027a7440_0;  1 drivers
v00000000027aac80_0 .net "MD_OUT", 7 0, v00000000027a78a0_0;  1 drivers
v00000000027abd60_0 .net "ME", 7 0, v00000000027a82a0_0;  1 drivers
v00000000027ab4a0_0 .net "MLS0", 0 0, v00000000027aa320_0;  1 drivers
v00000000027abe00_0 .net "MLS1", 0 0, v00000000027abae0_0;  1 drivers
v00000000027aadc0_0 .net "MOC", 0 0, v00000000027ab220_0;  1 drivers
v00000000027aad20_0 .net "ROM_OUT", 63 0, v00000000027430f0_0;  1 drivers
E_0000000002748e10 .event edge, v00000000027a7580_0;
L_00000000027aa0a0 .part v00000000027a7c60_0, 0, 8;
L_00000000027aa3c0 .part v00000000027a7c60_0, 52, 1;
L_00000000027aaa00 .part v00000000027a7c60_0, 0, 8;
L_00000000027aabe0 .part v00000000027a7c60_0, 51, 1;
L_00000000027ab720 .part v00000000027a7c60_0, 8, 8;
L_00000000027aaaa0 .part v00000000027a7c60_0, 48, 3;
L_00000000027ab2c0 .part v00000000027ab900_0, 23, 1;
L_00000000027abea0 .part v00000000027ab900_0, 22, 1;
L_00000000027aae60 .part v00000000027a7c60_0, 53, 1;
L_00000000027aafa0 .part v00000000027a7c60_0, 54, 3;
S_0000000002722940 .scope module, "ROM" "rom" 3 31, 4 3 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "OUT"
    .port_info 1 /INPUT 8 "IN"
v0000000002742ab0_0 .net "IN", 7 0, v00000000027a7ee0_0;  alias, 1 drivers
v00000000027430f0_0 .var "OUT", 63 0;
E_0000000002748d50 .event edge, v0000000002742ab0_0;
S_000000000274cef0 .scope module, "adder" "AdderCU" 3 38, 5 4 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "COUT"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 1 "CIN"
v0000000002743690_0 .net "A", 7 0, v00000000027a78a0_0;  alias, 1 drivers
L_00000000027c0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000000002742f10_0 .net "B", 7 0, L_00000000027c0160;  1 drivers
L_00000000027c01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002742b50_0 .net "CIN", 0 0, L_00000000027c01a8;  1 drivers
v00000000027a7080_0 .net "COUT", 0 0, L_00000000027ab540;  alias, 1 drivers
v00000000027a8de0_0 .net "S", 7 0, L_00000000027ab5e0;  alias, 1 drivers
v00000000027a7300_0 .net *"_s11", 8 0, L_00000000027aa460;  1 drivers
L_00000000027c0310 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000000027a8700_0 .net *"_s13", 8 0, L_00000000027c0310;  1 drivers
v00000000027a7bc0_0 .net *"_s17", 8 0, L_00000000027aa5a0;  1 drivers
v00000000027a8840_0 .net *"_s3", 8 0, L_00000000027abb80;  1 drivers
L_00000000027c0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027a8ca0_0 .net *"_s6", 0 0, L_00000000027c0118;  1 drivers
L_00000000027c02c8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000000027a87a0_0 .net *"_s7", 8 0, L_00000000027c02c8;  1 drivers
L_00000000027ab540 .part L_00000000027aa5a0, 8, 1;
L_00000000027ab5e0 .part L_00000000027aa5a0, 0, 8;
L_00000000027abb80 .concat [ 8 1 0 0], v00000000027a78a0_0, L_00000000027c0118;
L_00000000027aa460 .arith/sum 9, L_00000000027abb80, L_00000000027c02c8;
L_00000000027aa5a0 .arith/sum 9, L_00000000027aa460, L_00000000027c0310;
S_000000000274d070 .scope module, "ctl_register" "ControlRegister" 3 33, 6 1 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "Q"
    .port_info 1 /INPUT 64 "D"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 1 "CLK"
v00000000027a7580_0 .net "CLK", 0 0, v00000000027ab0e0_0;  alias, 1 drivers
v00000000027a79e0_0 .net "D", 63 0, v00000000027430f0_0;  alias, 1 drivers
L_00000000027c00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027a8a20_0 .net "ENABLE", 0 0, L_00000000027c00d0;  1 drivers
v00000000027a7c60_0 .var "Q", 63 0;
v00000000027a88e0_0 .var "reset", 0 0;
E_0000000002748190 .event posedge, v00000000027a7580_0;
S_0000000002719350 .scope module, "encoder" "Encoder" 3 26, 7 1 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 32 "IR"
v00000000027a7e40_0 .net "IR", 31 0, v00000000027ab900_0;  alias, 1 drivers
v00000000027a83e0_0 .var "OUT", 7 0;
E_0000000002748d90 .event edge, v00000000027a7e40_0;
S_00000000027194d0 .scope module, "incrementerRegister" "Reg8bits" 3 40, 8 1 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Q"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 1 "CLK"
v00000000027a7260_0 .net "CLK", 0 0, v00000000027ab0e0_0;  alias, 1 drivers
v00000000027a8ac0_0 .net "D", 7 0, L_00000000027ab5e0;  alias, 1 drivers
L_00000000027c01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027a8980_0 .net "ENABLE", 0 0, L_00000000027c01f0;  1 drivers
v00000000027a71c0_0 .var "Q", 7 0;
v00000000027a8b60_0 .var "reset", 0 0;
S_0000000002717f40 .scope module, "inv" "InverterCU" 3 49, 9 1 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN"
    .port_info 2 /INPUT 1 "INV"
v00000000027a8c00_0 .net "IN", 0 0, v00000000027a7440_0;  alias, 1 drivers
v00000000027a80c0_0 .net "INV", 0 0, L_00000000027aae60;  1 drivers
v00000000027a8160_0 .net "OUT", 0 0, L_00000000027ab7c0;  alias, 1 drivers
v00000000027a8660_0 .net *"_s1", 0 0, L_00000000027abcc0;  1 drivers
L_00000000027abcc0 .reduce/nor v00000000027a7440_0;
L_00000000027ab7c0 .functor MUXZ 1, v00000000027a7440_0, L_00000000027abcc0, L_00000000027aae60, C4<>;
S_00000000027180c0 .scope module, "muxA" "mux_4x1" 3 28, 10 2 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 2 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 8 "C"
    .port_info 5 /INPUT 8 "D"
v00000000027a7760_0 .net "A", 7 0, v00000000027a83e0_0;  alias, 1 drivers
L_00000000027c0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000027a8d40_0 .net "B", 7 0, L_00000000027c0088;  1 drivers
v00000000027a7da0_0 .net "C", 7 0, L_00000000027aa0a0;  1 drivers
v00000000027a85c0_0 .net "D", 7 0, v00000000027a82a0_0;  alias, 1 drivers
v00000000027a76c0_0 .net "S", 1 0, v00000000027a8520_0;  alias, 1 drivers
v00000000027a7ee0_0 .var "Y", 7 0;
E_0000000002748090 .event edge, v00000000027a76c0_0;
S_0000000002704350 .scope module, "muxC" "mux_8x1" 3 47, 11 2 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 3 "S"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "C"
    .port_info 5 /INPUT 1 "D"
    .port_info 6 /INPUT 1 "E"
    .port_info 7 /INPUT 1 "F"
    .port_info 8 /INPUT 1 "G"
    .port_info 9 /INPUT 1 "H"
v00000000027a8f20_0 .net "A", 0 0, v00000000027ab220_0;  alias, 1 drivers
v00000000027a8e80_0 .net "B", 0 0, v00000000027aa1e0_0;  alias, 1 drivers
v00000000027a7120_0 .net "C", 0 0, L_00000000027ab2c0;  1 drivers
v00000000027a73a0_0 .net "D", 0 0, L_00000000027abea0;  1 drivers
v00000000027a7800_0 .net "E", 0 0, v00000000027aa320_0;  alias, 1 drivers
v00000000027a7d00_0 .net "F", 0 0, v00000000027abae0_0;  alias, 1 drivers
L_00000000027c0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027a74e0_0 .net "G", 0 0, L_00000000027c0238;  1 drivers
L_00000000027c0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027a8020_0 .net "H", 0 0, L_00000000027c0280;  1 drivers
v00000000027a7f80_0 .net "S", 2 0, L_00000000027aaaa0;  1 drivers
v00000000027a7440_0 .var "Y", 0 0;
E_0000000002748dd0 .event edge, v00000000027a7f80_0;
S_00000000027044d0 .scope module, "muxD" "mux_2x1" 3 36, 12 8 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
v00000000027a7620_0 .net "A", 7 0, v00000000027a7ee0_0;  alias, 1 drivers
v00000000027a7a80_0 .net "B", 7 0, L_00000000027aaa00;  1 drivers
v00000000027a7b20_0 .net "S", 0 0, L_00000000027aa3c0;  1 drivers
v00000000027a78a0_0 .var "Y", 7 0;
E_0000000002747ed0 .event edge, v00000000027a7b20_0;
S_0000000002721730 .scope module, "muxE" "mux_2x1" 3 43, 12 8 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
v00000000027a7940_0 .net "A", 7 0, v00000000027a71c0_0;  alias, 1 drivers
v00000000027a8480_0 .net "B", 7 0, L_00000000027ab720;  1 drivers
v00000000027a8200_0 .net "S", 0 0, L_00000000027aabe0;  1 drivers
v00000000027a82a0_0 .var "Y", 7 0;
E_0000000002748650 .event edge, v00000000027a8200_0;
S_00000000027218b0 .scope module, "nextState" "NextStateAdd" 3 51, 13 1 0, S_00000000027227c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "M1M0"
    .port_info 1 /INPUT 3 "IN"
    .port_info 2 /INPUT 1 "STS"
v00000000027a8340_0 .net "IN", 2 0, L_00000000027aafa0;  1 drivers
v00000000027a8520_0 .var "M1M0", 1 0;
v00000000027aa820_0 .net "STS", 0 0, L_00000000027ab7c0;  alias, 1 drivers
E_0000000002748950 .event edge, v00000000027a8160_0, v00000000027a8340_0;
    .scope S_0000000002719350;
T_0 ;
    %wait E_0000000002748d90;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 3, 25, 6;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 20, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 39, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
T_0.7 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 3, 25, 6;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 23, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
T_0.13 ;
T_0.10 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 3, 25, 6;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027a7e40_0;
    %parti/s 1, 23, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000000027a83e0_0, 0, 8;
T_0.17 ;
T_0.14 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027180c0;
T_1 ;
    %wait E_0000000002748090;
    %load/vec4 v00000000027a76c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v00000000027a7760_0;
    %store/vec4 v00000000027a7ee0_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v00000000027a8d40_0;
    %store/vec4 v00000000027a7ee0_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000000027a7da0_0;
    %store/vec4 v00000000027a7ee0_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000027a85c0_0;
    %store/vec4 v00000000027a7ee0_0, 0, 8;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002722940;
T_2 ;
    %wait E_0000000002748d50;
    %load/vec4 v0000000002742ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 3222278184, 0, 40;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 3225882664, 0, 40;
    %concati/vec4 8388608, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 2954067968, 0, 39;
    %concati/vec4 3, 0, 25;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 2155872256, 0, 39;
    %concati/vec4 1, 0, 25;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 2160066752, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 2160067264, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 2160083136, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 2160083648, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 2155872448, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 2155872960, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 3222274602, 0, 40;
    %concati/vec4 8388608, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 3045261312, 0, 39;
    %concati/vec4 4671, 0, 25;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 2953248776, 0, 39;
    %concati/vec4 18, 0, 25;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 2151678144, 0, 40;
    %concati/vec4 1, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 2148532779, 0, 40;
    %concati/vec4 17, 0, 24;
    %store/vec4 v00000000027430f0_0, 0, 64;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000274d070;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027a88e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000274d070;
T_4 ;
    %wait E_0000000002748190;
    %load/vec4 v00000000027a88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000027a7c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027a88e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000027a8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000027a79e0_0;
    %store/vec4 v00000000027a7c60_0, 0, 64;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000027a7c60_0, 0, 64;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027044d0;
T_5 ;
    %wait E_0000000002747ed0;
    %load/vec4 v00000000027a7b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v00000000027a7620_0;
    %store/vec4 v00000000027a78a0_0, 0, 8;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v00000000027a7a80_0;
    %store/vec4 v00000000027a78a0_0, 0, 8;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027194d0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027a8b60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000000027194d0;
T_7 ;
    %wait E_0000000002748190;
    %load/vec4 v00000000027a8b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027a71c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027a8b60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000027a8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000027a8ac0_0;
    %store/vec4 v00000000027a71c0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000027a71c0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002721730;
T_8 ;
    %wait E_0000000002748650;
    %load/vec4 v00000000027a8200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v00000000027a7940_0;
    %store/vec4 v00000000027a82a0_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v00000000027a8480_0;
    %store/vec4 v00000000027a82a0_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002704350;
T_9 ;
    %wait E_0000000002748dd0;
    %load/vec4 v00000000027a7f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v00000000027a8f20_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v00000000027a8e80_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v00000000027a7120_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000000027a73a0_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000000027a7800_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000000027a7d00_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v00000000027a74e0_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v00000000027a8020_0;
    %store/vec4 v00000000027a7440_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000027218b0;
T_10 ;
    %wait E_0000000002748950;
    %load/vec4 v00000000027a8340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000000027aa820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
T_10.8 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v00000000027aa820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
T_10.10 ;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v00000000027aa820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000027a8520_0, 0, 2;
T_10.12 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027227c0;
T_11 ;
    %wait E_0000000002748e10;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000272ed40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ab220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027aa1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027aa320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027abae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ab0e0_0, 0, 1;
    %pushi/vec4 3788787716, 0, 32;
    %store/vec4 v00000000027ab900_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000000000272ed40;
T_13 ;
    %vpi_call 2 62 "$display", "S2S0   STS      N2N0    M1M0     ENC    muxA   CR7_0   muxE  IncReg  ADD_Out      muxD         ctlRregister                                                              TIME" {0 0 0};
    %vpi_call 2 63 "$monitor", "%b     %d       %b      %b       %d     %d        %d      %d    %d      %d       %d              %b", &PV<v00000000027a7c60_0, 48, 3>, v00000000027a8160_0, &PV<v00000000027a7c60_0, 54, 3>, v00000000027a8520_0, v00000000027a83e0_0, v00000000027a7ee0_0, &PV<v00000000027a7c60_0, 0, 8>, v00000000027a82a0_0, v00000000027a71c0_0, v00000000027a8de0_0, v00000000027a78a0_0, v00000000027a7c60_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000272ed40;
T_14 ;
    %delay 20, 0;
    %load/vec4 v00000000027ab0e0_0;
    %inv;
    %store/vec4 v00000000027ab0e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000272ed40;
T_15 ;
    %delay 400, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "controlUnit_piecewise_Tester.v";
    "controlUnit_piecewise.v";
    "rom_64bits.v";
    "AdderCU.v";
    "ControlRegister.v";
    "Encoder.v";
    "Reg8bits.v";
    "InverterCU.v";
    "mux_4x1_8bit.v";
    "mux_8x1_1bit.v";
    "mux_2x1_8bit.v";
    "NextStateAdd.v";
