Command: /home/yz87/SIGMA/test/simv -sml=verdi +fsdb+gate=off -ucli2Proc -ucli -l /home/yz87/SIGMA/test/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06-SP1_Full64; Runtime version P-2019.06-SP1_Full64;  Jan 26 14:53 2022

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /opt/synopsys/verdi/P-2019.06-SP1/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};cbug::config pretty_print auto;fsdbDumpfile {/home/yz87/SIGMA/test/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06-SP1, Linux x86_64/64bit, 08/20/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/yz87/SIGMA/test/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 fs.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
216868
ucli% sps_interactive
*Verdi* : Enable RPC Server(216868)

ucli% ucliCore::getToolPID
216868
ucli% ucliCore::getToolPID
216868
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
216868
ucli% pid
216896
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.yz87.216868 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 fs.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 fs.

ucli% senv
activeDomain: Verilog
activeFile: ./tb/tb_ctr_gen.v
activeFrame: 
activeLine: 5
activeScope: tb_ctr_gen
activeThread: 
endCol: 0
file: ./tb/tb_ctr_gen.v
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 5
logFilename: /home/yz87/SIGMA/test/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 216868
scope: tb_ctr_gen
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 fs
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./tb/tb_ctr_gen.v
./tb/tb_ctr_gen.v
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
<slp!&*()_+>
Pattern Generator Started
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ./LVDSIO_verilog/testbench_verilog_library.v<sls!&*()_+>line: 377<sls!&*()_+>time: 1000 fs<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
$finish called from file "./tb/tb_ctr_gen.v", line 177.
$finish at simulation time            100000000
Simulation complete, time is 100000000 fs.
tb_ctr_gen.v, 5 : module tb_ctr_gen ();

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
216868
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 100,000,000 fs.

ucli% senv
activeDomain: Verilog
activeFile: ./tb/tb_ctr_gen.v
activeFrame: 
activeLine: 5
activeScope: tb_ctr_gen
activeThread: 
endCol: 0
file: ./tb/tb_ctr_gen.v
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 5
logFilename: /home/yz87/SIGMA/test/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 216868
scope: tb_ctr_gen
startCol: 0
state: stopped
thread: 
time: 100000000
timePrecision: 1 fs
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./tb/tb_ctr_gen.v
./tb/tb_ctr_gen.v
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000000 fs
CPU Time:      0.360 seconds;       Data structure size:   2.6Mb
Wed Jan 26 14:54:15 2022

VERDI_SIM_Terminated

