21:59:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\temp_xsdb_launch_script.tcl
21:59:38 INFO  : Platform repository initialization has completed.
21:59:39 INFO  : Registering command handlers for Vitis TCF services
21:59:40 INFO  : XSCT server has started successfully.
21:59:40 INFO  : Successfully done setting XSCT server connection channel  
21:59:40 INFO  : plnx-install-location is set to ''
21:59:40 INFO  : Successfully done setting workspace for the tool. 
21:59:40 INFO  : Successfully done query RDI_DATADIR 
22:00:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:00:49 INFO  : Result from executing command 'getPlatforms': 
22:00:49 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:00:49 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:00:56 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:09:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:09:36 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:09:36 INFO  : Checking for BSP changes to sync application flags for project 'ledsystem_AXILite'...
22:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A98FA' is selected.
22:09:49 INFO  : 'jtag frequency' command is executed.
22:09:49 INFO  : Context for 'APU' is selected.
22:09:49 INFO  : System reset is completed.
22:09:52 INFO  : 'after 3000' command is executed.
22:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}' command is executed.
22:09:54 INFO  : Device configured successfully with "C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit"
22:09:54 INFO  : Context for 'APU' is selected.
22:09:54 INFO  : Hardware design and registers information is loaded from 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:54 INFO  : Context for 'APU' is selected.
22:09:54 INFO  : Sourcing of 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl' is done.
22:09:54 INFO  : 'ps7_init' command is executed.
22:09:54 INFO  : 'ps7_post_config' command is executed.
22:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:54 INFO  : The application 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}
fpga -file C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:54 INFO  : 'con' command is executed.
22:09:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:54 INFO  : Launch script is exported to file 'C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\ledsystem_AXILite_system\_ide\scripts\systemdebugger_ledsystem_axilite_system_standalone.tcl'
00:08:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\temp_xsdb_launch_script.tcl
12:10:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\temp_xsdb_launch_script.tcl
12:10:42 INFO  : XSCT server has started successfully.
12:10:42 INFO  : plnx-install-location is set to ''
12:10:42 INFO  : Successfully done setting XSCT server connection channel  
12:10:42 INFO  : Successfully done setting workspace for the tool. 
12:10:43 INFO  : Platform repository initialization has completed.
12:10:44 INFO  : Registering command handlers for Vitis TCF services
12:10:46 INFO  : Successfully done query RDI_DATADIR 
12:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A98FA' is selected.
12:16:58 INFO  : 'jtag frequency' command is executed.
12:16:58 INFO  : Context for 'APU' is selected.
12:16:59 INFO  : System reset is completed.
12:17:02 INFO  : 'after 3000' command is executed.
12:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}' command is executed.
12:17:03 INFO  : Device configured successfully with "C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit"
12:17:03 INFO  : Context for 'APU' is selected.
12:17:03 INFO  : Hardware design and registers information is loaded from 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:17:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:03 INFO  : Context for 'APU' is selected.
12:17:03 INFO  : Sourcing of 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl' is done.
12:17:03 INFO  : 'ps7_init' command is executed.
12:17:03 INFO  : 'ps7_post_config' command is executed.
12:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:03 INFO  : The application 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}
fpga -file C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:04 INFO  : 'con' command is executed.
12:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:04 INFO  : Launch script is exported to file 'C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\ledsystem_AXILite_system\_ide\scripts\systemdebugger_ledsystem_axilite_system_standalone.tcl'
14:05:23 INFO  : Checking for BSP changes to sync application flags for project 'ledsystem_AXILite'...
14:05:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:05:37 INFO  : Disconnected from the channel tcfchan#1.
14:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A98FA' is selected.
14:05:37 INFO  : 'jtag frequency' command is executed.
14:05:37 INFO  : Context for 'APU' is selected.
14:05:37 INFO  : System reset is completed.
14:05:40 INFO  : 'after 3000' command is executed.
14:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}' command is executed.
14:05:42 INFO  : Device configured successfully with "C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit"
14:05:42 INFO  : Context for 'APU' is selected.
14:05:44 INFO  : Hardware design and registers information is loaded from 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:44 INFO  : Context for 'APU' is selected.
14:05:44 INFO  : Sourcing of 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl' is done.
14:05:44 INFO  : 'ps7_init' command is executed.
14:05:44 INFO  : 'ps7_post_config' command is executed.
14:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:45 INFO  : The application 'C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A98FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A98FA-13722093-0"}
fpga -file C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:45 INFO  : 'con' command is executed.
14:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:45 INFO  : Launch script is exported to file 'C:\LocalWorkspace\EE277workspace\Lab2_2021v\VitisWorkspace\ledsystem_AXILite_system\_ide\scripts\systemdebugger_ledsystem_axilite_system_standalone.tcl'
15:44:24 INFO  : Disconnected from the channel tcfchan#3.
