INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sim_1/new/test_td4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_td4
