// vim : set fileencoding=utf-8 expandtab noai ts=4 sw=4 :
/// @addtogroup mmu_cache
/// @{
/// @file mmu_cache.h
/// Class definition of LEON2/3 cache-subsystem consisting of instruction cache,
/// data cache, i/d localrams and memory management unit. The mmu_cache class
/// provides two TLM slave sockets for connecting the cpu and an AHB master
/// interface for connecting the processor bus.
///
/// @date 2016-
/// @copyright All rights reserved.
///            Any reproduction, use, distribution or disclosure of this
///            program, without the express, prior written consent of the
///            authors is strictly prohibited.
/// @author Rolf Meyer
///

#ifndef MICROBLASE_H_
#define MICROBLASE_H_

#include "core/base/systemc.h"
#include "core/base/verbose.h"
#include "core/common/sr_param.h"
//#include <tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/tlm_fifo.h>

#include <math.h>

#include "core/common/socrocket.h"
#include "core/common/sr_signal.h"
#include "core/common/clkdevice.h"
#include "amba/amba.h"
#include "amba/ahbmaster.h"

#include "gaisler/leon3/mmucache/mmu_cache_base.h"
#include "gaisler/leon3/mmucache/localram.h"

// LEON3
#include "microblaze/microblaze/intunit/processor.hpp"
#include "core/trapgen/debugger/gdb_stub.hpp"
#include "core/sr_iss/intrinsics/intrinsicmanager.h"

/// @addtogroup mmu_cache MMU_Cache
/// @{


/// Top-level class of the memory sub-system for the TrapGen LEON3 simulator
class MicroBlaze :
  public mmu_cache_base,
  public core_microblaze_lt::MemoryInterface {

  typedef core_microblaze_lt::CoreMICROBLAZELT MICROBLAZE;
 public:

  GC_HAS_CALLBACKS();
  SC_HAS_PROCESS(MicroBlaze);
  SR_HAS_SIGNALS(MicroBlaze);
  // TLM sockets
  // -----------

  /// @brief Constructor of the top-level class of the memory sub-system (caches and mmu).
  MicroBlaze(
      ModuleName name = "",  ///< SystemC module name
      bool icen = true,                   ///< instruction cache enable
      uint32_t irepl = 1,                 ///< instruction cache replacement strategy
      uint32_t isets = 4,                 ///< number of instruction cache sets
      uint32_t ilinesize = 8,             ///< instruction cache line size (in bytes)
      uint32_t isetsize = 8,              ///< size of an instruction cache set (in kbytes)
      uint32_t isetlock = true,           ///< enable instruction cache locking
      uint32_t dcen = true,               ///< data cache enable
      uint32_t drepl = 1,                 ///< data cache replacement strategy
      uint32_t dsets = 2,                 ///< number of data cache sets
      uint32_t dlinesize = 4,             ///< data cache line size (in bytes)
      uint32_t dsetsize = 8,              ///< size of a data cache set (in kbytes)
      bool dsetlock = true,               ///< enable data cache locking
      bool dsnoop = true,                 ///< enable data cache snooping
      bool ilram = false,                 ///< enable instruction scratch pad
      uint32_t ilramsize = 0x000,         ///< size of the instruction scratch pad (in kbytes)
      uint32_t ilramstart = 0x000,        ///< start address of the instruction scratch pad
      uint32_t dlram = false,             ///< enable data scratch pad
      uint32_t dlramsize = 0x000,         ///< size of the data scratch pad (in kbytes)
      uint32_t dlramstart = 0x000,        ///< start address of the data scratch pad
      uint32_t cached = 0,                ///< fixed cacheability mask
      bool mmu_en = true,                 ///< mmu enable
      uint32_t itlb_num = 8,              ///< number of instruction TLBs
      uint32_t dtlb_num = 8,              ///< number of data TLBs
      uint32_t tlb_type = 0,              ///< split or shared instruction and data TLBs
      uint32_t tlb_rep = 1,               ///< TLB replacement strategy
      uint32_t mmupgsz = 0,               ///< MMU page size
      uint32_t hindex = 0,                ///< ID of the bus master
      bool pow_mon = false,               ///< Enable power monitoring
      AbstractionLayer ambaLayer = amba::amba_LT);  ///< Select LT or AT abstraction

      // Destructor
      ~MicroBlaze();
      void init_generics();
      void start_of_simulation();
      virtual void clkcng();
      gs::cnf::callback_return_type g_gdb_callback(gs::gs_param_base& changed_param, gs::cnf::callback_type reason);
      gs::cnf::callback_return_type g_history_callback(gs::gs_param_base& changed_param, gs::cnf::callback_type reason);
      gs::cnf::callback_return_type g_osemu_callback(gs::gs_param_base& changed_param, gs::cnf::callback_type reason) ;
      gs::cnf::callback_return_type g_args_callback(gs::gs_param_base& changed_param, gs::cnf::callback_type reason);

      virtual sc_dt::uint64 read_dword( const unsigned int & address, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual unsigned int read_word( const unsigned int & address , const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual unsigned short int read_half( const unsigned int & address, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual unsigned char read_byte( const unsigned int & address, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual unsigned int read_instr( const unsigned int & address, const unsigned int asi, const unsigned int flush) throw();
      virtual sc_dt::uint64 read_dword_dbg( const unsigned int & address ) throw();
      virtual unsigned int read_word_dbg( const unsigned int & address ) throw();
      virtual unsigned short int read_half_dbg( const unsigned int & address ) throw();
      virtual unsigned char read_byte_dbg( const unsigned int & address ) throw();
      virtual void write_dword( const unsigned int & address, sc_dt::uint64 datum, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual void write_word( const unsigned int & address, unsigned int datum, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual void write_half( const unsigned int & address, unsigned short int datum, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual void write_byte( const unsigned int & address, unsigned char datum, const unsigned int asi, const unsigned int flush, const unsigned int lock ) throw();
      virtual void write_dword_dbg( const unsigned int & address, sc_dt::uint64 datum ) throw();
      virtual void write_word_dbg( const unsigned int & address, unsigned int datum ) throw();
      virtual void write_half_dbg( const unsigned int & address, unsigned short int datum ) throw();
      virtual void write_byte_dbg( const unsigned int & address, unsigned char datum ) throw();
      virtual void lock();
      virtual void unlock();
      virtual void trigger_exception(unsigned int exception);

    MICROBLAZE cpu;
    GDBStub<uint32_t> *debugger;
    IntrinsicManager<uint32_t> m_intrinsics;

    sr_param<int> g_gdb;
    sr_param<std::string> g_history;
    sr_param<std::string> g_osemu;
    /// icache enable
    sr_param<bool> g_icen;
    sr_param<uint32_t> g_irepl;
    sr_param<uint32_t> g_isets;
    sr_param<uint32_t> g_ilinesize;
    sr_param<uint32_t> g_isetsize;
    sr_param<bool> g_isetlock;
    /// dcache enabled
    sr_param<bool> g_dcen;
    sr_param<uint32_t> g_drepl;
    sr_param<uint32_t> g_dsets;
    sr_param<uint32_t> g_dlinesize;
    sr_param<uint32_t> g_dsetsize;
    sr_param<bool> g_dsetlock;
    sr_param<bool> g_dsnoop;
    /// instruction scratchpad enabled
    sr_param<bool> g_ilram;

    sr_param<uint32_t> g_ilramsize;
    /// instruction scratchpad starting address
    sr_param<uint32_t> g_ilramstart;
    /// data scratchpad enabled
    sr_param<bool> g_dlram;
    sr_param<uint32_t> g_dlramsize;
    /// data scratchpad starting address
    sr_param<uint32_t> g_dlramstart;
    /// enables fixed cacheability mask
    sr_param<uint32_t> g_cached;
    /// mmu enabled
    sr_param<bool> g_mmu_en;
    sr_param<uint32_t> g_itlb_num;
    sr_param<uint32_t> g_dtlb_num;
    sr_param<uint32_t> g_tlb_type;
    sr_param<uint32_t> g_tlb_rep;
    sr_param<uint32_t> g_mmupgsz;
    //sr_param<uint32_t> g_hindex;
    sr_param<std::vector<std::string> > g_args;
    sr_param<std::string> g_stdout_filename;
};

#endif //__MMU_CACHE_H__
/// @}
