<root><simulation><result_generated_time />2023-05-16 17:50:12<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [200, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], []], [[], [('C', 8), ('K', 4)]], [], []]<I />[[[], [('K', 4)]], [[('OY', 25)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 25)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('OX', 5), ('FX', 3)], [('C', 4), ('K', 2), ('FY', 3), ('OX', 5), ('C', 16)], []]<I />[[('K', 3), ('OX', 5), ('FX', 3), ('C', 4), ('K', 2)], [('FY', 3), ('OX', 5), ('C', 16)], []]<O />[[('K', 3), ('OX', 5), ('FX', 3), ('C', 4)], [('K', 2), ('FY', 3), ('OX', 5), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [25.0, 5, 5, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [8.0, 12, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 884736, 884736], 'I': [480, 23040000, 23040000], 'O': [120, 120000, 120000], 'O_partial': [120, 120000, 0], 'O_final': [0, 0, 120000]}<actual_mem_utilization_individual />{'W': [0.14, 0.03, 0.0], 'I': [0.94, 0.69, 0.0], 'O': [0.23, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.72, 0.0], 'I': [0.94, 0.72, 0.0], 'O': [0.23, 0.72, 0.0]}<effective_mem_size_bit />{'W': [24, 55296, 884736], 'I': [480, 1440000, 23040000], 'O': [120, 120000, 120000], 'O_partial': [120, 120000, 0], 'O_final': [0, 0, 120000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 200, 1, 1], 'O': [800, 100, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [200, 200, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2764800, 552960], [552960, 110592], [110592, 0]]<I />[[5760000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(8625000, 8640000), (720000, 705000)], [(705000, 720000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(8625000, 8640000), (720000, 705000)], [(705000, 720000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[345600, 69120], [8640, 1728], [432, 0]]<I />[[720000, 360000], [45000, 45000], [11250, 0]]<O />[[(1078125, 1080000), (90000, 88125)], [(11016, 11250), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([1078125, 1080000], [90000, 88125]), ([11016, 11250], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />19353600</mac_count></basic_info><energy><total_energy />152093187.8<mem_energy_breakdown><W />[141.3, 1070.2, 575.4]<I />[373.2, 8918.4, 14983.3]<O />[818.4, 2229.6, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />967680.0<total />152064000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4998<utilization_without_data_loading />0.7643<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.6398<mac_utilize_temporal_without_data_loading />0.9783</mac_array_utilization><latency><latency_cycle_with_data_loading />135045<latency_cycle_without_data_loading />88312<ideal_computing_cycle />86400<data_loading><load_cycle_total />46733<load_cycle_individual />{'W': [5, 1728, 0], 'I': [188, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />1912<mem_stall_cycle_individual />{'W': [[-86399], [-84436, -76760], [-86400, -86400]], 'I': [[-86399], [-41108, 1912], [-86400, -86400]], 'O': [[-86400], [-85440, -75360], [-86166, -86341]]}<mem_stall_cycle_shared />{'W': [[-86399], [-84436, 1912], [0, 0]], 'I': [[-86399], [-41108, 1912], [0, 0]], 'O': [[-86400], [-85440, -75360], [-86166, -86341]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 884736, 884736], 'I': [480, 23040000, 23040000], 'O': [120, 120000, 120000], 'O_partial': [120, 120000, 0], 'O_final': [0, 0, 120000]}<data_size_each_level_total />{'W': [2304, 884736, 884736], 'I': [96000, 23040000, 23040000], 'O': [12000, 120000, 120000]}<loop_cycles_each_level />{'W': [45, 86400, 86400], 'I': [360, 86400, 86400], 'O': [180, 86400, 86400]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [12, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 10.2]], 'I': [[8.0, 1.3], [266.7, 266.7], [266.7, 266.7]], 'O': [[8.0, 0.7], [66.7, 1.4], [1.4, 1.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 10.2]], 'I': [[8.0, 2.7], [533.3, 266.7], [266.7, 266.7]], 'O': [[8.0, 8.0], [800.0, 22.2], [22.2, 1.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 0]], 'I': [[8.0, 2.7], [533.3, 266.7], [266.7, 0]], 'O': [[8.0, 0.7], [66.7, 1.4], [1.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [652.6, 343.6], [276.9, 1.4]], 'I': [[8.0, 2.7], [652.6, 343.6], [276.9, 1.4]], 'O': [[8.0, 0.7], [652.6, 343.6], [276.9, 1.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 86400], [45, 45, 1920], [86400, 86400, 1]], 'I': [[1, 1, 86400], [180, 360, 240], [86400, 86400, 1]], 'O': [[1, 1, 86400], [180, 180, 480], [86400, 86400, 1]]}<trans_time_real />{'W': [[0, 1, 86400], [[1, 45, 1920], [4, 45, 1920]], [[1728, 86400, 1], [432, 86400, 1]]], 'I': [[0, 1, 86400], [[8, 360, 240], [188, 360, 240]], [[45000, 86400, 1], [11250, 86400, 1]]], 'O': [[0, 1, 86400], [[2, 180, 480], [23, 180, 480]], [[234, 86400, 1], [59, 86400, 1]]]}<single_stall_cycle />{'W': [[-1], [-44, -40], [-84672, -85968]], 'I': [[-1], [-172, 8], [-41400, -75150]], 'O': [[-1], [-178, -157], [-86166, -86341]]}<single_stall_count />{'W': [86399, 1919, 0], 'I': [86399, 239, 0], 'O': [86400, 480, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [7676, 0], 'I': [43020, 0], 'O': [11040, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-86400, -86400], [-86166, -86400]], 1: [[-24664, -86400], [-75360, -86166]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>