// Seed: 2631433929
module module_0 #(
    parameter id_11 = 32'd34,
    parameter id_4  = 32'd3,
    parameter id_9  = 32'd25
) (
    input tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    output supply1 id_3,
    output wire _id_4,
    output supply0 id_5,
    output tri id_6
    , id_13,
    output tri0 id_7,
    output wand id_8,
    input wire _id_9,
    input wire id_10,
    input tri0 _id_11
);
  wire id_14;
  assign module_1.id_11 = 0;
  logic [id_4  |  id_9 : id_11] id_15;
  ;
  assign id_7 = "" == 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd90,
    parameter id_12 = 32'd95,
    parameter id_14 = 32'd26,
    parameter id_17 = 32'd66,
    parameter id_5  = 32'd84
) (
    output wor id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 _id_5
    , _id_11,
    output logic id_6,
    output wor id_7,
    output wor id_8,
    input wand id_9
);
  wire _id_12;
  wire [id_11 : -1 'b0] id_13;
  localparam id_14 = -1;
  always @(posedge 1) id_6 = -1;
  wire [{  id_5  ,  id_11  } : id_5] id_15;
  logic id_16 = id_12;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8,
      id_7,
      id_14,
      id_8,
      id_7,
      id_7,
      id_3,
      id_14,
      id_1,
      id_14
  );
  wire _id_17;
  logic [-1 : 1] id_18;
  ;
  wire [id_14 : 1] id_19;
  assign id_3 = ~id_16;
  wire [id_12 : id_17  !=?  -1] id_20, id_21, id_22;
endmodule
