Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 27 13:27:37 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.499        0.000                      0                 3764        0.048        0.000                      0                 3764        4.500        0.000                       0                   863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.566        0.000                      0                   38        0.244        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.499        0.000                      0                 3565        0.048        0.000                      0                 3565        9.750        0.000                       0                   841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              4.601        0.000                      0                  161       11.781        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.893ns (38.091%)  route 3.077ns (61.909%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.885    10.039    led_display_memory/clear
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.429    14.605    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.893ns (38.091%)  route 3.077ns (61.909%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.885    10.039    led_display_memory/clear
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.429    14.605    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.893ns (38.091%)  route 3.077ns (61.909%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.885    10.039    led_display_memory/clear
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.429    14.605    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.893ns (38.091%)  route 3.077ns (61.909%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.885    10.039    led_display_memory/clear
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.429    14.605    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.893ns (39.203%)  route 2.936ns (60.797%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.744     9.898    led_display_memory/clear
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.429    14.585    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.893ns (39.203%)  route 2.936ns (60.797%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.744     9.898    led_display_memory/clear
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.429    14.585    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.893ns (39.203%)  route 2.936ns (60.797%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.744     9.898    led_display_memory/clear
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.429    14.585    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.893ns (39.203%)  route 2.936ns (60.797%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.744     9.898    led_display_memory/clear
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.429    14.585    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.893ns (39.622%)  route 2.885ns (60.378%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.693     9.847    led_display_memory/clear
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.429    14.586    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.893ns (39.622%)  route 2.885ns (60.378%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.548     5.069    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.647     6.172    led_display_memory/divider_reg[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.752 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.752    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.866    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.179 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.100     8.279    led_display_memory/digit_select_reg[1]_i_5_n_4
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.585 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.444     9.030    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.693     9.847    led_display_memory/clear
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.429    14.586    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.748    led_display_memory/digit_select[0]
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.042     1.790 r  led_display_memory/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    led_display_memory/digit_select[1]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.823     1.950    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.107     1.546    led_display_memory/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.748    led_display_memory/digit_select[0]
    SLICE_X33Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  led_display_memory/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    led_display_memory/digit_select[0]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.823     1.950    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091     1.530    led_display_memory/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.133     1.712    led_display_memory/divider_reg[14]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_display_memory/divider_reg[10]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.133     1.710    led_display_memory/divider_reg[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.821    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     1.946    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.133     1.710    led_display_memory/divider_reg[6]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.820     1.947    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.133     1.712    led_display_memory/divider_reg[14]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.856 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_display_memory/divider_reg[10]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.855 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.133     1.710    led_display_memory/divider_reg[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.854 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.854    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     1.946    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.133     1.710    led_display_memory/divider_reg[6]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.854 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.820     1.947    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y31   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y31   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y30   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y30   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   led_display_memory/divider_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   led_display_memory/divider_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   led_display_memory/divider_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   console_display/timing/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   led_display_memory/digit_select_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.386ns (18.763%)  route 6.001ns (81.237%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 15.933 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 f  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.931     8.676    dp_0/decode_r/sys_rst_i
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.800 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          0.852     9.653    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     9.777 r  dp_0/fetch_r/rd_reg_data1[15]_i_7/O
                         net (fo=1, routed)           0.417    10.194    dp_0/fetch_r/rd_reg_data1[15]_i_7_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.850    11.168    dp_0/fetch_r/rd_reg_data1_reg[15]_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.292 f  dp_0/fetch_r/stall_count[1]_i_4/O
                         net (fo=1, routed)           0.680    11.972    dp_0/decode_r/rd_reg_write_index_reg[1]_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    12.096 r  dp_0/decode_r/stall_count[1]_i_2/O
                         net (fo=3, routed)           0.597    12.693    dp_0/hazard_detect/rd_write_back_ctl_reg[reg_write]
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.817 r  dp_0/hazard_detect/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.817    dp_0/hazard_detect/stall_count[0]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.436    15.933    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.320    
                         clock uncertainty           -0.035    16.284    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.032    16.316    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 1.386ns (18.800%)  route 5.986ns (81.200%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 15.933 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 f  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.931     8.676    dp_0/decode_r/sys_rst_i
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.800 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          0.852     9.653    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     9.777 r  dp_0/fetch_r/rd_reg_data1[15]_i_7/O
                         net (fo=1, routed)           0.417    10.194    dp_0/fetch_r/rd_reg_data1[15]_i_7_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.850    11.168    dp_0/fetch_r/rd_reg_data1_reg[15]_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.292 f  dp_0/fetch_r/stall_count[1]_i_4/O
                         net (fo=1, routed)           0.680    11.972    dp_0/decode_r/rd_reg_write_index_reg[1]_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124    12.096 r  dp_0/decode_r/stall_count[1]_i_2/O
                         net (fo=3, routed)           0.582    12.678    dp_0/hazard_detect/rd_write_back_ctl_reg[reg_write]
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  dp_0/hazard_detect/stall_count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.802    dp_0/hazard_detect/stall_count[1]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.436    15.933    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.320    
                         clock uncertainty           -0.035    16.284    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.032    16.316    dp_0/hazard_detect/stall_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 1.582ns (21.498%)  route 5.777ns (78.502%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 15.933 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 f  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.931     8.676    dp_0/decode_r/sys_rst_i
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.800 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          0.868     9.669    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.793 r  dp_0/fetch_r/rd_reg_data2[15]_i_6/O
                         net (fo=22, routed)          1.131    10.924    dp_0/fetch_r/rd_reg_data2_reg[1]
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.048 r  dp_0/fetch_r/stall_count[0]_i_7/O
                         net (fo=1, routed)           0.425    11.473    dp_0/decode_r/rd_reg_write_index_reg[1]_1
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.116    11.589 f  dp_0/decode_r/stall_count[0]_i_5/O
                         net (fo=2, routed)           0.446    12.034    dp_0/fetch_r/rd_memory_ctl_reg[memory_read]
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.328    12.362 r  dp_0/fetch_r/stall_pipeline_low_i_2/O
                         net (fo=1, routed)           0.303    12.665    dp_0/hazard_detect/rd_instruction_reg[12]
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.789 r  dp_0/hazard_detect/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    12.789    dp_0/hazard_detect/stall_pipeline_low_i_1_n_0
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.436    15.933    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              0.387    16.320    
                         clock uncertainty           -0.035    16.284    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.032    16.316    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.952ns  (logic 1.048ns (17.608%)  route 4.904ns (82.392%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.236    19.284    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.408 r  dp_0/fetch_r/rd_reg_data1[15]_i_10/O
                         net (fo=34, routed)          1.662    21.070    dp_0/Register_File_inst/rd_instruction_reg[14]
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.194 r  dp_0/Register_File_inst/rd_reg_data1[1]_i_3/O
                         net (fo=1, routed)           0.000    21.194    dp_0/Register_File_inst/rd_reg_data1[1]_i_3_n_0
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    21.411 r  dp_0/Register_File_inst/rd_reg_data1_reg[1]_i_1/O
                         net (fo=8, routed)           0.971    22.382    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][1]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.382    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.892ns  (logic 1.048ns (17.788%)  route 4.844ns (82.212%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.236    19.284    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.408 r  dp_0/fetch_r/rd_reg_data1[15]_i_10/O
                         net (fo=34, routed)          1.616    21.024    dp_0/Register_File_inst/rd_instruction_reg[14]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.124    21.148 r  dp_0/Register_File_inst/rd_reg_data1[3]_i_3/O
                         net (fo=1, routed)           0.000    21.148    dp_0/Register_File_inst/rd_reg_data1[3]_i_3_n_0
    SLICE_X40Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    21.365 r  dp_0/Register_File_inst/rd_reg_data1_reg[3]_i_1/O
                         net (fo=8, routed)           0.957    22.322    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][3]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.322    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.762ns  (logic 1.048ns (18.190%)  route 4.714ns (81.810%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.236    19.284    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.408 r  dp_0/fetch_r/rd_reg_data1[15]_i_10/O
                         net (fo=34, routed)          1.473    20.881    dp_0/Register_File_inst/rd_instruction_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.005 r  dp_0/Register_File_inst/rd_reg_data1[0]_i_3/O
                         net (fo=1, routed)           0.000    21.005    dp_0/Register_File_inst/rd_reg_data1[0]_i_3_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.222 r  dp_0/Register_File_inst/rd_reg_data1_reg[0]_i_1/O
                         net (fo=5, routed)           0.969    22.192    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][0]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.191    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.750ns  (logic 1.048ns (18.226%)  route 4.702ns (81.774%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.236    19.284    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.408 r  dp_0/fetch_r/rd_reg_data1[15]_i_10/O
                         net (fo=34, routed)          1.573    20.981    dp_0/Register_File_inst/rd_instruction_reg[14]
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.105 r  dp_0/Register_File_inst/rd_reg_data1[2]_i_3/O
                         net (fo=1, routed)           0.000    21.105    dp_0/Register_File_inst/rd_reg_data1[2]_i_3_n_0
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    21.322 r  dp_0/Register_File_inst/rd_reg_data1_reg[2]_i_1/O
                         net (fo=8, routed)           0.858    22.180    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][2]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.180    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.746ns  (logic 1.043ns (18.151%)  route 4.703ns (81.849%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.066    19.114    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.238 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=34, routed)          1.623    20.861    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124    20.985 r  dp_0/Register_File_inst/rd_reg_data1[12]_i_2/O
                         net (fo=1, routed)           0.000    20.985    dp_0/Register_File_inst/rd_reg_data1[12]_i_2_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    21.197 r  dp_0/Register_File_inst/rd_reg_data1_reg[12]_i_1/O
                         net (fo=5, routed)           0.979    22.176    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][12]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.176    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.719ns  (logic 1.048ns (18.324%)  route 4.671ns (81.676%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.066    19.114    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.238 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=34, routed)          1.348    20.586    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.710 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    20.710    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    20.927 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.222    22.149    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.719ns  (logic 1.048ns (18.324%)  route 4.671ns (81.676%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 27.038 - 22.000 ) 
    Source Clock Delay      (SCD):    5.430ns = ( 16.430 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553    16.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.459    16.889 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.035    17.924    dp_0/decode_r/E[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    18.048 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.066    19.114    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.238 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=34, routed)          1.348    20.586    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.710 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    20.710    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    20.927 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.222    22.149    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.541    27.038    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.380    27.418    
                         clock uncertainty           -0.035    27.383    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_reg_data2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_reg_data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.365%)  route 0.236ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  dp_0/decode_r/rd_reg_data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/decode_r/rd_reg_data2_reg[3]/Q
                         net (fo=11, routed)          0.236     2.201    dp_0/execute_r/rd_reg_data2_reg[15]_0[3]
    SLICE_X33Y38         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.830     2.425    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[3]/C
                         clock pessimism             -0.339     2.086    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.066     2.152    dp_0/execute_r/rd_reg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_reg_data2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_reg_data2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.912%)  route 0.252ns (64.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  dp_0/decode_r/rd_reg_data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/decode_r/rd_reg_data2_reg[2]/Q
                         net (fo=11, routed)          0.252     2.216    dp_0/execute_r/rd_reg_data2_reg[15]_0[2]
    SLICE_X35Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.826     2.421    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[2]/C
                         clock pessimism             -0.339     2.082    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.070     2.152    dp_0/execute_r/rd_reg_data2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_inport_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_inport_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.437%)  route 0.246ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.565     1.827    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  dp_0/execute_r/rd_inport_data_reg[10]/Q
                         net (fo=2, routed)           0.246     2.213    dp_0/mem_r/rd_inport_data_reg[15]_0[4]
    SLICE_X14Y43         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.836     2.431    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[10]/C
                         clock pessimism             -0.334     2.097    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.052     2.149    dp_0/mem_r/rd_inport_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_instruction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.605%)  route 0.231ns (55.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.824    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  dp_0/fetch_r/rd_instruction_reg[0]/Q
                         net (fo=9, routed)           0.231     2.195    dp_0/hazard_detect/rd_instruction_reg[15]_0[0]
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.240 r  dp_0/hazard_detect/rd_instruction[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.240    dp_0/decode_r/stall_pipeline_low_reg_0[0]
    SLICE_X37Y57         FDRE                                         r  dp_0/decode_r/rd_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.828     2.424    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  dp_0/decode_r/rd_instruction_reg[0]/C
                         clock pessimism             -0.339     2.085    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.091     2.176    dp_0/decode_r/rd_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_immidate_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_immidate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.340%)  route 0.243ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.564     1.825    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dp_0/decode_r/rd_immidate_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  dp_0/decode_r/rd_immidate_reg[14]/Q
                         net (fo=5, routed)           0.243     2.232    dp_0/execute_r/rd_immidate_reg[15]_1[14]
    SLICE_X29Y48         FDRE                                         r  dp_0/execute_r/rd_immidate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.834     2.429    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  dp_0/execute_r/rd_immidate_reg[14]/C
                         clock pessimism             -0.339     2.090    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.070     2.160    dp_0/execute_r/rd_immidate_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_reg_data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_reg_data2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.863%)  route 0.263ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  dp_0/decode_r/rd_reg_data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/decode_r/rd_reg_data2_reg[4]/Q
                         net (fo=6, routed)           0.263     2.228    dp_0/execute_r/rd_reg_data2_reg[15]_0[4]
    SLICE_X35Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.826     2.421    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[4]/C
                         clock pessimism             -0.339     2.082    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.066     2.148    dp_0/execute_r/rd_reg_data2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_reg_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_reg_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.130%)  route 0.272ns (65.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/decode_r/rd_reg_data1_reg[0]/Q
                         net (fo=18, routed)          0.272     2.237    dp_0/execute_r/rd_reg_data1_reg[15]_0[0]
    SLICE_X32Y39         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.830     2.425    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[0]/C
                         clock pessimism             -0.339     2.086    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.070     2.156    dp_0/execute_r/rd_reg_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.283%)  route 0.283ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/execute_r/rd_reg_data1_reg[2]/Q
                         net (fo=389, routed)         0.283     2.247    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/A1
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.830     2.425    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/WCLK
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK
                         clock pessimism             -0.568     1.857    
    SLICE_X34Y41         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.166    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.283%)  route 0.283ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/execute_r/rd_reg_data1_reg[2]/Q
                         net (fo=389, routed)         0.283     2.247    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/A1
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.830     2.425    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/WCLK
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/CLK
                         clock pessimism             -0.568     1.857    
    SLICE_X34Y41         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.166    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.283%)  route 0.283ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.823    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/execute_r/rd_reg_data1_reg[2]/Q
                         net (fo=389, routed)         0.283     2.247    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/A1
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.830     2.425    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/WCLK
    SLICE_X34Y41         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH/CLK
                         clock pessimism             -0.568     1.857    
    SLICE_X34Y41         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.166    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X38Y59   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X38Y59   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y58   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y58   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X38Y59   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y58   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X37Y51   dp_0/execute_r/rd_pc_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X37Y53   dp_0/execute_r/rd_pc_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X37Y53   dp_0/execute_r/rd_pc_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_11_11/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_11_11/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_11_11/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_11_11/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y29   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y29   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y36   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X34Y36   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y33   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[8]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.642ns (10.814%)  route 5.295ns (89.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.621    11.367    dp_0/out_r/sys_rst_i
    SLICE_X14Y31         FDCE                                         f  dp_0/out_r/out_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.440    15.938    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X14Y31         FDCE                                         r  dp_0/out_r/out_i_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.317    
                         clock uncertainty           -0.035    16.282    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    15.968    dp_0/out_r/out_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.642ns (11.231%)  route 5.074ns (88.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 15.944 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.401    11.146    dp_0/out_r/sys_rst_i
    SLICE_X28Y42         FDCE                                         f  dp_0/out_r/out_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.446    15.944    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y42         FDCE                                         r  dp_0/out_r/out_i_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.323    
                         clock uncertainty           -0.035    16.288    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/out_r/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.642ns (11.077%)  route 5.154ns (88.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 15.940 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.480    11.226    dp_0/out_r/sys_rst_i
    SLICE_X14Y32         FDCE                                         f  dp_0/out_r/out_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.442    15.940    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  dp_0/out_r/out_i_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.319    
                         clock uncertainty           -0.035    16.284    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.314    15.970    dp_0/out_r/out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.642ns (11.077%)  route 5.154ns (88.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 15.940 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.480    11.226    dp_0/out_r/sys_rst_i
    SLICE_X14Y32         FDCE                                         f  dp_0/out_r/out_i_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.442    15.940    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  dp_0/out_r/out_i_reg[0]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.380    16.319    
                         clock uncertainty           -0.035    16.284    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.314    15.970    dp_0/out_r/out_i_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.642ns (11.290%)  route 5.045ns (88.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 15.947 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.371    11.117    dp_0/Register_File_inst/sys_rst_i
    SLICE_X48Y39         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.449    15.947    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y39         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.326    
                         clock uncertainty           -0.035    16.291    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.402    15.889    dp_0/Register_File_inst/reg_file_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.889    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.642ns (11.290%)  route 5.045ns (88.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 15.947 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.371    11.117    dp_0/Register_File_inst/sys_rst_i
    SLICE_X48Y39         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.449    15.947    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y39         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.326    
                         clock uncertainty           -0.035    16.291    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.402    15.889    dp_0/Register_File_inst/reg_file_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.889    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][11]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.642ns (11.754%)  route 4.820ns (88.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 15.944 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.147    10.892    dp_0/Register_File_inst/sys_rst_i
    SLICE_X47Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.446    15.944    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][11]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.323    
                         clock uncertainty           -0.035    16.288    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][11]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][8]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.642ns (11.754%)  route 4.820ns (88.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 15.944 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.147    10.892    dp_0/Register_File_inst/sys_rst_i
    SLICE_X47Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.446    15.944    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][8]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.323    
                         clock uncertainty           -0.035    16.288    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][8]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.642ns (11.846%)  route 4.777ns (88.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 15.948 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.104    10.849    dp_0/Register_File_inst/sys_rst_i
    SLICE_X48Y42         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.450    15.948    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y42         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][10]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.327    
                         clock uncertainty           -0.035    16.292    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.402    15.890    dp_0/Register_File_inst/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.642ns (11.846%)  route 4.777ns (88.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 15.948 - 11.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.430    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  ctrl_0/state_reg[1]/Q
                         net (fo=64, routed)          1.673     7.621    ctrl_0/state[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.745 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         3.104    10.849    dp_0/Register_File_inst/sys_rst_i
    SLICE_X48Y42         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.450    15.948    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y42         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][9]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.327    
                         clock uncertainty           -0.035    16.292    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.402    15.890    dp_0/Register_File_inst/reg_file_reg[5][9]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  5.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.781ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[5]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.998ns  (logic 0.209ns (20.938%)  route 0.789ns (79.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.470    24.821    dp_0/immconcat/sys_rst_i
    SLICE_X47Y51         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833    13.428    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.089    
                         clock uncertainty            0.035    13.125    
    SLICE_X47Y51         FDCE (Remov_fdce_C_CLR)     -0.085    13.040    dp_0/immconcat/imm_last_i_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.040    
                         arrival time                          24.821    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.781ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[6]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.998ns  (logic 0.209ns (20.938%)  route 0.789ns (79.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.470    24.821    dp_0/immconcat/sys_rst_i
    SLICE_X47Y51         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833    13.428    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.089    
                         clock uncertainty            0.035    13.125    
    SLICE_X47Y51         FDCE (Remov_fdce_C_CLR)     -0.085    13.040    dp_0/immconcat/imm_last_i_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.040    
                         arrival time                          24.821    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.792ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.752%)  route 0.798ns (79.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 13.426 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.479    24.830    dp_0/out_r/sys_rst_i
    SLICE_X43Y55         FDCE                                         f  dp_0/out_r/out_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.831    13.426    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  dp_0/out_r/out_i_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.087    
                         clock uncertainty            0.035    13.123    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.085    13.038    dp_0/out_r/out_i_reg[12]
  -------------------------------------------------------------------
                         required time                        -13.038    
                         arrival time                          24.830    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.792ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.752%)  route 0.798ns (79.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 13.426 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.479    24.830    dp_0/out_r/sys_rst_i
    SLICE_X43Y55         FDCE                                         f  dp_0/out_r/out_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.831    13.426    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  dp_0/out_r/out_i_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.087    
                         clock uncertainty            0.035    13.123    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.085    13.038    dp_0/out_r/out_i_reg[13]
  -------------------------------------------------------------------
                         required time                        -13.038    
                         arrival time                          24.830    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.792ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.752%)  route 0.798ns (79.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 13.426 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.479    24.830    dp_0/out_r/sys_rst_i
    SLICE_X43Y55         FDCE                                         f  dp_0/out_r/out_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.831    13.426    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  dp_0/out_r/out_i_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.087    
                         clock uncertainty            0.035    13.123    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.085    13.038    dp_0/out_r/out_i_reg[14]
  -------------------------------------------------------------------
                         required time                        -13.038    
                         arrival time                          24.830    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.792ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[15]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.752%)  route 0.798ns (79.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 13.426 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.479    24.830    dp_0/out_r/sys_rst_i
    SLICE_X43Y55         FDCE                                         f  dp_0/out_r/out_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.831    13.426    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  dp_0/out_r/out_i_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.087    
                         clock uncertainty            0.035    13.123    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.085    13.038    dp_0/out_r/out_i_reg[15]
  -------------------------------------------------------------------
                         required time                        -13.038    
                         arrival time                          24.830    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.910ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[4]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.129ns  (logic 0.209ns (18.513%)  route 0.920ns (81.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.601    24.951    dp_0/immconcat/sys_rst_i
    SLICE_X49Y51         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.834    13.430    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y51         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X49Y51         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/immconcat/imm_last_i_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.951    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.914ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[10]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.442%)  route 0.924ns (81.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.605    24.956    dp_0/immconcat/sys_rst_i
    SLICE_X48Y51         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.834    13.430    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X48Y51         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/immconcat/imm_last_i_reg[10]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.956    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             11.914ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[2]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.442%)  route 0.924ns (81.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.605    24.956    dp_0/immconcat/sys_rst_i
    SLICE_X48Y51         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.834    13.430    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X48Y51         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/immconcat/imm_last_i_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.956    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             11.932ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.157%)  route 0.942ns (81.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 23.823 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.823    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    23.986 r  ctrl_0/state_reg[0]/Q
                         net (fo=61, routed)          0.319    24.306    ctrl_0/state[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.045    24.351 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=441, routed)         0.623    24.974    dp_0/immconcat/sys_rst_i
    SLICE_X49Y52         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.834    13.430    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X49Y52         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/immconcat/imm_last_i_reg[11]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.974    
  -------------------------------------------------------------------
                         slack                                 11.932    





