

================================================================
== Vivado HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Mon Jul  3 14:34:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   25|   25|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_read = call double @_ssdm_op_Read.ap_auto.double(double %exp) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320]   --->   Operation 27 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %exp_read to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:325]   --->   Operation 28 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:325]   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:325]   --->   Operation 30 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_36 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:325]   --->   Operation 31 'trunc' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.88ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:363]   --->   Operation 32 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln833_1 = icmp eq i11 %tmp_V, -1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 33 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.89ns)   --->   "%icmp_ln833_2 = icmp eq i52 %p_Val2_36, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 34 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833_1, %icmp_ln833_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 35 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln837 = icmp ne i52 %p_Val2_36, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375]   --->   Operation 36 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln18_1 = and i1 %icmp_ln833_1, %icmp_ln837" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375]   --->   Operation 37 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.90ns)   --->   "br i1 %icmp_ln833, label %5, label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.90>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln415_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %and_ln18_1)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:415]   --->   Operation 39 'bitconcatenate' 'or_ln415_1' <Predicate = (!icmp_ln833)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln415 = icmp eq i32 %or_ln415_1, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:415]   --->   Operation 40 'icmp' 'icmp_ln415' <Predicate = (!icmp_ln833)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.90ns)   --->   "br i1 %icmp_ln415, label %._crit_edge11, label %5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:415]   --->   Operation 41 'br' <Predicate = (!icmp_ln833)> <Delay = 1.90>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%xor_ln936 = xor i1 %p_Result_s, true" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:442]   --->   Operation 42 'xor' 'xor_ln936' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%y_is_pinf = and i1 %and_ln18, %xor_ln936" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:442]   --->   Operation 43 'and' 'y_is_pinf' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%y_is_ninf = and i1 %and_ln18, %p_Result_s" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 44 'and' 'y_is_ninf' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%or_ln460_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %y_is_pinf)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 45 'bitconcatenate' 'or_ln460_2' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln460 = icmp eq i32 %or_ln460_2, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 46 'icmp' 'icmp_ln460' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.90ns)   --->   "br i1 %icmp_ln460, label %1, label %5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 47 'br' <Predicate = (!icmp_ln833 & icmp_ln415)> <Delay = 1.90>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln467_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %y_is_ninf)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 48 'bitconcatenate' 'or_ln467_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln467 = icmp eq i32 %or_ln467_2, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 49 'icmp' 'icmp_ln467' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_15 = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %p_Val2_36)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 50 'bitconcatenate' 'p_Result_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.26ns)   --->   "%e_frac_V = sub i54 0, %p_Result_15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 51 'sub' 'e_frac_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.94ns)   --->   "%e_frac_V_2 = select i1 %p_Result_s, i54 %e_frac_V, i54 %p_Result_15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 52 'select' 'e_frac_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 53 [1/1] (1.90ns)   --->   "br i1 %icmp_ln467, label %_ZNK13ap_fixed_baseILi79ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv, label %5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 53 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460)> <Delay = 1.90>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i54 %e_frac_V_2 to i122" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 54 'sext' 'sext_ln657' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_2 : Operation 55 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i122 204580938323242490556, %sext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 55 'mul' 'm_frac_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 56 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i122 204580938323242490556, %sext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 56 'mul' 'm_frac_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 57 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i122 204580938323242490556, %sext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 57 'mul' 'm_frac_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 58 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i122 204580938323242490556, %sext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 58 'mul' 'm_frac_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 59 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i122 204580938323242490556, %sext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 59 'mul' 'm_frac_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:335]   --->   Operation 60 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.63ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:335]   --->   Operation 61 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln657_2 = sext i122 %m_frac_l_V to i131" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 62 'sext' 'sext_ln657_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 63 'bitselect' 'isNeg' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.63ns)   --->   "%ush_1 = sub i11 1023, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 64 'sub' 'ush_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %ush_1 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 65 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311_1, i12 %m_exp" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 66 'select' 'ush' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i12 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 67 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_2 to i131" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 68 'zext' 'zext_ln1287' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_2 to i122" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 69 'zext' 'zext_ln1287_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V = ashr i122 %m_frac_l_V, %zext_ln1287_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 70 'ashr' 'r_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V_1 = shl i131 %sext_ln657_2, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 71 'shl' 'r_V_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1312 = sext i122 %r_V to i130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 72 'sext' 'sext_ln1312' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%trunc_ln1312 = trunc i131 %r_V_1 to i130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 73 'trunc' 'trunc_ln1312' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (4.89ns) (out node of the LUT)   --->   "%m_fix_l_V = select i1 %isNeg, i130 %sext_ln1312, i130 %trunc_ln1312" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 74 'select' 'm_fix_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.39>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i122 %m_frac_l_V to i130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 75 'sext' 'sext_ln657_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%sext_ln1311 = sext i11 %ush_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 76 'sext' 'sext_ln1311' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_2 to i130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:575]   --->   Operation 77 'zext' 'zext_ln1253' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_2 = shl i130 %m_fix_l_V, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:575]   --->   Operation 78 'shl' 'r_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_3 = ashr i130 %m_fix_l_V, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:575]   --->   Operation 79 'ashr' 'r_V_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (4.89ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:575]   --->   Operation 80 'select' 'r_V_13' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 81 'bitselect' 'tmp_4' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%zext_ln1285 = zext i32 %sext_ln1311 to i122" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:582]   --->   Operation 82 'zext' 'zext_ln1285' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%r_V_5 = ashr i122 %m_frac_l_V, %zext_ln1285" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:582]   --->   Operation 83 'ashr' 'r_V_5' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%sext_ln581 = sext i122 %r_V_5 to i130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 84 'sext' 'sext_ln581' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln581 = select i1 %tmp_4, i130 %sext_ln581, i130 %m_fix_l_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 85 'select' 'select_ln581' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%m_fix_V = call i71 @_ssdm_op_PartSelect.i71.i130.i32.i32(i130 %select_ln581, i32 59, i32 129)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 86 'partselect' 'm_fix_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i130.i32.i32(i130 %select_ln581, i32 114, i32 129)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:584]   --->   Operation 87 'partselect' 'm_fix_hi_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %select_ln581, i32 129)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:589]   --->   Operation 88 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.99ns)   --->   "%icmp_ln657 = icmp sgt i12 %m_exp, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 89 'icmp' 'icmp_ln657' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln657, label %2, label %3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 90 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.49ns)   --->   "%icmp_ln657_1 = icmp ne i130 %r_V_13, %sext_ln657_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 91 'icmp' 'icmp_ln657_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657)> <Delay = 3.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.51>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_6 = sext i16 %m_fix_hi_V to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 92 'sext' 'r_V_6' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_14 = mul i31 23637, %r_V_6" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 93 'mul' 'r_V_14' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_16, i18 -131072)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 94 'bitconcatenate' 'rhs_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i19 %rhs_V to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 95 'sext' 'sext_ln682' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2 = add i31 %sext_ln682, %r_V_14" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 96 'add' 'ret_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_2, i32 18, i32 30)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_2, i32 30)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 98 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_2 to i18" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 99 'trunc' 'trunc_ln805' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp eq i18 %trunc_ln805, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 100 'icmp' 'icmp_ln805' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (1.67ns)   --->   "%add_ln805 = add i13 1, %tmp_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 101 'add' 'add_ln805' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i13 %tmp_1, i13 %add_ln805" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 102 'select' 'select_ln805' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_8, i13 %select_ln805, i13 %tmp_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 103 'select' 'r_exp_V_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i13 %r_exp_V_3 to i83" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 104 'sext' 'sext_ln1070' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_10 : Operation 105 [5/5] (6.97ns)   --->   "%r_V_15 = mul i83 1636647506585939924452, %sext_ln1070" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 105 'mul' 'r_V_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 106 [4/5] (6.97ns)   --->   "%r_V_15 = mul i83 1636647506585939924452, %sext_ln1070" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 106 'mul' 'r_V_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 107 [3/5] (6.97ns)   --->   "%r_V_15 = mul i83 1636647506585939924452, %sext_ln1070" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 107 'mul' 'r_V_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 108 [2/5] (6.97ns)   --->   "%r_V_15 = mul i83 1636647506585939924452, %sext_ln1070" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 108 'mul' 'r_V_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 109 [1/5] (6.97ns)   --->   "%r_V_15 = mul i83 1636647506585939924452, %sext_ln1070" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 109 'mul' 'r_V_15' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%m_fix_a_V = call i71 @_ssdm_op_PartSelect.i71.i83.i32.i32(i83 %r_V_15, i32 12, i32 82)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:597]   --->   Operation 110 'partselect' 'm_fix_a_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %m_fix_V to i72" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:603]   --->   Operation 111 'sext' 'lhs_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i71 %m_fix_a_V to i72" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:603]   --->   Operation 112 'sext' 'rhs_V_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (3.72ns)   --->   "%ret_V_3 = sub nsw i72 %lhs_V, %rhs_V_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:603]   --->   Operation 113 'sub' 'ret_V_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_3, i32 51, i32 58)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 114 'partselect' 'm_diff_hi_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_3, i32 43, i32 50)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:259->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 115 'partselect' 'Z2_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_3, i32 35, i32 42)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:261->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 116 'partselect' 'Z3_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%Z4_V = trunc i72 %ret_V_3 to i35" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:262->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 117 'trunc' 'Z4_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %ret_V_3, i32 27, i32 34)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:277->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 118 'partselect' 'Z4_ind_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %Z4_ind_V to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 119 'zext' 'zext_ln498' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_5 = getelementptr [256 x i26]* @pow_reduce_anonymo, i64 0, i64 %zext_ln498" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 120 'getelementptr' 'pow_reduce_anonymo_5' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (3.25ns)   --->   "%pow_reduce_anonymo_6 = load i26* %pow_reduce_anonymo_5, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 121 'load' 'pow_reduce_anonymo_6' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i8 %Z3_V to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:283->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 122 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_7 = getelementptr [256 x i26]* @pow_reduce_anonymo, i64 0, i64 %zext_ln498_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:283->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 123 'getelementptr' 'pow_reduce_anonymo_7' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_15 : Operation 124 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i26* %pow_reduce_anonymo_7, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:283->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 124 'load' 'p_Val2_18' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 125 [1/2] (3.25ns)   --->   "%pow_reduce_anonymo_6 = load i26* %pow_reduce_anonymo_5, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 125 'load' 'pow_reduce_anonymo_6' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %pow_reduce_anonymo_6, i32 16, i32 25)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:278->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 126 'partselect' 'f_Z4_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i35 %Z4_V to i36" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:279->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 127 'zext' 'lhs_V_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i10 %f_Z4_V to i36" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:279->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 128 'zext' 'rhs_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.67ns)   --->   "%ret_V_4 = add i36 %lhs_V_1, %rhs_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:279->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 129 'add' 'ret_V_4' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i26* %pow_reduce_anonymo_7, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:283->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 130 'load' 'p_Val2_18' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 8.05>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_18) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:284->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 131 'bitconcatenate' 'tmp_i' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i43 %tmp_i to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:287->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 132 'zext' 'zext_ln1070' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i36 %ret_V_4 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:287->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 133 'zext' 'zext_ln1072_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_17 : Operation 134 [2/2] (8.05ns)   --->   "%r_V_16 = mul i79 %zext_ln1070, %zext_ln1072_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:287->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 134 'mul' 'r_V_16' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.05>
ST_18 : Operation 135 [1/2] (8.05ns)   --->   "%r_V_16 = mul i79 %zext_ln1070, %zext_ln1072_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:287->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 135 'mul' 'r_V_16' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_16, i32 59, i32 78)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:287->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 136 'partselect' 'tmp' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i8 %Z2_V to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:302->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 137 'zext' 'zext_ln498_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_8 = getelementptr [256 x i42]* @pow_reduce_anonymo_3, i64 0, i64 %zext_ln498_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:302->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 138 'getelementptr' 'pow_reduce_anonymo_8' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_18 : Operation 139 [2/2] (3.25ns)   --->   "%p_Val2_25 = load i42* %pow_reduce_anonymo_8, align 8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:302->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 139 'load' 'p_Val2_25' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 5.67>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i43 %tmp_i to i44" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:284->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 140 'zext' 'ret_V_5' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i20 %tmp to i36" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:294->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 141 'zext' 'zext_ln657' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %ret_V_4, %zext_ln657" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:294->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 142 'add' 'add_ln657' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i36 %add_ln657 to i44" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:294->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 143 'zext' 'zext_ln657_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln657_1, %ret_V_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:294->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 144 'add' 'exp_Z2P_m_1_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/2] (3.25ns)   --->   "%p_Val2_25 = load i42* %pow_reduce_anonymo_8, align 8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:302->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 145 'load' 'p_Val2_25' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_s = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_25, i32 2, i32 41)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:303->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 146 'partselect' 'tmp_s' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln662_6 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_s)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:303->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 147 'bitconcatenate' 'lshr_ln662_6' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i49 %lshr_ln662_6 to i93" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:306->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 148 'zext' 'zext_ln1070_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i44 %exp_Z2P_m_1_V to i93" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:306->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 149 'zext' 'zext_ln1072_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_20 : Operation 150 [2/2] (8.62ns)   --->   "%r_V_17 = mul i93 %zext_ln1070_1, %zext_ln1072_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:306->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 150 'mul' 'r_V_17' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i8 %m_diff_hi_V to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 151 'zext' 'zext_ln498_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_4 = getelementptr [256 x i58]* @pow_reduce_anonymo_2, i64 0, i64 %zext_ln498_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymo_4' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_21 : Operation 153 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %pow_reduce_anonymo_4, align 8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 153 'load' 'exp_Z1_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_21 : Operation 154 [1/2] (8.62ns)   --->   "%r_V_17 = mul i93 %zext_ln1070_1, %zext_ln1072_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:306->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 154 'mul' 'r_V_17' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_17, i32 57, i32 92)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:306->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 155 'partselect' 'tmp_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 156 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %pow_reduce_anonymo_4, align 8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 156 'load' 'exp_Z1_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_s, i2 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 157 'bitconcatenate' 'lhs_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i51 %lhs_V_2 to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 158 'zext' 'zext_ln682' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i36 %tmp_2 to i44" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 159 'zext' 'zext_ln657_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (2.98ns)   --->   "%add_ln657_2 = add i44 %exp_Z2P_m_1_V, %zext_ln657_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 160 'add' 'add_ln657_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i44 %add_ln657_2 to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 161 'zext' 'zext_ln657_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln657_3, %zext_ln682" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:309->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 162 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641]   --->   Operation 163 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:642]   --->   Operation 164 'partselect' 'exp_Z1_hi_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_11 = zext i50 %exp_Z1_hi_V to i100" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 165 'zext' 'r_V_11' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 166 'zext' 'zext_ln1072' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_23 : Operation 167 [2/2] (8.62ns)   --->   "%r_V_18 = mul i100 %r_V_11, %zext_ln1072" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 167 'mul' 'r_V_18' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i58 %exp_Z1_V to i59" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 168 'zext' 'lhs_V_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (3.36ns)   --->   "%ret_V_6 = add i59 16, %lhs_V_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 169 'add' 'ret_V_6' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/2] (8.62ns)   --->   "%r_V_18 = mul i100 %r_V_11, %zext_ln1072" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 170 'mul' 'r_V_18' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i59 %ret_V_6 to i58" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 171 'trunc' 'trunc_ln1146' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.55>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_6, i49 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 172 'bitconcatenate' 'lhs_V_4' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i100 %r_V_18 to i108" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 173 'zext' 'zext_ln657_5' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i100 %r_V_18 to i107" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 174 'zext' 'zext_ln1146' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %trunc_ln1146, i49 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 175 'bitconcatenate' 'trunc_ln2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (4.77ns)   --->   "%ret_V_7 = add i108 %lhs_V_4, %zext_ln657_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 176 'add' 'ret_V_7' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 4.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (4.75ns)   --->   "%add_ln1146_1 = add i107 %zext_ln1146, %trunc_ln2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 177 'add' 'add_ln1146_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i59 @_ssdm_op_PartSelect.i59.i108.i32.i32(i108 %ret_V_7, i32 49, i32 107)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 178 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %add_ln1146_1, i32 106)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 179 'bitselect' 'tmp_7' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_3 = call i58 @_ssdm_op_PartSelect.i58.i108.i32.i32(i108 %ret_V_7, i32 49, i32 106)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:652]   --->   Operation 180 'partselect' 'tmp_3' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%and_ln = call i59 @_ssdm_op_BitConcatenate.i59.i58.i1(i58 %tmp_3, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:652]   --->   Operation 181 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:653]   --->   Operation 182 'add' 'r_exp_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (1.14ns)   --->   "%select_ln656 = select i1 %tmp_7, i59 %trunc_ln3, i59 %and_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 183 'select' 'select_ln656' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 1.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_7, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 184 'select' 'r_exp_V_2' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 185 'partselect' 'tmp_9' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (1.13ns)   --->   "%icmp_ln849_1 = icmp sgt i3 %tmp_9, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 186 'icmp' 'icmp_ln849_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln849_1, label %._crit_edge13, label %._crit_edge14" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 187 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 188 'partselect' 'tmp_8' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_8, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 189 'icmp' 'icmp_ln849' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln657_1, %icmp_ln849" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 190 'or' 'or_ln657' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %or_ln657, label %._crit_edge13, label %._crit_edge14" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 191 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (2.09ns)   --->   "%icmp_ln853 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:674]   --->   Operation 192 'icmp' 'icmp_ln853' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i52 @_ssdm_op_PartSelect.i52.i59.i32.i32(i59 %select_ln656, i32 5, i32 56)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:685]   --->   Operation 193 'partselect' 'tmp_V_1' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:686]   --->   Operation 194 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i122.i32(i122 %m_frac_l_V, i32 121)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 195 'bitselect' 'tmp_10' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & or_ln657) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & icmp_ln849_1)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (1.48ns)   --->   "%select_ln658 = select i1 %tmp_10, double 0.000000e+00, double 0x7FF0000000000000" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 196 'select' 'select_ln658' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & or_ln657) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & icmp_ln849_1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 197 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & or_ln657) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & icmp_ln849_1)> <Delay = 1.76>

State 26 <SV = 25> <Delay = 5.31>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:322]   --->   Operation 198 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.90ns)   --->   "br i1 %icmp_ln853, label %5, label %4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:674]   --->   Operation 199 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1)> <Delay = 1.90>
ST_26 : Operation 200 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 1023, %trunc_ln168" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:686]   --->   Operation 200 'add' 'out_exp_V' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_17 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:688]   --->   Operation 201 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_17 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:688]   --->   Operation 202 'bitcast' 'bitcast_ln512' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.90ns)   --->   "br label %5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:688]   --->   Operation 203 'br' <Predicate = (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & icmp_ln657 & !or_ln657 & !icmp_ln853) | (!icmp_ln833 & icmp_ln415 & icmp_ln460 & icmp_ln467 & !icmp_ln657 & !icmp_ln849_1 & !icmp_ln853)> <Delay = 1.90>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%p_01254 = phi double [ %bitcast_ln512, %4 ], [ 1.000000e+00, %._crit_edge ], [ 0x7FFFFFFFFFFFFFFF, %0 ], [ 0x7FF0000000000000, %._crit_edge11 ], [ 0.000000e+00, %1 ], [ 0.000000e+00, %._crit_edge14 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:688]   --->   Operation 204 'phi' 'p_01254' <Predicate = (icmp_ln657 & !or_ln657) | (!icmp_ln657 & !icmp_ln849_1) | (!icmp_ln467) | (!icmp_ln460) | (!icmp_ln415) | (icmp_ln833)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 205 'br' <Predicate = (icmp_ln657 & !or_ln657) | (!icmp_ln657 & !icmp_ln849_1) | (!icmp_ln467) | (!icmp_ln460) | (!icmp_ln415) | (icmp_ln833)> <Delay = 1.76>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi double [ %select_ln658, %._crit_edge13 ], [ %p_01254, %5 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 206 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 207 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read             (read          ) [ 000000000000000000000000000]
p_Val2_s             (bitcast       ) [ 000000000000000000000000000]
p_Result_s           (bitselect     ) [ 000000000000000000000000000]
tmp_V                (partselect    ) [ 011111110000000000000000000]
p_Val2_36            (trunc         ) [ 000000000000000000000000000]
icmp_ln833           (icmp          ) [ 011111111111111111111111111]
icmp_ln833_1         (icmp          ) [ 000000000000000000000000000]
icmp_ln833_2         (icmp          ) [ 000000000000000000000000000]
and_ln18             (and           ) [ 000000000000000000000000000]
icmp_ln837           (icmp          ) [ 000000000000000000000000000]
and_ln18_1           (and           ) [ 000000000000000000000000000]
br_ln407             (br            ) [ 011111111111111111111111111]
or_ln415_1           (bitconcatenate) [ 000000000000000000000000000]
icmp_ln415           (icmp          ) [ 011111111111111111111111111]
br_ln415             (br            ) [ 011111111111111111111111111]
xor_ln936            (xor           ) [ 000000000000000000000000000]
y_is_pinf            (and           ) [ 000000000000000000000000000]
y_is_ninf            (and           ) [ 000000000000000000000000000]
or_ln460_2           (bitconcatenate) [ 000000000000000000000000000]
icmp_ln460           (icmp          ) [ 011111111111111111111111111]
br_ln460             (br            ) [ 011111111111111111111111111]
or_ln467_2           (bitconcatenate) [ 000000000000000000000000000]
icmp_ln467           (icmp          ) [ 011111111111111111111111111]
p_Result_15          (bitconcatenate) [ 000000000000000000000000000]
e_frac_V             (sub           ) [ 000000000000000000000000000]
e_frac_V_2           (select        ) [ 011000000000000000000000000]
br_ln467             (br            ) [ 011111111111111111111111111]
sext_ln657           (sext          ) [ 010111100000000000000000000]
m_frac_l_V           (mul           ) [ 010000011111111111111111110]
zext_ln502           (zext          ) [ 000000000000000000000000000]
m_exp                (add           ) [ 010000001000000000000000000]
sext_ln657_2         (sext          ) [ 000000000000000000000000000]
isNeg                (bitselect     ) [ 010000001000000000000000000]
ush_1                (sub           ) [ 010000001000000000000000000]
sext_ln1311_1        (sext          ) [ 000000000000000000000000000]
ush                  (select        ) [ 000000000000000000000000000]
sext_ln1311_2        (sext          ) [ 010000001000000000000000000]
zext_ln1287          (zext          ) [ 000000000000000000000000000]
zext_ln1287_1        (zext          ) [ 000000000000000000000000000]
r_V                  (ashr          ) [ 000000000000000000000000000]
r_V_1                (shl           ) [ 000000000000000000000000000]
sext_ln1312          (sext          ) [ 000000000000000000000000000]
trunc_ln1312         (trunc         ) [ 000000000000000000000000000]
m_fix_l_V            (select        ) [ 010000001000000000000000000]
sext_ln657_1         (sext          ) [ 000000000000000000000000000]
sext_ln1311          (sext          ) [ 000000000000000000000000000]
zext_ln1253          (zext          ) [ 000000000000000000000000000]
r_V_2                (shl           ) [ 000000000000000000000000000]
r_V_3                (ashr          ) [ 000000000000000000000000000]
r_V_13               (select        ) [ 000000000000000000000000000]
tmp_4                (bitselect     ) [ 000000000000000000000000000]
zext_ln1285          (zext          ) [ 000000000000000000000000000]
r_V_5                (ashr          ) [ 000000000000000000000000000]
sext_ln581           (sext          ) [ 000000000000000000000000000]
select_ln581         (select        ) [ 000000000000000000000000000]
m_fix_V              (partselect    ) [ 010000000111111100000000000]
m_fix_hi_V           (partselect    ) [ 010000000100000000000000000]
p_Result_16          (bitselect     ) [ 010000000100000000000000000]
icmp_ln657           (icmp          ) [ 010000001111111111111111111]
br_ln657             (br            ) [ 000000000000000000000000000]
icmp_ln657_1         (icmp          ) [ 010000000111111111111111110]
r_V_6                (sext          ) [ 000000000000000000000000000]
r_V_14               (mul           ) [ 000000000000000000000000000]
rhs_V                (bitconcatenate) [ 000000000000000000000000000]
sext_ln682           (sext          ) [ 000000000000000000000000000]
ret_V_2              (add           ) [ 000000000000000000000000000]
tmp_1                (partselect    ) [ 000000000000000000000000000]
p_Result_8           (bitselect     ) [ 000000000000000000000000000]
trunc_ln805          (trunc         ) [ 000000000000000000000000000]
icmp_ln805           (icmp          ) [ 000000000000000000000000000]
add_ln805            (add           ) [ 000000000000000000000000000]
select_ln805         (select        ) [ 000000000000000000000000000]
r_exp_V_3            (select        ) [ 010000000011111111111111110]
sext_ln1070          (sext          ) [ 010000000001111000000000000]
r_V_15               (mul           ) [ 000000000000000000000000000]
m_fix_a_V            (partselect    ) [ 010000000000000100000000000]
lhs_V                (sext          ) [ 000000000000000000000000000]
rhs_V_1              (sext          ) [ 000000000000000000000000000]
ret_V_3              (sub           ) [ 000000000000000000000000000]
m_diff_hi_V          (partselect    ) [ 010000000000000011111100000]
Z2_V                 (partselect    ) [ 010000000000000011111110000]
Z3_V                 (partselect    ) [ 010000000000000011000000000]
Z4_V                 (trunc         ) [ 010000000000000010000000000]
Z4_ind_V             (partselect    ) [ 000000000000000000000000000]
zext_ln498           (zext          ) [ 000000000000000000000000000]
pow_reduce_anonymo_5 (getelementptr ) [ 010000000000000010000000000]
zext_ln498_2         (zext          ) [ 000000000000000000000000000]
pow_reduce_anonymo_7 (getelementptr ) [ 010000000000000010000000000]
pow_reduce_anonymo_6 (load          ) [ 000000000000000000000000000]
f_Z4_V               (partselect    ) [ 000000000000000000000000000]
lhs_V_1              (zext          ) [ 000000000000000000000000000]
rhs_V_2              (zext          ) [ 000000000000000000000000000]
ret_V_4              (add           ) [ 010000000000000001110000000]
p_Val2_18            (load          ) [ 010000000000000001000000000]
tmp_i                (bitconcatenate) [ 010000000000000000110000000]
zext_ln1070          (zext          ) [ 010000000000000000100000000]
zext_ln1072_1        (zext          ) [ 010000000000000000100000000]
r_V_16               (mul           ) [ 000000000000000000000000000]
tmp                  (partselect    ) [ 010000000000000000010000000]
zext_ln498_3         (zext          ) [ 000000000000000000000000000]
pow_reduce_anonymo_8 (getelementptr ) [ 010000000000000000010000000]
ret_V_5              (zext          ) [ 000000000000000000000000000]
zext_ln657           (zext          ) [ 000000000000000000000000000]
add_ln657            (add           ) [ 000000000000000000000000000]
zext_ln657_1         (zext          ) [ 000000000000000000000000000]
exp_Z2P_m_1_V        (add           ) [ 010000000000000000001110000]
p_Val2_25            (load          ) [ 000000000000000000000000000]
tmp_s                (partselect    ) [ 010000000000000000001110000]
lshr_ln662_6         (bitconcatenate) [ 000000000000000000000000000]
zext_ln1070_1        (zext          ) [ 010000000000000000000100000]
zext_ln1072_2        (zext          ) [ 010000000000000000000100000]
zext_ln498_1         (zext          ) [ 000000000000000000000000000]
pow_reduce_anonymo_4 (getelementptr ) [ 010000000000000000000010000]
r_V_17               (mul           ) [ 000000000000000000000000000]
tmp_2                (partselect    ) [ 010000000000000000000010000]
exp_Z1_V             (load          ) [ 010000000000000000000001100]
lhs_V_2              (bitconcatenate) [ 000000000000000000000000000]
zext_ln682           (zext          ) [ 000000000000000000000000000]
zext_ln657_2         (zext          ) [ 000000000000000000000000000]
add_ln657_2          (add           ) [ 000000000000000000000000000]
zext_ln657_3         (zext          ) [ 000000000000000000000000000]
exp_Z1P_m_1_l_V      (add           ) [ 000000000000000000000000000]
exp_Z1P_m_1_V        (partselect    ) [ 010000000000000000000001000]
exp_Z1_hi_V          (partselect    ) [ 010000000000000000000001000]
r_V_11               (zext          ) [ 010000000000000000000000100]
zext_ln1072          (zext          ) [ 010000000000000000000000100]
lhs_V_3              (zext          ) [ 000000000000000000000000000]
ret_V_6              (add           ) [ 010000000000000000000000010]
r_V_18               (mul           ) [ 010000000000000000000000010]
trunc_ln1146         (trunc         ) [ 010000000000000000000000010]
lhs_V_4              (bitconcatenate) [ 000000000000000000000000000]
zext_ln657_5         (zext          ) [ 000000000000000000000000000]
zext_ln1146          (zext          ) [ 000000000000000000000000000]
trunc_ln2            (bitconcatenate) [ 000000000000000000000000000]
ret_V_7              (add           ) [ 000000000000000000000000000]
add_ln1146_1         (add           ) [ 000000000000000000000000000]
trunc_ln3            (partselect    ) [ 000000000000000000000000000]
tmp_7                (bitselect     ) [ 000000000000000000000000000]
tmp_3                (partselect    ) [ 000000000000000000000000000]
and_ln               (bitconcatenate) [ 000000000000000000000000000]
r_exp_V              (add           ) [ 000000000000000000000000000]
select_ln656         (select        ) [ 000000000000000000000000000]
r_exp_V_2            (select        ) [ 000000000000000000000000000]
tmp_9                (partselect    ) [ 000000000000000000000000000]
icmp_ln849_1         (icmp          ) [ 010000000000000000000000011]
br_ln657             (br            ) [ 000000000000000000000000000]
tmp_8                (partselect    ) [ 000000000000000000000000000]
icmp_ln849           (icmp          ) [ 000000000000000000000000000]
or_ln657             (or            ) [ 010000000000000000000000011]
br_ln657             (br            ) [ 000000000000000000000000000]
icmp_ln853           (icmp          ) [ 010000000000000000000000011]
tmp_V_1              (partselect    ) [ 010000000000000000000000001]
trunc_ln168          (trunc         ) [ 010000000000000000000000001]
tmp_10               (bitselect     ) [ 000000000000000000000000000]
select_ln658         (select        ) [ 010000000000000000000000011]
br_ln690             (br            ) [ 010000000000000000000000011]
specpipeline_ln322   (specpipeline  ) [ 000000000000000000000000000]
br_ln674             (br            ) [ 000000000000000000000000000]
out_exp_V            (add           ) [ 000000000000000000000000000]
p_Result_17          (bitconcatenate) [ 000000000000000000000000000]
bitcast_ln512        (bitcast       ) [ 000000000000000000000000000]
br_ln688             (br            ) [ 000000000000000000000000000]
p_01254              (phi           ) [ 010111111111111111111111111]
br_ln690             (br            ) [ 000000000000000000000000000]
UnifiedRetVal        (phi           ) [ 010000000000000000000000001]
ret_ln690            (ret           ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymo_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i83.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i122.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="25"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="25"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="exp_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pow_reduce_anonymo_5_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="26" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_5/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="26" slack="0"/>
<pin id="239" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymo_6/15 p_Val2_18/15 "/>
</bind>
</comp>

<comp id="229" class="1004" name="pow_reduce_anonymo_7_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_7/15 "/>
</bind>
</comp>

<comp id="241" class="1004" name="pow_reduce_anonymo_8_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="42" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_8/18 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/18 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pow_reduce_anonymo_4_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="58" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_4/21 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/21 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_01254_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="24"/>
<pin id="269" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="p_01254 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_01254_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="64" slack="25"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="64" slack="25"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="64" slack="25"/>
<pin id="282" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="8" bw="64" slack="24"/>
<pin id="284" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="10" bw="64" slack="0"/>
<pin id="286" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01254/26 "/>
</bind>
</comp>

<comp id="293" class="1005" name="UnifiedRetVal_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="UnifiedRetVal_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="64" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/26 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="5" slack="0"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/25 tmp_8/25 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849_1/25 icmp_ln849/25 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_36_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_36/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln833_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln833_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln833_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="52" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln18_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln837_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="52" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln18_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln415_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln415_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln415_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln936_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="y_is_pinf_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="y_is_ninf_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln460_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln460_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln460_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln467_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln467_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln467_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln467/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_15_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="54" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="52" slack="0"/>
<pin id="444" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="e_frac_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="54" slack="0"/>
<pin id="451" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="e_frac_V_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="54" slack="0"/>
<pin id="457" dir="0" index="2" bw="54" slack="0"/>
<pin id="458" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln657_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="54" slack="1"/>
<pin id="464" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="69" slack="0"/>
<pin id="467" dir="0" index="1" bw="54" slack="0"/>
<pin id="468" dir="1" index="2" bw="122" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln502_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="6"/>
<pin id="473" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="m_exp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="11" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln657_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="122" slack="1"/>
<pin id="482" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_2/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="isNeg_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="12" slack="0"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="ush_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="11" slack="6"/>
<pin id="494" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ush_1/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln1311_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ush_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="0" index="2" bw="12" slack="0"/>
<pin id="504" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln1311_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1287_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln1287_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="r_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="122" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="r_V_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="122" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln1312_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="122" slack="0"/>
<pin id="533" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1312/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln1312_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="131" slack="0"/>
<pin id="537" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1312/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="m_fix_l_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="122" slack="0"/>
<pin id="542" dir="0" index="2" bw="130" slack="0"/>
<pin id="543" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l_V/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln657_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="122" slack="2"/>
<pin id="549" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_1/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln1311_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln1253_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="r_V_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="130" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="r_V_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="130" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_V_13_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="130" slack="0"/>
<pin id="569" dir="0" index="2" bw="130" slack="0"/>
<pin id="570" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="12" slack="1"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln1285_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="r_V_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="122" slack="2"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln581_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="122" slack="0"/>
<pin id="591" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln581_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="122" slack="0"/>
<pin id="596" dir="0" index="2" bw="130" slack="1"/>
<pin id="597" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln581/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="m_fix_V_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="71" slack="0"/>
<pin id="602" dir="0" index="1" bw="130" slack="0"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="0" index="3" bw="9" slack="0"/>
<pin id="605" dir="1" index="4" bw="71" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_V/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="m_fix_hi_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="130" slack="0"/>
<pin id="613" dir="0" index="2" bw="8" slack="0"/>
<pin id="614" dir="0" index="3" bw="9" slack="0"/>
<pin id="615" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_Result_16_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="130" slack="0"/>
<pin id="623" dir="0" index="2" bw="9" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln657_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="1"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln657_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="130" slack="0"/>
<pin id="635" dir="0" index="1" bw="122" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657_1/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="r_V_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="rhs_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="19" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="1"/>
<pin id="645" dir="0" index="2" bw="18" slack="0"/>
<pin id="646" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln682_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="19" slack="0"/>
<pin id="651" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="0"/>
<pin id="655" dir="0" index="1" bw="31" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="0"/>
<pin id="657" dir="0" index="3" bw="6" slack="0"/>
<pin id="658" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_Result_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="31" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln805_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="31" slack="0"/>
<pin id="671" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln805_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln805_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="13" slack="0"/>
<pin id="681" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln805_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="13" slack="0"/>
<pin id="687" dir="0" index="2" bw="13" slack="0"/>
<pin id="688" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_exp_V_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="13" slack="0"/>
<pin id="695" dir="0" index="2" bw="13" slack="0"/>
<pin id="696" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1070_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="13" slack="1"/>
<pin id="702" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="72" slack="0"/>
<pin id="705" dir="0" index="1" bw="13" slack="0"/>
<pin id="706" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="m_fix_a_V_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="71" slack="0"/>
<pin id="711" dir="0" index="1" bw="83" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="0" index="3" bw="8" slack="0"/>
<pin id="714" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a_V/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lhs_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="71" slack="7"/>
<pin id="721" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/15 "/>
</bind>
</comp>

<comp id="722" class="1004" name="rhs_V_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="71" slack="1"/>
<pin id="724" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="ret_V_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="71" slack="0"/>
<pin id="727" dir="0" index="1" bw="71" slack="0"/>
<pin id="728" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="m_diff_hi_V_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="72" slack="0"/>
<pin id="734" dir="0" index="2" bw="7" slack="0"/>
<pin id="735" dir="0" index="3" bw="7" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="Z2_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="72" slack="0"/>
<pin id="744" dir="0" index="2" bw="7" slack="0"/>
<pin id="745" dir="0" index="3" bw="7" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="Z3_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="72" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="Z4_V_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="72" slack="0"/>
<pin id="763" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/15 "/>
</bind>
</comp>

<comp id="765" class="1004" name="Z4_ind_V_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="72" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="0" index="3" bw="7" slack="0"/>
<pin id="770" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/15 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln498_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln498_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="f_Z4_V_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="0" index="1" bw="26" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="0" index="3" bw="6" slack="0"/>
<pin id="790" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/16 "/>
</bind>
</comp>

<comp id="795" class="1004" name="lhs_V_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="35" slack="1"/>
<pin id="797" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/16 "/>
</bind>
</comp>

<comp id="798" class="1004" name="rhs_V_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/16 "/>
</bind>
</comp>

<comp id="802" class="1004" name="ret_V_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="35" slack="0"/>
<pin id="804" dir="0" index="1" bw="10" slack="0"/>
<pin id="805" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/16 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="43" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="2"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="26" slack="1"/>
<pin id="813" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/17 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln1070_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="43" slack="0"/>
<pin id="818" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/17 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln1072_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="36" slack="1"/>
<pin id="822" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/17 "/>
</bind>
</comp>

<comp id="823" class="1004" name="grp_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="43" slack="0"/>
<pin id="825" dir="0" index="1" bw="36" slack="0"/>
<pin id="826" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/17 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="20" slack="0"/>
<pin id="831" dir="0" index="1" bw="79" slack="0"/>
<pin id="832" dir="0" index="2" bw="7" slack="0"/>
<pin id="833" dir="0" index="3" bw="8" slack="0"/>
<pin id="834" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln498_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="3"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_3/18 "/>
</bind>
</comp>

<comp id="843" class="1004" name="ret_V_5_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="43" slack="2"/>
<pin id="845" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_5/19 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln657_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="20" slack="1"/>
<pin id="848" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/19 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln657_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="36" slack="3"/>
<pin id="851" dir="0" index="1" bw="20" slack="0"/>
<pin id="852" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/19 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln657_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="36" slack="0"/>
<pin id="856" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/19 "/>
</bind>
</comp>

<comp id="858" class="1004" name="exp_Z2P_m_1_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="36" slack="0"/>
<pin id="860" dir="0" index="1" bw="43" slack="0"/>
<pin id="861" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_s_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="40" slack="0"/>
<pin id="866" dir="0" index="1" bw="42" slack="0"/>
<pin id="867" dir="0" index="2" bw="3" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="874" class="1004" name="lshr_ln662_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="49" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="5"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="0" index="3" bw="40" slack="1"/>
<pin id="879" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln662_6/20 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln1070_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="49" slack="0"/>
<pin id="884" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/20 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln1072_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="44" slack="1"/>
<pin id="888" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/20 "/>
</bind>
</comp>

<comp id="889" class="1004" name="grp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="49" slack="0"/>
<pin id="891" dir="0" index="1" bw="44" slack="0"/>
<pin id="892" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/20 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln498_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="6"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/21 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="36" slack="0"/>
<pin id="901" dir="0" index="1" bw="93" slack="0"/>
<pin id="902" dir="0" index="2" bw="7" slack="0"/>
<pin id="903" dir="0" index="3" bw="8" slack="0"/>
<pin id="904" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="909" class="1004" name="lhs_V_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="51" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="7"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="0" index="3" bw="40" slack="3"/>
<pin id="914" dir="0" index="4" bw="1" slack="0"/>
<pin id="915" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/22 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln682_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="51" slack="0"/>
<pin id="921" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/22 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln657_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="36" slack="1"/>
<pin id="925" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/22 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln657_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="44" slack="3"/>
<pin id="928" dir="0" index="1" bw="36" slack="0"/>
<pin id="929" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/22 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln657_3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="44" slack="0"/>
<pin id="933" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/22 "/>
</bind>
</comp>

<comp id="935" class="1004" name="exp_Z1P_m_1_l_V_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="44" slack="0"/>
<pin id="937" dir="0" index="1" bw="51" slack="0"/>
<pin id="938" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/22 "/>
</bind>
</comp>

<comp id="941" class="1004" name="exp_Z1P_m_1_V_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="50" slack="0"/>
<pin id="943" dir="0" index="1" bw="52" slack="0"/>
<pin id="944" dir="0" index="2" bw="3" slack="0"/>
<pin id="945" dir="0" index="3" bw="7" slack="0"/>
<pin id="946" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/22 "/>
</bind>
</comp>

<comp id="951" class="1004" name="exp_Z1_hi_V_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="50" slack="0"/>
<pin id="953" dir="0" index="1" bw="58" slack="0"/>
<pin id="954" dir="0" index="2" bw="5" slack="0"/>
<pin id="955" dir="0" index="3" bw="7" slack="0"/>
<pin id="956" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/22 "/>
</bind>
</comp>

<comp id="961" class="1004" name="r_V_11_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="50" slack="1"/>
<pin id="963" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/23 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln1072_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="50" slack="1"/>
<pin id="966" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/23 "/>
</bind>
</comp>

<comp id="967" class="1004" name="grp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="50" slack="0"/>
<pin id="969" dir="0" index="1" bw="50" slack="0"/>
<pin id="970" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/23 "/>
</bind>
</comp>

<comp id="973" class="1004" name="lhs_V_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="58" slack="2"/>
<pin id="975" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/24 "/>
</bind>
</comp>

<comp id="976" class="1004" name="ret_V_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="0" index="1" bw="58" slack="0"/>
<pin id="979" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/24 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln1146_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="59" slack="0"/>
<pin id="984" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/24 "/>
</bind>
</comp>

<comp id="986" class="1004" name="lhs_V_4_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="108" slack="0"/>
<pin id="988" dir="0" index="1" bw="59" slack="1"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/25 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln657_5_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="100" slack="1"/>
<pin id="995" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/25 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln1146_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="100" slack="1"/>
<pin id="998" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/25 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="107" slack="0"/>
<pin id="1001" dir="0" index="1" bw="58" slack="1"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln2/25 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="ret_V_7_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="108" slack="0"/>
<pin id="1008" dir="0" index="1" bw="100" slack="0"/>
<pin id="1009" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/25 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln1146_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="100" slack="0"/>
<pin id="1014" dir="0" index="1" bw="107" slack="0"/>
<pin id="1015" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/25 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="trunc_ln3_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="59" slack="0"/>
<pin id="1020" dir="0" index="1" bw="108" slack="0"/>
<pin id="1021" dir="0" index="2" bw="7" slack="0"/>
<pin id="1022" dir="0" index="3" bw="8" slack="0"/>
<pin id="1023" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/25 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_7_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="107" slack="0"/>
<pin id="1031" dir="0" index="2" bw="8" slack="0"/>
<pin id="1032" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_3_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="58" slack="0"/>
<pin id="1038" dir="0" index="1" bw="108" slack="0"/>
<pin id="1039" dir="0" index="2" bw="7" slack="0"/>
<pin id="1040" dir="0" index="3" bw="8" slack="0"/>
<pin id="1041" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/25 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="and_ln_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="59" slack="0"/>
<pin id="1048" dir="0" index="1" bw="58" slack="0"/>
<pin id="1049" dir="0" index="2" bw="1" slack="0"/>
<pin id="1050" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/25 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="r_exp_V_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="13" slack="16"/>
<pin id="1057" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/25 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln656_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="59" slack="0"/>
<pin id="1062" dir="0" index="2" bw="59" slack="0"/>
<pin id="1063" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln656/25 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_exp_V_2_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="13" slack="16"/>
<pin id="1070" dir="0" index="2" bw="13" slack="0"/>
<pin id="1071" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/25 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="or_ln657_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="17"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/25 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln853_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="13" slack="0"/>
<pin id="1082" dir="0" index="1" bw="11" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/25 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_V_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="52" slack="0"/>
<pin id="1088" dir="0" index="1" bw="59" slack="0"/>
<pin id="1089" dir="0" index="2" bw="4" slack="0"/>
<pin id="1090" dir="0" index="3" bw="7" slack="0"/>
<pin id="1091" dir="1" index="4" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/25 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="trunc_ln168_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="13" slack="0"/>
<pin id="1098" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/25 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_10_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="122" slack="19"/>
<pin id="1103" dir="0" index="2" bw="8" slack="0"/>
<pin id="1104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="select_ln658_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="64" slack="0"/>
<pin id="1110" dir="0" index="2" bw="64" slack="0"/>
<pin id="1111" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/25 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="out_exp_V_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="0"/>
<pin id="1117" dir="0" index="1" bw="11" slack="1"/>
<pin id="1118" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/26 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_Result_17_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="0" index="2" bw="11" slack="0"/>
<pin id="1124" dir="0" index="3" bw="52" slack="1"/>
<pin id="1125" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/26 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="bitcast_ln512_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="64" slack="0"/>
<pin id="1131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/26 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="31" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="0"/>
<pin id="1137" dir="0" index="2" bw="19" slack="0"/>
<pin id="1138" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/9 ret_V_2/9 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="tmp_V_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="11" slack="6"/>
<pin id="1147" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1151" class="1005" name="icmp_ln833_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln833 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="icmp_ln415_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln415 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="icmp_ln460_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln460 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="icmp_ln467_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln467 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="e_frac_V_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="54" slack="1"/>
<pin id="1169" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_V_2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="sext_ln657_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="122" slack="1"/>
<pin id="1174" dir="1" index="1" bw="122" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="m_frac_l_V_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="122" slack="1"/>
<pin id="1179" dir="1" index="1" bw="122" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1186" class="1005" name="m_exp_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="12" slack="1"/>
<pin id="1188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="1192" class="1005" name="isNeg_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1197" class="1005" name="ush_1_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="11" slack="1"/>
<pin id="1199" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln1311_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1311_2 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="m_fix_l_V_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="130" slack="1"/>
<pin id="1209" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1214" class="1005" name="m_fix_V_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="71" slack="7"/>
<pin id="1216" dir="1" index="1" bw="71" slack="7"/>
</pin_list>
<bind>
<opset="m_fix_V "/>
</bind>
</comp>

<comp id="1219" class="1005" name="m_fix_hi_V_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="1"/>
<pin id="1221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="1224" class="1005" name="p_Result_16_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="1"/>
<pin id="1226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="icmp_ln657_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="17"/>
<pin id="1231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="icmp_ln657_1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="17"/>
<pin id="1235" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln657_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="r_exp_V_3_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="13" slack="1"/>
<pin id="1240" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="sext_ln1070_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="83" slack="1"/>
<pin id="1247" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="m_fix_a_V_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="71" slack="1"/>
<pin id="1252" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a_V "/>
</bind>
</comp>

<comp id="1255" class="1005" name="m_diff_hi_V_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="6"/>
<pin id="1257" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1260" class="1005" name="Z2_V_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="3"/>
<pin id="1262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1267" class="1005" name="Z3_V_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="2"/>
<pin id="1269" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1272" class="1005" name="Z4_V_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="35" slack="1"/>
<pin id="1274" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1277" class="1005" name="pow_reduce_anonymo_5_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_5 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="pow_reduce_anonymo_7_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_7 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="ret_V_4_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="36" slack="1"/>
<pin id="1289" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="p_Val2_18_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="26" slack="1"/>
<pin id="1295" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_i_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="43" slack="2"/>
<pin id="1300" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1303" class="1005" name="zext_ln1070_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="79" slack="1"/>
<pin id="1305" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="zext_ln1072_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="79" slack="1"/>
<pin id="1310" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="20" slack="1"/>
<pin id="1315" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1318" class="1005" name="pow_reduce_anonymo_8_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="1"/>
<pin id="1320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_8 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="exp_Z2P_m_1_V_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="44" slack="1"/>
<pin id="1325" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_s_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="40" slack="1"/>
<pin id="1331" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1335" class="1005" name="zext_ln1070_1_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="93" slack="1"/>
<pin id="1337" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070_1 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="zext_ln1072_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="93" slack="1"/>
<pin id="1342" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="pow_reduce_anonymo_4_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_4 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="36" slack="1"/>
<pin id="1352" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="exp_Z1_V_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="58" slack="2"/>
<pin id="1357" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1360" class="1005" name="exp_Z1P_m_1_V_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="50" slack="1"/>
<pin id="1362" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1365" class="1005" name="exp_Z1_hi_V_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="50" slack="1"/>
<pin id="1367" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1370" class="1005" name="r_V_11_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="100" slack="1"/>
<pin id="1372" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="zext_ln1072_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="100" slack="1"/>
<pin id="1377" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="ret_V_6_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="59" slack="1"/>
<pin id="1382" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="r_V_18_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="100" slack="1"/>
<pin id="1387" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="trunc_ln1146_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="58" slack="1"/>
<pin id="1393" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="icmp_ln849_1_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln849_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="or_ln657_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln657 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="icmp_ln853_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln853 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_V_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="52" slack="1"/>
<pin id="1410" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="trunc_ln168_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="11" slack="1"/>
<pin id="1415" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="select_ln658_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="64" slack="1"/>
<pin id="1420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln658 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="214"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="108" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="108" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="108" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="108" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="206" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="208" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="194" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="192" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="288"><net_src comp="267" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="289"><net_src comp="267" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="290"><net_src comp="267" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="291"><net_src comp="267" pin="1"/><net_sink comp="274" pin=8"/></net>

<net id="292"><net_src comp="192" pin="0"/><net_sink comp="274" pin=10"/></net>

<net id="302"><net_src comp="274" pin="12"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="174" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="176" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="303" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="178" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="210" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="318" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="318" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="330" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="330" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="340" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="24" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="350" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="340" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="350" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="322" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="362" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="362" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="322" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="28" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="400" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="406" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="340" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="322" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="440" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="469"><net_src comp="40" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="474" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="483" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="474" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="508" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="480" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="512" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="520" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="483" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="531" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="553" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="556" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="44" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="550" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="573" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="593" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="616"><net_src comp="56" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="593" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="58" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="625"><net_src comp="60" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="593" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="62" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="566" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="547" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="68" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="74" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="667"><net_src comp="76" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="74" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="78" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="80" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="653" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="653" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="678" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="662" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="684" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="653" pin="4"/><net_sink comp="692" pin=2"/></net>

<net id="707"><net_src comp="82" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="84" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="86" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="88" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="737"><net_src comp="90" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="92" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="94" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="747"><net_src comp="90" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="725" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="98" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="757"><net_src comp="90" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="725" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="100" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="102" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="725" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="771"><net_src comp="90" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="725" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="104" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="106" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="765" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="783"><net_src comp="751" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="791"><net_src comp="110" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="223" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="114" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="801"><net_src comp="785" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="795" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="116" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="118" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="827"><net_src comp="816" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="835"><net_src comp="120" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="52" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="122" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="843" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="124" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="248" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="126" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="128" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="880"><net_src comp="130" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="132" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="885"><net_src comp="874" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="893"><net_src comp="882" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="905"><net_src comp="134" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="889" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="136" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="138" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="916"><net_src comp="140" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="132" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="142" pin="0"/><net_sink comp="909" pin=4"/></net>

<net id="922"><net_src comp="909" pin="5"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="934"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="919" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="126" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="92" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="957"><net_src comp="146" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="261" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="148" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="960"><net_src comp="136" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="971"><net_src comp="961" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="980"><net_src comp="150" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="973" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="152" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="154" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="1004"><net_src comp="156" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="154" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="986" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="993" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="996" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="999" pin="3"/><net_sink comp="1012" pin=1"/></net>

<net id="1024"><net_src comp="158" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="1006" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1026"><net_src comp="160" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1027"><net_src comp="162" pin="0"/><net_sink comp="1018" pin=3"/></net>

<net id="1033"><net_src comp="164" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1012" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="166" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1042"><net_src comp="168" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1006" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="160" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="166" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1051"><net_src comp="170" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1036" pin="4"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="132" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1058"><net_src comp="172" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="1028" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1018" pin="4"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="1046" pin="3"/><net_sink comp="1059" pin=2"/></net>

<net id="1072"><net_src comp="1028" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="1054" pin="2"/><net_sink comp="1067" pin=2"/></net>

<net id="1074"><net_src comp="1067" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="1079"><net_src comp="312" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1067" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="180" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1092"><net_src comp="182" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1059" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="184" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1095"><net_src comp="186" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1099"><net_src comp="1067" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="188" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="190" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1112"><net_src comp="1100" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="192" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="194" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="48" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1126"><net_src comp="204" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="132" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1128"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1120" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1139"><net_src comp="64" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="639" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="649" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1142"><net_src comp="1134" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="1143"><net_src comp="1134" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="1144"><net_src comp="1134" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="1148"><net_src comp="330" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1154"><net_src comp="344" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="388" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="420" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="434" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="454" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1175"><net_src comp="462" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1180"><net_src comp="465" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1184"><net_src comp="1177" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1189"><net_src comp="474" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1195"><net_src comp="483" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1200"><net_src comp="491" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1205"><net_src comp="508" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1210"><net_src comp="539" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1213"><net_src comp="1207" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="1217"><net_src comp="600" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1222"><net_src comp="610" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1227"><net_src comp="620" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1232"><net_src comp="628" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="633" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1241"><net_src comp="692" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1248"><net_src comp="700" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1253"><net_src comp="709" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1258"><net_src comp="731" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1263"><net_src comp="741" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1270"><net_src comp="751" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1275"><net_src comp="761" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1280"><net_src comp="216" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1285"><net_src comp="229" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1290"><net_src comp="802" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1296"><net_src comp="223" pin="7"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="1301"><net_src comp="808" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1306"><net_src comp="816" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1311"><net_src comp="820" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1316"><net_src comp="829" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1321"><net_src comp="241" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1326"><net_src comp="858" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1332"><net_src comp="864" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="874" pin=3"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="909" pin=3"/></net>

<net id="1338"><net_src comp="882" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1343"><net_src comp="886" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1348"><net_src comp="254" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1353"><net_src comp="899" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1358"><net_src comp="261" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1363"><net_src comp="941" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1368"><net_src comp="951" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1373"><net_src comp="961" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1378"><net_src comp="964" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1383"><net_src comp="976" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1388"><net_src comp="967" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1394"><net_src comp="982" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1399"><net_src comp="312" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="1075" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="1080" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="1086" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1120" pin=3"/></net>

<net id="1416"><net_src comp="1096" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1421"><net_src comp="1107" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymo_2 | {21 22 }
	Port: pow_generic<double> : pow_reduce_anonymo | {15 16 }
	Port: pow_generic<double> : pow_reduce_anonymo_3 | {18 19 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V : 1
		p_Val2_36 : 1
		icmp_ln833 : 2
		icmp_ln833_1 : 2
		icmp_ln833_2 : 2
		and_ln18 : 3
		icmp_ln837 : 2
		and_ln18_1 : 3
		br_ln407 : 3
		or_ln415_1 : 3
		icmp_ln415 : 4
		br_ln415 : 5
		xor_ln936 : 2
		y_is_pinf : 3
		y_is_ninf : 3
		or_ln460_2 : 3
		icmp_ln460 : 4
		br_ln460 : 5
		or_ln467_2 : 3
		icmp_ln467 : 4
		p_Result_15 : 2
		e_frac_V : 3
		e_frac_V_2 : 4
	State 2
		m_frac_l_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		m_exp : 1
		isNeg : 2
		sext_ln1311_1 : 1
		ush : 3
		sext_ln1311_2 : 4
		zext_ln1287 : 5
		zext_ln1287_1 : 5
		r_V : 6
		r_V_1 : 6
		sext_ln1312 : 7
		trunc_ln1312 : 7
		m_fix_l_V : 8
	State 8
		r_V_2 : 1
		r_V_3 : 1
		r_V_13 : 2
		zext_ln1285 : 1
		r_V_5 : 2
		sext_ln581 : 3
		select_ln581 : 4
		m_fix_V : 5
		m_fix_hi_V : 5
		p_Result_16 : 5
		br_ln657 : 1
		icmp_ln657_1 : 3
	State 9
		r_V_14 : 1
		sext_ln682 : 1
		ret_V_2 : 2
		tmp_1 : 3
		p_Result_8 : 3
		trunc_ln805 : 3
		icmp_ln805 : 4
		add_ln805 : 4
		select_ln805 : 5
		r_exp_V_3 : 6
	State 10
		r_V_15 : 1
	State 11
	State 12
	State 13
	State 14
		m_fix_a_V : 1
	State 15
		ret_V_3 : 1
		m_diff_hi_V : 2
		Z2_V : 2
		Z3_V : 2
		Z4_V : 2
		Z4_ind_V : 2
		zext_ln498 : 3
		pow_reduce_anonymo_5 : 4
		pow_reduce_anonymo_6 : 5
		zext_ln498_2 : 3
		pow_reduce_anonymo_7 : 4
		p_Val2_18 : 5
	State 16
		f_Z4_V : 1
		rhs_V_2 : 2
		ret_V_4 : 3
	State 17
		zext_ln1070 : 1
		r_V_16 : 2
	State 18
		tmp : 1
		pow_reduce_anonymo_8 : 1
		p_Val2_25 : 2
	State 19
		add_ln657 : 1
		zext_ln657_1 : 2
		exp_Z2P_m_1_V : 3
		tmp_s : 1
	State 20
		zext_ln1070_1 : 1
		r_V_17 : 2
	State 21
		pow_reduce_anonymo_4 : 1
		exp_Z1_V : 2
		tmp_2 : 1
	State 22
		zext_ln682 : 1
		add_ln657_2 : 1
		zext_ln657_3 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 23
		r_V_18 : 1
	State 24
		ret_V_6 : 1
		trunc_ln1146 : 2
	State 25
		ret_V_7 : 1
		add_ln1146_1 : 1
		trunc_ln3 : 2
		tmp_7 : 2
		tmp_3 : 2
		and_ln : 3
		select_ln656 : 4
		r_exp_V_2 : 3
		tmp_9 : 4
		icmp_ln849_1 : 5
		br_ln657 : 6
		tmp_8 : 4
		icmp_ln849 : 5
		or_ln657 : 6
		br_ln657 : 6
		icmp_ln853 : 4
		tmp_V_1 : 5
		trunc_ln168 : 4
		select_ln658 : 1
	State 26
		p_Result_17 : 1
		bitcast_ln512 : 2
		p_01254 : 3
		UnifiedRetVal : 4
		ret_ln690 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_465       |    12   |   441   |   256   |
|          |       grp_fu_703       |    4    |   441   |   256   |
|    mul   |       grp_fu_823       |    6    |   219   |   149   |
|          |       grp_fu_889       |    9    |   233   |    85   |
|          |       grp_fu_967       |    9    |   237   |    87   |
|----------|------------------------|---------|---------|---------|
|          |       r_V_fu_520       |    0    |    0    |   405   |
|   ashr   |      r_V_3_fu_561      |    0    |    0    |   446   |
|          |      r_V_5_fu_584      |    0    |    0    |   405   |
|----------|------------------------|---------|---------|---------|
|    shl   |      r_V_1_fu_525      |    0    |    0    |   405   |
|          |      r_V_2_fu_556      |    0    |    0    |   446   |
|----------|------------------------|---------|---------|---------|
|          |    e_frac_V_2_fu_454   |    0    |    0    |    54   |
|          |       ush_fu_500       |    0    |    0    |    12   |
|          |    m_fix_l_V_fu_539    |    0    |    0    |   130   |
|          |      r_V_13_fu_566     |    0    |    0    |   130   |
|  select  |   select_ln581_fu_593  |    0    |    0    |   130   |
|          |   select_ln805_fu_684  |    0    |    0    |    13   |
|          |    r_exp_V_3_fu_692    |    0    |    0    |    13   |
|          |  select_ln656_fu_1059  |    0    |    0    |    59   |
|          |    r_exp_V_2_fu_1067   |    0    |    0    |    13   |
|          |  select_ln658_fu_1107  |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |      m_exp_fu_474      |    0    |    0    |    13   |
|          |    add_ln805_fu_678    |    0    |    0    |    17   |
|          |     ret_V_4_fu_802     |    0    |    0    |    42   |
|          |    add_ln657_fu_849    |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_858  |    0    |    0    |    50   |
|    add   |   add_ln657_2_fu_926   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_935 |    0    |    0    |    58   |
|          |     ret_V_6_fu_976     |    0    |    0    |    65   |
|          |     ret_V_7_fu_1006    |    0    |    0    |   115   |
|          |  add_ln1146_1_fu_1012  |    0    |    0    |   114   |
|          |     r_exp_V_fu_1054    |    0    |    0    |    17   |
|          |    out_exp_V_fu_1115   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_312       |    0    |    0    |    9    |
|          |    icmp_ln833_fu_344   |    0    |    0    |    13   |
|          |   icmp_ln833_1_fu_350  |    0    |    0    |    13   |
|          |   icmp_ln833_2_fu_356  |    0    |    0    |    29   |
|          |    icmp_ln837_fu_368   |    0    |    0    |    29   |
|   icmp   |    icmp_ln415_fu_388   |    0    |    0    |    18   |
|          |    icmp_ln460_fu_420   |    0    |    0    |    18   |
|          |    icmp_ln467_fu_434   |    0    |    0    |    18   |
|          |    icmp_ln657_fu_628   |    0    |    0    |    13   |
|          |   icmp_ln657_1_fu_633  |    0    |    0    |    71   |
|          |    icmp_ln805_fu_672   |    0    |    0    |    18   |
|          |   icmp_ln853_fu_1080   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     e_frac_V_fu_448    |    0    |    0    |    61   |
|    sub   |      ush_1_fu_491      |    0    |    0    |    13   |
|          |     ret_V_3_fu_725     |    0    |    0    |    78   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln18_fu_362    |    0    |    0    |    2    |
|    and   |    and_ln18_1_fu_374   |    0    |    0    |    2    |
|          |    y_is_pinf_fu_400    |    0    |    0    |    2    |
|          |    y_is_ninf_fu_406    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |    xor_ln936_fu_394    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |    or_ln657_fu_1075    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1134      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |  exp_read_read_fu_210  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_303       |    0    |    0    |    0    |
|          |      tmp_V_fu_330      |    0    |    0    |    0    |
|          |     m_fix_V_fu_600     |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_610   |    0    |    0    |    0    |
|          |      tmp_1_fu_653      |    0    |    0    |    0    |
|          |    m_fix_a_V_fu_709    |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_731   |    0    |    0    |    0    |
|          |       Z2_V_fu_741      |    0    |    0    |    0    |
|          |       Z3_V_fu_751      |    0    |    0    |    0    |
|partselect|     Z4_ind_V_fu_765    |    0    |    0    |    0    |
|          |      f_Z4_V_fu_785     |    0    |    0    |    0    |
|          |       tmp_fu_829       |    0    |    0    |    0    |
|          |      tmp_s_fu_864      |    0    |    0    |    0    |
|          |      tmp_2_fu_899      |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_941  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_951   |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1018   |    0    |    0    |    0    |
|          |      tmp_3_fu_1036     |    0    |    0    |    0    |
|          |     tmp_V_1_fu_1086    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_322   |    0    |    0    |    0    |
|          |      isNeg_fu_483      |    0    |    0    |    0    |
|          |      tmp_4_fu_573      |    0    |    0    |    0    |
| bitselect|   p_Result_16_fu_620   |    0    |    0    |    0    |
|          |    p_Result_8_fu_662   |    0    |    0    |    0    |
|          |      tmp_7_fu_1028     |    0    |    0    |    0    |
|          |     tmp_10_fu_1100     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Val2_36_fu_340    |    0    |    0    |    0    |
|          |   trunc_ln1312_fu_535  |    0    |    0    |    0    |
|   trunc  |   trunc_ln805_fu_669   |    0    |    0    |    0    |
|          |       Z4_V_fu_761      |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_982  |    0    |    0    |    0    |
|          |   trunc_ln168_fu_1096  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln415_1_fu_380   |    0    |    0    |    0    |
|          |    or_ln460_2_fu_412   |    0    |    0    |    0    |
|          |    or_ln467_2_fu_426   |    0    |    0    |    0    |
|          |   p_Result_15_fu_440   |    0    |    0    |    0    |
|          |      rhs_V_fu_642      |    0    |    0    |    0    |
|bitconcatenate|      tmp_i_fu_808      |    0    |    0    |    0    |
|          |   lshr_ln662_6_fu_874  |    0    |    0    |    0    |
|          |     lhs_V_2_fu_909     |    0    |    0    |    0    |
|          |     lhs_V_4_fu_986     |    0    |    0    |    0    |
|          |    trunc_ln2_fu_999    |    0    |    0    |    0    |
|          |     and_ln_fu_1046     |    0    |    0    |    0    |
|          |   p_Result_17_fu_1120  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln657_fu_462   |    0    |    0    |    0    |
|          |   sext_ln657_2_fu_480  |    0    |    0    |    0    |
|          |  sext_ln1311_1_fu_496  |    0    |    0    |    0    |
|          |  sext_ln1311_2_fu_508  |    0    |    0    |    0    |
|          |   sext_ln1312_fu_531   |    0    |    0    |    0    |
|          |   sext_ln657_1_fu_547  |    0    |    0    |    0    |
|   sext   |   sext_ln1311_fu_550   |    0    |    0    |    0    |
|          |    sext_ln581_fu_589   |    0    |    0    |    0    |
|          |      r_V_6_fu_639      |    0    |    0    |    0    |
|          |    sext_ln682_fu_649   |    0    |    0    |    0    |
|          |   sext_ln1070_fu_700   |    0    |    0    |    0    |
|          |      lhs_V_fu_719      |    0    |    0    |    0    |
|          |     rhs_V_1_fu_722     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln502_fu_471   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_512   |    0    |    0    |    0    |
|          |  zext_ln1287_1_fu_516  |    0    |    0    |    0    |
|          |   zext_ln1253_fu_553   |    0    |    0    |    0    |
|          |   zext_ln1285_fu_580   |    0    |    0    |    0    |
|          |    zext_ln498_fu_775   |    0    |    0    |    0    |
|          |   zext_ln498_2_fu_780  |    0    |    0    |    0    |
|          |     lhs_V_1_fu_795     |    0    |    0    |    0    |
|          |     rhs_V_2_fu_798     |    0    |    0    |    0    |
|          |   zext_ln1070_fu_816   |    0    |    0    |    0    |
|          |  zext_ln1072_1_fu_820  |    0    |    0    |    0    |
|          |   zext_ln498_3_fu_839  |    0    |    0    |    0    |
|   zext   |     ret_V_5_fu_843     |    0    |    0    |    0    |
|          |    zext_ln657_fu_846   |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_854  |    0    |    0    |    0    |
|          |  zext_ln1070_1_fu_882  |    0    |    0    |    0    |
|          |  zext_ln1072_2_fu_886  |    0    |    0    |    0    |
|          |   zext_ln498_1_fu_895  |    0    |    0    |    0    |
|          |    zext_ln682_fu_919   |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_923  |    0    |    0    |    0    |
|          |   zext_ln657_3_fu_931  |    0    |    0    |    0    |
|          |      r_V_11_fu_961     |    0    |    0    |    0    |
|          |   zext_ln1072_fu_964   |    0    |    0    |    0    |
|          |     lhs_V_3_fu_973     |    0    |    0    |    0    |
|          |   zext_ln657_5_fu_993  |    0    |    0    |    0    |
|          |   zext_ln1146_fu_996   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    41   |   1571  |   4582  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    UnifiedRetVal_reg_293    |   64   |
|        Z2_V_reg_1260        |    8   |
|        Z3_V_reg_1267        |    8   |
|        Z4_V_reg_1272        |   35   |
|     e_frac_V_2_reg_1167     |   54   |
|    exp_Z1P_m_1_V_reg_1360   |   50   |
|      exp_Z1_V_reg_1355      |   58   |
|     exp_Z1_hi_V_reg_1365    |   50   |
|    exp_Z2P_m_1_V_reg_1323   |   44   |
|     icmp_ln415_reg_1155     |    1   |
|     icmp_ln460_reg_1159     |    1   |
|     icmp_ln467_reg_1163     |    1   |
|    icmp_ln657_1_reg_1233    |    1   |
|     icmp_ln657_reg_1229     |    1   |
|     icmp_ln833_reg_1151     |    1   |
|    icmp_ln849_1_reg_1396    |    1   |
|     icmp_ln853_reg_1404     |    1   |
|        isNeg_reg_1192       |    1   |
|     m_diff_hi_V_reg_1255    |    8   |
|        m_exp_reg_1186       |   12   |
|       m_fix_V_reg_1214      |   71   |
|      m_fix_a_V_reg_1250     |   71   |
|     m_fix_hi_V_reg_1219     |   16   |
|      m_fix_l_V_reg_1207     |   130  |
|     m_frac_l_V_reg_1177     |   122  |
|      or_ln657_reg_1400      |    1   |
|       p_01254_reg_267       |   64   |
|     p_Result_16_reg_1224    |    1   |
|      p_Val2_18_reg_1293     |   26   |
|pow_reduce_anonymo_4_reg_1345|    8   |
|pow_reduce_anonymo_5_reg_1277|    8   |
|pow_reduce_anonymo_7_reg_1282|    8   |
|pow_reduce_anonymo_8_reg_1318|    8   |
|       r_V_11_reg_1370       |   100  |
|       r_V_18_reg_1385       |   100  |
|      r_exp_V_3_reg_1238     |   13   |
|       ret_V_4_reg_1287      |   36   |
|       ret_V_6_reg_1380      |   59   |
|    select_ln658_reg_1418    |   64   |
|     sext_ln1070_reg_1245    |   83   |
|    sext_ln1311_2_reg_1202   |   32   |
|     sext_ln657_reg_1172     |   122  |
|        tmp_2_reg_1350       |   36   |
|       tmp_V_1_reg_1408      |   52   |
|        tmp_V_reg_1145       |   11   |
|        tmp_i_reg_1298       |   43   |
|         tmp_reg_1313        |   20   |
|        tmp_s_reg_1329       |   40   |
|    trunc_ln1146_reg_1391    |   58   |
|     trunc_ln168_reg_1413    |   11   |
|        ush_1_reg_1197       |   11   |
|    zext_ln1070_1_reg_1335   |   93   |
|     zext_ln1070_reg_1303    |   79   |
|    zext_ln1072_1_reg_1308   |   79   |
|    zext_ln1072_2_reg_1340   |   93   |
|     zext_ln1072_reg_1375    |   100  |
+-----------------------------+--------+
|            Total            |  2269  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_223 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   8  |   16   ||    9    |
|  p_01254_reg_267  |  p0  |   4  |  64  |   256  ||    9    |
|     grp_fu_465    |  p1  |   2  |  54  |   108  ||    9    |
|     grp_fu_703    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_823    |  p0  |   2  |  43  |   86   ||    9    |
|     grp_fu_823    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_889    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_889    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_967    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_967    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   982  || 23.0885 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   41   |    -   |  1571  |  4582  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   117  |
|  Register |    -   |    -   |  2269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   41   |   23   |  3840  |  4699  |
+-----------+--------+--------+--------+--------+
