{
	"author": ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"],
	"booktitle": "Proceedings of the 50th Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2013",
	"dblpkey": "conf/dac/NacciRBSBA13",
	"doi": "10.1145/2463209.2488797",
	"isbn": "978-1-4503-2071-9",
	"pages": "52:1-52:6",
	"publisher": "ACM",
	"stemmed": ["a", "high", "level", "synthesi", "flow", "for", "the", "implement", "of", "iter", "stencil", "loop", "algorithm", "on", "fpga", "devic"],
	"tag": ["algorithm", "implementation", "synthesis"],
	"title": "A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2013
}