
MotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006880  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08006940  08006940  00007940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dd8  08006dd8  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006dd8  08006dd8  00007dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006de0  08006de0  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006de0  08006de0  00007de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006de4  08006de4  00007de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006de8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000068  08006e50  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006e50  00008358  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db3c  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000224b  00000000  00000000  00015bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  00017e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000957  00000000  00000000  00018a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012faf  00000000  00000000  0001936f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f81d  00000000  00000000  0002c31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f081  00000000  00000000  0003bb3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aabbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003580  00000000  00000000  000aac00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ae180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006928 	.word	0x08006928

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006928 	.word	0x08006928

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0008      	movs	r0, r1
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fcaf 	bl	8000ba0 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fc37 	bl	8000ac0 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fca1 	bl	8000ba0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fc97 	bl	8000ba0 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fc45 	bl	8000b10 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fc3b 	bl	8000b10 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)

080002a8 <__aeabi_uldivmod>:
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d111      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	d10f      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002b0:	2900      	cmp	r1, #0
 80002b2:	d100      	bne.n	80002b6 <__aeabi_uldivmod+0xe>
 80002b4:	2800      	cmp	r0, #0
 80002b6:	d002      	beq.n	80002be <__aeabi_uldivmod+0x16>
 80002b8:	2100      	movs	r1, #0
 80002ba:	43c9      	mvns	r1, r1
 80002bc:	0008      	movs	r0, r1
 80002be:	b407      	push	{r0, r1, r2}
 80002c0:	4802      	ldr	r0, [pc, #8]	@ (80002cc <__aeabi_uldivmod+0x24>)
 80002c2:	a102      	add	r1, pc, #8	@ (adr r1, 80002cc <__aeabi_uldivmod+0x24>)
 80002c4:	1840      	adds	r0, r0, r1
 80002c6:	9002      	str	r0, [sp, #8]
 80002c8:	bd03      	pop	{r0, r1, pc}
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	ffffff65 	.word	0xffffff65
 80002d0:	b403      	push	{r0, r1}
 80002d2:	4668      	mov	r0, sp
 80002d4:	b501      	push	{r0, lr}
 80002d6:	9802      	ldr	r0, [sp, #8]
 80002d8:	f000 f81e 	bl	8000318 <__udivmoddi4>
 80002dc:	9b01      	ldr	r3, [sp, #4]
 80002de:	469e      	mov	lr, r3
 80002e0:	b002      	add	sp, #8
 80002e2:	bc0c      	pop	{r2, r3}
 80002e4:	4770      	bx	lr
 80002e6:	46c0      	nop			@ (mov r8, r8)

080002e8 <__aeabi_f2uiz>:
 80002e8:	219e      	movs	r1, #158	@ 0x9e
 80002ea:	b510      	push	{r4, lr}
 80002ec:	05c9      	lsls	r1, r1, #23
 80002ee:	1c04      	adds	r4, r0, #0
 80002f0:	f7ff ffd0 	bl	8000294 <__aeabi_fcmpge>
 80002f4:	2800      	cmp	r0, #0
 80002f6:	d103      	bne.n	8000300 <__aeabi_f2uiz+0x18>
 80002f8:	1c20      	adds	r0, r4, #0
 80002fa:	f001 f857 	bl	80013ac <__aeabi_f2iz>
 80002fe:	bd10      	pop	{r4, pc}
 8000300:	219e      	movs	r1, #158	@ 0x9e
 8000302:	1c20      	adds	r0, r4, #0
 8000304:	05c9      	lsls	r1, r1, #23
 8000306:	f000 fded 	bl	8000ee4 <__aeabi_fsub>
 800030a:	f001 f84f 	bl	80013ac <__aeabi_f2iz>
 800030e:	2380      	movs	r3, #128	@ 0x80
 8000310:	061b      	lsls	r3, r3, #24
 8000312:	469c      	mov	ip, r3
 8000314:	4460      	add	r0, ip
 8000316:	e7f2      	b.n	80002fe <__aeabi_f2uiz+0x16>

08000318 <__udivmoddi4>:
 8000318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800031a:	4657      	mov	r7, sl
 800031c:	464e      	mov	r6, r9
 800031e:	4645      	mov	r5, r8
 8000320:	46de      	mov	lr, fp
 8000322:	b5e0      	push	{r5, r6, r7, lr}
 8000324:	0004      	movs	r4, r0
 8000326:	000d      	movs	r5, r1
 8000328:	4692      	mov	sl, r2
 800032a:	4699      	mov	r9, r3
 800032c:	b083      	sub	sp, #12
 800032e:	428b      	cmp	r3, r1
 8000330:	d830      	bhi.n	8000394 <__udivmoddi4+0x7c>
 8000332:	d02d      	beq.n	8000390 <__udivmoddi4+0x78>
 8000334:	4649      	mov	r1, r9
 8000336:	4650      	mov	r0, sl
 8000338:	f001 f8bc 	bl	80014b4 <__clzdi2>
 800033c:	0029      	movs	r1, r5
 800033e:	0006      	movs	r6, r0
 8000340:	0020      	movs	r0, r4
 8000342:	f001 f8b7 	bl	80014b4 <__clzdi2>
 8000346:	1a33      	subs	r3, r6, r0
 8000348:	4698      	mov	r8, r3
 800034a:	3b20      	subs	r3, #32
 800034c:	d434      	bmi.n	80003b8 <__udivmoddi4+0xa0>
 800034e:	469b      	mov	fp, r3
 8000350:	4653      	mov	r3, sl
 8000352:	465a      	mov	r2, fp
 8000354:	4093      	lsls	r3, r2
 8000356:	4642      	mov	r2, r8
 8000358:	001f      	movs	r7, r3
 800035a:	4653      	mov	r3, sl
 800035c:	4093      	lsls	r3, r2
 800035e:	001e      	movs	r6, r3
 8000360:	42af      	cmp	r7, r5
 8000362:	d83b      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000364:	42af      	cmp	r7, r5
 8000366:	d100      	bne.n	800036a <__udivmoddi4+0x52>
 8000368:	e079      	b.n	800045e <__udivmoddi4+0x146>
 800036a:	465b      	mov	r3, fp
 800036c:	1ba4      	subs	r4, r4, r6
 800036e:	41bd      	sbcs	r5, r7
 8000370:	2b00      	cmp	r3, #0
 8000372:	da00      	bge.n	8000376 <__udivmoddi4+0x5e>
 8000374:	e076      	b.n	8000464 <__udivmoddi4+0x14c>
 8000376:	2200      	movs	r2, #0
 8000378:	2300      	movs	r3, #0
 800037a:	9200      	str	r2, [sp, #0]
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	2301      	movs	r3, #1
 8000380:	465a      	mov	r2, fp
 8000382:	4093      	lsls	r3, r2
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	2301      	movs	r3, #1
 8000388:	4642      	mov	r2, r8
 800038a:	4093      	lsls	r3, r2
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	e029      	b.n	80003e4 <__udivmoddi4+0xcc>
 8000390:	4282      	cmp	r2, r0
 8000392:	d9cf      	bls.n	8000334 <__udivmoddi4+0x1c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <__udivmoddi4+0x8e>
 80003a2:	601c      	str	r4, [r3, #0]
 80003a4:	605d      	str	r5, [r3, #4]
 80003a6:	9800      	ldr	r0, [sp, #0]
 80003a8:	9901      	ldr	r1, [sp, #4]
 80003aa:	b003      	add	sp, #12
 80003ac:	bcf0      	pop	{r4, r5, r6, r7}
 80003ae:	46bb      	mov	fp, r7
 80003b0:	46b2      	mov	sl, r6
 80003b2:	46a9      	mov	r9, r5
 80003b4:	46a0      	mov	r8, r4
 80003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b8:	4642      	mov	r2, r8
 80003ba:	469b      	mov	fp, r3
 80003bc:	2320      	movs	r3, #32
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	4652      	mov	r2, sl
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	4641      	mov	r1, r8
 80003c6:	0013      	movs	r3, r2
 80003c8:	464a      	mov	r2, r9
 80003ca:	408a      	lsls	r2, r1
 80003cc:	0017      	movs	r7, r2
 80003ce:	4642      	mov	r2, r8
 80003d0:	431f      	orrs	r7, r3
 80003d2:	4653      	mov	r3, sl
 80003d4:	4093      	lsls	r3, r2
 80003d6:	001e      	movs	r6, r3
 80003d8:	42af      	cmp	r7, r5
 80003da:	d9c3      	bls.n	8000364 <__udivmoddi4+0x4c>
 80003dc:	2200      	movs	r2, #0
 80003de:	2300      	movs	r3, #0
 80003e0:	9200      	str	r2, [sp, #0]
 80003e2:	9301      	str	r3, [sp, #4]
 80003e4:	4643      	mov	r3, r8
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d0d8      	beq.n	800039c <__udivmoddi4+0x84>
 80003ea:	07fb      	lsls	r3, r7, #31
 80003ec:	0872      	lsrs	r2, r6, #1
 80003ee:	431a      	orrs	r2, r3
 80003f0:	4646      	mov	r6, r8
 80003f2:	087b      	lsrs	r3, r7, #1
 80003f4:	e00e      	b.n	8000414 <__udivmoddi4+0xfc>
 80003f6:	42ab      	cmp	r3, r5
 80003f8:	d101      	bne.n	80003fe <__udivmoddi4+0xe6>
 80003fa:	42a2      	cmp	r2, r4
 80003fc:	d80c      	bhi.n	8000418 <__udivmoddi4+0x100>
 80003fe:	1aa4      	subs	r4, r4, r2
 8000400:	419d      	sbcs	r5, r3
 8000402:	2001      	movs	r0, #1
 8000404:	1924      	adds	r4, r4, r4
 8000406:	416d      	adcs	r5, r5
 8000408:	2100      	movs	r1, #0
 800040a:	3e01      	subs	r6, #1
 800040c:	1824      	adds	r4, r4, r0
 800040e:	414d      	adcs	r5, r1
 8000410:	2e00      	cmp	r6, #0
 8000412:	d006      	beq.n	8000422 <__udivmoddi4+0x10a>
 8000414:	42ab      	cmp	r3, r5
 8000416:	d9ee      	bls.n	80003f6 <__udivmoddi4+0xde>
 8000418:	3e01      	subs	r6, #1
 800041a:	1924      	adds	r4, r4, r4
 800041c:	416d      	adcs	r5, r5
 800041e:	2e00      	cmp	r6, #0
 8000420:	d1f8      	bne.n	8000414 <__udivmoddi4+0xfc>
 8000422:	9800      	ldr	r0, [sp, #0]
 8000424:	9901      	ldr	r1, [sp, #4]
 8000426:	465b      	mov	r3, fp
 8000428:	1900      	adds	r0, r0, r4
 800042a:	4169      	adcs	r1, r5
 800042c:	2b00      	cmp	r3, #0
 800042e:	db24      	blt.n	800047a <__udivmoddi4+0x162>
 8000430:	002b      	movs	r3, r5
 8000432:	465a      	mov	r2, fp
 8000434:	4644      	mov	r4, r8
 8000436:	40d3      	lsrs	r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	40e2      	lsrs	r2, r4
 800043c:	001c      	movs	r4, r3
 800043e:	465b      	mov	r3, fp
 8000440:	0015      	movs	r5, r2
 8000442:	2b00      	cmp	r3, #0
 8000444:	db2a      	blt.n	800049c <__udivmoddi4+0x184>
 8000446:	0026      	movs	r6, r4
 8000448:	409e      	lsls	r6, r3
 800044a:	0033      	movs	r3, r6
 800044c:	0026      	movs	r6, r4
 800044e:	4647      	mov	r7, r8
 8000450:	40be      	lsls	r6, r7
 8000452:	0032      	movs	r2, r6
 8000454:	1a80      	subs	r0, r0, r2
 8000456:	4199      	sbcs	r1, r3
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	9101      	str	r1, [sp, #4]
 800045c:	e79e      	b.n	800039c <__udivmoddi4+0x84>
 800045e:	42a3      	cmp	r3, r4
 8000460:	d8bc      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000462:	e782      	b.n	800036a <__udivmoddi4+0x52>
 8000464:	4642      	mov	r2, r8
 8000466:	2320      	movs	r3, #32
 8000468:	2100      	movs	r1, #0
 800046a:	1a9b      	subs	r3, r3, r2
 800046c:	2200      	movs	r2, #0
 800046e:	9100      	str	r1, [sp, #0]
 8000470:	9201      	str	r2, [sp, #4]
 8000472:	2201      	movs	r2, #1
 8000474:	40da      	lsrs	r2, r3
 8000476:	9201      	str	r2, [sp, #4]
 8000478:	e785      	b.n	8000386 <__udivmoddi4+0x6e>
 800047a:	4642      	mov	r2, r8
 800047c:	2320      	movs	r3, #32
 800047e:	1a9b      	subs	r3, r3, r2
 8000480:	002a      	movs	r2, r5
 8000482:	4646      	mov	r6, r8
 8000484:	409a      	lsls	r2, r3
 8000486:	0023      	movs	r3, r4
 8000488:	40f3      	lsrs	r3, r6
 800048a:	4644      	mov	r4, r8
 800048c:	4313      	orrs	r3, r2
 800048e:	002a      	movs	r2, r5
 8000490:	40e2      	lsrs	r2, r4
 8000492:	001c      	movs	r4, r3
 8000494:	465b      	mov	r3, fp
 8000496:	0015      	movs	r5, r2
 8000498:	2b00      	cmp	r3, #0
 800049a:	dad4      	bge.n	8000446 <__udivmoddi4+0x12e>
 800049c:	4642      	mov	r2, r8
 800049e:	002f      	movs	r7, r5
 80004a0:	2320      	movs	r3, #32
 80004a2:	0026      	movs	r6, r4
 80004a4:	4097      	lsls	r7, r2
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	40de      	lsrs	r6, r3
 80004aa:	003b      	movs	r3, r7
 80004ac:	4333      	orrs	r3, r6
 80004ae:	e7cd      	b.n	800044c <__udivmoddi4+0x134>

080004b0 <__aeabi_fadd>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	024b      	lsls	r3, r1, #9
 80004b4:	0a5a      	lsrs	r2, r3, #9
 80004b6:	4694      	mov	ip, r2
 80004b8:	004a      	lsls	r2, r1, #1
 80004ba:	0fc9      	lsrs	r1, r1, #31
 80004bc:	46ce      	mov	lr, r9
 80004be:	4647      	mov	r7, r8
 80004c0:	4689      	mov	r9, r1
 80004c2:	0045      	lsls	r5, r0, #1
 80004c4:	0246      	lsls	r6, r0, #9
 80004c6:	0e2d      	lsrs	r5, r5, #24
 80004c8:	0e12      	lsrs	r2, r2, #24
 80004ca:	b580      	push	{r7, lr}
 80004cc:	0999      	lsrs	r1, r3, #6
 80004ce:	0a77      	lsrs	r7, r6, #9
 80004d0:	0fc4      	lsrs	r4, r0, #31
 80004d2:	09b6      	lsrs	r6, r6, #6
 80004d4:	1aab      	subs	r3, r5, r2
 80004d6:	454c      	cmp	r4, r9
 80004d8:	d020      	beq.n	800051c <__aeabi_fadd+0x6c>
 80004da:	2b00      	cmp	r3, #0
 80004dc:	dd0c      	ble.n	80004f8 <__aeabi_fadd+0x48>
 80004de:	2a00      	cmp	r2, #0
 80004e0:	d134      	bne.n	800054c <__aeabi_fadd+0x9c>
 80004e2:	2900      	cmp	r1, #0
 80004e4:	d02a      	beq.n	800053c <__aeabi_fadd+0x8c>
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d100      	bne.n	80004ee <__aeabi_fadd+0x3e>
 80004ec:	e08f      	b.n	800060e <__aeabi_fadd+0x15e>
 80004ee:	2bff      	cmp	r3, #255	@ 0xff
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x44>
 80004f2:	e0cd      	b.n	8000690 <__aeabi_fadd+0x1e0>
 80004f4:	0013      	movs	r3, r2
 80004f6:	e02f      	b.n	8000558 <__aeabi_fadd+0xa8>
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d060      	beq.n	80005be <__aeabi_fadd+0x10e>
 80004fc:	1b53      	subs	r3, r2, r5
 80004fe:	2d00      	cmp	r5, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x54>
 8000502:	e0ee      	b.n	80006e2 <__aeabi_fadd+0x232>
 8000504:	2e00      	cmp	r6, #0
 8000506:	d100      	bne.n	800050a <__aeabi_fadd+0x5a>
 8000508:	e13e      	b.n	8000788 <__aeabi_fadd+0x2d8>
 800050a:	1e5c      	subs	r4, r3, #1
 800050c:	2b01      	cmp	r3, #1
 800050e:	d100      	bne.n	8000512 <__aeabi_fadd+0x62>
 8000510:	e16b      	b.n	80007ea <__aeabi_fadd+0x33a>
 8000512:	2bff      	cmp	r3, #255	@ 0xff
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x68>
 8000516:	e0b9      	b.n	800068c <__aeabi_fadd+0x1dc>
 8000518:	0023      	movs	r3, r4
 800051a:	e0e7      	b.n	80006ec <__aeabi_fadd+0x23c>
 800051c:	2b00      	cmp	r3, #0
 800051e:	dc00      	bgt.n	8000522 <__aeabi_fadd+0x72>
 8000520:	e0a4      	b.n	800066c <__aeabi_fadd+0x1bc>
 8000522:	2a00      	cmp	r2, #0
 8000524:	d069      	beq.n	80005fa <__aeabi_fadd+0x14a>
 8000526:	2dff      	cmp	r5, #255	@ 0xff
 8000528:	d100      	bne.n	800052c <__aeabi_fadd+0x7c>
 800052a:	e0b1      	b.n	8000690 <__aeabi_fadd+0x1e0>
 800052c:	2280      	movs	r2, #128	@ 0x80
 800052e:	04d2      	lsls	r2, r2, #19
 8000530:	4311      	orrs	r1, r2
 8000532:	2b1b      	cmp	r3, #27
 8000534:	dc00      	bgt.n	8000538 <__aeabi_fadd+0x88>
 8000536:	e0e9      	b.n	800070c <__aeabi_fadd+0x25c>
 8000538:	002b      	movs	r3, r5
 800053a:	3605      	adds	r6, #5
 800053c:	08f7      	lsrs	r7, r6, #3
 800053e:	2bff      	cmp	r3, #255	@ 0xff
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x94>
 8000542:	e0a5      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000544:	027a      	lsls	r2, r7, #9
 8000546:	0a52      	lsrs	r2, r2, #9
 8000548:	b2d8      	uxtb	r0, r3
 800054a:	e030      	b.n	80005ae <__aeabi_fadd+0xfe>
 800054c:	2dff      	cmp	r5, #255	@ 0xff
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0xa2>
 8000550:	e09e      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	04d2      	lsls	r2, r2, #19
 8000556:	4311      	orrs	r1, r2
 8000558:	2001      	movs	r0, #1
 800055a:	2b1b      	cmp	r3, #27
 800055c:	dc08      	bgt.n	8000570 <__aeabi_fadd+0xc0>
 800055e:	0008      	movs	r0, r1
 8000560:	2220      	movs	r2, #32
 8000562:	40d8      	lsrs	r0, r3
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	4099      	lsls	r1, r3
 8000568:	000b      	movs	r3, r1
 800056a:	1e5a      	subs	r2, r3, #1
 800056c:	4193      	sbcs	r3, r2
 800056e:	4318      	orrs	r0, r3
 8000570:	1a36      	subs	r6, r6, r0
 8000572:	0173      	lsls	r3, r6, #5
 8000574:	d400      	bmi.n	8000578 <__aeabi_fadd+0xc8>
 8000576:	e071      	b.n	800065c <__aeabi_fadd+0x1ac>
 8000578:	01b6      	lsls	r6, r6, #6
 800057a:	09b7      	lsrs	r7, r6, #6
 800057c:	0038      	movs	r0, r7
 800057e:	f000 ff7b 	bl	8001478 <__clzsi2>
 8000582:	003b      	movs	r3, r7
 8000584:	3805      	subs	r0, #5
 8000586:	4083      	lsls	r3, r0
 8000588:	4285      	cmp	r5, r0
 800058a:	dd4d      	ble.n	8000628 <__aeabi_fadd+0x178>
 800058c:	4eb4      	ldr	r6, [pc, #720]	@ (8000860 <__aeabi_fadd+0x3b0>)
 800058e:	1a2d      	subs	r5, r5, r0
 8000590:	401e      	ands	r6, r3
 8000592:	075a      	lsls	r2, r3, #29
 8000594:	d068      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000596:	220f      	movs	r2, #15
 8000598:	4013      	ands	r3, r2
 800059a:	2b04      	cmp	r3, #4
 800059c:	d064      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 800059e:	3604      	adds	r6, #4
 80005a0:	0173      	lsls	r3, r6, #5
 80005a2:	d561      	bpl.n	8000668 <__aeabi_fadd+0x1b8>
 80005a4:	1c68      	adds	r0, r5, #1
 80005a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80005a8:	d154      	bne.n	8000654 <__aeabi_fadd+0x1a4>
 80005aa:	20ff      	movs	r0, #255	@ 0xff
 80005ac:	2200      	movs	r2, #0
 80005ae:	05c0      	lsls	r0, r0, #23
 80005b0:	4310      	orrs	r0, r2
 80005b2:	07e4      	lsls	r4, r4, #31
 80005b4:	4320      	orrs	r0, r4
 80005b6:	bcc0      	pop	{r6, r7}
 80005b8:	46b9      	mov	r9, r7
 80005ba:	46b0      	mov	r8, r6
 80005bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005be:	22fe      	movs	r2, #254	@ 0xfe
 80005c0:	4690      	mov	r8, r2
 80005c2:	1c68      	adds	r0, r5, #1
 80005c4:	0002      	movs	r2, r0
 80005c6:	4640      	mov	r0, r8
 80005c8:	4210      	tst	r0, r2
 80005ca:	d16b      	bne.n	80006a4 <__aeabi_fadd+0x1f4>
 80005cc:	2d00      	cmp	r5, #0
 80005ce:	d000      	beq.n	80005d2 <__aeabi_fadd+0x122>
 80005d0:	e0dd      	b.n	800078e <__aeabi_fadd+0x2de>
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0x128>
 80005d6:	e102      	b.n	80007de <__aeabi_fadd+0x32e>
 80005d8:	2900      	cmp	r1, #0
 80005da:	d0b3      	beq.n	8000544 <__aeabi_fadd+0x94>
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	1a77      	subs	r7, r6, r1
 80005e0:	04d2      	lsls	r2, r2, #19
 80005e2:	4217      	tst	r7, r2
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x138>
 80005e6:	e136      	b.n	8000856 <__aeabi_fadd+0x3a6>
 80005e8:	464c      	mov	r4, r9
 80005ea:	1b8e      	subs	r6, r1, r6
 80005ec:	d061      	beq.n	80006b2 <__aeabi_fadd+0x202>
 80005ee:	2001      	movs	r0, #1
 80005f0:	4216      	tst	r6, r2
 80005f2:	d130      	bne.n	8000656 <__aeabi_fadd+0x1a6>
 80005f4:	2300      	movs	r3, #0
 80005f6:	08f7      	lsrs	r7, r6, #3
 80005f8:	e7a4      	b.n	8000544 <__aeabi_fadd+0x94>
 80005fa:	2900      	cmp	r1, #0
 80005fc:	d09e      	beq.n	800053c <__aeabi_fadd+0x8c>
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	2b01      	cmp	r3, #1
 8000602:	d100      	bne.n	8000606 <__aeabi_fadd+0x156>
 8000604:	e0ca      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000606:	2bff      	cmp	r3, #255	@ 0xff
 8000608:	d042      	beq.n	8000690 <__aeabi_fadd+0x1e0>
 800060a:	0013      	movs	r3, r2
 800060c:	e791      	b.n	8000532 <__aeabi_fadd+0x82>
 800060e:	1a71      	subs	r1, r6, r1
 8000610:	014b      	lsls	r3, r1, #5
 8000612:	d400      	bmi.n	8000616 <__aeabi_fadd+0x166>
 8000614:	e0d1      	b.n	80007ba <__aeabi_fadd+0x30a>
 8000616:	018f      	lsls	r7, r1, #6
 8000618:	09bf      	lsrs	r7, r7, #6
 800061a:	0038      	movs	r0, r7
 800061c:	f000 ff2c 	bl	8001478 <__clzsi2>
 8000620:	003b      	movs	r3, r7
 8000622:	3805      	subs	r0, #5
 8000624:	4083      	lsls	r3, r0
 8000626:	2501      	movs	r5, #1
 8000628:	2220      	movs	r2, #32
 800062a:	1b40      	subs	r0, r0, r5
 800062c:	3001      	adds	r0, #1
 800062e:	1a12      	subs	r2, r2, r0
 8000630:	001e      	movs	r6, r3
 8000632:	4093      	lsls	r3, r2
 8000634:	40c6      	lsrs	r6, r0
 8000636:	1e5a      	subs	r2, r3, #1
 8000638:	4193      	sbcs	r3, r2
 800063a:	431e      	orrs	r6, r3
 800063c:	d039      	beq.n	80006b2 <__aeabi_fadd+0x202>
 800063e:	0773      	lsls	r3, r6, #29
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x194>
 8000642:	e11b      	b.n	800087c <__aeabi_fadd+0x3cc>
 8000644:	230f      	movs	r3, #15
 8000646:	2500      	movs	r5, #0
 8000648:	4033      	ands	r3, r6
 800064a:	2b04      	cmp	r3, #4
 800064c:	d1a7      	bne.n	800059e <__aeabi_fadd+0xee>
 800064e:	2001      	movs	r0, #1
 8000650:	0172      	lsls	r2, r6, #5
 8000652:	d57c      	bpl.n	800074e <__aeabi_fadd+0x29e>
 8000654:	b2c0      	uxtb	r0, r0
 8000656:	01b2      	lsls	r2, r6, #6
 8000658:	0a52      	lsrs	r2, r2, #9
 800065a:	e7a8      	b.n	80005ae <__aeabi_fadd+0xfe>
 800065c:	0773      	lsls	r3, r6, #29
 800065e:	d003      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000660:	230f      	movs	r3, #15
 8000662:	4033      	ands	r3, r6
 8000664:	2b04      	cmp	r3, #4
 8000666:	d19a      	bne.n	800059e <__aeabi_fadd+0xee>
 8000668:	002b      	movs	r3, r5
 800066a:	e767      	b.n	800053c <__aeabi_fadd+0x8c>
 800066c:	2b00      	cmp	r3, #0
 800066e:	d023      	beq.n	80006b8 <__aeabi_fadd+0x208>
 8000670:	1b53      	subs	r3, r2, r5
 8000672:	2d00      	cmp	r5, #0
 8000674:	d17b      	bne.n	800076e <__aeabi_fadd+0x2be>
 8000676:	2e00      	cmp	r6, #0
 8000678:	d100      	bne.n	800067c <__aeabi_fadd+0x1cc>
 800067a:	e086      	b.n	800078a <__aeabi_fadd+0x2da>
 800067c:	1e5d      	subs	r5, r3, #1
 800067e:	2b01      	cmp	r3, #1
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x1d4>
 8000682:	e08b      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000684:	2bff      	cmp	r3, #255	@ 0xff
 8000686:	d002      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000688:	002b      	movs	r3, r5
 800068a:	e075      	b.n	8000778 <__aeabi_fadd+0x2c8>
 800068c:	464c      	mov	r4, r9
 800068e:	4667      	mov	r7, ip
 8000690:	2f00      	cmp	r7, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_fadd+0x1e6>
 8000694:	e789      	b.n	80005aa <__aeabi_fadd+0xfa>
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	03d2      	lsls	r2, r2, #15
 800069a:	433a      	orrs	r2, r7
 800069c:	0252      	lsls	r2, r2, #9
 800069e:	20ff      	movs	r0, #255	@ 0xff
 80006a0:	0a52      	lsrs	r2, r2, #9
 80006a2:	e784      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006a4:	1a77      	subs	r7, r6, r1
 80006a6:	017b      	lsls	r3, r7, #5
 80006a8:	d46b      	bmi.n	8000782 <__aeabi_fadd+0x2d2>
 80006aa:	2f00      	cmp	r7, #0
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fadd+0x200>
 80006ae:	e765      	b.n	800057c <__aeabi_fadd+0xcc>
 80006b0:	2400      	movs	r4, #0
 80006b2:	2000      	movs	r0, #0
 80006b4:	2200      	movs	r2, #0
 80006b6:	e77a      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006b8:	22fe      	movs	r2, #254	@ 0xfe
 80006ba:	1c6b      	adds	r3, r5, #1
 80006bc:	421a      	tst	r2, r3
 80006be:	d149      	bne.n	8000754 <__aeabi_fadd+0x2a4>
 80006c0:	2d00      	cmp	r5, #0
 80006c2:	d000      	beq.n	80006c6 <__aeabi_fadd+0x216>
 80006c4:	e09f      	b.n	8000806 <__aeabi_fadd+0x356>
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d100      	bne.n	80006cc <__aeabi_fadd+0x21c>
 80006ca:	e0ba      	b.n	8000842 <__aeabi_fadd+0x392>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x222>
 80006d0:	e0cf      	b.n	8000872 <__aeabi_fadd+0x3c2>
 80006d2:	1872      	adds	r2, r6, r1
 80006d4:	0153      	lsls	r3, r2, #5
 80006d6:	d400      	bmi.n	80006da <__aeabi_fadd+0x22a>
 80006d8:	e0cd      	b.n	8000876 <__aeabi_fadd+0x3c6>
 80006da:	0192      	lsls	r2, r2, #6
 80006dc:	2001      	movs	r0, #1
 80006de:	0a52      	lsrs	r2, r2, #9
 80006e0:	e765      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006e2:	2aff      	cmp	r2, #255	@ 0xff
 80006e4:	d0d2      	beq.n	800068c <__aeabi_fadd+0x1dc>
 80006e6:	2080      	movs	r0, #128	@ 0x80
 80006e8:	04c0      	lsls	r0, r0, #19
 80006ea:	4306      	orrs	r6, r0
 80006ec:	2001      	movs	r0, #1
 80006ee:	2b1b      	cmp	r3, #27
 80006f0:	dc08      	bgt.n	8000704 <__aeabi_fadd+0x254>
 80006f2:	0030      	movs	r0, r6
 80006f4:	2420      	movs	r4, #32
 80006f6:	40d8      	lsrs	r0, r3
 80006f8:	1ae3      	subs	r3, r4, r3
 80006fa:	409e      	lsls	r6, r3
 80006fc:	0033      	movs	r3, r6
 80006fe:	1e5c      	subs	r4, r3, #1
 8000700:	41a3      	sbcs	r3, r4
 8000702:	4318      	orrs	r0, r3
 8000704:	464c      	mov	r4, r9
 8000706:	0015      	movs	r5, r2
 8000708:	1a0e      	subs	r6, r1, r0
 800070a:	e732      	b.n	8000572 <__aeabi_fadd+0xc2>
 800070c:	0008      	movs	r0, r1
 800070e:	2220      	movs	r2, #32
 8000710:	40d8      	lsrs	r0, r3
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	4099      	lsls	r1, r3
 8000716:	000b      	movs	r3, r1
 8000718:	1e5a      	subs	r2, r3, #1
 800071a:	4193      	sbcs	r3, r2
 800071c:	4303      	orrs	r3, r0
 800071e:	18f6      	adds	r6, r6, r3
 8000720:	0173      	lsls	r3, r6, #5
 8000722:	d59b      	bpl.n	800065c <__aeabi_fadd+0x1ac>
 8000724:	3501      	adds	r5, #1
 8000726:	2dff      	cmp	r5, #255	@ 0xff
 8000728:	d100      	bne.n	800072c <__aeabi_fadd+0x27c>
 800072a:	e73e      	b.n	80005aa <__aeabi_fadd+0xfa>
 800072c:	2301      	movs	r3, #1
 800072e:	494d      	ldr	r1, [pc, #308]	@ (8000864 <__aeabi_fadd+0x3b4>)
 8000730:	0872      	lsrs	r2, r6, #1
 8000732:	4033      	ands	r3, r6
 8000734:	400a      	ands	r2, r1
 8000736:	431a      	orrs	r2, r3
 8000738:	0016      	movs	r6, r2
 800073a:	0753      	lsls	r3, r2, #29
 800073c:	d004      	beq.n	8000748 <__aeabi_fadd+0x298>
 800073e:	230f      	movs	r3, #15
 8000740:	4013      	ands	r3, r2
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fadd+0x298>
 8000746:	e72a      	b.n	800059e <__aeabi_fadd+0xee>
 8000748:	0173      	lsls	r3, r6, #5
 800074a:	d500      	bpl.n	800074e <__aeabi_fadd+0x29e>
 800074c:	e72a      	b.n	80005a4 <__aeabi_fadd+0xf4>
 800074e:	002b      	movs	r3, r5
 8000750:	08f7      	lsrs	r7, r6, #3
 8000752:	e6f7      	b.n	8000544 <__aeabi_fadd+0x94>
 8000754:	2bff      	cmp	r3, #255	@ 0xff
 8000756:	d100      	bne.n	800075a <__aeabi_fadd+0x2aa>
 8000758:	e727      	b.n	80005aa <__aeabi_fadd+0xfa>
 800075a:	1871      	adds	r1, r6, r1
 800075c:	0849      	lsrs	r1, r1, #1
 800075e:	074a      	lsls	r2, r1, #29
 8000760:	d02f      	beq.n	80007c2 <__aeabi_fadd+0x312>
 8000762:	220f      	movs	r2, #15
 8000764:	400a      	ands	r2, r1
 8000766:	2a04      	cmp	r2, #4
 8000768:	d02b      	beq.n	80007c2 <__aeabi_fadd+0x312>
 800076a:	1d0e      	adds	r6, r1, #4
 800076c:	e6e6      	b.n	800053c <__aeabi_fadd+0x8c>
 800076e:	2aff      	cmp	r2, #255	@ 0xff
 8000770:	d08d      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000772:	2080      	movs	r0, #128	@ 0x80
 8000774:	04c0      	lsls	r0, r0, #19
 8000776:	4306      	orrs	r6, r0
 8000778:	2b1b      	cmp	r3, #27
 800077a:	dd24      	ble.n	80007c6 <__aeabi_fadd+0x316>
 800077c:	0013      	movs	r3, r2
 800077e:	1d4e      	adds	r6, r1, #5
 8000780:	e6dc      	b.n	800053c <__aeabi_fadd+0x8c>
 8000782:	464c      	mov	r4, r9
 8000784:	1b8f      	subs	r7, r1, r6
 8000786:	e6f9      	b.n	800057c <__aeabi_fadd+0xcc>
 8000788:	464c      	mov	r4, r9
 800078a:	000e      	movs	r6, r1
 800078c:	e6d6      	b.n	800053c <__aeabi_fadd+0x8c>
 800078e:	2e00      	cmp	r6, #0
 8000790:	d149      	bne.n	8000826 <__aeabi_fadd+0x376>
 8000792:	2900      	cmp	r1, #0
 8000794:	d068      	beq.n	8000868 <__aeabi_fadd+0x3b8>
 8000796:	4667      	mov	r7, ip
 8000798:	464c      	mov	r4, r9
 800079a:	e77c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800079c:	1870      	adds	r0, r6, r1
 800079e:	0143      	lsls	r3, r0, #5
 80007a0:	d574      	bpl.n	800088c <__aeabi_fadd+0x3dc>
 80007a2:	4930      	ldr	r1, [pc, #192]	@ (8000864 <__aeabi_fadd+0x3b4>)
 80007a4:	0840      	lsrs	r0, r0, #1
 80007a6:	4001      	ands	r1, r0
 80007a8:	0743      	lsls	r3, r0, #29
 80007aa:	d009      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007ac:	230f      	movs	r3, #15
 80007ae:	4003      	ands	r3, r0
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d005      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007b4:	2302      	movs	r3, #2
 80007b6:	1d0e      	adds	r6, r1, #4
 80007b8:	e6c0      	b.n	800053c <__aeabi_fadd+0x8c>
 80007ba:	2301      	movs	r3, #1
 80007bc:	08cf      	lsrs	r7, r1, #3
 80007be:	e6c1      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c0:	2302      	movs	r3, #2
 80007c2:	08cf      	lsrs	r7, r1, #3
 80007c4:	e6be      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c6:	2520      	movs	r5, #32
 80007c8:	0030      	movs	r0, r6
 80007ca:	40d8      	lsrs	r0, r3
 80007cc:	1aeb      	subs	r3, r5, r3
 80007ce:	409e      	lsls	r6, r3
 80007d0:	0033      	movs	r3, r6
 80007d2:	1e5d      	subs	r5, r3, #1
 80007d4:	41ab      	sbcs	r3, r5
 80007d6:	4303      	orrs	r3, r0
 80007d8:	0015      	movs	r5, r2
 80007da:	185e      	adds	r6, r3, r1
 80007dc:	e7a0      	b.n	8000720 <__aeabi_fadd+0x270>
 80007de:	2900      	cmp	r1, #0
 80007e0:	d100      	bne.n	80007e4 <__aeabi_fadd+0x334>
 80007e2:	e765      	b.n	80006b0 <__aeabi_fadd+0x200>
 80007e4:	464c      	mov	r4, r9
 80007e6:	4667      	mov	r7, ip
 80007e8:	e6ac      	b.n	8000544 <__aeabi_fadd+0x94>
 80007ea:	1b8f      	subs	r7, r1, r6
 80007ec:	017b      	lsls	r3, r7, #5
 80007ee:	d52e      	bpl.n	800084e <__aeabi_fadd+0x39e>
 80007f0:	01bf      	lsls	r7, r7, #6
 80007f2:	09bf      	lsrs	r7, r7, #6
 80007f4:	0038      	movs	r0, r7
 80007f6:	f000 fe3f 	bl	8001478 <__clzsi2>
 80007fa:	003b      	movs	r3, r7
 80007fc:	3805      	subs	r0, #5
 80007fe:	4083      	lsls	r3, r0
 8000800:	464c      	mov	r4, r9
 8000802:	3501      	adds	r5, #1
 8000804:	e710      	b.n	8000628 <__aeabi_fadd+0x178>
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_fadd+0x35c>
 800080a:	e740      	b.n	800068e <__aeabi_fadd+0x1de>
 800080c:	2900      	cmp	r1, #0
 800080e:	d100      	bne.n	8000812 <__aeabi_fadd+0x362>
 8000810:	e741      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000812:	2380      	movs	r3, #128	@ 0x80
 8000814:	03db      	lsls	r3, r3, #15
 8000816:	429f      	cmp	r7, r3
 8000818:	d200      	bcs.n	800081c <__aeabi_fadd+0x36c>
 800081a:	e73c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800081c:	459c      	cmp	ip, r3
 800081e:	d300      	bcc.n	8000822 <__aeabi_fadd+0x372>
 8000820:	e739      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000822:	4667      	mov	r7, ip
 8000824:	e737      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000826:	2900      	cmp	r1, #0
 8000828:	d100      	bne.n	800082c <__aeabi_fadd+0x37c>
 800082a:	e734      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800082c:	2380      	movs	r3, #128	@ 0x80
 800082e:	03db      	lsls	r3, r3, #15
 8000830:	429f      	cmp	r7, r3
 8000832:	d200      	bcs.n	8000836 <__aeabi_fadd+0x386>
 8000834:	e72f      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000836:	459c      	cmp	ip, r3
 8000838:	d300      	bcc.n	800083c <__aeabi_fadd+0x38c>
 800083a:	e72c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800083c:	464c      	mov	r4, r9
 800083e:	4667      	mov	r7, ip
 8000840:	e729      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000842:	2900      	cmp	r1, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x398>
 8000846:	e734      	b.n	80006b2 <__aeabi_fadd+0x202>
 8000848:	2300      	movs	r3, #0
 800084a:	08cf      	lsrs	r7, r1, #3
 800084c:	e67a      	b.n	8000544 <__aeabi_fadd+0x94>
 800084e:	464c      	mov	r4, r9
 8000850:	2301      	movs	r3, #1
 8000852:	08ff      	lsrs	r7, r7, #3
 8000854:	e676      	b.n	8000544 <__aeabi_fadd+0x94>
 8000856:	2f00      	cmp	r7, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x3ac>
 800085a:	e729      	b.n	80006b0 <__aeabi_fadd+0x200>
 800085c:	08ff      	lsrs	r7, r7, #3
 800085e:	e671      	b.n	8000544 <__aeabi_fadd+0x94>
 8000860:	fbffffff 	.word	0xfbffffff
 8000864:	7dffffff 	.word	0x7dffffff
 8000868:	2280      	movs	r2, #128	@ 0x80
 800086a:	2400      	movs	r4, #0
 800086c:	20ff      	movs	r0, #255	@ 0xff
 800086e:	03d2      	lsls	r2, r2, #15
 8000870:	e69d      	b.n	80005ae <__aeabi_fadd+0xfe>
 8000872:	2300      	movs	r3, #0
 8000874:	e666      	b.n	8000544 <__aeabi_fadd+0x94>
 8000876:	2300      	movs	r3, #0
 8000878:	08d7      	lsrs	r7, r2, #3
 800087a:	e663      	b.n	8000544 <__aeabi_fadd+0x94>
 800087c:	2001      	movs	r0, #1
 800087e:	0172      	lsls	r2, r6, #5
 8000880:	d500      	bpl.n	8000884 <__aeabi_fadd+0x3d4>
 8000882:	e6e7      	b.n	8000654 <__aeabi_fadd+0x1a4>
 8000884:	0031      	movs	r1, r6
 8000886:	2300      	movs	r3, #0
 8000888:	08cf      	lsrs	r7, r1, #3
 800088a:	e65b      	b.n	8000544 <__aeabi_fadd+0x94>
 800088c:	2301      	movs	r3, #1
 800088e:	08c7      	lsrs	r7, r0, #3
 8000890:	e658      	b.n	8000544 <__aeabi_fadd+0x94>
 8000892:	46c0      	nop			@ (mov r8, r8)

08000894 <__aeabi_fdiv>:
 8000894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000896:	4646      	mov	r6, r8
 8000898:	464f      	mov	r7, r9
 800089a:	46d6      	mov	lr, sl
 800089c:	0245      	lsls	r5, r0, #9
 800089e:	b5c0      	push	{r6, r7, lr}
 80008a0:	0fc3      	lsrs	r3, r0, #31
 80008a2:	0047      	lsls	r7, r0, #1
 80008a4:	4698      	mov	r8, r3
 80008a6:	1c0e      	adds	r6, r1, #0
 80008a8:	0a6d      	lsrs	r5, r5, #9
 80008aa:	0e3f      	lsrs	r7, r7, #24
 80008ac:	d05b      	beq.n	8000966 <__aeabi_fdiv+0xd2>
 80008ae:	2fff      	cmp	r7, #255	@ 0xff
 80008b0:	d021      	beq.n	80008f6 <__aeabi_fdiv+0x62>
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	00ed      	lsls	r5, r5, #3
 80008b6:	04db      	lsls	r3, r3, #19
 80008b8:	431d      	orrs	r5, r3
 80008ba:	2300      	movs	r3, #0
 80008bc:	4699      	mov	r9, r3
 80008be:	469a      	mov	sl, r3
 80008c0:	3f7f      	subs	r7, #127	@ 0x7f
 80008c2:	0274      	lsls	r4, r6, #9
 80008c4:	0073      	lsls	r3, r6, #1
 80008c6:	0a64      	lsrs	r4, r4, #9
 80008c8:	0e1b      	lsrs	r3, r3, #24
 80008ca:	0ff6      	lsrs	r6, r6, #31
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d020      	beq.n	8000912 <__aeabi_fdiv+0x7e>
 80008d0:	2bff      	cmp	r3, #255	@ 0xff
 80008d2:	d043      	beq.n	800095c <__aeabi_fdiv+0xc8>
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	2000      	movs	r0, #0
 80008d8:	00e4      	lsls	r4, r4, #3
 80008da:	04d2      	lsls	r2, r2, #19
 80008dc:	4314      	orrs	r4, r2
 80008de:	3b7f      	subs	r3, #127	@ 0x7f
 80008e0:	4642      	mov	r2, r8
 80008e2:	1aff      	subs	r7, r7, r3
 80008e4:	464b      	mov	r3, r9
 80008e6:	4072      	eors	r2, r6
 80008e8:	2b0f      	cmp	r3, #15
 80008ea:	d900      	bls.n	80008ee <__aeabi_fdiv+0x5a>
 80008ec:	e09d      	b.n	8000a2a <__aeabi_fdiv+0x196>
 80008ee:	4971      	ldr	r1, [pc, #452]	@ (8000ab4 <__aeabi_fdiv+0x220>)
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	58cb      	ldr	r3, [r1, r3]
 80008f4:	469f      	mov	pc, r3
 80008f6:	2d00      	cmp	r5, #0
 80008f8:	d15a      	bne.n	80009b0 <__aeabi_fdiv+0x11c>
 80008fa:	2308      	movs	r3, #8
 80008fc:	4699      	mov	r9, r3
 80008fe:	3b06      	subs	r3, #6
 8000900:	0274      	lsls	r4, r6, #9
 8000902:	469a      	mov	sl, r3
 8000904:	0073      	lsls	r3, r6, #1
 8000906:	27ff      	movs	r7, #255	@ 0xff
 8000908:	0a64      	lsrs	r4, r4, #9
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	0ff6      	lsrs	r6, r6, #31
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1de      	bne.n	80008d0 <__aeabi_fdiv+0x3c>
 8000912:	2c00      	cmp	r4, #0
 8000914:	d13b      	bne.n	800098e <__aeabi_fdiv+0xfa>
 8000916:	2301      	movs	r3, #1
 8000918:	4642      	mov	r2, r8
 800091a:	4649      	mov	r1, r9
 800091c:	4072      	eors	r2, r6
 800091e:	4319      	orrs	r1, r3
 8000920:	290e      	cmp	r1, #14
 8000922:	d818      	bhi.n	8000956 <__aeabi_fdiv+0xc2>
 8000924:	4864      	ldr	r0, [pc, #400]	@ (8000ab8 <__aeabi_fdiv+0x224>)
 8000926:	0089      	lsls	r1, r1, #2
 8000928:	5841      	ldr	r1, [r0, r1]
 800092a:	468f      	mov	pc, r1
 800092c:	4653      	mov	r3, sl
 800092e:	2b02      	cmp	r3, #2
 8000930:	d100      	bne.n	8000934 <__aeabi_fdiv+0xa0>
 8000932:	e0b8      	b.n	8000aa6 <__aeabi_fdiv+0x212>
 8000934:	2b03      	cmp	r3, #3
 8000936:	d06e      	beq.n	8000a16 <__aeabi_fdiv+0x182>
 8000938:	4642      	mov	r2, r8
 800093a:	002c      	movs	r4, r5
 800093c:	2b01      	cmp	r3, #1
 800093e:	d140      	bne.n	80009c2 <__aeabi_fdiv+0x12e>
 8000940:	2000      	movs	r0, #0
 8000942:	2400      	movs	r4, #0
 8000944:	05c0      	lsls	r0, r0, #23
 8000946:	4320      	orrs	r0, r4
 8000948:	07d2      	lsls	r2, r2, #31
 800094a:	4310      	orrs	r0, r2
 800094c:	bce0      	pop	{r5, r6, r7}
 800094e:	46ba      	mov	sl, r7
 8000950:	46b1      	mov	r9, r6
 8000952:	46a8      	mov	r8, r5
 8000954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000956:	20ff      	movs	r0, #255	@ 0xff
 8000958:	2400      	movs	r4, #0
 800095a:	e7f3      	b.n	8000944 <__aeabi_fdiv+0xb0>
 800095c:	2c00      	cmp	r4, #0
 800095e:	d120      	bne.n	80009a2 <__aeabi_fdiv+0x10e>
 8000960:	2302      	movs	r3, #2
 8000962:	3fff      	subs	r7, #255	@ 0xff
 8000964:	e7d8      	b.n	8000918 <__aeabi_fdiv+0x84>
 8000966:	2d00      	cmp	r5, #0
 8000968:	d105      	bne.n	8000976 <__aeabi_fdiv+0xe2>
 800096a:	2304      	movs	r3, #4
 800096c:	4699      	mov	r9, r3
 800096e:	3b03      	subs	r3, #3
 8000970:	2700      	movs	r7, #0
 8000972:	469a      	mov	sl, r3
 8000974:	e7a5      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 8000976:	0028      	movs	r0, r5
 8000978:	f000 fd7e 	bl	8001478 <__clzsi2>
 800097c:	2776      	movs	r7, #118	@ 0x76
 800097e:	1f43      	subs	r3, r0, #5
 8000980:	409d      	lsls	r5, r3
 8000982:	2300      	movs	r3, #0
 8000984:	427f      	negs	r7, r7
 8000986:	4699      	mov	r9, r3
 8000988:	469a      	mov	sl, r3
 800098a:	1a3f      	subs	r7, r7, r0
 800098c:	e799      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 800098e:	0020      	movs	r0, r4
 8000990:	f000 fd72 	bl	8001478 <__clzsi2>
 8000994:	1f43      	subs	r3, r0, #5
 8000996:	409c      	lsls	r4, r3
 8000998:	2376      	movs	r3, #118	@ 0x76
 800099a:	425b      	negs	r3, r3
 800099c:	1a1b      	subs	r3, r3, r0
 800099e:	2000      	movs	r0, #0
 80009a0:	e79e      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009a2:	2303      	movs	r3, #3
 80009a4:	464a      	mov	r2, r9
 80009a6:	431a      	orrs	r2, r3
 80009a8:	4691      	mov	r9, r2
 80009aa:	2003      	movs	r0, #3
 80009ac:	33fc      	adds	r3, #252	@ 0xfc
 80009ae:	e797      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009b0:	230c      	movs	r3, #12
 80009b2:	4699      	mov	r9, r3
 80009b4:	3b09      	subs	r3, #9
 80009b6:	27ff      	movs	r7, #255	@ 0xff
 80009b8:	469a      	mov	sl, r3
 80009ba:	e782      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 80009bc:	2803      	cmp	r0, #3
 80009be:	d02c      	beq.n	8000a1a <__aeabi_fdiv+0x186>
 80009c0:	0032      	movs	r2, r6
 80009c2:	0038      	movs	r0, r7
 80009c4:	307f      	adds	r0, #127	@ 0x7f
 80009c6:	2800      	cmp	r0, #0
 80009c8:	dd47      	ble.n	8000a5a <__aeabi_fdiv+0x1c6>
 80009ca:	0763      	lsls	r3, r4, #29
 80009cc:	d004      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009ce:	230f      	movs	r3, #15
 80009d0:	4023      	ands	r3, r4
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d000      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009d6:	3404      	adds	r4, #4
 80009d8:	0123      	lsls	r3, r4, #4
 80009da:	d503      	bpl.n	80009e4 <__aeabi_fdiv+0x150>
 80009dc:	0038      	movs	r0, r7
 80009de:	4b37      	ldr	r3, [pc, #220]	@ (8000abc <__aeabi_fdiv+0x228>)
 80009e0:	3080      	adds	r0, #128	@ 0x80
 80009e2:	401c      	ands	r4, r3
 80009e4:	28fe      	cmp	r0, #254	@ 0xfe
 80009e6:	dcb6      	bgt.n	8000956 <__aeabi_fdiv+0xc2>
 80009e8:	01a4      	lsls	r4, r4, #6
 80009ea:	0a64      	lsrs	r4, r4, #9
 80009ec:	b2c0      	uxtb	r0, r0
 80009ee:	e7a9      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009f0:	2480      	movs	r4, #128	@ 0x80
 80009f2:	2200      	movs	r2, #0
 80009f4:	20ff      	movs	r0, #255	@ 0xff
 80009f6:	03e4      	lsls	r4, r4, #15
 80009f8:	e7a4      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009fa:	2380      	movs	r3, #128	@ 0x80
 80009fc:	03db      	lsls	r3, r3, #15
 80009fe:	421d      	tst	r5, r3
 8000a00:	d001      	beq.n	8000a06 <__aeabi_fdiv+0x172>
 8000a02:	421c      	tst	r4, r3
 8000a04:	d00b      	beq.n	8000a1e <__aeabi_fdiv+0x18a>
 8000a06:	2480      	movs	r4, #128	@ 0x80
 8000a08:	03e4      	lsls	r4, r4, #15
 8000a0a:	432c      	orrs	r4, r5
 8000a0c:	0264      	lsls	r4, r4, #9
 8000a0e:	4642      	mov	r2, r8
 8000a10:	20ff      	movs	r0, #255	@ 0xff
 8000a12:	0a64      	lsrs	r4, r4, #9
 8000a14:	e796      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a16:	4646      	mov	r6, r8
 8000a18:	002c      	movs	r4, r5
 8000a1a:	2380      	movs	r3, #128	@ 0x80
 8000a1c:	03db      	lsls	r3, r3, #15
 8000a1e:	431c      	orrs	r4, r3
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	0032      	movs	r2, r6
 8000a24:	20ff      	movs	r0, #255	@ 0xff
 8000a26:	0a64      	lsrs	r4, r4, #9
 8000a28:	e78c      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a2a:	016d      	lsls	r5, r5, #5
 8000a2c:	0160      	lsls	r0, r4, #5
 8000a2e:	4285      	cmp	r5, r0
 8000a30:	d22d      	bcs.n	8000a8e <__aeabi_fdiv+0x1fa>
 8000a32:	231b      	movs	r3, #27
 8000a34:	2400      	movs	r4, #0
 8000a36:	3f01      	subs	r7, #1
 8000a38:	2601      	movs	r6, #1
 8000a3a:	0029      	movs	r1, r5
 8000a3c:	0064      	lsls	r4, r4, #1
 8000a3e:	006d      	lsls	r5, r5, #1
 8000a40:	2900      	cmp	r1, #0
 8000a42:	db01      	blt.n	8000a48 <__aeabi_fdiv+0x1b4>
 8000a44:	4285      	cmp	r5, r0
 8000a46:	d301      	bcc.n	8000a4c <__aeabi_fdiv+0x1b8>
 8000a48:	1a2d      	subs	r5, r5, r0
 8000a4a:	4334      	orrs	r4, r6
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1f3      	bne.n	8000a3a <__aeabi_fdiv+0x1a6>
 8000a52:	1e6b      	subs	r3, r5, #1
 8000a54:	419d      	sbcs	r5, r3
 8000a56:	432c      	orrs	r4, r5
 8000a58:	e7b3      	b.n	80009c2 <__aeabi_fdiv+0x12e>
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	1a1b      	subs	r3, r3, r0
 8000a5e:	2b1b      	cmp	r3, #27
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_fdiv+0x1d0>
 8000a62:	e76d      	b.n	8000940 <__aeabi_fdiv+0xac>
 8000a64:	0021      	movs	r1, r4
 8000a66:	379e      	adds	r7, #158	@ 0x9e
 8000a68:	40d9      	lsrs	r1, r3
 8000a6a:	40bc      	lsls	r4, r7
 8000a6c:	000b      	movs	r3, r1
 8000a6e:	1e61      	subs	r1, r4, #1
 8000a70:	418c      	sbcs	r4, r1
 8000a72:	4323      	orrs	r3, r4
 8000a74:	0759      	lsls	r1, r3, #29
 8000a76:	d004      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a78:	210f      	movs	r1, #15
 8000a7a:	4019      	ands	r1, r3
 8000a7c:	2904      	cmp	r1, #4
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a80:	3304      	adds	r3, #4
 8000a82:	0159      	lsls	r1, r3, #5
 8000a84:	d413      	bmi.n	8000aae <__aeabi_fdiv+0x21a>
 8000a86:	019b      	lsls	r3, r3, #6
 8000a88:	2000      	movs	r0, #0
 8000a8a:	0a5c      	lsrs	r4, r3, #9
 8000a8c:	e75a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a8e:	231a      	movs	r3, #26
 8000a90:	2401      	movs	r4, #1
 8000a92:	1a2d      	subs	r5, r5, r0
 8000a94:	e7d0      	b.n	8000a38 <__aeabi_fdiv+0x1a4>
 8000a96:	1e98      	subs	r0, r3, #2
 8000a98:	4243      	negs	r3, r0
 8000a9a:	4158      	adcs	r0, r3
 8000a9c:	4240      	negs	r0, r0
 8000a9e:	0032      	movs	r2, r6
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	b2c0      	uxtb	r0, r0
 8000aa4:	e74e      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aa6:	4642      	mov	r2, r8
 8000aa8:	20ff      	movs	r0, #255	@ 0xff
 8000aaa:	2400      	movs	r4, #0
 8000aac:	e74a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aae:	2001      	movs	r0, #1
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	e747      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000ab4:	08006a14 	.word	0x08006a14
 8000ab8:	08006a54 	.word	0x08006a54
 8000abc:	f7ffffff 	.word	0xf7ffffff

08000ac0 <__eqsf2>:
 8000ac0:	b570      	push	{r4, r5, r6, lr}
 8000ac2:	0042      	lsls	r2, r0, #1
 8000ac4:	024e      	lsls	r6, r1, #9
 8000ac6:	004c      	lsls	r4, r1, #1
 8000ac8:	0245      	lsls	r5, r0, #9
 8000aca:	0a6d      	lsrs	r5, r5, #9
 8000acc:	0e12      	lsrs	r2, r2, #24
 8000ace:	0fc3      	lsrs	r3, r0, #31
 8000ad0:	0a76      	lsrs	r6, r6, #9
 8000ad2:	0e24      	lsrs	r4, r4, #24
 8000ad4:	0fc9      	lsrs	r1, r1, #31
 8000ad6:	2aff      	cmp	r2, #255	@ 0xff
 8000ad8:	d010      	beq.n	8000afc <__eqsf2+0x3c>
 8000ada:	2cff      	cmp	r4, #255	@ 0xff
 8000adc:	d00c      	beq.n	8000af8 <__eqsf2+0x38>
 8000ade:	2001      	movs	r0, #1
 8000ae0:	42a2      	cmp	r2, r4
 8000ae2:	d10a      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae4:	42b5      	cmp	r5, r6
 8000ae6:	d108      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	d00f      	beq.n	8000b0c <__eqsf2+0x4c>
 8000aec:	2a00      	cmp	r2, #0
 8000aee:	d104      	bne.n	8000afa <__eqsf2+0x3a>
 8000af0:	0028      	movs	r0, r5
 8000af2:	1e43      	subs	r3, r0, #1
 8000af4:	4198      	sbcs	r0, r3
 8000af6:	e000      	b.n	8000afa <__eqsf2+0x3a>
 8000af8:	2001      	movs	r0, #1
 8000afa:	bd70      	pop	{r4, r5, r6, pc}
 8000afc:	2001      	movs	r0, #1
 8000afe:	2cff      	cmp	r4, #255	@ 0xff
 8000b00:	d1fb      	bne.n	8000afa <__eqsf2+0x3a>
 8000b02:	4335      	orrs	r5, r6
 8000b04:	d1f9      	bne.n	8000afa <__eqsf2+0x3a>
 8000b06:	404b      	eors	r3, r1
 8000b08:	0018      	movs	r0, r3
 8000b0a:	e7f6      	b.n	8000afa <__eqsf2+0x3a>
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	e7f4      	b.n	8000afa <__eqsf2+0x3a>

08000b10 <__gesf2>:
 8000b10:	b530      	push	{r4, r5, lr}
 8000b12:	0042      	lsls	r2, r0, #1
 8000b14:	0244      	lsls	r4, r0, #9
 8000b16:	024d      	lsls	r5, r1, #9
 8000b18:	0fc3      	lsrs	r3, r0, #31
 8000b1a:	0048      	lsls	r0, r1, #1
 8000b1c:	0a64      	lsrs	r4, r4, #9
 8000b1e:	0e12      	lsrs	r2, r2, #24
 8000b20:	0a6d      	lsrs	r5, r5, #9
 8000b22:	0e00      	lsrs	r0, r0, #24
 8000b24:	0fc9      	lsrs	r1, r1, #31
 8000b26:	2aff      	cmp	r2, #255	@ 0xff
 8000b28:	d018      	beq.n	8000b5c <__gesf2+0x4c>
 8000b2a:	28ff      	cmp	r0, #255	@ 0xff
 8000b2c:	d00a      	beq.n	8000b44 <__gesf2+0x34>
 8000b2e:	2a00      	cmp	r2, #0
 8000b30:	d11e      	bne.n	8000b70 <__gesf2+0x60>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	d10a      	bne.n	8000b4c <__gesf2+0x3c>
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d029      	beq.n	8000b8e <__gesf2+0x7e>
 8000b3a:	2c00      	cmp	r4, #0
 8000b3c:	d12d      	bne.n	8000b9a <__gesf2+0x8a>
 8000b3e:	0048      	lsls	r0, r1, #1
 8000b40:	3801      	subs	r0, #1
 8000b42:	bd30      	pop	{r4, r5, pc}
 8000b44:	2d00      	cmp	r5, #0
 8000b46:	d125      	bne.n	8000b94 <__gesf2+0x84>
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d101      	bne.n	8000b50 <__gesf2+0x40>
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d0f6      	beq.n	8000b3e <__gesf2+0x2e>
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d019      	beq.n	8000b88 <__gesf2+0x78>
 8000b54:	2001      	movs	r0, #1
 8000b56:	425b      	negs	r3, r3
 8000b58:	4318      	orrs	r0, r3
 8000b5a:	e7f2      	b.n	8000b42 <__gesf2+0x32>
 8000b5c:	2c00      	cmp	r4, #0
 8000b5e:	d119      	bne.n	8000b94 <__gesf2+0x84>
 8000b60:	28ff      	cmp	r0, #255	@ 0xff
 8000b62:	d1f7      	bne.n	8000b54 <__gesf2+0x44>
 8000b64:	2d00      	cmp	r5, #0
 8000b66:	d115      	bne.n	8000b94 <__gesf2+0x84>
 8000b68:	2000      	movs	r0, #0
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d1f2      	bne.n	8000b54 <__gesf2+0x44>
 8000b6e:	e7e8      	b.n	8000b42 <__gesf2+0x32>
 8000b70:	2800      	cmp	r0, #0
 8000b72:	d0ef      	beq.n	8000b54 <__gesf2+0x44>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d1ed      	bne.n	8000b54 <__gesf2+0x44>
 8000b78:	4282      	cmp	r2, r0
 8000b7a:	dceb      	bgt.n	8000b54 <__gesf2+0x44>
 8000b7c:	db04      	blt.n	8000b88 <__gesf2+0x78>
 8000b7e:	42ac      	cmp	r4, r5
 8000b80:	d8e8      	bhi.n	8000b54 <__gesf2+0x44>
 8000b82:	2000      	movs	r0, #0
 8000b84:	42ac      	cmp	r4, r5
 8000b86:	d2dc      	bcs.n	8000b42 <__gesf2+0x32>
 8000b88:	0058      	lsls	r0, r3, #1
 8000b8a:	3801      	subs	r0, #1
 8000b8c:	e7d9      	b.n	8000b42 <__gesf2+0x32>
 8000b8e:	2c00      	cmp	r4, #0
 8000b90:	d0d7      	beq.n	8000b42 <__gesf2+0x32>
 8000b92:	e7df      	b.n	8000b54 <__gesf2+0x44>
 8000b94:	2002      	movs	r0, #2
 8000b96:	4240      	negs	r0, r0
 8000b98:	e7d3      	b.n	8000b42 <__gesf2+0x32>
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d1da      	bne.n	8000b54 <__gesf2+0x44>
 8000b9e:	e7ee      	b.n	8000b7e <__gesf2+0x6e>

08000ba0 <__lesf2>:
 8000ba0:	b530      	push	{r4, r5, lr}
 8000ba2:	0042      	lsls	r2, r0, #1
 8000ba4:	0244      	lsls	r4, r0, #9
 8000ba6:	024d      	lsls	r5, r1, #9
 8000ba8:	0fc3      	lsrs	r3, r0, #31
 8000baa:	0048      	lsls	r0, r1, #1
 8000bac:	0a64      	lsrs	r4, r4, #9
 8000bae:	0e12      	lsrs	r2, r2, #24
 8000bb0:	0a6d      	lsrs	r5, r5, #9
 8000bb2:	0e00      	lsrs	r0, r0, #24
 8000bb4:	0fc9      	lsrs	r1, r1, #31
 8000bb6:	2aff      	cmp	r2, #255	@ 0xff
 8000bb8:	d017      	beq.n	8000bea <__lesf2+0x4a>
 8000bba:	28ff      	cmp	r0, #255	@ 0xff
 8000bbc:	d00a      	beq.n	8000bd4 <__lesf2+0x34>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d11b      	bne.n	8000bfa <__lesf2+0x5a>
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	d10a      	bne.n	8000bdc <__lesf2+0x3c>
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d01d      	beq.n	8000c06 <__lesf2+0x66>
 8000bca:	2c00      	cmp	r4, #0
 8000bcc:	d12d      	bne.n	8000c2a <__lesf2+0x8a>
 8000bce:	0048      	lsls	r0, r1, #1
 8000bd0:	3801      	subs	r0, #1
 8000bd2:	e011      	b.n	8000bf8 <__lesf2+0x58>
 8000bd4:	2d00      	cmp	r5, #0
 8000bd6:	d10e      	bne.n	8000bf6 <__lesf2+0x56>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	d101      	bne.n	8000be0 <__lesf2+0x40>
 8000bdc:	2c00      	cmp	r4, #0
 8000bde:	d0f6      	beq.n	8000bce <__lesf2+0x2e>
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d10c      	bne.n	8000bfe <__lesf2+0x5e>
 8000be4:	0058      	lsls	r0, r3, #1
 8000be6:	3801      	subs	r0, #1
 8000be8:	e006      	b.n	8000bf8 <__lesf2+0x58>
 8000bea:	2c00      	cmp	r4, #0
 8000bec:	d103      	bne.n	8000bf6 <__lesf2+0x56>
 8000bee:	28ff      	cmp	r0, #255	@ 0xff
 8000bf0:	d105      	bne.n	8000bfe <__lesf2+0x5e>
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d015      	beq.n	8000c22 <__lesf2+0x82>
 8000bf6:	2002      	movs	r0, #2
 8000bf8:	bd30      	pop	{r4, r5, pc}
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	d106      	bne.n	8000c0c <__lesf2+0x6c>
 8000bfe:	2001      	movs	r0, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	4318      	orrs	r0, r3
 8000c04:	e7f8      	b.n	8000bf8 <__lesf2+0x58>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d0f6      	beq.n	8000bf8 <__lesf2+0x58>
 8000c0a:	e7f8      	b.n	8000bfe <__lesf2+0x5e>
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	d1f6      	bne.n	8000bfe <__lesf2+0x5e>
 8000c10:	4282      	cmp	r2, r0
 8000c12:	dcf4      	bgt.n	8000bfe <__lesf2+0x5e>
 8000c14:	dbe6      	blt.n	8000be4 <__lesf2+0x44>
 8000c16:	42ac      	cmp	r4, r5
 8000c18:	d8f1      	bhi.n	8000bfe <__lesf2+0x5e>
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	42ac      	cmp	r4, r5
 8000c1e:	d2eb      	bcs.n	8000bf8 <__lesf2+0x58>
 8000c20:	e7e0      	b.n	8000be4 <__lesf2+0x44>
 8000c22:	2000      	movs	r0, #0
 8000c24:	428b      	cmp	r3, r1
 8000c26:	d1ea      	bne.n	8000bfe <__lesf2+0x5e>
 8000c28:	e7e6      	b.n	8000bf8 <__lesf2+0x58>
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d1e7      	bne.n	8000bfe <__lesf2+0x5e>
 8000c2e:	e7f2      	b.n	8000c16 <__lesf2+0x76>

08000c30 <__aeabi_fmul>:
 8000c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c32:	464f      	mov	r7, r9
 8000c34:	4646      	mov	r6, r8
 8000c36:	46d6      	mov	lr, sl
 8000c38:	0044      	lsls	r4, r0, #1
 8000c3a:	b5c0      	push	{r6, r7, lr}
 8000c3c:	0246      	lsls	r6, r0, #9
 8000c3e:	1c0f      	adds	r7, r1, #0
 8000c40:	0a76      	lsrs	r6, r6, #9
 8000c42:	0e24      	lsrs	r4, r4, #24
 8000c44:	0fc5      	lsrs	r5, r0, #31
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fmul+0x1c>
 8000c4a:	e0da      	b.n	8000e02 <__aeabi_fmul+0x1d2>
 8000c4c:	2cff      	cmp	r4, #255	@ 0xff
 8000c4e:	d074      	beq.n	8000d3a <__aeabi_fmul+0x10a>
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	00f6      	lsls	r6, r6, #3
 8000c54:	04db      	lsls	r3, r3, #19
 8000c56:	431e      	orrs	r6, r3
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	469a      	mov	sl, r3
 8000c5e:	3c7f      	subs	r4, #127	@ 0x7f
 8000c60:	027b      	lsls	r3, r7, #9
 8000c62:	0a5b      	lsrs	r3, r3, #9
 8000c64:	4698      	mov	r8, r3
 8000c66:	007b      	lsls	r3, r7, #1
 8000c68:	0e1b      	lsrs	r3, r3, #24
 8000c6a:	0fff      	lsrs	r7, r7, #31
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d074      	beq.n	8000d5a <__aeabi_fmul+0x12a>
 8000c70:	2bff      	cmp	r3, #255	@ 0xff
 8000c72:	d100      	bne.n	8000c76 <__aeabi_fmul+0x46>
 8000c74:	e08e      	b.n	8000d94 <__aeabi_fmul+0x164>
 8000c76:	4642      	mov	r2, r8
 8000c78:	2180      	movs	r1, #128	@ 0x80
 8000c7a:	00d2      	lsls	r2, r2, #3
 8000c7c:	04c9      	lsls	r1, r1, #19
 8000c7e:	4311      	orrs	r1, r2
 8000c80:	3b7f      	subs	r3, #127	@ 0x7f
 8000c82:	002a      	movs	r2, r5
 8000c84:	18e4      	adds	r4, r4, r3
 8000c86:	464b      	mov	r3, r9
 8000c88:	407a      	eors	r2, r7
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	b2d2      	uxtb	r2, r2
 8000c8e:	2b0a      	cmp	r3, #10
 8000c90:	dc75      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000c92:	464b      	mov	r3, r9
 8000c94:	2000      	movs	r0, #0
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	dd0f      	ble.n	8000cba <__aeabi_fmul+0x8a>
 8000c9a:	4649      	mov	r1, r9
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	408b      	lsls	r3, r1
 8000ca0:	21a6      	movs	r1, #166	@ 0xa6
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	420b      	tst	r3, r1
 8000ca6:	d169      	bne.n	8000d7c <__aeabi_fmul+0x14c>
 8000ca8:	2190      	movs	r1, #144	@ 0x90
 8000caa:	0089      	lsls	r1, r1, #2
 8000cac:	420b      	tst	r3, r1
 8000cae:	d000      	beq.n	8000cb2 <__aeabi_fmul+0x82>
 8000cb0:	e100      	b.n	8000eb4 <__aeabi_fmul+0x284>
 8000cb2:	2188      	movs	r1, #136	@ 0x88
 8000cb4:	4219      	tst	r1, r3
 8000cb6:	d000      	beq.n	8000cba <__aeabi_fmul+0x8a>
 8000cb8:	e0f5      	b.n	8000ea6 <__aeabi_fmul+0x276>
 8000cba:	4641      	mov	r1, r8
 8000cbc:	0409      	lsls	r1, r1, #16
 8000cbe:	0c09      	lsrs	r1, r1, #16
 8000cc0:	4643      	mov	r3, r8
 8000cc2:	0008      	movs	r0, r1
 8000cc4:	0c35      	lsrs	r5, r6, #16
 8000cc6:	0436      	lsls	r6, r6, #16
 8000cc8:	0c1b      	lsrs	r3, r3, #16
 8000cca:	0c36      	lsrs	r6, r6, #16
 8000ccc:	4370      	muls	r0, r6
 8000cce:	4369      	muls	r1, r5
 8000cd0:	435e      	muls	r6, r3
 8000cd2:	435d      	muls	r5, r3
 8000cd4:	1876      	adds	r6, r6, r1
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	199b      	adds	r3, r3, r6
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	d903      	bls.n	8000ce6 <__aeabi_fmul+0xb6>
 8000cde:	2180      	movs	r1, #128	@ 0x80
 8000ce0:	0249      	lsls	r1, r1, #9
 8000ce2:	468c      	mov	ip, r1
 8000ce4:	4465      	add	r5, ip
 8000ce6:	0400      	lsls	r0, r0, #16
 8000ce8:	0419      	lsls	r1, r3, #16
 8000cea:	0c00      	lsrs	r0, r0, #16
 8000cec:	1809      	adds	r1, r1, r0
 8000cee:	018e      	lsls	r6, r1, #6
 8000cf0:	1e70      	subs	r0, r6, #1
 8000cf2:	4186      	sbcs	r6, r0
 8000cf4:	0c1b      	lsrs	r3, r3, #16
 8000cf6:	0e89      	lsrs	r1, r1, #26
 8000cf8:	195b      	adds	r3, r3, r5
 8000cfa:	430e      	orrs	r6, r1
 8000cfc:	019b      	lsls	r3, r3, #6
 8000cfe:	431e      	orrs	r6, r3
 8000d00:	011b      	lsls	r3, r3, #4
 8000d02:	d46c      	bmi.n	8000dde <__aeabi_fmul+0x1ae>
 8000d04:	0023      	movs	r3, r4
 8000d06:	337f      	adds	r3, #127	@ 0x7f
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	dc00      	bgt.n	8000d0e <__aeabi_fmul+0xde>
 8000d0c:	e0b1      	b.n	8000e72 <__aeabi_fmul+0x242>
 8000d0e:	0015      	movs	r5, r2
 8000d10:	0771      	lsls	r1, r6, #29
 8000d12:	d00b      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d14:	200f      	movs	r0, #15
 8000d16:	0021      	movs	r1, r4
 8000d18:	4030      	ands	r0, r6
 8000d1a:	2804      	cmp	r0, #4
 8000d1c:	d006      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d1e:	3604      	adds	r6, #4
 8000d20:	0132      	lsls	r2, r6, #4
 8000d22:	d503      	bpl.n	8000d2c <__aeabi_fmul+0xfc>
 8000d24:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee0 <__aeabi_fmul+0x2b0>)
 8000d26:	401e      	ands	r6, r3
 8000d28:	000b      	movs	r3, r1
 8000d2a:	3380      	adds	r3, #128	@ 0x80
 8000d2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d2e:	dd00      	ble.n	8000d32 <__aeabi_fmul+0x102>
 8000d30:	e0bd      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d32:	01b2      	lsls	r2, r6, #6
 8000d34:	0a52      	lsrs	r2, r2, #9
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	e048      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fmul+0x110>
 8000d3e:	e092      	b.n	8000e66 <__aeabi_fmul+0x236>
 8000d40:	2308      	movs	r3, #8
 8000d42:	4699      	mov	r9, r3
 8000d44:	3b06      	subs	r3, #6
 8000d46:	469a      	mov	sl, r3
 8000d48:	027b      	lsls	r3, r7, #9
 8000d4a:	0a5b      	lsrs	r3, r3, #9
 8000d4c:	4698      	mov	r8, r3
 8000d4e:	007b      	lsls	r3, r7, #1
 8000d50:	24ff      	movs	r4, #255	@ 0xff
 8000d52:	0e1b      	lsrs	r3, r3, #24
 8000d54:	0fff      	lsrs	r7, r7, #31
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d18a      	bne.n	8000c70 <__aeabi_fmul+0x40>
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d164      	bne.n	8000e2a <__aeabi_fmul+0x1fa>
 8000d60:	4649      	mov	r1, r9
 8000d62:	3201      	adds	r2, #1
 8000d64:	4311      	orrs	r1, r2
 8000d66:	4689      	mov	r9, r1
 8000d68:	290a      	cmp	r1, #10
 8000d6a:	dc08      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000d6c:	407d      	eors	r5, r7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	b2ea      	uxtb	r2, r5
 8000d72:	2902      	cmp	r1, #2
 8000d74:	dc91      	bgt.n	8000c9a <__aeabi_fmul+0x6a>
 8000d76:	0015      	movs	r5, r2
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e027      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d7c:	0015      	movs	r5, r2
 8000d7e:	4653      	mov	r3, sl
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d100      	bne.n	8000d86 <__aeabi_fmul+0x156>
 8000d84:	e093      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d01a      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d12c      	bne.n	8000de8 <__aeabi_fmul+0x1b8>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2200      	movs	r2, #0
 8000d92:	e01b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d94:	4643      	mov	r3, r8
 8000d96:	34ff      	adds	r4, #255	@ 0xff
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d055      	beq.n	8000e48 <__aeabi_fmul+0x218>
 8000d9c:	2103      	movs	r1, #3
 8000d9e:	464b      	mov	r3, r9
 8000da0:	430b      	orrs	r3, r1
 8000da2:	0019      	movs	r1, r3
 8000da4:	2b0a      	cmp	r3, #10
 8000da6:	dc00      	bgt.n	8000daa <__aeabi_fmul+0x17a>
 8000da8:	e092      	b.n	8000ed0 <__aeabi_fmul+0x2a0>
 8000daa:	2b0f      	cmp	r3, #15
 8000dac:	d000      	beq.n	8000db0 <__aeabi_fmul+0x180>
 8000dae:	e08c      	b.n	8000eca <__aeabi_fmul+0x29a>
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	03d2      	lsls	r2, r2, #15
 8000db4:	4216      	tst	r6, r2
 8000db6:	d003      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000db8:	4643      	mov	r3, r8
 8000dba:	4213      	tst	r3, r2
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fmul+0x190>
 8000dbe:	e07d      	b.n	8000ebc <__aeabi_fmul+0x28c>
 8000dc0:	2280      	movs	r2, #128	@ 0x80
 8000dc2:	03d2      	lsls	r2, r2, #15
 8000dc4:	4332      	orrs	r2, r6
 8000dc6:	0252      	lsls	r2, r2, #9
 8000dc8:	0a52      	lsrs	r2, r2, #9
 8000dca:	23ff      	movs	r3, #255	@ 0xff
 8000dcc:	05d8      	lsls	r0, r3, #23
 8000dce:	07ed      	lsls	r5, r5, #31
 8000dd0:	4310      	orrs	r0, r2
 8000dd2:	4328      	orrs	r0, r5
 8000dd4:	bce0      	pop	{r5, r6, r7}
 8000dd6:	46ba      	mov	sl, r7
 8000dd8:	46b1      	mov	r9, r6
 8000dda:	46a8      	mov	r8, r5
 8000ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dde:	2301      	movs	r3, #1
 8000de0:	0015      	movs	r5, r2
 8000de2:	0871      	lsrs	r1, r6, #1
 8000de4:	401e      	ands	r6, r3
 8000de6:	430e      	orrs	r6, r1
 8000de8:	0023      	movs	r3, r4
 8000dea:	3380      	adds	r3, #128	@ 0x80
 8000dec:	1c61      	adds	r1, r4, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dd41      	ble.n	8000e76 <__aeabi_fmul+0x246>
 8000df2:	0772      	lsls	r2, r6, #29
 8000df4:	d094      	beq.n	8000d20 <__aeabi_fmul+0xf0>
 8000df6:	220f      	movs	r2, #15
 8000df8:	4032      	ands	r2, r6
 8000dfa:	2a04      	cmp	r2, #4
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_fmul+0x1d0>
 8000dfe:	e78e      	b.n	8000d1e <__aeabi_fmul+0xee>
 8000e00:	e78e      	b.n	8000d20 <__aeabi_fmul+0xf0>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d105      	bne.n	8000e12 <__aeabi_fmul+0x1e2>
 8000e06:	2304      	movs	r3, #4
 8000e08:	4699      	mov	r9, r3
 8000e0a:	3b03      	subs	r3, #3
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	469a      	mov	sl, r3
 8000e10:	e726      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e12:	0030      	movs	r0, r6
 8000e14:	f000 fb30 	bl	8001478 <__clzsi2>
 8000e18:	2476      	movs	r4, #118	@ 0x76
 8000e1a:	1f43      	subs	r3, r0, #5
 8000e1c:	409e      	lsls	r6, r3
 8000e1e:	2300      	movs	r3, #0
 8000e20:	4264      	negs	r4, r4
 8000e22:	4699      	mov	r9, r3
 8000e24:	469a      	mov	sl, r3
 8000e26:	1a24      	subs	r4, r4, r0
 8000e28:	e71a      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e2a:	4640      	mov	r0, r8
 8000e2c:	f000 fb24 	bl	8001478 <__clzsi2>
 8000e30:	464b      	mov	r3, r9
 8000e32:	1a24      	subs	r4, r4, r0
 8000e34:	3c76      	subs	r4, #118	@ 0x76
 8000e36:	2b0a      	cmp	r3, #10
 8000e38:	dca1      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	3805      	subs	r0, #5
 8000e3e:	4083      	lsls	r3, r0
 8000e40:	407d      	eors	r5, r7
 8000e42:	4698      	mov	r8, r3
 8000e44:	b2ea      	uxtb	r2, r5
 8000e46:	e724      	b.n	8000c92 <__aeabi_fmul+0x62>
 8000e48:	464a      	mov	r2, r9
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	002a      	movs	r2, r5
 8000e50:	407a      	eors	r2, r7
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	dc92      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e58:	4649      	mov	r1, r9
 8000e5a:	0015      	movs	r5, r2
 8000e5c:	2900      	cmp	r1, #0
 8000e5e:	d026      	beq.n	8000eae <__aeabi_fmul+0x27e>
 8000e60:	4699      	mov	r9, r3
 8000e62:	2002      	movs	r0, #2
 8000e64:	e719      	b.n	8000c9a <__aeabi_fmul+0x6a>
 8000e66:	230c      	movs	r3, #12
 8000e68:	4699      	mov	r9, r3
 8000e6a:	3b09      	subs	r3, #9
 8000e6c:	24ff      	movs	r4, #255	@ 0xff
 8000e6e:	469a      	mov	sl, r3
 8000e70:	e6f6      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e72:	0015      	movs	r5, r2
 8000e74:	0021      	movs	r1, r4
 8000e76:	2201      	movs	r2, #1
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b1b      	cmp	r3, #27
 8000e7c:	dd00      	ble.n	8000e80 <__aeabi_fmul+0x250>
 8000e7e:	e786      	b.n	8000d8e <__aeabi_fmul+0x15e>
 8000e80:	319e      	adds	r1, #158	@ 0x9e
 8000e82:	0032      	movs	r2, r6
 8000e84:	408e      	lsls	r6, r1
 8000e86:	40da      	lsrs	r2, r3
 8000e88:	1e73      	subs	r3, r6, #1
 8000e8a:	419e      	sbcs	r6, r3
 8000e8c:	4332      	orrs	r2, r6
 8000e8e:	0753      	lsls	r3, r2, #29
 8000e90:	d004      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e92:	230f      	movs	r3, #15
 8000e94:	4013      	ands	r3, r2
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d000      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e9a:	3204      	adds	r2, #4
 8000e9c:	0153      	lsls	r3, r2, #5
 8000e9e:	d510      	bpl.n	8000ec2 <__aeabi_fmul+0x292>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	e792      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000ea6:	003d      	movs	r5, r7
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	4682      	mov	sl, r0
 8000eac:	e767      	b.n	8000d7e <__aeabi_fmul+0x14e>
 8000eae:	23ff      	movs	r3, #255	@ 0xff
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	e78b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eb4:	2280      	movs	r2, #128	@ 0x80
 8000eb6:	2500      	movs	r5, #0
 8000eb8:	03d2      	lsls	r2, r2, #15
 8000eba:	e786      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ebc:	003d      	movs	r5, r7
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	e783      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ec2:	0192      	lsls	r2, r2, #6
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	0a52      	lsrs	r2, r2, #9
 8000ec8:	e780      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eca:	003d      	movs	r5, r7
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e777      	b.n	8000dc0 <__aeabi_fmul+0x190>
 8000ed0:	002a      	movs	r2, r5
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	407a      	eors	r2, r7
 8000ed6:	408b      	lsls	r3, r1
 8000ed8:	2003      	movs	r0, #3
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	e6e9      	b.n	8000cb2 <__aeabi_fmul+0x82>
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	f7ffffff 	.word	0xf7ffffff

08000ee4 <__aeabi_fsub>:
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	4647      	mov	r7, r8
 8000ee8:	46ce      	mov	lr, r9
 8000eea:	0243      	lsls	r3, r0, #9
 8000eec:	b580      	push	{r7, lr}
 8000eee:	0a5f      	lsrs	r7, r3, #9
 8000ef0:	099b      	lsrs	r3, r3, #6
 8000ef2:	0045      	lsls	r5, r0, #1
 8000ef4:	004a      	lsls	r2, r1, #1
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	0fc4      	lsrs	r4, r0, #31
 8000efc:	0fce      	lsrs	r6, r1, #31
 8000efe:	0e2d      	lsrs	r5, r5, #24
 8000f00:	0a58      	lsrs	r0, r3, #9
 8000f02:	0e12      	lsrs	r2, r2, #24
 8000f04:	0999      	lsrs	r1, r3, #6
 8000f06:	2aff      	cmp	r2, #255	@ 0xff
 8000f08:	d06b      	beq.n	8000fe2 <__aeabi_fsub+0xfe>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	405e      	eors	r6, r3
 8000f0e:	1aab      	subs	r3, r5, r2
 8000f10:	42b4      	cmp	r4, r6
 8000f12:	d04b      	beq.n	8000fac <__aeabi_fsub+0xc8>
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	dc00      	bgt.n	8000f1a <__aeabi_fsub+0x36>
 8000f18:	e0ff      	b.n	800111a <__aeabi_fsub+0x236>
 8000f1a:	2a00      	cmp	r2, #0
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x3c>
 8000f1e:	e088      	b.n	8001032 <__aeabi_fsub+0x14e>
 8000f20:	2dff      	cmp	r5, #255	@ 0xff
 8000f22:	d100      	bne.n	8000f26 <__aeabi_fsub+0x42>
 8000f24:	e0ef      	b.n	8001106 <__aeabi_fsub+0x222>
 8000f26:	2280      	movs	r2, #128	@ 0x80
 8000f28:	04d2      	lsls	r2, r2, #19
 8000f2a:	4311      	orrs	r1, r2
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	2b1b      	cmp	r3, #27
 8000f30:	dc08      	bgt.n	8000f44 <__aeabi_fsub+0x60>
 8000f32:	0008      	movs	r0, r1
 8000f34:	2220      	movs	r2, #32
 8000f36:	40d8      	lsrs	r0, r3
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	4099      	lsls	r1, r3
 8000f3c:	000b      	movs	r3, r1
 8000f3e:	1e5a      	subs	r2, r3, #1
 8000f40:	4193      	sbcs	r3, r2
 8000f42:	4318      	orrs	r0, r3
 8000f44:	4663      	mov	r3, ip
 8000f46:	1a1b      	subs	r3, r3, r0
 8000f48:	469c      	mov	ip, r3
 8000f4a:	4663      	mov	r3, ip
 8000f4c:	015b      	lsls	r3, r3, #5
 8000f4e:	d400      	bmi.n	8000f52 <__aeabi_fsub+0x6e>
 8000f50:	e0cd      	b.n	80010ee <__aeabi_fsub+0x20a>
 8000f52:	4663      	mov	r3, ip
 8000f54:	019f      	lsls	r7, r3, #6
 8000f56:	09bf      	lsrs	r7, r7, #6
 8000f58:	0038      	movs	r0, r7
 8000f5a:	f000 fa8d 	bl	8001478 <__clzsi2>
 8000f5e:	003b      	movs	r3, r7
 8000f60:	3805      	subs	r0, #5
 8000f62:	4083      	lsls	r3, r0
 8000f64:	4285      	cmp	r5, r0
 8000f66:	dc00      	bgt.n	8000f6a <__aeabi_fsub+0x86>
 8000f68:	e0a2      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 8000f6a:	4ab7      	ldr	r2, [pc, #732]	@ (8001248 <__aeabi_fsub+0x364>)
 8000f6c:	1a2d      	subs	r5, r5, r0
 8000f6e:	401a      	ands	r2, r3
 8000f70:	4694      	mov	ip, r2
 8000f72:	075a      	lsls	r2, r3, #29
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x94>
 8000f76:	e0c3      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f78:	220f      	movs	r2, #15
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_fsub+0x9e>
 8000f80:	e0be      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f82:	2304      	movs	r3, #4
 8000f84:	4698      	mov	r8, r3
 8000f86:	44c4      	add	ip, r8
 8000f88:	4663      	mov	r3, ip
 8000f8a:	015b      	lsls	r3, r3, #5
 8000f8c:	d400      	bmi.n	8000f90 <__aeabi_fsub+0xac>
 8000f8e:	e0b7      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f90:	1c68      	adds	r0, r5, #1
 8000f92:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f94:	d000      	beq.n	8000f98 <__aeabi_fsub+0xb4>
 8000f96:	e0a5      	b.n	80010e4 <__aeabi_fsub+0x200>
 8000f98:	20ff      	movs	r0, #255	@ 0xff
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	05c0      	lsls	r0, r0, #23
 8000f9e:	4310      	orrs	r0, r2
 8000fa0:	07e4      	lsls	r4, r4, #31
 8000fa2:	4320      	orrs	r0, r4
 8000fa4:	bcc0      	pop	{r6, r7}
 8000fa6:	46b9      	mov	r9, r7
 8000fa8:	46b0      	mov	r8, r6
 8000faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	dc00      	bgt.n	8000fb2 <__aeabi_fsub+0xce>
 8000fb0:	e1eb      	b.n	800138a <__aeabi_fsub+0x4a6>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	d046      	beq.n	8001044 <__aeabi_fsub+0x160>
 8000fb6:	2dff      	cmp	r5, #255	@ 0xff
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_fsub+0xd8>
 8000fba:	e0a4      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fbc:	2280      	movs	r2, #128	@ 0x80
 8000fbe:	04d2      	lsls	r2, r2, #19
 8000fc0:	4311      	orrs	r1, r2
 8000fc2:	2b1b      	cmp	r3, #27
 8000fc4:	dc00      	bgt.n	8000fc8 <__aeabi_fsub+0xe4>
 8000fc6:	e0fb      	b.n	80011c0 <__aeabi_fsub+0x2dc>
 8000fc8:	2305      	movs	r3, #5
 8000fca:	4698      	mov	r8, r3
 8000fcc:	002b      	movs	r3, r5
 8000fce:	44c4      	add	ip, r8
 8000fd0:	4662      	mov	r2, ip
 8000fd2:	08d7      	lsrs	r7, r2, #3
 8000fd4:	2bff      	cmp	r3, #255	@ 0xff
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0xf6>
 8000fd8:	e095      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fda:	027a      	lsls	r2, r7, #9
 8000fdc:	0a52      	lsrs	r2, r2, #9
 8000fde:	b2d8      	uxtb	r0, r3
 8000fe0:	e7dc      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8000fe2:	002b      	movs	r3, r5
 8000fe4:	3bff      	subs	r3, #255	@ 0xff
 8000fe6:	4699      	mov	r9, r3
 8000fe8:	2900      	cmp	r1, #0
 8000fea:	d118      	bne.n	800101e <__aeabi_fsub+0x13a>
 8000fec:	2301      	movs	r3, #1
 8000fee:	405e      	eors	r6, r3
 8000ff0:	42b4      	cmp	r4, r6
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fsub+0x112>
 8000ff4:	e0ca      	b.n	800118c <__aeabi_fsub+0x2a8>
 8000ff6:	464b      	mov	r3, r9
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d02d      	beq.n	8001058 <__aeabi_fsub+0x174>
 8000ffc:	2d00      	cmp	r5, #0
 8000ffe:	d000      	beq.n	8001002 <__aeabi_fsub+0x11e>
 8001000:	e13c      	b.n	800127c <__aeabi_fsub+0x398>
 8001002:	23ff      	movs	r3, #255	@ 0xff
 8001004:	4664      	mov	r4, ip
 8001006:	2c00      	cmp	r4, #0
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x128>
 800100a:	e15f      	b.n	80012cc <__aeabi_fsub+0x3e8>
 800100c:	1e5d      	subs	r5, r3, #1
 800100e:	2b01      	cmp	r3, #1
 8001010:	d100      	bne.n	8001014 <__aeabi_fsub+0x130>
 8001012:	e174      	b.n	80012fe <__aeabi_fsub+0x41a>
 8001014:	0034      	movs	r4, r6
 8001016:	2bff      	cmp	r3, #255	@ 0xff
 8001018:	d074      	beq.n	8001104 <__aeabi_fsub+0x220>
 800101a:	002b      	movs	r3, r5
 800101c:	e103      	b.n	8001226 <__aeabi_fsub+0x342>
 800101e:	42b4      	cmp	r4, r6
 8001020:	d100      	bne.n	8001024 <__aeabi_fsub+0x140>
 8001022:	e09c      	b.n	800115e <__aeabi_fsub+0x27a>
 8001024:	2b00      	cmp	r3, #0
 8001026:	d017      	beq.n	8001058 <__aeabi_fsub+0x174>
 8001028:	2d00      	cmp	r5, #0
 800102a:	d0ea      	beq.n	8001002 <__aeabi_fsub+0x11e>
 800102c:	0007      	movs	r7, r0
 800102e:	0034      	movs	r4, r6
 8001030:	e06c      	b.n	800110c <__aeabi_fsub+0x228>
 8001032:	2900      	cmp	r1, #0
 8001034:	d0cc      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	2b01      	cmp	r3, #1
 800103a:	d02b      	beq.n	8001094 <__aeabi_fsub+0x1b0>
 800103c:	2bff      	cmp	r3, #255	@ 0xff
 800103e:	d062      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001040:	0013      	movs	r3, r2
 8001042:	e773      	b.n	8000f2c <__aeabi_fsub+0x48>
 8001044:	2900      	cmp	r1, #0
 8001046:	d0c3      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001048:	1e5a      	subs	r2, r3, #1
 800104a:	2b01      	cmp	r3, #1
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x16c>
 800104e:	e11e      	b.n	800128e <__aeabi_fsub+0x3aa>
 8001050:	2bff      	cmp	r3, #255	@ 0xff
 8001052:	d058      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001054:	0013      	movs	r3, r2
 8001056:	e7b4      	b.n	8000fc2 <__aeabi_fsub+0xde>
 8001058:	22fe      	movs	r2, #254	@ 0xfe
 800105a:	1c6b      	adds	r3, r5, #1
 800105c:	421a      	tst	r2, r3
 800105e:	d10d      	bne.n	800107c <__aeabi_fsub+0x198>
 8001060:	2d00      	cmp	r5, #0
 8001062:	d060      	beq.n	8001126 <__aeabi_fsub+0x242>
 8001064:	4663      	mov	r3, ip
 8001066:	2b00      	cmp	r3, #0
 8001068:	d000      	beq.n	800106c <__aeabi_fsub+0x188>
 800106a:	e120      	b.n	80012ae <__aeabi_fsub+0x3ca>
 800106c:	2900      	cmp	r1, #0
 800106e:	d000      	beq.n	8001072 <__aeabi_fsub+0x18e>
 8001070:	e128      	b.n	80012c4 <__aeabi_fsub+0x3e0>
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	2400      	movs	r4, #0
 8001076:	20ff      	movs	r0, #255	@ 0xff
 8001078:	03d2      	lsls	r2, r2, #15
 800107a:	e78f      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800107c:	4663      	mov	r3, ip
 800107e:	1a5f      	subs	r7, r3, r1
 8001080:	017b      	lsls	r3, r7, #5
 8001082:	d500      	bpl.n	8001086 <__aeabi_fsub+0x1a2>
 8001084:	e0fe      	b.n	8001284 <__aeabi_fsub+0x3a0>
 8001086:	2f00      	cmp	r7, #0
 8001088:	d000      	beq.n	800108c <__aeabi_fsub+0x1a8>
 800108a:	e765      	b.n	8000f58 <__aeabi_fsub+0x74>
 800108c:	2400      	movs	r4, #0
 800108e:	2000      	movs	r0, #0
 8001090:	2200      	movs	r2, #0
 8001092:	e783      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001094:	4663      	mov	r3, ip
 8001096:	1a59      	subs	r1, r3, r1
 8001098:	014b      	lsls	r3, r1, #5
 800109a:	d400      	bmi.n	800109e <__aeabi_fsub+0x1ba>
 800109c:	e119      	b.n	80012d2 <__aeabi_fsub+0x3ee>
 800109e:	018f      	lsls	r7, r1, #6
 80010a0:	09bf      	lsrs	r7, r7, #6
 80010a2:	0038      	movs	r0, r7
 80010a4:	f000 f9e8 	bl	8001478 <__clzsi2>
 80010a8:	003b      	movs	r3, r7
 80010aa:	3805      	subs	r0, #5
 80010ac:	4083      	lsls	r3, r0
 80010ae:	2501      	movs	r5, #1
 80010b0:	2220      	movs	r2, #32
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	3001      	adds	r0, #1
 80010b6:	1a12      	subs	r2, r2, r0
 80010b8:	0019      	movs	r1, r3
 80010ba:	4093      	lsls	r3, r2
 80010bc:	40c1      	lsrs	r1, r0
 80010be:	1e5a      	subs	r2, r3, #1
 80010c0:	4193      	sbcs	r3, r2
 80010c2:	4319      	orrs	r1, r3
 80010c4:	468c      	mov	ip, r1
 80010c6:	1e0b      	subs	r3, r1, #0
 80010c8:	d0e1      	beq.n	800108e <__aeabi_fsub+0x1aa>
 80010ca:	075b      	lsls	r3, r3, #29
 80010cc:	d100      	bne.n	80010d0 <__aeabi_fsub+0x1ec>
 80010ce:	e152      	b.n	8001376 <__aeabi_fsub+0x492>
 80010d0:	230f      	movs	r3, #15
 80010d2:	2500      	movs	r5, #0
 80010d4:	400b      	ands	r3, r1
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d000      	beq.n	80010dc <__aeabi_fsub+0x1f8>
 80010da:	e752      	b.n	8000f82 <__aeabi_fsub+0x9e>
 80010dc:	2001      	movs	r0, #1
 80010de:	014a      	lsls	r2, r1, #5
 80010e0:	d400      	bmi.n	80010e4 <__aeabi_fsub+0x200>
 80010e2:	e092      	b.n	800120a <__aeabi_fsub+0x326>
 80010e4:	b2c0      	uxtb	r0, r0
 80010e6:	4663      	mov	r3, ip
 80010e8:	019a      	lsls	r2, r3, #6
 80010ea:	0a52      	lsrs	r2, r2, #9
 80010ec:	e756      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80010ee:	4663      	mov	r3, ip
 80010f0:	075b      	lsls	r3, r3, #29
 80010f2:	d005      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010f4:	230f      	movs	r3, #15
 80010f6:	4662      	mov	r2, ip
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d000      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010fe:	e740      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001100:	002b      	movs	r3, r5
 8001102:	e765      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001104:	0007      	movs	r7, r0
 8001106:	2f00      	cmp	r7, #0
 8001108:	d100      	bne.n	800110c <__aeabi_fsub+0x228>
 800110a:	e745      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800110c:	2280      	movs	r2, #128	@ 0x80
 800110e:	03d2      	lsls	r2, r2, #15
 8001110:	433a      	orrs	r2, r7
 8001112:	0252      	lsls	r2, r2, #9
 8001114:	20ff      	movs	r0, #255	@ 0xff
 8001116:	0a52      	lsrs	r2, r2, #9
 8001118:	e740      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800111a:	2b00      	cmp	r3, #0
 800111c:	d179      	bne.n	8001212 <__aeabi_fsub+0x32e>
 800111e:	22fe      	movs	r2, #254	@ 0xfe
 8001120:	1c6b      	adds	r3, r5, #1
 8001122:	421a      	tst	r2, r3
 8001124:	d1aa      	bne.n	800107c <__aeabi_fsub+0x198>
 8001126:	4663      	mov	r3, ip
 8001128:	2b00      	cmp	r3, #0
 800112a:	d100      	bne.n	800112e <__aeabi_fsub+0x24a>
 800112c:	e0f5      	b.n	800131a <__aeabi_fsub+0x436>
 800112e:	2900      	cmp	r1, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fsub+0x250>
 8001132:	e0d1      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 8001134:	1a5f      	subs	r7, r3, r1
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	04db      	lsls	r3, r3, #19
 800113a:	421f      	tst	r7, r3
 800113c:	d100      	bne.n	8001140 <__aeabi_fsub+0x25c>
 800113e:	e10e      	b.n	800135e <__aeabi_fsub+0x47a>
 8001140:	4662      	mov	r2, ip
 8001142:	2401      	movs	r4, #1
 8001144:	1a8a      	subs	r2, r1, r2
 8001146:	4694      	mov	ip, r2
 8001148:	2000      	movs	r0, #0
 800114a:	4034      	ands	r4, r6
 800114c:	2a00      	cmp	r2, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_fsub+0x26e>
 8001150:	e724      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001152:	2001      	movs	r0, #1
 8001154:	421a      	tst	r2, r3
 8001156:	d1c6      	bne.n	80010e6 <__aeabi_fsub+0x202>
 8001158:	2300      	movs	r3, #0
 800115a:	08d7      	lsrs	r7, r2, #3
 800115c:	e73d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800115e:	2b00      	cmp	r3, #0
 8001160:	d017      	beq.n	8001192 <__aeabi_fsub+0x2ae>
 8001162:	2d00      	cmp	r5, #0
 8001164:	d000      	beq.n	8001168 <__aeabi_fsub+0x284>
 8001166:	e0af      	b.n	80012c8 <__aeabi_fsub+0x3e4>
 8001168:	23ff      	movs	r3, #255	@ 0xff
 800116a:	4665      	mov	r5, ip
 800116c:	2d00      	cmp	r5, #0
 800116e:	d100      	bne.n	8001172 <__aeabi_fsub+0x28e>
 8001170:	e0ad      	b.n	80012ce <__aeabi_fsub+0x3ea>
 8001172:	1e5e      	subs	r6, r3, #1
 8001174:	2b01      	cmp	r3, #1
 8001176:	d100      	bne.n	800117a <__aeabi_fsub+0x296>
 8001178:	e089      	b.n	800128e <__aeabi_fsub+0x3aa>
 800117a:	2bff      	cmp	r3, #255	@ 0xff
 800117c:	d0c2      	beq.n	8001104 <__aeabi_fsub+0x220>
 800117e:	2e1b      	cmp	r6, #27
 8001180:	dc00      	bgt.n	8001184 <__aeabi_fsub+0x2a0>
 8001182:	e0ab      	b.n	80012dc <__aeabi_fsub+0x3f8>
 8001184:	1d4b      	adds	r3, r1, #5
 8001186:	469c      	mov	ip, r3
 8001188:	0013      	movs	r3, r2
 800118a:	e721      	b.n	8000fd0 <__aeabi_fsub+0xec>
 800118c:	464b      	mov	r3, r9
 800118e:	2b00      	cmp	r3, #0
 8001190:	d170      	bne.n	8001274 <__aeabi_fsub+0x390>
 8001192:	22fe      	movs	r2, #254	@ 0xfe
 8001194:	1c6b      	adds	r3, r5, #1
 8001196:	421a      	tst	r2, r3
 8001198:	d15e      	bne.n	8001258 <__aeabi_fsub+0x374>
 800119a:	2d00      	cmp	r5, #0
 800119c:	d000      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 800119e:	e0c3      	b.n	8001328 <__aeabi_fsub+0x444>
 80011a0:	4663      	mov	r3, ip
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_fsub+0x2c4>
 80011a6:	e0d0      	b.n	800134a <__aeabi_fsub+0x466>
 80011a8:	2900      	cmp	r1, #0
 80011aa:	d100      	bne.n	80011ae <__aeabi_fsub+0x2ca>
 80011ac:	e094      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 80011ae:	000a      	movs	r2, r1
 80011b0:	4462      	add	r2, ip
 80011b2:	0153      	lsls	r3, r2, #5
 80011b4:	d400      	bmi.n	80011b8 <__aeabi_fsub+0x2d4>
 80011b6:	e0d8      	b.n	800136a <__aeabi_fsub+0x486>
 80011b8:	0192      	lsls	r2, r2, #6
 80011ba:	2001      	movs	r0, #1
 80011bc:	0a52      	lsrs	r2, r2, #9
 80011be:	e6ed      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80011c0:	0008      	movs	r0, r1
 80011c2:	2220      	movs	r2, #32
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4099      	lsls	r1, r3
 80011ca:	000b      	movs	r3, r1
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	4193      	sbcs	r3, r2
 80011d0:	4303      	orrs	r3, r0
 80011d2:	449c      	add	ip, r3
 80011d4:	4663      	mov	r3, ip
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	d589      	bpl.n	80010ee <__aeabi_fsub+0x20a>
 80011da:	3501      	adds	r5, #1
 80011dc:	2dff      	cmp	r5, #255	@ 0xff
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x2fe>
 80011e0:	e6da      	b.n	8000f98 <__aeabi_fsub+0xb4>
 80011e2:	4662      	mov	r2, ip
 80011e4:	2301      	movs	r3, #1
 80011e6:	4919      	ldr	r1, [pc, #100]	@ (800124c <__aeabi_fsub+0x368>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	0852      	lsrs	r2, r2, #1
 80011ec:	400a      	ands	r2, r1
 80011ee:	431a      	orrs	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	4694      	mov	ip, r2
 80011f4:	075b      	lsls	r3, r3, #29
 80011f6:	d004      	beq.n	8001202 <__aeabi_fsub+0x31e>
 80011f8:	230f      	movs	r3, #15
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d000      	beq.n	8001202 <__aeabi_fsub+0x31e>
 8001200:	e6bf      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001202:	4663      	mov	r3, ip
 8001204:	015b      	lsls	r3, r3, #5
 8001206:	d500      	bpl.n	800120a <__aeabi_fsub+0x326>
 8001208:	e6c2      	b.n	8000f90 <__aeabi_fsub+0xac>
 800120a:	4663      	mov	r3, ip
 800120c:	08df      	lsrs	r7, r3, #3
 800120e:	002b      	movs	r3, r5
 8001210:	e6e3      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001212:	1b53      	subs	r3, r2, r5
 8001214:	2d00      	cmp	r5, #0
 8001216:	d100      	bne.n	800121a <__aeabi_fsub+0x336>
 8001218:	e6f4      	b.n	8001004 <__aeabi_fsub+0x120>
 800121a:	2080      	movs	r0, #128	@ 0x80
 800121c:	4664      	mov	r4, ip
 800121e:	04c0      	lsls	r0, r0, #19
 8001220:	4304      	orrs	r4, r0
 8001222:	46a4      	mov	ip, r4
 8001224:	0034      	movs	r4, r6
 8001226:	2001      	movs	r0, #1
 8001228:	2b1b      	cmp	r3, #27
 800122a:	dc09      	bgt.n	8001240 <__aeabi_fsub+0x35c>
 800122c:	2520      	movs	r5, #32
 800122e:	4660      	mov	r0, ip
 8001230:	40d8      	lsrs	r0, r3
 8001232:	1aeb      	subs	r3, r5, r3
 8001234:	4665      	mov	r5, ip
 8001236:	409d      	lsls	r5, r3
 8001238:	002b      	movs	r3, r5
 800123a:	1e5d      	subs	r5, r3, #1
 800123c:	41ab      	sbcs	r3, r5
 800123e:	4318      	orrs	r0, r3
 8001240:	1a0b      	subs	r3, r1, r0
 8001242:	469c      	mov	ip, r3
 8001244:	0015      	movs	r5, r2
 8001246:	e680      	b.n	8000f4a <__aeabi_fsub+0x66>
 8001248:	fbffffff 	.word	0xfbffffff
 800124c:	7dffffff 	.word	0x7dffffff
 8001250:	22fe      	movs	r2, #254	@ 0xfe
 8001252:	1c6b      	adds	r3, r5, #1
 8001254:	4213      	tst	r3, r2
 8001256:	d0a3      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 8001258:	2bff      	cmp	r3, #255	@ 0xff
 800125a:	d100      	bne.n	800125e <__aeabi_fsub+0x37a>
 800125c:	e69c      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800125e:	4461      	add	r1, ip
 8001260:	0849      	lsrs	r1, r1, #1
 8001262:	074a      	lsls	r2, r1, #29
 8001264:	d049      	beq.n	80012fa <__aeabi_fsub+0x416>
 8001266:	220f      	movs	r2, #15
 8001268:	400a      	ands	r2, r1
 800126a:	2a04      	cmp	r2, #4
 800126c:	d045      	beq.n	80012fa <__aeabi_fsub+0x416>
 800126e:	1d0a      	adds	r2, r1, #4
 8001270:	4694      	mov	ip, r2
 8001272:	e6ad      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001274:	2d00      	cmp	r5, #0
 8001276:	d100      	bne.n	800127a <__aeabi_fsub+0x396>
 8001278:	e776      	b.n	8001168 <__aeabi_fsub+0x284>
 800127a:	e68d      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800127c:	0034      	movs	r4, r6
 800127e:	20ff      	movs	r0, #255	@ 0xff
 8001280:	2200      	movs	r2, #0
 8001282:	e68b      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001284:	4663      	mov	r3, ip
 8001286:	2401      	movs	r4, #1
 8001288:	1acf      	subs	r7, r1, r3
 800128a:	4034      	ands	r4, r6
 800128c:	e664      	b.n	8000f58 <__aeabi_fsub+0x74>
 800128e:	4461      	add	r1, ip
 8001290:	014b      	lsls	r3, r1, #5
 8001292:	d56d      	bpl.n	8001370 <__aeabi_fsub+0x48c>
 8001294:	0848      	lsrs	r0, r1, #1
 8001296:	4944      	ldr	r1, [pc, #272]	@ (80013a8 <__aeabi_fsub+0x4c4>)
 8001298:	4001      	ands	r1, r0
 800129a:	0743      	lsls	r3, r0, #29
 800129c:	d02c      	beq.n	80012f8 <__aeabi_fsub+0x414>
 800129e:	230f      	movs	r3, #15
 80012a0:	4003      	ands	r3, r0
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d028      	beq.n	80012f8 <__aeabi_fsub+0x414>
 80012a6:	1d0b      	adds	r3, r1, #4
 80012a8:	469c      	mov	ip, r3
 80012aa:	2302      	movs	r3, #2
 80012ac:	e690      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012ae:	2900      	cmp	r1, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_fsub+0x3d0>
 80012b2:	e72b      	b.n	800110c <__aeabi_fsub+0x228>
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	03db      	lsls	r3, r3, #15
 80012b8:	429f      	cmp	r7, r3
 80012ba:	d200      	bcs.n	80012be <__aeabi_fsub+0x3da>
 80012bc:	e726      	b.n	800110c <__aeabi_fsub+0x228>
 80012be:	4298      	cmp	r0, r3
 80012c0:	d300      	bcc.n	80012c4 <__aeabi_fsub+0x3e0>
 80012c2:	e723      	b.n	800110c <__aeabi_fsub+0x228>
 80012c4:	2401      	movs	r4, #1
 80012c6:	4034      	ands	r4, r6
 80012c8:	0007      	movs	r7, r0
 80012ca:	e71f      	b.n	800110c <__aeabi_fsub+0x228>
 80012cc:	0034      	movs	r4, r6
 80012ce:	468c      	mov	ip, r1
 80012d0:	e67e      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012d2:	2301      	movs	r3, #1
 80012d4:	08cf      	lsrs	r7, r1, #3
 80012d6:	e680      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012d8:	2300      	movs	r3, #0
 80012da:	e67e      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012dc:	2020      	movs	r0, #32
 80012de:	4665      	mov	r5, ip
 80012e0:	1b80      	subs	r0, r0, r6
 80012e2:	4085      	lsls	r5, r0
 80012e4:	4663      	mov	r3, ip
 80012e6:	0028      	movs	r0, r5
 80012e8:	40f3      	lsrs	r3, r6
 80012ea:	1e45      	subs	r5, r0, #1
 80012ec:	41a8      	sbcs	r0, r5
 80012ee:	4303      	orrs	r3, r0
 80012f0:	469c      	mov	ip, r3
 80012f2:	0015      	movs	r5, r2
 80012f4:	448c      	add	ip, r1
 80012f6:	e76d      	b.n	80011d4 <__aeabi_fsub+0x2f0>
 80012f8:	2302      	movs	r3, #2
 80012fa:	08cf      	lsrs	r7, r1, #3
 80012fc:	e66d      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012fe:	1b0f      	subs	r7, r1, r4
 8001300:	017b      	lsls	r3, r7, #5
 8001302:	d528      	bpl.n	8001356 <__aeabi_fsub+0x472>
 8001304:	01bf      	lsls	r7, r7, #6
 8001306:	09bf      	lsrs	r7, r7, #6
 8001308:	0038      	movs	r0, r7
 800130a:	f000 f8b5 	bl	8001478 <__clzsi2>
 800130e:	003b      	movs	r3, r7
 8001310:	3805      	subs	r0, #5
 8001312:	4083      	lsls	r3, r0
 8001314:	0034      	movs	r4, r6
 8001316:	2501      	movs	r5, #1
 8001318:	e6ca      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 800131a:	2900      	cmp	r1, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x43c>
 800131e:	e6b5      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001320:	2401      	movs	r4, #1
 8001322:	0007      	movs	r7, r0
 8001324:	4034      	ands	r4, r6
 8001326:	e658      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001328:	4663      	mov	r3, ip
 800132a:	2b00      	cmp	r3, #0
 800132c:	d100      	bne.n	8001330 <__aeabi_fsub+0x44c>
 800132e:	e6e9      	b.n	8001104 <__aeabi_fsub+0x220>
 8001330:	2900      	cmp	r1, #0
 8001332:	d100      	bne.n	8001336 <__aeabi_fsub+0x452>
 8001334:	e6ea      	b.n	800110c <__aeabi_fsub+0x228>
 8001336:	2380      	movs	r3, #128	@ 0x80
 8001338:	03db      	lsls	r3, r3, #15
 800133a:	429f      	cmp	r7, r3
 800133c:	d200      	bcs.n	8001340 <__aeabi_fsub+0x45c>
 800133e:	e6e5      	b.n	800110c <__aeabi_fsub+0x228>
 8001340:	4298      	cmp	r0, r3
 8001342:	d300      	bcc.n	8001346 <__aeabi_fsub+0x462>
 8001344:	e6e2      	b.n	800110c <__aeabi_fsub+0x228>
 8001346:	0007      	movs	r7, r0
 8001348:	e6e0      	b.n	800110c <__aeabi_fsub+0x228>
 800134a:	2900      	cmp	r1, #0
 800134c:	d100      	bne.n	8001350 <__aeabi_fsub+0x46c>
 800134e:	e69e      	b.n	800108e <__aeabi_fsub+0x1aa>
 8001350:	2300      	movs	r3, #0
 8001352:	08cf      	lsrs	r7, r1, #3
 8001354:	e641      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001356:	0034      	movs	r4, r6
 8001358:	2301      	movs	r3, #1
 800135a:	08ff      	lsrs	r7, r7, #3
 800135c:	e63d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800135e:	2f00      	cmp	r7, #0
 8001360:	d100      	bne.n	8001364 <__aeabi_fsub+0x480>
 8001362:	e693      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001364:	2300      	movs	r3, #0
 8001366:	08ff      	lsrs	r7, r7, #3
 8001368:	e637      	b.n	8000fda <__aeabi_fsub+0xf6>
 800136a:	2300      	movs	r3, #0
 800136c:	08d7      	lsrs	r7, r2, #3
 800136e:	e634      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001370:	2301      	movs	r3, #1
 8001372:	08cf      	lsrs	r7, r1, #3
 8001374:	e631      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001376:	2280      	movs	r2, #128	@ 0x80
 8001378:	000b      	movs	r3, r1
 800137a:	04d2      	lsls	r2, r2, #19
 800137c:	2001      	movs	r0, #1
 800137e:	4013      	ands	r3, r2
 8001380:	4211      	tst	r1, r2
 8001382:	d000      	beq.n	8001386 <__aeabi_fsub+0x4a2>
 8001384:	e6ae      	b.n	80010e4 <__aeabi_fsub+0x200>
 8001386:	08cf      	lsrs	r7, r1, #3
 8001388:	e627      	b.n	8000fda <__aeabi_fsub+0xf6>
 800138a:	2b00      	cmp	r3, #0
 800138c:	d100      	bne.n	8001390 <__aeabi_fsub+0x4ac>
 800138e:	e75f      	b.n	8001250 <__aeabi_fsub+0x36c>
 8001390:	1b56      	subs	r6, r2, r5
 8001392:	2d00      	cmp	r5, #0
 8001394:	d101      	bne.n	800139a <__aeabi_fsub+0x4b6>
 8001396:	0033      	movs	r3, r6
 8001398:	e6e7      	b.n	800116a <__aeabi_fsub+0x286>
 800139a:	2380      	movs	r3, #128	@ 0x80
 800139c:	4660      	mov	r0, ip
 800139e:	04db      	lsls	r3, r3, #19
 80013a0:	4318      	orrs	r0, r3
 80013a2:	4684      	mov	ip, r0
 80013a4:	e6eb      	b.n	800117e <__aeabi_fsub+0x29a>
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	7dffffff 	.word	0x7dffffff

080013ac <__aeabi_f2iz>:
 80013ac:	0241      	lsls	r1, r0, #9
 80013ae:	0042      	lsls	r2, r0, #1
 80013b0:	0fc3      	lsrs	r3, r0, #31
 80013b2:	0a49      	lsrs	r1, r1, #9
 80013b4:	2000      	movs	r0, #0
 80013b6:	0e12      	lsrs	r2, r2, #24
 80013b8:	2a7e      	cmp	r2, #126	@ 0x7e
 80013ba:	dd03      	ble.n	80013c4 <__aeabi_f2iz+0x18>
 80013bc:	2a9d      	cmp	r2, #157	@ 0x9d
 80013be:	dd02      	ble.n	80013c6 <__aeabi_f2iz+0x1a>
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <__aeabi_f2iz+0x3c>)
 80013c2:	1898      	adds	r0, r3, r2
 80013c4:	4770      	bx	lr
 80013c6:	2080      	movs	r0, #128	@ 0x80
 80013c8:	0400      	lsls	r0, r0, #16
 80013ca:	4301      	orrs	r1, r0
 80013cc:	2a95      	cmp	r2, #149	@ 0x95
 80013ce:	dc07      	bgt.n	80013e0 <__aeabi_f2iz+0x34>
 80013d0:	2096      	movs	r0, #150	@ 0x96
 80013d2:	1a82      	subs	r2, r0, r2
 80013d4:	40d1      	lsrs	r1, r2
 80013d6:	4248      	negs	r0, r1
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1f3      	bne.n	80013c4 <__aeabi_f2iz+0x18>
 80013dc:	0008      	movs	r0, r1
 80013de:	e7f1      	b.n	80013c4 <__aeabi_f2iz+0x18>
 80013e0:	3a96      	subs	r2, #150	@ 0x96
 80013e2:	4091      	lsls	r1, r2
 80013e4:	e7f7      	b.n	80013d6 <__aeabi_f2iz+0x2a>
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	7fffffff 	.word	0x7fffffff

080013ec <__aeabi_ui2f>:
 80013ec:	b510      	push	{r4, lr}
 80013ee:	1e04      	subs	r4, r0, #0
 80013f0:	d00d      	beq.n	800140e <__aeabi_ui2f+0x22>
 80013f2:	f000 f841 	bl	8001478 <__clzsi2>
 80013f6:	239e      	movs	r3, #158	@ 0x9e
 80013f8:	1a1b      	subs	r3, r3, r0
 80013fa:	2b96      	cmp	r3, #150	@ 0x96
 80013fc:	dc0c      	bgt.n	8001418 <__aeabi_ui2f+0x2c>
 80013fe:	2808      	cmp	r0, #8
 8001400:	d034      	beq.n	800146c <__aeabi_ui2f+0x80>
 8001402:	3808      	subs	r0, #8
 8001404:	4084      	lsls	r4, r0
 8001406:	0264      	lsls	r4, r4, #9
 8001408:	0a64      	lsrs	r4, r4, #9
 800140a:	b2d8      	uxtb	r0, r3
 800140c:	e001      	b.n	8001412 <__aeabi_ui2f+0x26>
 800140e:	2000      	movs	r0, #0
 8001410:	2400      	movs	r4, #0
 8001412:	05c0      	lsls	r0, r0, #23
 8001414:	4320      	orrs	r0, r4
 8001416:	bd10      	pop	{r4, pc}
 8001418:	2b99      	cmp	r3, #153	@ 0x99
 800141a:	dc13      	bgt.n	8001444 <__aeabi_ui2f+0x58>
 800141c:	1f42      	subs	r2, r0, #5
 800141e:	4094      	lsls	r4, r2
 8001420:	4a14      	ldr	r2, [pc, #80]	@ (8001474 <__aeabi_ui2f+0x88>)
 8001422:	4022      	ands	r2, r4
 8001424:	0761      	lsls	r1, r4, #29
 8001426:	d01c      	beq.n	8001462 <__aeabi_ui2f+0x76>
 8001428:	210f      	movs	r1, #15
 800142a:	4021      	ands	r1, r4
 800142c:	2904      	cmp	r1, #4
 800142e:	d018      	beq.n	8001462 <__aeabi_ui2f+0x76>
 8001430:	3204      	adds	r2, #4
 8001432:	08d4      	lsrs	r4, r2, #3
 8001434:	0152      	lsls	r2, r2, #5
 8001436:	d515      	bpl.n	8001464 <__aeabi_ui2f+0x78>
 8001438:	239f      	movs	r3, #159	@ 0x9f
 800143a:	0264      	lsls	r4, r4, #9
 800143c:	1a18      	subs	r0, r3, r0
 800143e:	0a64      	lsrs	r4, r4, #9
 8001440:	b2c0      	uxtb	r0, r0
 8001442:	e7e6      	b.n	8001412 <__aeabi_ui2f+0x26>
 8001444:	0002      	movs	r2, r0
 8001446:	0021      	movs	r1, r4
 8001448:	321b      	adds	r2, #27
 800144a:	4091      	lsls	r1, r2
 800144c:	000a      	movs	r2, r1
 800144e:	1e51      	subs	r1, r2, #1
 8001450:	418a      	sbcs	r2, r1
 8001452:	2105      	movs	r1, #5
 8001454:	1a09      	subs	r1, r1, r0
 8001456:	40cc      	lsrs	r4, r1
 8001458:	4314      	orrs	r4, r2
 800145a:	4a06      	ldr	r2, [pc, #24]	@ (8001474 <__aeabi_ui2f+0x88>)
 800145c:	4022      	ands	r2, r4
 800145e:	0761      	lsls	r1, r4, #29
 8001460:	d1e2      	bne.n	8001428 <__aeabi_ui2f+0x3c>
 8001462:	08d4      	lsrs	r4, r2, #3
 8001464:	0264      	lsls	r4, r4, #9
 8001466:	0a64      	lsrs	r4, r4, #9
 8001468:	b2d8      	uxtb	r0, r3
 800146a:	e7d2      	b.n	8001412 <__aeabi_ui2f+0x26>
 800146c:	0264      	lsls	r4, r4, #9
 800146e:	0a64      	lsrs	r4, r4, #9
 8001470:	308e      	adds	r0, #142	@ 0x8e
 8001472:	e7ce      	b.n	8001412 <__aeabi_ui2f+0x26>
 8001474:	fbffffff 	.word	0xfbffffff

08001478 <__clzsi2>:
 8001478:	211c      	movs	r1, #28
 800147a:	2301      	movs	r3, #1
 800147c:	041b      	lsls	r3, r3, #16
 800147e:	4298      	cmp	r0, r3
 8001480:	d301      	bcc.n	8001486 <__clzsi2+0xe>
 8001482:	0c00      	lsrs	r0, r0, #16
 8001484:	3910      	subs	r1, #16
 8001486:	0a1b      	lsrs	r3, r3, #8
 8001488:	4298      	cmp	r0, r3
 800148a:	d301      	bcc.n	8001490 <__clzsi2+0x18>
 800148c:	0a00      	lsrs	r0, r0, #8
 800148e:	3908      	subs	r1, #8
 8001490:	091b      	lsrs	r3, r3, #4
 8001492:	4298      	cmp	r0, r3
 8001494:	d301      	bcc.n	800149a <__clzsi2+0x22>
 8001496:	0900      	lsrs	r0, r0, #4
 8001498:	3904      	subs	r1, #4
 800149a:	a202      	add	r2, pc, #8	@ (adr r2, 80014a4 <__clzsi2+0x2c>)
 800149c:	5c10      	ldrb	r0, [r2, r0]
 800149e:	1840      	adds	r0, r0, r1
 80014a0:	4770      	bx	lr
 80014a2:	46c0      	nop			@ (mov r8, r8)
 80014a4:	02020304 	.word	0x02020304
 80014a8:	01010101 	.word	0x01010101
	...

080014b4 <__clzdi2>:
 80014b4:	b510      	push	{r4, lr}
 80014b6:	2900      	cmp	r1, #0
 80014b8:	d103      	bne.n	80014c2 <__clzdi2+0xe>
 80014ba:	f7ff ffdd 	bl	8001478 <__clzsi2>
 80014be:	3020      	adds	r0, #32
 80014c0:	e002      	b.n	80014c8 <__clzdi2+0x14>
 80014c2:	0008      	movs	r0, r1
 80014c4:	f7ff ffd8 	bl	8001478 <__clzsi2>
 80014c8:	bd10      	pop	{r4, pc}
 80014ca:	46c0      	nop			@ (mov r8, r8)

080014cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b0a7      	sub	sp, #156	@ 0x9c
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d2:	f000 ffbf 	bl	8002454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014d6:	f000 f899 	bl	800160c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014da:	f000 fa03 	bl	80018e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80014de:	f000 f9e3 	bl	80018a8 <MX_DMA_Init>
  MX_I2C1_Init();
 80014e2:	f000 f973 	bl	80017cc <MX_I2C1_Init>
  MX_ADC_Init();
 80014e6:	f000 f8ff 	bl	80016e8 <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 80014ea:	f000 f9af 	bl	800184c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  pca9685_handle_t handle = {
 80014ee:	2484      	movs	r4, #132	@ 0x84
 80014f0:	193b      	adds	r3, r7, r4
 80014f2:	4a3d      	ldr	r2, [pc, #244]	@ (80015e8 <main+0x11c>)
 80014f4:	ca03      	ldmia	r2!, {r0, r1}
 80014f6:	c303      	stmia	r3!, {r0, r1}
      .device_address = PCA9865_I2C_DEFAULT_DEVICE_ADDRESS,
      .inverted = false
  };

  // Initialise driver (performs basic setup).
  uint8_t on[] = "ADC[0]: ";
 80014f8:	2378      	movs	r3, #120	@ 0x78
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	4a3b      	ldr	r2, [pc, #236]	@ (80015ec <main+0x120>)
 80014fe:	ca03      	ldmia	r2!, {r0, r1}
 8001500:	c303      	stmia	r3!, {r0, r1}
 8001502:	7812      	ldrb	r2, [r2, #0]
 8001504:	701a      	strb	r2, [r3, #0]
  uint8_t off[] = "ADC[1]: ";
 8001506:	236c      	movs	r3, #108	@ 0x6c
 8001508:	18fb      	adds	r3, r7, r3
 800150a:	4a39      	ldr	r2, [pc, #228]	@ (80015f0 <main+0x124>)
 800150c:	ca03      	ldmia	r2!, {r0, r1}
 800150e:	c303      	stmia	r3!, {r0, r1}
 8001510:	7812      	ldrb	r2, [r2, #0]
 8001512:	701a      	strb	r2, [r3, #0]
  pca9685_init(&handle);
 8001514:	193b      	adds	r3, r7, r4
 8001516:	0018      	movs	r0, r3
 8001518:	f000 fab2 	bl	8001a80 <pca9685_init>
  HAL_ADC_Start(&hadc);
 800151c:	4b35      	ldr	r3, [pc, #212]	@ (80015f4 <main+0x128>)
 800151e:	0018      	movs	r0, r3
 8001520:	f001 f9a0 	bl	8002864 <HAL_ADC_Start>
  // Set PWM frequency.
  // The frequency must be between 24Hz and 1526Hz.
  pca9685_set_pwm_frequency(&handle, 50.0f);
 8001524:	4a34      	ldr	r2, [pc, #208]	@ (80015f8 <main+0x12c>)
 8001526:	193b      	adds	r3, r7, r4
 8001528:	1c11      	adds	r1, r2, #0
 800152a:	0018      	movs	r0, r3
 800152c:	f000 fbfa 	bl	8001d24 <pca9685_set_pwm_frequency>
  int iterations = 50;
 8001530:	2332      	movs	r3, #50	@ 0x32
 8001532:	2294      	movs	r2, #148	@ 0x94
 8001534:	18ba      	adds	r2, r7, r2
 8001536:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t adc_val[2];
  HAL_ADC_Start_DMA(&hadc, adc_val, 4);
 8001538:	2368      	movs	r3, #104	@ 0x68
 800153a:	18f9      	adds	r1, r7, r3
 800153c:	4b2d      	ldr	r3, [pc, #180]	@ (80015f4 <main+0x128>)
 800153e:	2204      	movs	r2, #4
 8001540:	0018      	movs	r0, r3
 8001542:	f001 f9e3 	bl	800290c <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc);
 8001546:	4b2b      	ldr	r3, [pc, #172]	@ (80015f4 <main+0x128>)
 8001548:	0018      	movs	r0, r3
 800154a:	f001 f98b 	bl	8002864 <HAL_ADC_Start>
	  HAL_Delay(200);
 800154e:	20c8      	movs	r0, #200	@ 0xc8
 8001550:	f000 fff0 	bl	8002534 <HAL_Delay>

	  char str_buffer[100];
	  float val = (float) adc_val[1] / 80000.0;
 8001554:	2468      	movs	r4, #104	@ 0x68
 8001556:	193b      	adds	r3, r7, r4
 8001558:	885b      	ldrh	r3, [r3, #2]
 800155a:	0018      	movs	r0, r3
 800155c:	f7ff ff46 	bl	80013ec <__aeabi_ui2f>
 8001560:	1c03      	adds	r3, r0, #0
 8001562:	4926      	ldr	r1, [pc, #152]	@ (80015fc <main+0x130>)
 8001564:	1c18      	adds	r0, r3, #0
 8001566:	f7ff f995 	bl	8000894 <__aeabi_fdiv>
 800156a:	1c03      	adds	r3, r0, #0
 800156c:	2190      	movs	r1, #144	@ 0x90
 800156e:	187a      	adds	r2, r7, r1
 8001570:	6013      	str	r3, [r2, #0]

	  val = 0.05;
 8001572:	4b23      	ldr	r3, [pc, #140]	@ (8001600 <main+0x134>)
 8001574:	187a      	adds	r2, r7, r1
 8001576:	6013      	str	r3, [r2, #0]
	  if(adc_val[0] > 1500.0) val = 0.10;
 8001578:	193b      	adds	r3, r7, r4
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	4a21      	ldr	r2, [pc, #132]	@ (8001604 <main+0x138>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d902      	bls.n	8001588 <main+0xbc>
 8001582:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <main+0x13c>)
 8001584:	187a      	adds	r2, r7, r1
 8001586:	6013      	str	r3, [r2, #0]
	  pca9685_set_channel_duty_cycle(&handle, 0, val, false);
 8001588:	2390      	movs	r3, #144	@ 0x90
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	2384      	movs	r3, #132	@ 0x84
 8001590:	18f8      	adds	r0, r7, r3
 8001592:	2300      	movs	r3, #0
 8001594:	2100      	movs	r1, #0
 8001596:	f000 fcb3 	bl	8001f00 <pca9685_set_channel_duty_cycle>

	  float val2 = 0.05;
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <main+0x134>)
 800159c:	218c      	movs	r1, #140	@ 0x8c
 800159e:	187a      	adds	r2, r7, r1
 80015a0:	6013      	str	r3, [r2, #0]
	  if(adc_val[1] > 1200.0) val2 = 0.10;
 80015a2:	2368      	movs	r3, #104	@ 0x68
 80015a4:	18fb      	adds	r3, r7, r3
 80015a6:	885a      	ldrh	r2, [r3, #2]
 80015a8:	2396      	movs	r3, #150	@ 0x96
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d902      	bls.n	80015b6 <main+0xea>
 80015b0:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <main+0x13c>)
 80015b2:	187a      	adds	r2, r7, r1
 80015b4:	6013      	str	r3, [r2, #0]

	  pca9685_set_channel_duty_cycle(&handle, 1, val2, false);
 80015b6:	238c      	movs	r3, #140	@ 0x8c
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2384      	movs	r3, #132	@ 0x84
 80015be:	18f8      	adds	r0, r7, r3
 80015c0:	2300      	movs	r3, #0
 80015c2:	2101      	movs	r1, #1
 80015c4:	f000 fc9c 	bl	8001f00 <pca9685_set_channel_duty_cycle>
	  if(iterations == 100){
 80015c8:	2294      	movs	r2, #148	@ 0x94
 80015ca:	18bb      	adds	r3, r7, r2
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b64      	cmp	r3, #100	@ 0x64
 80015d0:	d102      	bne.n	80015d8 <main+0x10c>
		  iterations = 50;
 80015d2:	2332      	movs	r3, #50	@ 0x32
 80015d4:	18ba      	adds	r2, r7, r2
 80015d6:	6013      	str	r3, [r2, #0]
	  }
	  iterations += 1;
 80015d8:	2294      	movs	r2, #148	@ 0x94
 80015da:	18bb      	adds	r3, r7, r2
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	3301      	adds	r3, #1
 80015e0:	18ba      	adds	r2, r7, r2
 80015e2:	6013      	str	r3, [r2, #0]
  {
 80015e4:	e7af      	b.n	8001546 <main+0x7a>
 80015e6:	46c0      	nop			@ (mov r8, r8)
 80015e8:	08006940 	.word	0x08006940
 80015ec:	08006948 	.word	0x08006948
 80015f0:	08006954 	.word	0x08006954
 80015f4:	20000084 	.word	0x20000084
 80015f8:	42480000 	.word	0x42480000
 80015fc:	479c4000 	.word	0x479c4000
 8001600:	3d4ccccd 	.word	0x3d4ccccd
 8001604:	000005dc 	.word	0x000005dc
 8001608:	3dcccccd 	.word	0x3dcccccd

0800160c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b099      	sub	sp, #100	@ 0x64
 8001610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001612:	242c      	movs	r4, #44	@ 0x2c
 8001614:	193b      	adds	r3, r7, r4
 8001616:	0018      	movs	r0, r3
 8001618:	2334      	movs	r3, #52	@ 0x34
 800161a:	001a      	movs	r2, r3
 800161c:	2100      	movs	r1, #0
 800161e:	f004 fac5 	bl	8005bac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001622:	2318      	movs	r3, #24
 8001624:	18fb      	adds	r3, r7, r3
 8001626:	0018      	movs	r0, r3
 8001628:	2314      	movs	r3, #20
 800162a:	001a      	movs	r2, r3
 800162c:	2100      	movs	r1, #0
 800162e:	f004 fabd 	bl	8005bac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001632:	003b      	movs	r3, r7
 8001634:	0018      	movs	r0, r3
 8001636:	2318      	movs	r3, #24
 8001638:	001a      	movs	r2, r3
 800163a:	2100      	movs	r1, #0
 800163c:	f004 fab6 	bl	8005bac <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001640:	4b27      	ldr	r3, [pc, #156]	@ (80016e0 <SystemClock_Config+0xd4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a27      	ldr	r2, [pc, #156]	@ (80016e4 <SystemClock_Config+0xd8>)
 8001646:	401a      	ands	r2, r3
 8001648:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <SystemClock_Config+0xd4>)
 800164a:	2180      	movs	r1, #128	@ 0x80
 800164c:	0109      	lsls	r1, r1, #4
 800164e:	430a      	orrs	r2, r1
 8001650:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001652:	0021      	movs	r1, r4
 8001654:	187b      	adds	r3, r7, r1
 8001656:	2210      	movs	r2, #16
 8001658:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800165a:	187b      	adds	r3, r7, r1
 800165c:	2201      	movs	r2, #1
 800165e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001660:	187b      	adds	r3, r7, r1
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001666:	187b      	adds	r3, r7, r1
 8001668:	22a0      	movs	r2, #160	@ 0xa0
 800166a:	0212      	lsls	r2, r2, #8
 800166c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800166e:	187b      	adds	r3, r7, r1
 8001670:	2200      	movs	r2, #0
 8001672:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001674:	187b      	adds	r3, r7, r1
 8001676:	0018      	movs	r0, r3
 8001678:	f002 fde0 	bl	800423c <HAL_RCC_OscConfig>
 800167c:	1e03      	subs	r3, r0, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001680:	f000 f974 	bl	800196c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001684:	2118      	movs	r1, #24
 8001686:	187b      	adds	r3, r7, r1
 8001688:	220f      	movs	r2, #15
 800168a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800168c:	187b      	adds	r3, r7, r1
 800168e:	2200      	movs	r2, #0
 8001690:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001692:	187b      	adds	r3, r7, r1
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001698:	187b      	adds	r3, r7, r1
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800169e:	187b      	adds	r3, r7, r1
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016a4:	187b      	adds	r3, r7, r1
 80016a6:	2100      	movs	r1, #0
 80016a8:	0018      	movs	r0, r3
 80016aa:	f003 f943 	bl	8004934 <HAL_RCC_ClockConfig>
 80016ae:	1e03      	subs	r3, r0, #0
 80016b0:	d001      	beq.n	80016b6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80016b2:	f000 f95b 	bl	800196c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 80016b6:	003b      	movs	r3, r7
 80016b8:	220c      	movs	r2, #12
 80016ba:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80016bc:	003b      	movs	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016c2:	003b      	movs	r3, r7
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c8:	003b      	movs	r3, r7
 80016ca:	0018      	movs	r0, r3
 80016cc:	f003 fb36 	bl	8004d3c <HAL_RCCEx_PeriphCLKConfig>
 80016d0:	1e03      	subs	r3, r0, #0
 80016d2:	d001      	beq.n	80016d8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80016d4:	f000 f94a 	bl	800196c <Error_Handler>
  }
}
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	b019      	add	sp, #100	@ 0x64
 80016de:	bd90      	pop	{r4, r7, pc}
 80016e0:	40007000 	.word	0x40007000
 80016e4:	ffffe7ff 	.word	0xffffe7ff

080016e8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ee:	003b      	movs	r3, r7
 80016f0:	0018      	movs	r0, r3
 80016f2:	2308      	movs	r3, #8
 80016f4:	001a      	movs	r2, r3
 80016f6:	2100      	movs	r1, #0
 80016f8:	f004 fa58 	bl	8005bac <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80016fc:	4b30      	ldr	r3, [pc, #192]	@ (80017c0 <MX_ADC_Init+0xd8>)
 80016fe:	4a31      	ldr	r2, [pc, #196]	@ (80017c4 <MX_ADC_Init+0xdc>)
 8001700:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001702:	4b2f      	ldr	r3, [pc, #188]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001704:	2200      	movs	r2, #0
 8001706:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8001708:	4b2d      	ldr	r3, [pc, #180]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800170a:	22c0      	movs	r2, #192	@ 0xc0
 800170c:	0612      	lsls	r2, r2, #24
 800170e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001710:	4b2b      	ldr	r3, [pc, #172]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001716:	4b2a      	ldr	r3, [pc, #168]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001718:	2200      	movs	r2, #0
 800171a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800171c:	4b28      	ldr	r3, [pc, #160]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800171e:	2201      	movs	r2, #1
 8001720:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001722:	4b27      	ldr	r3, [pc, #156]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001724:	2200      	movs	r2, #0
 8001726:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800172a:	2220      	movs	r2, #32
 800172c:	2100      	movs	r1, #0
 800172e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001730:	4b23      	ldr	r3, [pc, #140]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001732:	2221      	movs	r2, #33	@ 0x21
 8001734:	2100      	movs	r1, #0
 8001736:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001738:	4b21      	ldr	r3, [pc, #132]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800173a:	2200      	movs	r2, #0
 800173c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800173e:	4b20      	ldr	r3, [pc, #128]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001740:	22c2      	movs	r2, #194	@ 0xc2
 8001742:	32ff      	adds	r2, #255	@ 0xff
 8001744:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001746:	4b1e      	ldr	r3, [pc, #120]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001748:	222c      	movs	r2, #44	@ 0x2c
 800174a:	2100      	movs	r1, #0
 800174c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001750:	2204      	movs	r2, #4
 8001752:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001754:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001756:	2200      	movs	r2, #0
 8001758:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800175a:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8001760:	4b17      	ldr	r3, [pc, #92]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001762:	2201      	movs	r2, #1
 8001764:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001766:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <MX_ADC_Init+0xd8>)
 8001768:	2200      	movs	r2, #0
 800176a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800176e:	0018      	movs	r0, r3
 8001770:	f000 ff04 	bl	800257c <HAL_ADC_Init>
 8001774:	1e03      	subs	r3, r0, #0
 8001776:	d001      	beq.n	800177c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001778:	f000 f8f8 	bl	800196c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800177c:	003b      	movs	r3, r7
 800177e:	2201      	movs	r2, #1
 8001780:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001782:	003b      	movs	r3, r7
 8001784:	2280      	movs	r2, #128	@ 0x80
 8001786:	0152      	lsls	r2, r2, #5
 8001788:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800178a:	003a      	movs	r2, r7
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_ADC_Init+0xd8>)
 800178e:	0011      	movs	r1, r2
 8001790:	0018      	movs	r0, r3
 8001792:	f001 f959 	bl	8002a48 <HAL_ADC_ConfigChannel>
 8001796:	1e03      	subs	r3, r0, #0
 8001798:	d001      	beq.n	800179e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800179a:	f000 f8e7 	bl	800196c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800179e:	003b      	movs	r3, r7
 80017a0:	4a09      	ldr	r2, [pc, #36]	@ (80017c8 <MX_ADC_Init+0xe0>)
 80017a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80017a4:	003a      	movs	r2, r7
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_ADC_Init+0xd8>)
 80017a8:	0011      	movs	r1, r2
 80017aa:	0018      	movs	r0, r3
 80017ac:	f001 f94c 	bl	8002a48 <HAL_ADC_ConfigChannel>
 80017b0:	1e03      	subs	r3, r0, #0
 80017b2:	d001      	beq.n	80017b8 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80017b4:	f000 f8da 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80017b8:	46c0      	nop			@ (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b002      	add	sp, #8
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000084 	.word	0x20000084
 80017c4:	40012400 	.word	0x40012400
 80017c8:	04000002 	.word	0x04000002

080017cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001848 <MX_I2C1_Init+0x7c>)
 80017d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 80017d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017d8:	22c1      	movs	r2, #193	@ 0xc1
 80017da:	00d2      	lsls	r2, r2, #3
 80017dc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80017de:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017e4:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017ea:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017f0:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017f6:	4b13      	ldr	r3, [pc, #76]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017fc:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <MX_I2C1_Init+0x78>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <MX_I2C1_Init+0x78>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001808:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <MX_I2C1_Init+0x78>)
 800180a:	0018      	movs	r0, r3
 800180c:	f001 fed2 	bl	80035b4 <HAL_I2C_Init>
 8001810:	1e03      	subs	r3, r0, #0
 8001812:	d001      	beq.n	8001818 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001814:	f000 f8aa 	bl	800196c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001818:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <MX_I2C1_Init+0x78>)
 800181a:	2100      	movs	r1, #0
 800181c:	0018      	movs	r0, r3
 800181e:	f002 fc75 	bl	800410c <HAL_I2CEx_ConfigAnalogFilter>
 8001822:	1e03      	subs	r3, r0, #0
 8001824:	d001      	beq.n	800182a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001826:	f000 f8a1 	bl	800196c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <MX_I2C1_Init+0x78>)
 800182c:	2100      	movs	r1, #0
 800182e:	0018      	movs	r0, r3
 8001830:	f002 fcb8 	bl	80041a4 <HAL_I2CEx_ConfigDigitalFilter>
 8001834:	1e03      	subs	r3, r0, #0
 8001836:	d001      	beq.n	800183c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001838:	f000 f898 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800183c:	46c0      	nop			@ (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	20000128 	.word	0x20000128
 8001848:	40005400 	.word	0x40005400

0800184c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001852:	4a14      	ldr	r2, [pc, #80]	@ (80018a4 <MX_LPUART1_UART_Init+0x58>)
 8001854:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 19200;
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001858:	2296      	movs	r2, #150	@ 0x96
 800185a:	01d2      	lsls	r2, r2, #7
 800185c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001864:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800186a:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001872:	220c      	movs	r2, #12
 8001874:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 800187e:	2200      	movs	r2, #0
 8001880:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 8001884:	2200      	movs	r2, #0
 8001886:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <MX_LPUART1_UART_Init+0x54>)
 800188a:	0018      	movs	r0, r3
 800188c:	f003 fb82 	bl	8004f94 <HAL_UART_Init>
 8001890:	1e03      	subs	r3, r0, #0
 8001892:	d001      	beq.n	8001898 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001894:	f000 f86a 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001898:	46c0      	nop			@ (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	2000017c 	.word	0x2000017c
 80018a4:	40004800 	.word	0x40004800

080018a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <MX_DMA_Init+0x38>)
 80018b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018b2:	4b0b      	ldr	r3, [pc, #44]	@ (80018e0 <MX_DMA_Init+0x38>)
 80018b4:	2101      	movs	r1, #1
 80018b6:	430a      	orrs	r2, r1
 80018b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80018ba:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <MX_DMA_Init+0x38>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	2201      	movs	r2, #1
 80018c0:	4013      	ands	r3, r2
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2009      	movs	r0, #9
 80018cc:	f001 fafa 	bl	8002ec4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018d0:	2009      	movs	r0, #9
 80018d2:	f001 fb0c 	bl	8002eee <HAL_NVIC_EnableIRQ>

}
 80018d6:	46c0      	nop			@ (mov r8, r8)
 80018d8:	46bd      	mov	sp, r7
 80018da:	b002      	add	sp, #8
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	40021000 	.word	0x40021000

080018e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b089      	sub	sp, #36	@ 0x24
 80018e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ea:	240c      	movs	r4, #12
 80018ec:	193b      	adds	r3, r7, r4
 80018ee:	0018      	movs	r0, r3
 80018f0:	2314      	movs	r3, #20
 80018f2:	001a      	movs	r2, r3
 80018f4:	2100      	movs	r1, #0
 80018f6:	f004 f959 	bl	8005bac <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <MX_GPIO_Init+0x80>)
 80018fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018fe:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <MX_GPIO_Init+0x80>)
 8001900:	2101      	movs	r1, #1
 8001902:	430a      	orrs	r2, r1
 8001904:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <MX_GPIO_Init+0x80>)
 8001908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190a:	2201      	movs	r2, #1
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <MX_GPIO_Init+0x80>)
 8001914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001916:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <MX_GPIO_Init+0x80>)
 8001918:	2102      	movs	r1, #2
 800191a:	430a      	orrs	r2, r1
 800191c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <MX_GPIO_Init+0x80>)
 8001920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001922:	2202      	movs	r2, #2
 8001924:	4013      	ands	r3, r2
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800192a:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <MX_GPIO_Init+0x84>)
 800192c:	2200      	movs	r2, #0
 800192e:	2101      	movs	r1, #1
 8001930:	0018      	movs	r0, r3
 8001932:	f001 fe21 	bl	8003578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001936:	0021      	movs	r1, r4
 8001938:	187b      	adds	r3, r7, r1
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	187b      	adds	r3, r7, r1
 8001940:	2201      	movs	r2, #1
 8001942:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001950:	187b      	adds	r3, r7, r1
 8001952:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <MX_GPIO_Init+0x84>)
 8001954:	0019      	movs	r1, r3
 8001956:	0010      	movs	r0, r2
 8001958:	f001 fca0 	bl	800329c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800195c:	46c0      	nop			@ (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	b009      	add	sp, #36	@ 0x24
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	40021000 	.word	0x40021000
 8001968:	50000400 	.word	0x50000400

0800196c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001970:	b672      	cpsid	i
}
 8001972:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001974:	46c0      	nop			@ (mov r8, r8)
 8001976:	e7fd      	b.n	8001974 <Error_Handler+0x8>

08001978 <pca9685_write_u8>:
		3248, 3284, 3320, 3356, 3393, 3430, 3467, 3504, 3542, 3579, 3617, 3656, 3694, 3733, 3773, 3812, 3852, 3892,
		3932, 3973, 4013, 4055, 4095
};

static bool pca9685_write_u8(pca9685_handle_t *handle, uint8_t address, uint8_t value)
{
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b087      	sub	sp, #28
 800197c:	af02      	add	r7, sp, #8
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	0008      	movs	r0, r1
 8001982:	0011      	movs	r1, r2
 8001984:	1cfb      	adds	r3, r7, #3
 8001986:	1c02      	adds	r2, r0, #0
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	1cbb      	adds	r3, r7, #2
 800198c:	1c0a      	adds	r2, r1, #0
 800198e:	701a      	strb	r2, [r3, #0]
	uint8_t data[] = {address, value};
 8001990:	240c      	movs	r4, #12
 8001992:	193b      	adds	r3, r7, r4
 8001994:	1cfa      	adds	r2, r7, #3
 8001996:	7812      	ldrb	r2, [r2, #0]
 8001998:	701a      	strb	r2, [r3, #0]
 800199a:	193b      	adds	r3, r7, r4
 800199c:	1cba      	adds	r2, r7, #2
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	705a      	strb	r2, [r3, #1]
	return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, data, 2, PCA9685_I2C_TIMEOUT) == HAL_OK;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	8899      	ldrh	r1, [r3, #4]
 80019aa:	193a      	adds	r2, r7, r4
 80019ac:	2301      	movs	r3, #1
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2302      	movs	r3, #2
 80019b2:	f001 fea5 	bl	8003700 <HAL_I2C_Master_Transmit>
 80019b6:	0003      	movs	r3, r0
 80019b8:	425a      	negs	r2, r3
 80019ba:	4153      	adcs	r3, r2
 80019bc:	b2db      	uxtb	r3, r3
}
 80019be:	0018      	movs	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b005      	add	sp, #20
 80019c4:	bd90      	pop	{r4, r7, pc}

080019c6 <pca9685_write_data>:

static bool pca9685_write_data(pca9685_handle_t *handle, uint8_t address, uint8_t *data, size_t length)
{
 80019c6:	b590      	push	{r4, r7, lr}
 80019c8:	b089      	sub	sp, #36	@ 0x24
 80019ca:	af02      	add	r7, sp, #8
 80019cc:	60f8      	str	r0, [r7, #12]
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	230b      	movs	r3, #11
 80019d4:	18fb      	adds	r3, r7, r3
 80019d6:	1c0a      	adds	r2, r1, #0
 80019d8:	701a      	strb	r2, [r3, #0]
    if (length == 0 || length > 4) {
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <pca9685_write_data+0x20>
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d901      	bls.n	80019ea <pca9685_write_data+0x24>
        return false;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e01d      	b.n	8001a26 <pca9685_write_data+0x60>
    }

    uint8_t transfer[5];
    transfer[0] = address;
 80019ea:	2410      	movs	r4, #16
 80019ec:	193b      	adds	r3, r7, r4
 80019ee:	220b      	movs	r2, #11
 80019f0:	18ba      	adds	r2, r7, r2
 80019f2:	7812      	ldrb	r2, [r2, #0]
 80019f4:	701a      	strb	r2, [r3, #0]

    memcpy(&transfer[1], data, length);
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	6879      	ldr	r1, [r7, #4]
 80019fa:	193b      	adds	r3, r7, r4
 80019fc:	3301      	adds	r3, #1
 80019fe:	0018      	movs	r0, r3
 8001a00:	f004 f957 	bl	8005cb2 <memcpy>

    return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, transfer, length + 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8899      	ldrh	r1, [r3, #4]
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	3301      	adds	r3, #1
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	193a      	adds	r2, r7, r4
 8001a16:	2401      	movs	r4, #1
 8001a18:	9400      	str	r4, [sp, #0]
 8001a1a:	f001 fe71 	bl	8003700 <HAL_I2C_Master_Transmit>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	425a      	negs	r2, r3
 8001a22:	4153      	adcs	r3, r2
 8001a24:	b2db      	uxtb	r3, r3
}
 8001a26:	0018      	movs	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	b007      	add	sp, #28
 8001a2c:	bd90      	pop	{r4, r7, pc}

08001a2e <pca9685_read_u8>:

static bool pca9685_read_u8(pca9685_handle_t *handle, uint8_t address, uint8_t *dest)
{
 8001a2e:	b590      	push	{r4, r7, lr}
 8001a30:	b087      	sub	sp, #28
 8001a32:	af02      	add	r7, sp, #8
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	240b      	movs	r4, #11
 8001a3a:	193b      	adds	r3, r7, r4
 8001a3c:	1c0a      	adds	r2, r1, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, &address, 1, PCA9685_I2C_TIMEOUT) != HAL_OK) {
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8899      	ldrh	r1, [r3, #4]
 8001a48:	193a      	adds	r2, r7, r4
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f001 fe56 	bl	8003700 <HAL_I2C_Master_Transmit>
 8001a54:	1e03      	subs	r3, r0, #0
 8001a56:	d001      	beq.n	8001a5c <pca9685_read_u8+0x2e>
		return false;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e00d      	b.n	8001a78 <pca9685_read_u8+0x4a>
	}

	return HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address, dest, 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8899      	ldrh	r1, [r3, #4]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	2301      	movs	r3, #1
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	f001 ff72 	bl	8003954 <HAL_I2C_Master_Receive>
 8001a70:	0003      	movs	r3, r0
 8001a72:	425a      	negs	r2, r3
 8001a74:	4153      	adcs	r3, r2
 8001a76:	b2db      	uxtb	r3, r3
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b005      	add	sp, #20
 8001a7e:	bd90      	pop	{r4, r7, pc}

08001a80 <pca9685_init>:

bool pca9685_init(pca9685_handle_t *handle)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle != NULL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d105      	bne.n	8001a9c <pca9685_init+0x1c>
 8001a90:	4b3a      	ldr	r3, [pc, #232]	@ (8001b7c <pca9685_init+0xfc>)
 8001a92:	4a3b      	ldr	r2, [pc, #236]	@ (8001b80 <pca9685_init+0x100>)
 8001a94:	483b      	ldr	r0, [pc, #236]	@ (8001b84 <pca9685_init+0x104>)
 8001a96:	2155      	movs	r1, #85	@ 0x55
 8001a98:	f003 ff4a 	bl	8005930 <__assert_func>

	bool success = true;
 8001a9c:	230e      	movs	r3, #14
 8001a9e:	18fb      	adds	r3, r7, r3
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	701a      	strb	r2, [r3, #0]

	// Set mode registers to default values (Auto-Increment, Sleep, Open-Drain).
	//uint8_t mode1_reg_default_value = 0b00110000u;
	uint8_t mode1_reg_default_value = 0b00100000u;
 8001aa4:	230d      	movs	r3, #13
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	2220      	movs	r2, #32
 8001aaa:	701a      	strb	r2, [r3, #0]
	uint8_t mode2_reg_default_value = 0b00000100u;
 8001aac:	210f      	movs	r1, #15
 8001aae:	187b      	adds	r3, r7, r1
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	701a      	strb	r2, [r3, #0]

	if (handle->inverted) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	799b      	ldrb	r3, [r3, #6]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <pca9685_init+0x48>
		mode2_reg_default_value |= 0b00010000u;
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	187a      	adds	r2, r7, r1
 8001ac0:	7812      	ldrb	r2, [r2, #0]
 8001ac2:	2110      	movs	r1, #16
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	701a      	strb	r2, [r3, #0]
	}

	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg_default_value);
 8001ac8:	230d      	movs	r3, #13
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	781a      	ldrb	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f7ff ff50 	bl	8001978 <pca9685_write_u8>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	001a      	movs	r2, r3
 8001adc:	240e      	movs	r4, #14
 8001ade:	193b      	adds	r3, r7, r4
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	193b      	adds	r3, r7, r4
 8001ae6:	1e51      	subs	r1, r2, #1
 8001ae8:	418a      	sbcs	r2, r1
 8001aea:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE2, mode2_reg_default_value);
 8001aec:	230f      	movs	r3, #15
 8001aee:	18fb      	adds	r3, r7, r3
 8001af0:	781a      	ldrb	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2101      	movs	r1, #1
 8001af6:	0018      	movs	r0, r3
 8001af8:	f7ff ff3e 	bl	8001978 <pca9685_write_u8>
 8001afc:	0003      	movs	r3, r0
 8001afe:	001a      	movs	r2, r3
 8001b00:	193b      	adds	r3, r7, r4
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	401a      	ands	r2, r3
 8001b06:	193b      	adds	r3, r7, r4
 8001b08:	1e51      	subs	r1, r2, #1
 8001b0a:	418a      	sbcs	r2, r1
 8001b0c:	701a      	strb	r2, [r3, #0]

    // Turn all channels off to begin with.
    uint8_t data[4] = { 0x00, 0x00, 0x00, 0x10 };
 8001b0e:	2108      	movs	r1, #8
 8001b10:	187b      	adds	r3, r7, r1
 8001b12:	2280      	movs	r2, #128	@ 0x80
 8001b14:	0552      	lsls	r2, r2, #21
 8001b16:	601a      	str	r2, [r3, #0]
    success &= pca9685_write_data(handle, PCA9685_REGISTER_ALL_LED_ON_L, data, 4);
 8001b18:	187a      	adds	r2, r7, r1
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	2304      	movs	r3, #4
 8001b1e:	21fa      	movs	r1, #250	@ 0xfa
 8001b20:	f7ff ff51 	bl	80019c6 <pca9685_write_data>
 8001b24:	0003      	movs	r3, r0
 8001b26:	001a      	movs	r2, r3
 8001b28:	193b      	adds	r3, r7, r4
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	401a      	ands	r2, r3
 8001b2e:	193b      	adds	r3, r7, r4
 8001b30:	1e51      	subs	r1, r2, #1
 8001b32:	418a      	sbcs	r2, r1
 8001b34:	701a      	strb	r2, [r3, #0]

	success &= pca9685_set_pwm_frequency(handle, 1000);
 8001b36:	4a14      	ldr	r2, [pc, #80]	@ (8001b88 <pca9685_init+0x108>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	1c11      	adds	r1, r2, #0
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f000 f8f1 	bl	8001d24 <pca9685_set_pwm_frequency>
 8001b42:	0003      	movs	r3, r0
 8001b44:	001a      	movs	r2, r3
 8001b46:	193b      	adds	r3, r7, r4
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	193b      	adds	r3, r7, r4
 8001b4e:	1e51      	subs	r1, r2, #1
 8001b50:	418a      	sbcs	r2, r1
 8001b52:	701a      	strb	r2, [r3, #0]
	success &= pca9685_wakeup(handle);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	0018      	movs	r0, r3
 8001b58:	f000 f87e 	bl	8001c58 <pca9685_wakeup>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	001a      	movs	r2, r3
 8001b60:	193b      	adds	r3, r7, r4
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	401a      	ands	r2, r3
 8001b66:	193b      	adds	r3, r7, r4
 8001b68:	1e51      	subs	r1, r2, #1
 8001b6a:	418a      	sbcs	r2, r1
 8001b6c:	701a      	strb	r2, [r3, #0]

	return success;
 8001b6e:	193b      	adds	r3, r7, r4
 8001b70:	781b      	ldrb	r3, [r3, #0]
}
 8001b72:	0018      	movs	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	b005      	add	sp, #20
 8001b78:	bd90      	pop	{r4, r7, pc}
 8001b7a:	46c0      	nop			@ (mov r8, r8)
 8001b7c:	08006960 	.word	0x08006960
 8001b80:	08006c90 	.word	0x08006c90
 8001b84:	0800697c 	.word	0x0800697c
 8001b88:	447a0000 	.word	0x447a0000

08001b8c <pca9685_is_sleeping>:

bool pca9685_is_sleeping(pca9685_handle_t *handle, bool *sleeping)
{
 8001b8c:	b5b0      	push	{r4, r5, r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	bool success = true;
 8001b96:	240f      	movs	r4, #15
 8001b98:	193b      	adds	r3, r7, r4
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8001b9e:	250e      	movs	r5, #14
 8001ba0:	197a      	adds	r2, r7, r5
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f7ff ff41 	bl	8001a2e <pca9685_read_u8>
 8001bac:	0003      	movs	r3, r0
 8001bae:	001a      	movs	r2, r3
 8001bb0:	0020      	movs	r0, r4
 8001bb2:	183b      	adds	r3, r7, r0
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	183b      	adds	r3, r7, r0
 8001bba:	1e51      	subs	r1, r2, #1
 8001bbc:	418a      	sbcs	r2, r1
 8001bbe:	701a      	strb	r2, [r3, #0]

	// Check if the sleeping bit is set.
	*sleeping = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8001bc0:	197b      	adds	r3, r7, r5
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	001a      	movs	r2, r3
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	4013      	ands	r3, r2
 8001bca:	1e5a      	subs	r2, r3, #1
 8001bcc:	4193      	sbcs	r3, r2
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	701a      	strb	r2, [r3, #0]

	return success;
 8001bd4:	183b      	adds	r3, r7, r0
 8001bd6:	781b      	ldrb	r3, [r3, #0]
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b004      	add	sp, #16
 8001bde:	bdb0      	pop	{r4, r5, r7, pc}

08001be0 <pca9685_sleep>:

bool pca9685_sleep(pca9685_handle_t *handle)
{
 8001be0:	b5b0      	push	{r4, r5, r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	bool success = true;
 8001be8:	240f      	movs	r4, #15
 8001bea:	193b      	adds	r3, r7, r4
 8001bec:	2201      	movs	r2, #1
 8001bee:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8001bf0:	250e      	movs	r5, #14
 8001bf2:	197a      	adds	r2, r7, r5
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f7ff ff18 	bl	8001a2e <pca9685_read_u8>
 8001bfe:	0003      	movs	r3, r0
 8001c00:	001a      	movs	r2, r3
 8001c02:	193b      	adds	r3, r7, r4
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	401a      	ands	r2, r3
 8001c08:	193b      	adds	r3, r7, r4
 8001c0a:	1e51      	subs	r1, r2, #1
 8001c0c:	418a      	sbcs	r2, r1
 8001c0e:	701a      	strb	r2, [r3, #0]

	// Don't write the restart bit back and set the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8001c10:	197b      	adds	r3, r7, r5
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	227f      	movs	r2, #127	@ 0x7f
 8001c16:	4013      	ands	r3, r2
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	197b      	adds	r3, r7, r5
 8001c1c:	701a      	strb	r2, [r3, #0]
	PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8001c1e:	197b      	adds	r3, r7, r5
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2210      	movs	r2, #16
 8001c24:	4313      	orrs	r3, r2
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	197b      	adds	r3, r7, r5
 8001c2a:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 8001c2c:	197b      	adds	r3, r7, r5
 8001c2e:	781a      	ldrb	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2100      	movs	r1, #0
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7ff fe9f 	bl	8001978 <pca9685_write_u8>
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	001a      	movs	r2, r3
 8001c3e:	193b      	adds	r3, r7, r4
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	401a      	ands	r2, r3
 8001c44:	193b      	adds	r3, r7, r4
 8001c46:	1e51      	subs	r1, r2, #1
 8001c48:	418a      	sbcs	r2, r1
 8001c4a:	701a      	strb	r2, [r3, #0]

	return success;
 8001c4c:	193b      	adds	r3, r7, r4
 8001c4e:	781b      	ldrb	r3, [r3, #0]
}
 8001c50:	0018      	movs	r0, r3
 8001c52:	46bd      	mov	sp, r7
 8001c54:	b004      	add	sp, #16
 8001c56:	bdb0      	pop	{r4, r5, r7, pc}

08001c58 <pca9685_wakeup>:

bool pca9685_wakeup(pca9685_handle_t *handle)
{
 8001c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	bool success = true;
 8001c60:	250f      	movs	r5, #15
 8001c62:	197b      	adds	r3, r7, r5
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8001c68:	240d      	movs	r4, #13
 8001c6a:	193a      	adds	r2, r7, r4
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2100      	movs	r1, #0
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7ff fedc 	bl	8001a2e <pca9685_read_u8>
 8001c76:	0003      	movs	r3, r0
 8001c78:	001a      	movs	r2, r3
 8001c7a:	197b      	adds	r3, r7, r5
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	197b      	adds	r3, r7, r5
 8001c82:	1e51      	subs	r1, r2, #1
 8001c84:	418a      	sbcs	r2, r1
 8001c86:	701a      	strb	r2, [r3, #0]

	bool restart_required = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8001c88:	193b      	adds	r3, r7, r4
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	001a      	movs	r2, r3
 8001c8e:	2380      	movs	r3, #128	@ 0x80
 8001c90:	401a      	ands	r2, r3
 8001c92:	260e      	movs	r6, #14
 8001c94:	19bb      	adds	r3, r7, r6
 8001c96:	1e51      	subs	r1, r2, #1
 8001c98:	418a      	sbcs	r2, r1
 8001c9a:	701a      	strb	r2, [r3, #0]

	// Clear the restart bit for now and clear the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8001c9c:	193b      	adds	r3, r7, r4
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	227f      	movs	r2, #127	@ 0x7f
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	193b      	adds	r3, r7, r4
 8001ca8:	701a      	strb	r2, [r3, #0]
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8001caa:	193b      	adds	r3, r7, r4
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	2210      	movs	r2, #16
 8001cb0:	4393      	bics	r3, r2
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	193b      	adds	r3, r7, r4
 8001cb6:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 8001cb8:	193b      	adds	r3, r7, r4
 8001cba:	781a      	ldrb	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff fe59 	bl	8001978 <pca9685_write_u8>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	001a      	movs	r2, r3
 8001cca:	197b      	adds	r3, r7, r5
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	197b      	adds	r3, r7, r5
 8001cd2:	1e51      	subs	r1, r2, #1
 8001cd4:	418a      	sbcs	r2, r1
 8001cd6:	701a      	strb	r2, [r3, #0]

	if (restart_required) {
 8001cd8:	19bb      	adds	r3, r7, r6
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d01a      	beq.n	8001d16 <pca9685_wakeup+0xbe>

		// Oscillator requires at least 500us to stabilise, so wait 1ms.
		HAL_Delay(1);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f000 fc27 	bl	8002534 <HAL_Delay>

		PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8001ce6:	193b      	adds	r3, r7, r4
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2280      	movs	r2, #128	@ 0x80
 8001cec:	4252      	negs	r2, r2
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	193b      	adds	r3, r7, r4
 8001cf4:	701a      	strb	r2, [r3, #0]
		success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 8001cf6:	193b      	adds	r3, r7, r4
 8001cf8:	781a      	ldrb	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f7ff fe3a 	bl	8001978 <pca9685_write_u8>
 8001d04:	0003      	movs	r3, r0
 8001d06:	001a      	movs	r2, r3
 8001d08:	197b      	adds	r3, r7, r5
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	401a      	ands	r2, r3
 8001d0e:	197b      	adds	r3, r7, r5
 8001d10:	1e51      	subs	r1, r2, #1
 8001d12:	418a      	sbcs	r2, r1
 8001d14:	701a      	strb	r2, [r3, #0]
	}

	return success;
 8001d16:	230f      	movs	r3, #15
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	781b      	ldrb	r3, [r3, #0]
}
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b005      	add	sp, #20
 8001d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d24 <pca9685_set_pwm_frequency>:

bool pca9685_set_pwm_frequency(pca9685_handle_t *handle, float frequency)
{
 8001d24:	b5b0      	push	{r4, r5, r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
	assert(frequency >= 24);
 8001d2e:	4943      	ldr	r1, [pc, #268]	@ (8001e3c <pca9685_set_pwm_frequency+0x118>)
 8001d30:	6838      	ldr	r0, [r7, #0]
 8001d32:	f7fe faaf 	bl	8000294 <__aeabi_fcmpge>
 8001d36:	1e03      	subs	r3, r0, #0
 8001d38:	d105      	bne.n	8001d46 <pca9685_set_pwm_frequency+0x22>
 8001d3a:	4b41      	ldr	r3, [pc, #260]	@ (8001e40 <pca9685_set_pwm_frequency+0x11c>)
 8001d3c:	4a41      	ldr	r2, [pc, #260]	@ (8001e44 <pca9685_set_pwm_frequency+0x120>)
 8001d3e:	4842      	ldr	r0, [pc, #264]	@ (8001e48 <pca9685_set_pwm_frequency+0x124>)
 8001d40:	21aa      	movs	r1, #170	@ 0xaa
 8001d42:	f003 fdf5 	bl	8005930 <__assert_func>
	assert(frequency <= 1526);
 8001d46:	4941      	ldr	r1, [pc, #260]	@ (8001e4c <pca9685_set_pwm_frequency+0x128>)
 8001d48:	6838      	ldr	r0, [r7, #0]
 8001d4a:	f7fe fa8f 	bl	800026c <__aeabi_fcmple>
 8001d4e:	1e03      	subs	r3, r0, #0
 8001d50:	d105      	bne.n	8001d5e <pca9685_set_pwm_frequency+0x3a>
 8001d52:	4b3f      	ldr	r3, [pc, #252]	@ (8001e50 <pca9685_set_pwm_frequency+0x12c>)
 8001d54:	4a3b      	ldr	r2, [pc, #236]	@ (8001e44 <pca9685_set_pwm_frequency+0x120>)
 8001d56:	483c      	ldr	r0, [pc, #240]	@ (8001e48 <pca9685_set_pwm_frequency+0x124>)
 8001d58:	21ab      	movs	r1, #171	@ 0xab
 8001d5a:	f003 fde9 	bl	8005930 <__assert_func>

	bool success = true;
 8001d5e:	240f      	movs	r4, #15
 8001d60:	193b      	adds	r3, r7, r4
 8001d62:	2201      	movs	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]

	// Calculate the prescaler value (see datasheet page 25)
	uint8_t prescaler = (uint8_t)roundf(25000000.0f / (4096 * frequency)) - 1;
 8001d66:	218b      	movs	r1, #139	@ 0x8b
 8001d68:	05c9      	lsls	r1, r1, #23
 8001d6a:	6838      	ldr	r0, [r7, #0]
 8001d6c:	f7fe ff60 	bl	8000c30 <__aeabi_fmul>
 8001d70:	1c03      	adds	r3, r0, #0
 8001d72:	1c19      	adds	r1, r3, #0
 8001d74:	4837      	ldr	r0, [pc, #220]	@ (8001e54 <pca9685_set_pwm_frequency+0x130>)
 8001d76:	f7fe fd8d 	bl	8000894 <__aeabi_fdiv>
 8001d7a:	1c03      	adds	r3, r0, #0
 8001d7c:	1c18      	adds	r0, r3, #0
 8001d7e:	f004 fdaf 	bl	80068e0 <roundf>
 8001d82:	1c03      	adds	r3, r0, #0
 8001d84:	1c18      	adds	r0, r3, #0
 8001d86:	f7fe faaf 	bl	80002e8 <__aeabi_f2uiz>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	230e      	movs	r3, #14
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	3a01      	subs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]

	bool already_sleeping;
	success &= pca9685_is_sleeping(handle, &already_sleeping);
 8001d96:	250d      	movs	r5, #13
 8001d98:	197a      	adds	r2, r7, r5
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	0011      	movs	r1, r2
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f7ff fef4 	bl	8001b8c <pca9685_is_sleeping>
 8001da4:	0003      	movs	r3, r0
 8001da6:	001a      	movs	r2, r3
 8001da8:	193b      	adds	r3, r7, r4
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	401a      	ands	r2, r3
 8001dae:	193b      	adds	r3, r7, r4
 8001db0:	1e51      	subs	r1, r2, #1
 8001db2:	418a      	sbcs	r2, r1
 8001db4:	701a      	strb	r2, [r3, #0]

	// The prescaler can only be changed in sleep mode.
	if (!already_sleeping) {
 8001db6:	197b      	adds	r3, r7, r5
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4053      	eors	r3, r2
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00c      	beq.n	8001dde <pca9685_set_pwm_frequency+0xba>
		success &= pca9685_sleep(handle);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f7ff ff0a 	bl	8001be0 <pca9685_sleep>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	001a      	movs	r2, r3
 8001dd0:	193b      	adds	r3, r7, r4
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	401a      	ands	r2, r3
 8001dd6:	193b      	adds	r3, r7, r4
 8001dd8:	1e51      	subs	r1, r2, #1
 8001dda:	418a      	sbcs	r2, r1
 8001ddc:	701a      	strb	r2, [r3, #0]
	}

	// Write the new prescaler value.
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_PRESCALER, prescaler);
 8001dde:	230e      	movs	r3, #14
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	781a      	ldrb	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	21fe      	movs	r1, #254	@ 0xfe
 8001de8:	0018      	movs	r0, r3
 8001dea:	f7ff fdc5 	bl	8001978 <pca9685_write_u8>
 8001dee:	0003      	movs	r3, r0
 8001df0:	001a      	movs	r2, r3
 8001df2:	240f      	movs	r4, #15
 8001df4:	193b      	adds	r3, r7, r4
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	401a      	ands	r2, r3
 8001dfa:	193b      	adds	r3, r7, r4
 8001dfc:	1e51      	subs	r1, r2, #1
 8001dfe:	418a      	sbcs	r2, r1
 8001e00:	701a      	strb	r2, [r3, #0]

	// If the device wasn't sleeping, return from sleep mode.
	if (!already_sleeping) {
 8001e02:	230d      	movs	r3, #13
 8001e04:	18fb      	adds	r3, r7, r3
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	4053      	eors	r3, r2
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00c      	beq.n	8001e2c <pca9685_set_pwm_frequency+0x108>
		success &= pca9685_wakeup(handle);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	0018      	movs	r0, r3
 8001e16:	f7ff ff1f 	bl	8001c58 <pca9685_wakeup>
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	001a      	movs	r2, r3
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	401a      	ands	r2, r3
 8001e24:	193b      	adds	r3, r7, r4
 8001e26:	1e51      	subs	r1, r2, #1
 8001e28:	418a      	sbcs	r2, r1
 8001e2a:	701a      	strb	r2, [r3, #0]
	}

	return success;
 8001e2c:	230f      	movs	r3, #15
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	781b      	ldrb	r3, [r3, #0]
}
 8001e32:	0018      	movs	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b004      	add	sp, #16
 8001e38:	bdb0      	pop	{r4, r5, r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	41c00000 	.word	0x41c00000
 8001e40:	08006994 	.word	0x08006994
 8001e44:	08006ca0 	.word	0x08006ca0
 8001e48:	0800697c 	.word	0x0800697c
 8001e4c:	44bec000 	.word	0x44bec000
 8001e50:	080069a4 	.word	0x080069a4
 8001e54:	4bbebc20 	.word	0x4bbebc20

08001e58 <pca9685_set_channel_pwm_times>:

bool pca9685_set_channel_pwm_times(pca9685_handle_t *handle, unsigned channel, unsigned on_time, unsigned off_time)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
 8001e64:	603b      	str	r3, [r7, #0]
	assert(channel >= 0);
	assert(channel < 16);
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d905      	bls.n	8001e78 <pca9685_set_channel_pwm_times+0x20>
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <pca9685_set_channel_pwm_times+0x94>)
 8001e6e:	4a20      	ldr	r2, [pc, #128]	@ (8001ef0 <pca9685_set_channel_pwm_times+0x98>)
 8001e70:	4820      	ldr	r0, [pc, #128]	@ (8001ef4 <pca9685_set_channel_pwm_times+0x9c>)
 8001e72:	21c8      	movs	r1, #200	@ 0xc8
 8001e74:	f003 fd5c 	bl	8005930 <__assert_func>

	assert(on_time >= 0);
	assert(on_time <= 4096);
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	2380      	movs	r3, #128	@ 0x80
 8001e7c:	015b      	lsls	r3, r3, #5
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d905      	bls.n	8001e8e <pca9685_set_channel_pwm_times+0x36>
 8001e82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <pca9685_set_channel_pwm_times+0xa0>)
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <pca9685_set_channel_pwm_times+0x98>)
 8001e86:	481b      	ldr	r0, [pc, #108]	@ (8001ef4 <pca9685_set_channel_pwm_times+0x9c>)
 8001e88:	21cb      	movs	r1, #203	@ 0xcb
 8001e8a:	f003 fd51 	bl	8005930 <__assert_func>

	assert(off_time >= 0);
	assert(off_time <= 4096);
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	2380      	movs	r3, #128	@ 0x80
 8001e92:	015b      	lsls	r3, r3, #5
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d905      	bls.n	8001ea4 <pca9685_set_channel_pwm_times+0x4c>
 8001e98:	4b18      	ldr	r3, [pc, #96]	@ (8001efc <pca9685_set_channel_pwm_times+0xa4>)
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <pca9685_set_channel_pwm_times+0x98>)
 8001e9c:	4815      	ldr	r0, [pc, #84]	@ (8001ef4 <pca9685_set_channel_pwm_times+0x9c>)
 8001e9e:	21ce      	movs	r1, #206	@ 0xce
 8001ea0:	f003 fd46 	bl	8005930 <__assert_func>

	uint8_t data[4] = { on_time, on_time >> 8u, off_time, off_time >> 8u };
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	2014      	movs	r0, #20
 8001eaa:	183b      	adds	r3, r7, r0
 8001eac:	701a      	strb	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	0a1b      	lsrs	r3, r3, #8
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	183b      	adds	r3, r7, r0
 8001eb6:	705a      	strb	r2, [r3, #1]
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	183b      	adds	r3, r7, r0
 8001ebe:	709a      	strb	r2, [r3, #2]
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b2da      	uxtb	r2, r3
 8001ec6:	183b      	adds	r3, r7, r0
 8001ec8:	70da      	strb	r2, [r3, #3]
	return pca9685_write_data(handle, PCA9685_REGISTER_LED0_ON_L + channel * 4, data, 4);
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	3306      	adds	r3, #6
 8001ed4:	b2d9      	uxtb	r1, r3
 8001ed6:	183a      	adds	r2, r7, r0
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	2304      	movs	r3, #4
 8001edc:	f7ff fd73 	bl	80019c6 <pca9685_write_data>
 8001ee0:	0003      	movs	r3, r0
}
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b006      	add	sp, #24
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	46c0      	nop			@ (mov r8, r8)
 8001eec:	080069b8 	.word	0x080069b8
 8001ef0:	08006cbc 	.word	0x08006cbc
 8001ef4:	0800697c 	.word	0x0800697c
 8001ef8:	080069c8 	.word	0x080069c8
 8001efc:	080069d8 	.word	0x080069d8

08001f00 <pca9685_set_channel_duty_cycle>:

bool pca9685_set_channel_duty_cycle(pca9685_handle_t *handle, unsigned channel, float duty_cycle, bool logarithmic)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
 8001f0c:	001a      	movs	r2, r3
 8001f0e:	1cfb      	adds	r3, r7, #3
 8001f10:	701a      	strb	r2, [r3, #0]
	assert(duty_cycle >= 0.0);
 8001f12:	2100      	movs	r1, #0
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7fe f9bd 	bl	8000294 <__aeabi_fcmpge>
 8001f1a:	1e03      	subs	r3, r0, #0
 8001f1c:	d105      	bne.n	8001f2a <pca9685_set_channel_duty_cycle+0x2a>
 8001f1e:	4b38      	ldr	r3, [pc, #224]	@ (8002000 <pca9685_set_channel_duty_cycle+0x100>)
 8001f20:	4a38      	ldr	r2, [pc, #224]	@ (8002004 <pca9685_set_channel_duty_cycle+0x104>)
 8001f22:	4839      	ldr	r0, [pc, #228]	@ (8002008 <pca9685_set_channel_duty_cycle+0x108>)
 8001f24:	21d6      	movs	r1, #214	@ 0xd6
 8001f26:	f003 fd03 	bl	8005930 <__assert_func>
	assert(duty_cycle <= 1.0);
 8001f2a:	21fe      	movs	r1, #254	@ 0xfe
 8001f2c:	0589      	lsls	r1, r1, #22
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7fe f99c 	bl	800026c <__aeabi_fcmple>
 8001f34:	1e03      	subs	r3, r0, #0
 8001f36:	d105      	bne.n	8001f44 <pca9685_set_channel_duty_cycle+0x44>
 8001f38:	4b34      	ldr	r3, [pc, #208]	@ (800200c <pca9685_set_channel_duty_cycle+0x10c>)
 8001f3a:	4a32      	ldr	r2, [pc, #200]	@ (8002004 <pca9685_set_channel_duty_cycle+0x104>)
 8001f3c:	4832      	ldr	r0, [pc, #200]	@ (8002008 <pca9685_set_channel_duty_cycle+0x108>)
 8001f3e:	21d7      	movs	r1, #215	@ 0xd7
 8001f40:	f003 fcf6 	bl	8005930 <__assert_func>

	if (duty_cycle == 0.0) {
 8001f44:	2100      	movs	r1, #0
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7fe f980 	bl	800024c <__aeabi_fcmpeq>
 8001f4c:	1e03      	subs	r3, r0, #0
 8001f4e:	d008      	beq.n	8001f62 <pca9685_set_channel_duty_cycle+0x62>
		return pca9685_set_channel_pwm_times(handle, channel, 0, 4096); // Special value for always off
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	015b      	lsls	r3, r3, #5
 8001f54:	68b9      	ldr	r1, [r7, #8]
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f7ff ff7d 	bl	8001e58 <pca9685_set_channel_pwm_times>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	e049      	b.n	8001ff6 <pca9685_set_channel_duty_cycle+0xf6>
	} else if (duty_cycle == 1.0) {
 8001f62:	21fe      	movs	r1, #254	@ 0xfe
 8001f64:	0589      	lsls	r1, r1, #22
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7fe f970 	bl	800024c <__aeabi_fcmpeq>
 8001f6c:	1e03      	subs	r3, r0, #0
 8001f6e:	d008      	beq.n	8001f82 <pca9685_set_channel_duty_cycle+0x82>
		return pca9685_set_channel_pwm_times(handle, channel, 4096, 0); // Special value for always on
 8001f70:	2380      	movs	r3, #128	@ 0x80
 8001f72:	015a      	lsls	r2, r3, #5
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f7ff ff6d 	bl	8001e58 <pca9685_set_channel_pwm_times>
 8001f7e:	0003      	movs	r3, r0
 8001f80:	e039      	b.n	8001ff6 <pca9685_set_channel_duty_cycle+0xf6>
	} else {

		unsigned required_on_time;

		if (logarithmic) {
 8001f82:	1cfb      	adds	r3, r7, #3
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d011      	beq.n	8001fae <pca9685_set_channel_duty_cycle+0xae>
			required_on_time = CIEL_8_12[(unsigned)roundf(255 * duty_cycle)];
 8001f8a:	4921      	ldr	r1, [pc, #132]	@ (8002010 <pca9685_set_channel_duty_cycle+0x110>)
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7fe fe4f 	bl	8000c30 <__aeabi_fmul>
 8001f92:	1c03      	adds	r3, r0, #0
 8001f94:	1c18      	adds	r0, r3, #0
 8001f96:	f004 fca3 	bl	80068e0 <roundf>
 8001f9a:	1c03      	adds	r3, r0, #0
 8001f9c:	1c18      	adds	r0, r3, #0
 8001f9e:	f7fe f9a3 	bl	80002e8 <__aeabi_f2uiz>
 8001fa2:	0002      	movs	r2, r0
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <pca9685_set_channel_duty_cycle+0x114>)
 8001fa6:	0052      	lsls	r2, r2, #1
 8001fa8:	5ad3      	ldrh	r3, [r2, r3]
 8001faa:	61fb      	str	r3, [r7, #28]
 8001fac:	e00d      	b.n	8001fca <pca9685_set_channel_duty_cycle+0xca>
		} else {
			required_on_time = (unsigned)roundf(4095 * duty_cycle);
 8001fae:	491a      	ldr	r1, [pc, #104]	@ (8002018 <pca9685_set_channel_duty_cycle+0x118>)
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7fe fe3d 	bl	8000c30 <__aeabi_fmul>
 8001fb6:	1c03      	adds	r3, r0, #0
 8001fb8:	1c18      	adds	r0, r3, #0
 8001fba:	f004 fc91 	bl	80068e0 <roundf>
 8001fbe:	1c03      	adds	r3, r0, #0
 8001fc0:	1c18      	adds	r0, r3, #0
 8001fc2:	f7fe f991 	bl	80002e8 <__aeabi_f2uiz>
 8001fc6:	0003      	movs	r3, r0
 8001fc8:	61fb      	str	r3, [r7, #28]
		}

		// Offset on and off times depending on channel to minimise current spikes.
		unsigned on_time = (channel == 0) ? 0 : (channel * 256) - 1;
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <pca9685_set_channel_duty_cycle+0xd8>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	e000      	b.n	8001fda <pca9685_set_channel_duty_cycle+0xda>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61bb      	str	r3, [r7, #24]
		unsigned off_time = (on_time + required_on_time) & 0xfffu;
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	18d3      	adds	r3, r2, r3
 8001fe2:	051b      	lsls	r3, r3, #20
 8001fe4:	0d1b      	lsrs	r3, r3, #20
 8001fe6:	617b      	str	r3, [r7, #20]

		return pca9685_set_channel_pwm_times(handle, channel, on_time, off_time);
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	68b9      	ldr	r1, [r7, #8]
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f7ff ff32 	bl	8001e58 <pca9685_set_channel_pwm_times>
 8001ff4:	0003      	movs	r3, r0
	}
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b008      	add	sp, #32
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			@ (mov r8, r8)
 8002000:	080069ec 	.word	0x080069ec
 8002004:	08006cdc 	.word	0x08006cdc
 8002008:	0800697c 	.word	0x0800697c
 800200c:	08006a00 	.word	0x08006a00
 8002010:	437f0000 	.word	0x437f0000
 8002014:	08006a90 	.word	0x08006a90
 8002018:	457ff000 	.word	0x457ff000

0800201c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002020:	4b07      	ldr	r3, [pc, #28]	@ (8002040 <HAL_MspInit+0x24>)
 8002022:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002024:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_MspInit+0x24>)
 8002026:	2101      	movs	r1, #1
 8002028:	430a      	orrs	r2, r1
 800202a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800202c:	4b04      	ldr	r3, [pc, #16]	@ (8002040 <HAL_MspInit+0x24>)
 800202e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002030:	4b03      	ldr	r3, [pc, #12]	@ (8002040 <HAL_MspInit+0x24>)
 8002032:	2180      	movs	r1, #128	@ 0x80
 8002034:	0549      	lsls	r1, r1, #21
 8002036:	430a      	orrs	r2, r1
 8002038:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800203a:	46c0      	nop			@ (mov r8, r8)
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000

08002044 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002044:	b590      	push	{r4, r7, lr}
 8002046:	b089      	sub	sp, #36	@ 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	240c      	movs	r4, #12
 800204e:	193b      	adds	r3, r7, r4
 8002050:	0018      	movs	r0, r3
 8002052:	2314      	movs	r3, #20
 8002054:	001a      	movs	r2, r3
 8002056:	2100      	movs	r1, #0
 8002058:	f003 fda8 	bl	8005bac <memset>
  if(hadc->Instance==ADC1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a2a      	ldr	r2, [pc, #168]	@ (800210c <HAL_ADC_MspInit+0xc8>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d14d      	bne.n	8002102 <HAL_ADC_MspInit+0xbe>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002066:	4b2a      	ldr	r3, [pc, #168]	@ (8002110 <HAL_ADC_MspInit+0xcc>)
 8002068:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800206a:	4b29      	ldr	r3, [pc, #164]	@ (8002110 <HAL_ADC_MspInit+0xcc>)
 800206c:	2180      	movs	r1, #128	@ 0x80
 800206e:	0089      	lsls	r1, r1, #2
 8002070:	430a      	orrs	r2, r1
 8002072:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002074:	4b26      	ldr	r3, [pc, #152]	@ (8002110 <HAL_ADC_MspInit+0xcc>)
 8002076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002078:	4b25      	ldr	r3, [pc, #148]	@ (8002110 <HAL_ADC_MspInit+0xcc>)
 800207a:	2101      	movs	r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002080:	4b23      	ldr	r3, [pc, #140]	@ (8002110 <HAL_ADC_MspInit+0xcc>)
 8002082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002084:	2201      	movs	r2, #1
 8002086:	4013      	ands	r3, r2
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0-CK_IN     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800208c:	193b      	adds	r3, r7, r4
 800208e:	2203      	movs	r2, #3
 8002090:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002092:	193b      	adds	r3, r7, r4
 8002094:	2203      	movs	r2, #3
 8002096:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	193b      	adds	r3, r7, r4
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209e:	193a      	adds	r2, r7, r4
 80020a0:	23a0      	movs	r3, #160	@ 0xa0
 80020a2:	05db      	lsls	r3, r3, #23
 80020a4:	0011      	movs	r1, r2
 80020a6:	0018      	movs	r0, r3
 80020a8:	f001 f8f8 	bl	800329c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80020ac:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002118 <HAL_ADC_MspInit+0xd4>)
 80020b0:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80020b2:	4b18      	ldr	r3, [pc, #96]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b8:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80020be:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020c6:	2280      	movs	r2, #128	@ 0x80
 80020c8:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020ca:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020cc:	2280      	movs	r2, #128	@ 0x80
 80020ce:	0052      	lsls	r2, r2, #1
 80020d0:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	00d2      	lsls	r2, r2, #3
 80020d8:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020dc:	2220      	movs	r2, #32
 80020de:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80020e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80020e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020e8:	0018      	movs	r0, r3
 80020ea:	f000 ff1d 	bl	8002f28 <HAL_DMA_Init>
 80020ee:	1e03      	subs	r3, r0, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80020f2:	f7ff fc3b 	bl	800196c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a06      	ldr	r2, [pc, #24]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020fa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <HAL_ADC_MspInit+0xd0>)
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002102:	46c0      	nop			@ (mov r8, r8)
 8002104:	46bd      	mov	sp, r7
 8002106:	b009      	add	sp, #36	@ 0x24
 8002108:	bd90      	pop	{r4, r7, pc}
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	40012400 	.word	0x40012400
 8002110:	40021000 	.word	0x40021000
 8002114:	200000e0 	.word	0x200000e0
 8002118:	40020008 	.word	0x40020008

0800211c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800211c:	b590      	push	{r4, r7, lr}
 800211e:	b089      	sub	sp, #36	@ 0x24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	240c      	movs	r4, #12
 8002126:	193b      	adds	r3, r7, r4
 8002128:	0018      	movs	r0, r3
 800212a:	2314      	movs	r3, #20
 800212c:	001a      	movs	r2, r3
 800212e:	2100      	movs	r1, #0
 8002130:	f003 fd3c 	bl	8005bac <memset>
  if(hi2c->Instance==I2C1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a18      	ldr	r2, [pc, #96]	@ (800219c <HAL_I2C_MspInit+0x80>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d12a      	bne.n	8002194 <HAL_I2C_MspInit+0x78>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213e:	4b18      	ldr	r3, [pc, #96]	@ (80021a0 <HAL_I2C_MspInit+0x84>)
 8002140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002142:	4b17      	ldr	r3, [pc, #92]	@ (80021a0 <HAL_I2C_MspInit+0x84>)
 8002144:	2101      	movs	r1, #1
 8002146:	430a      	orrs	r2, r1
 8002148:	62da      	str	r2, [r3, #44]	@ 0x2c
 800214a:	4b15      	ldr	r3, [pc, #84]	@ (80021a0 <HAL_I2C_MspInit+0x84>)
 800214c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800214e:	2201      	movs	r2, #1
 8002150:	4013      	ands	r3, r2
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002156:	193b      	adds	r3, r7, r4
 8002158:	22c0      	movs	r2, #192	@ 0xc0
 800215a:	00d2      	lsls	r2, r2, #3
 800215c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800215e:	0021      	movs	r1, r4
 8002160:	187b      	adds	r3, r7, r1
 8002162:	2212      	movs	r2, #18
 8002164:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002166:	187b      	adds	r3, r7, r1
 8002168:	2201      	movs	r2, #1
 800216a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216c:	187b      	adds	r3, r7, r1
 800216e:	2203      	movs	r2, #3
 8002170:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002172:	187b      	adds	r3, r7, r1
 8002174:	2201      	movs	r2, #1
 8002176:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002178:	187a      	adds	r2, r7, r1
 800217a:	23a0      	movs	r3, #160	@ 0xa0
 800217c:	05db      	lsls	r3, r3, #23
 800217e:	0011      	movs	r1, r2
 8002180:	0018      	movs	r0, r3
 8002182:	f001 f88b 	bl	800329c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <HAL_I2C_MspInit+0x84>)
 8002188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800218a:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <HAL_I2C_MspInit+0x84>)
 800218c:	2180      	movs	r1, #128	@ 0x80
 800218e:	0389      	lsls	r1, r1, #14
 8002190:	430a      	orrs	r2, r1
 8002192:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002194:	46c0      	nop			@ (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b009      	add	sp, #36	@ 0x24
 800219a:	bd90      	pop	{r4, r7, pc}
 800219c:	40005400 	.word	0x40005400
 80021a0:	40021000 	.word	0x40021000

080021a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b089      	sub	sp, #36	@ 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	240c      	movs	r4, #12
 80021ae:	193b      	adds	r3, r7, r4
 80021b0:	0018      	movs	r0, r3
 80021b2:	2314      	movs	r3, #20
 80021b4:	001a      	movs	r2, r3
 80021b6:	2100      	movs	r1, #0
 80021b8:	f003 fcf8 	bl	8005bac <memset>
  if(huart->Instance==LPUART1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a18      	ldr	r2, [pc, #96]	@ (8002224 <HAL_UART_MspInit+0x80>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d129      	bne.n	800221a <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80021c6:	4b18      	ldr	r3, [pc, #96]	@ (8002228 <HAL_UART_MspInit+0x84>)
 80021c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021ca:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <HAL_UART_MspInit+0x84>)
 80021cc:	2180      	movs	r1, #128	@ 0x80
 80021ce:	02c9      	lsls	r1, r1, #11
 80021d0:	430a      	orrs	r2, r1
 80021d2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d4:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_UART_MspInit+0x84>)
 80021d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <HAL_UART_MspInit+0x84>)
 80021da:	2101      	movs	r1, #1
 80021dc:	430a      	orrs	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_UART_MspInit+0x84>)
 80021e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e4:	2201      	movs	r2, #1
 80021e6:	4013      	ands	r3, r2
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021ec:	0021      	movs	r1, r4
 80021ee:	187b      	adds	r3, r7, r1
 80021f0:	220c      	movs	r2, #12
 80021f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	187b      	adds	r3, r7, r1
 80021f6:	2202      	movs	r2, #2
 80021f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	187b      	adds	r3, r7, r1
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	187b      	adds	r3, r7, r1
 8002202:	2203      	movs	r2, #3
 8002204:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8002206:	187b      	adds	r3, r7, r1
 8002208:	2206      	movs	r2, #6
 800220a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	187a      	adds	r2, r7, r1
 800220e:	23a0      	movs	r3, #160	@ 0xa0
 8002210:	05db      	lsls	r3, r3, #23
 8002212:	0011      	movs	r1, r2
 8002214:	0018      	movs	r0, r3
 8002216:	f001 f841 	bl	800329c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	46bd      	mov	sp, r7
 800221e:	b009      	add	sp, #36	@ 0x24
 8002220:	bd90      	pop	{r4, r7, pc}
 8002222:	46c0      	nop			@ (mov r8, r8)
 8002224:	40004800 	.word	0x40004800
 8002228:	40021000 	.word	0x40021000

0800222c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002230:	46c0      	nop			@ (mov r8, r8)
 8002232:	e7fd      	b.n	8002230 <NMI_Handler+0x4>

08002234 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002238:	46c0      	nop			@ (mov r8, r8)
 800223a:	e7fd      	b.n	8002238 <HardFault_Handler+0x4>

0800223c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002240:	46c0      	nop			@ (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800224a:	46c0      	nop			@ (mov r8, r8)
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002254:	f000 f952 	bl	80024fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002258:	46c0      	nop			@ (mov r8, r8)
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
	...

08002260 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <DMA1_Channel1_IRQHandler+0x14>)
 8002266:	0018      	movs	r0, r3
 8002268:	f000 ff3c 	bl	80030e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800226c:	46c0      	nop			@ (mov r8, r8)
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	200000e0 	.word	0x200000e0

08002278 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  return 1;
 800227c:	2301      	movs	r3, #1
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <_kill>:

int _kill(int pid, int sig)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800228e:	f003 fce3 	bl	8005c58 <__errno>
 8002292:	0003      	movs	r3, r0
 8002294:	2216      	movs	r2, #22
 8002296:	601a      	str	r2, [r3, #0]
  return -1;
 8002298:	2301      	movs	r3, #1
 800229a:	425b      	negs	r3, r3
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b002      	add	sp, #8
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_exit>:

void _exit (int status)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022ac:	2301      	movs	r3, #1
 80022ae:	425a      	negs	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	0011      	movs	r1, r2
 80022b4:	0018      	movs	r0, r3
 80022b6:	f7ff ffe5 	bl	8002284 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022ba:	46c0      	nop			@ (mov r8, r8)
 80022bc:	e7fd      	b.n	80022ba <_exit+0x16>

080022be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e00a      	b.n	80022e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d0:	e000      	b.n	80022d4 <_read+0x16>
 80022d2:	bf00      	nop
 80022d4:	0001      	movs	r1, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	60ba      	str	r2, [r7, #8]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3301      	adds	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	dbf0      	blt.n	80022d0 <_read+0x12>
  }

  return len;
 80022ee:	687b      	ldr	r3, [r7, #4]
}
 80022f0:	0018      	movs	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b006      	add	sp, #24
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e009      	b.n	800231e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	60ba      	str	r2, [r7, #8]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	0018      	movs	r0, r3
 8002314:	e000      	b.n	8002318 <_write+0x20>
 8002316:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	3301      	adds	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	429a      	cmp	r2, r3
 8002324:	dbf1      	blt.n	800230a <_write+0x12>
  }
  return len;
 8002326:	687b      	ldr	r3, [r7, #4]
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b006      	add	sp, #24
 800232e:	bd80      	pop	{r7, pc}

08002330 <_close>:

int _close(int file)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002338:	2301      	movs	r3, #1
 800233a:	425b      	negs	r3, r3
}
 800233c:	0018      	movs	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	b002      	add	sp, #8
 8002342:	bd80      	pop	{r7, pc}

08002344 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2280      	movs	r2, #128	@ 0x80
 8002352:	0192      	lsls	r2, r2, #6
 8002354:	605a      	str	r2, [r3, #4]
  return 0;
 8002356:	2300      	movs	r3, #0
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <_isatty>:

int _isatty(int file)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002368:	2301      	movs	r3, #1
}
 800236a:	0018      	movs	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	b002      	add	sp, #8
 8002370:	bd80      	pop	{r7, pc}

08002372 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b084      	sub	sp, #16
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	b004      	add	sp, #16
 8002386:	bd80      	pop	{r7, pc}

08002388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002390:	4a14      	ldr	r2, [pc, #80]	@ (80023e4 <_sbrk+0x5c>)
 8002392:	4b15      	ldr	r3, [pc, #84]	@ (80023e8 <_sbrk+0x60>)
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800239c:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d102      	bne.n	80023aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <_sbrk+0x64>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <_sbrk+0x68>)
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023aa:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <_sbrk+0x64>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	18d3      	adds	r3, r2, r3
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d207      	bcs.n	80023c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b8:	f003 fc4e 	bl	8005c58 <__errno>
 80023bc:	0003      	movs	r3, r0
 80023be:	220c      	movs	r2, #12
 80023c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c2:	2301      	movs	r3, #1
 80023c4:	425b      	negs	r3, r3
 80023c6:	e009      	b.n	80023dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c8:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ce:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <_sbrk+0x64>)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	18d2      	adds	r2, r2, r3
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <_sbrk+0x64>)
 80023d8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80023da:	68fb      	ldr	r3, [r7, #12]
}
 80023dc:	0018      	movs	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	b006      	add	sp, #24
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20002000 	.word	0x20002000
 80023e8:	00000400 	.word	0x00000400
 80023ec:	20000204 	.word	0x20000204
 80023f0:	20000358 	.word	0x20000358

080023f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023f8:	46c0      	nop			@ (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002400:	480d      	ldr	r0, [pc, #52]	@ (8002438 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002402:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002404:	f7ff fff6 	bl	80023f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <LoopForever+0x6>)
  ldr r1, =_edata
 800240a:	490d      	ldr	r1, [pc, #52]	@ (8002440 <LoopForever+0xa>)
  ldr r2, =_sidata
 800240c:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <LoopForever+0xe>)
  movs r3, #0
 800240e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002410:	e002      	b.n	8002418 <LoopCopyDataInit>

08002412 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002412:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002414:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002416:	3304      	adds	r3, #4

08002418 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002418:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800241a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800241c:	d3f9      	bcc.n	8002412 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002420:	4c0a      	ldr	r4, [pc, #40]	@ (800244c <LoopForever+0x16>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002424:	e001      	b.n	800242a <LoopFillZerobss>

08002426 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002426:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002428:	3204      	adds	r2, #4

0800242a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800242a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800242c:	d3fb      	bcc.n	8002426 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800242e:	f003 fc19 	bl	8005c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002432:	f7ff f84b 	bl	80014cc <main>

08002436 <LoopForever>:

LoopForever:
    b LoopForever
 8002436:	e7fe      	b.n	8002436 <LoopForever>
   ldr   r0, =_estack
 8002438:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800243c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002440:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002444:	08006de8 	.word	0x08006de8
  ldr r2, =_sbss
 8002448:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800244c:	20000358 	.word	0x20000358

08002450 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002450:	e7fe      	b.n	8002450 <ADC1_COMP_IRQHandler>
	...

08002454 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800245a:	1dfb      	adds	r3, r7, #7
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002460:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <HAL_Init+0x3c>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <HAL_Init+0x3c>)
 8002466:	2140      	movs	r1, #64	@ 0x40
 8002468:	430a      	orrs	r2, r1
 800246a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800246c:	2003      	movs	r0, #3
 800246e:	f000 f811 	bl	8002494 <HAL_InitTick>
 8002472:	1e03      	subs	r3, r0, #0
 8002474:	d003      	beq.n	800247e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
 800247c:	e001      	b.n	8002482 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800247e:	f7ff fdcd 	bl	800201c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002482:	1dfb      	adds	r3, r7, #7
 8002484:	781b      	ldrb	r3, [r3, #0]
}
 8002486:	0018      	movs	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	b002      	add	sp, #8
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	40022000 	.word	0x40022000

08002494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002494:	b590      	push	{r4, r7, lr}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800249c:	4b14      	ldr	r3, [pc, #80]	@ (80024f0 <HAL_InitTick+0x5c>)
 800249e:	681c      	ldr	r4, [r3, #0]
 80024a0:	4b14      	ldr	r3, [pc, #80]	@ (80024f4 <HAL_InitTick+0x60>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	0019      	movs	r1, r3
 80024a6:	23fa      	movs	r3, #250	@ 0xfa
 80024a8:	0098      	lsls	r0, r3, #2
 80024aa:	f7fd fe37 	bl	800011c <__udivsi3>
 80024ae:	0003      	movs	r3, r0
 80024b0:	0019      	movs	r1, r3
 80024b2:	0020      	movs	r0, r4
 80024b4:	f7fd fe32 	bl	800011c <__udivsi3>
 80024b8:	0003      	movs	r3, r0
 80024ba:	0018      	movs	r0, r3
 80024bc:	f000 fd27 	bl	8002f0e <HAL_SYSTICK_Config>
 80024c0:	1e03      	subs	r3, r0, #0
 80024c2:	d001      	beq.n	80024c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e00f      	b.n	80024e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b03      	cmp	r3, #3
 80024cc:	d80b      	bhi.n	80024e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	2301      	movs	r3, #1
 80024d2:	425b      	negs	r3, r3
 80024d4:	2200      	movs	r2, #0
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 fcf4 	bl	8002ec4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_InitTick+0x64>)
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b003      	add	sp, #12
 80024ee:	bd90      	pop	{r4, r7, pc}
 80024f0:	20000000 	.word	0x20000000
 80024f4:	20000008 	.word	0x20000008
 80024f8:	20000004 	.word	0x20000004

080024fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002500:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <HAL_IncTick+0x1c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	001a      	movs	r2, r3
 8002506:	4b05      	ldr	r3, [pc, #20]	@ (800251c <HAL_IncTick+0x20>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	18d2      	adds	r2, r2, r3
 800250c:	4b03      	ldr	r3, [pc, #12]	@ (800251c <HAL_IncTick+0x20>)
 800250e:	601a      	str	r2, [r3, #0]
}
 8002510:	46c0      	nop			@ (mov r8, r8)
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	20000008 	.word	0x20000008
 800251c:	20000208 	.word	0x20000208

08002520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  return uwTick;
 8002524:	4b02      	ldr	r3, [pc, #8]	@ (8002530 <HAL_GetTick+0x10>)
 8002526:	681b      	ldr	r3, [r3, #0]
}
 8002528:	0018      	movs	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	20000208 	.word	0x20000208

08002534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7ff fff0 	bl	8002520 <HAL_GetTick>
 8002540:	0003      	movs	r3, r0
 8002542:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	3301      	adds	r3, #1
 800254c:	d005      	beq.n	800255a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800254e:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <HAL_Delay+0x44>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	001a      	movs	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	189b      	adds	r3, r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	f7ff ffe0 	bl	8002520 <HAL_GetTick>
 8002560:	0002      	movs	r2, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	429a      	cmp	r2, r3
 800256a:	d8f7      	bhi.n	800255c <HAL_Delay+0x28>
  {
  }
}
 800256c:	46c0      	nop			@ (mov r8, r8)
 800256e:	46c0      	nop			@ (mov r8, r8)
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	20000008 	.word	0x20000008

0800257c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e159      	b.n	8002842 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10a      	bne.n	80025ac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2250      	movs	r2, #80	@ 0x50
 80025a0:	2100      	movs	r1, #0
 80025a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	0018      	movs	r0, r3
 80025a8:	f7ff fd4c 	bl	8002044 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b0:	2210      	movs	r2, #16
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b10      	cmp	r3, #16
 80025b6:	d005      	beq.n	80025c4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2204      	movs	r2, #4
 80025c0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025c2:	d00b      	beq.n	80025dc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c8:	2210      	movs	r2, #16
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2250      	movs	r2, #80	@ 0x50
 80025d4:	2100      	movs	r1, #0
 80025d6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e132      	b.n	8002842 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e0:	4a9a      	ldr	r2, [pc, #616]	@ (800284c <HAL_ADC_Init+0x2d0>)
 80025e2:	4013      	ands	r3, r2
 80025e4:	2202      	movs	r2, #2
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2203      	movs	r2, #3
 80025f4:	4013      	ands	r3, r2
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d108      	bne.n	800260c <HAL_ADC_Init+0x90>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2201      	movs	r2, #1
 8002602:	4013      	ands	r3, r2
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_ADC_Init+0x90>
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <HAL_ADC_Init+0x92>
 800260c:	2300      	movs	r3, #0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d149      	bne.n	80026a6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	23c0      	movs	r3, #192	@ 0xc0
 8002618:	061b      	lsls	r3, r3, #24
 800261a:	429a      	cmp	r2, r3
 800261c:	d00b      	beq.n	8002636 <HAL_ADC_Init+0xba>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	05db      	lsls	r3, r3, #23
 8002626:	429a      	cmp	r2, r3
 8002628:	d005      	beq.n	8002636 <HAL_ADC_Init+0xba>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	2380      	movs	r3, #128	@ 0x80
 8002630:	061b      	lsls	r3, r3, #24
 8002632:	429a      	cmp	r2, r3
 8002634:	d111      	bne.n	800265a <HAL_ADC_Init+0xde>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	691a      	ldr	r2, [r3, #16]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	0092      	lsls	r2, r2, #2
 8002642:	0892      	lsrs	r2, r2, #2
 8002644:	611a      	str	r2, [r3, #16]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6919      	ldr	r1, [r3, #16]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	611a      	str	r2, [r3, #16]
 8002658:	e014      	b.n	8002684 <HAL_ADC_Init+0x108>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	0092      	lsls	r2, r2, #2
 8002666:	0892      	lsrs	r2, r2, #2
 8002668:	611a      	str	r2, [r3, #16]
 800266a:	4b79      	ldr	r3, [pc, #484]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b78      	ldr	r3, [pc, #480]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 8002670:	4978      	ldr	r1, [pc, #480]	@ (8002854 <HAL_ADC_Init+0x2d8>)
 8002672:	400a      	ands	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	4b76      	ldr	r3, [pc, #472]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 8002678:	6819      	ldr	r1, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	4b74      	ldr	r3, [pc, #464]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 8002680:	430a      	orrs	r2, r1
 8002682:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2118      	movs	r1, #24
 8002690:	438a      	bics	r2, r1
 8002692:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68d9      	ldr	r1, [r3, #12]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80026a6:	4b6a      	ldr	r3, [pc, #424]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	4b69      	ldr	r3, [pc, #420]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 80026ac:	496a      	ldr	r1, [pc, #424]	@ (8002858 <HAL_ADC_Init+0x2dc>)
 80026ae:	400a      	ands	r2, r1
 80026b0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80026b2:	4b67      	ldr	r3, [pc, #412]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 80026b4:	6819      	ldr	r1, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ba:	065a      	lsls	r2, r3, #25
 80026bc:	4b64      	ldr	r3, [pc, #400]	@ (8002850 <HAL_ADC_Init+0x2d4>)
 80026be:	430a      	orrs	r2, r1
 80026c0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	055b      	lsls	r3, r3, #21
 80026cc:	4013      	ands	r3, r2
 80026ce:	d108      	bne.n	80026e2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2180      	movs	r1, #128	@ 0x80
 80026dc:	0549      	lsls	r1, r1, #21
 80026de:	430a      	orrs	r2, r1
 80026e0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	495b      	ldr	r1, [pc, #364]	@ (800285c <HAL_ADC_Init+0x2e0>)
 80026ee:	400a      	ands	r2, r1
 80026f0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68d9      	ldr	r1, [r3, #12]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d101      	bne.n	8002708 <HAL_ADC_Init+0x18c>
 8002704:	2304      	movs	r3, #4
 8002706:	e000      	b.n	800270a <HAL_ADC_Init+0x18e>
 8002708:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800270a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2020      	movs	r0, #32
 8002710:	5c1b      	ldrb	r3, [r3, r0]
 8002712:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002714:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	202c      	movs	r0, #44	@ 0x2c
 800271a:	5c1b      	ldrb	r3, [r3, r0]
 800271c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800271e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002724:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800272c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002734:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002742:	23c2      	movs	r3, #194	@ 0xc2
 8002744:	33ff      	adds	r3, #255	@ 0xff
 8002746:	429a      	cmp	r2, r3
 8002748:	d00b      	beq.n	8002762 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68d9      	ldr	r1, [r3, #12]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002758:	431a      	orrs	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2221      	movs	r2, #33	@ 0x21
 8002766:	5c9b      	ldrb	r3, [r3, r2]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d11a      	bne.n	80027a2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	5c9b      	ldrb	r3, [r3, r2]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d109      	bne.n	800278a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2180      	movs	r1, #128	@ 0x80
 8002782:	0249      	lsls	r1, r1, #9
 8002784:	430a      	orrs	r2, r1
 8002786:	60da      	str	r2, [r3, #12]
 8002788:	e00b      	b.n	80027a2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800278e:	2220      	movs	r2, #32
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279a:	2201      	movs	r2, #1
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d11f      	bne.n	80027ea <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	492a      	ldr	r1, [pc, #168]	@ (8002860 <HAL_ADC_Init+0x2e4>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6919      	ldr	r1, [r3, #16]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80027c8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80027ce:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691a      	ldr	r2, [r3, #16]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2101      	movs	r1, #1
 80027e4:	430a      	orrs	r2, r1
 80027e6:	611a      	str	r2, [r3, #16]
 80027e8:	e00e      	b.n	8002808 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	2201      	movs	r2, #1
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d107      	bne.n	8002808 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691a      	ldr	r2, [r3, #16]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2101      	movs	r1, #1
 8002804:	438a      	bics	r2, r1
 8002806:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2107      	movs	r1, #7
 8002814:	438a      	bics	r2, r1
 8002816:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6959      	ldr	r1, [r3, #20]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002834:	2203      	movs	r2, #3
 8002836:	4393      	bics	r3, r2
 8002838:	2201      	movs	r2, #1
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	0018      	movs	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	b002      	add	sp, #8
 8002848:	bd80      	pop	{r7, pc}
 800284a:	46c0      	nop			@ (mov r8, r8)
 800284c:	fffffefd 	.word	0xfffffefd
 8002850:	40012708 	.word	0x40012708
 8002854:	ffc3ffff 	.word	0xffc3ffff
 8002858:	fdffffff 	.word	0xfdffffff
 800285c:	fffe0219 	.word	0xfffe0219
 8002860:	fffffc03 	.word	0xfffffc03

08002864 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800286c:	230f      	movs	r3, #15
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	2204      	movs	r2, #4
 800287c:	4013      	ands	r3, r2
 800287e:	d138      	bne.n	80028f2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2250      	movs	r2, #80	@ 0x50
 8002884:	5c9b      	ldrb	r3, [r3, r2]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_Start+0x2a>
 800288a:	2302      	movs	r3, #2
 800288c:	e038      	b.n	8002900 <HAL_ADC_Start+0x9c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2250      	movs	r2, #80	@ 0x50
 8002892:	2101      	movs	r1, #1
 8002894:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d007      	beq.n	80028ae <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800289e:	230f      	movs	r3, #15
 80028a0:	18fc      	adds	r4, r7, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	0018      	movs	r0, r3
 80028a6:	f000 f955 	bl	8002b54 <ADC_Enable>
 80028aa:	0003      	movs	r3, r0
 80028ac:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028ae:	230f      	movs	r3, #15
 80028b0:	18fb      	adds	r3, r7, r3
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d120      	bne.n	80028fa <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028bc:	4a12      	ldr	r2, [pc, #72]	@ (8002908 <HAL_ADC_Start+0xa4>)
 80028be:	4013      	ands	r3, r2
 80028c0:	2280      	movs	r2, #128	@ 0x80
 80028c2:	0052      	lsls	r2, r2, #1
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2250      	movs	r2, #80	@ 0x50
 80028d4:	2100      	movs	r1, #0
 80028d6:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	221c      	movs	r2, #28
 80028de:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2104      	movs	r1, #4
 80028ec:	430a      	orrs	r2, r1
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	e003      	b.n	80028fa <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028f2:	230f      	movs	r3, #15
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	2202      	movs	r2, #2
 80028f8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80028fa:	230f      	movs	r3, #15
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	781b      	ldrb	r3, [r3, #0]
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b005      	add	sp, #20
 8002906:	bd90      	pop	{r4, r7, pc}
 8002908:	fffff0fe 	.word	0xfffff0fe

0800290c <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800290c:	b590      	push	{r4, r7, lr}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002918:	2317      	movs	r3, #23
 800291a:	18fb      	adds	r3, r7, r3
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2204      	movs	r2, #4
 8002928:	4013      	ands	r3, r2
 800292a:	d161      	bne.n	80029f0 <HAL_ADC_Start_DMA+0xe4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2250      	movs	r2, #80	@ 0x50
 8002930:	5c9b      	ldrb	r3, [r3, r2]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d101      	bne.n	800293a <HAL_ADC_Start_DMA+0x2e>
 8002936:	2302      	movs	r3, #2
 8002938:	e061      	b.n	80029fe <HAL_ADC_Start_DMA+0xf2>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2250      	movs	r2, #80	@ 0x50
 800293e:	2101      	movs	r1, #1
 8002940:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2101      	movs	r1, #1
 800294e:	430a      	orrs	r2, r1
 8002950:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d007      	beq.n	800296a <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800295a:	2317      	movs	r3, #23
 800295c:	18fc      	adds	r4, r7, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	0018      	movs	r0, r3
 8002962:	f000 f8f7 	bl	8002b54 <ADC_Enable>
 8002966:	0003      	movs	r3, r0
 8002968:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800296a:	2417      	movs	r4, #23
 800296c:	193b      	adds	r3, r7, r4
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d141      	bne.n	80029f8 <HAL_ADC_Start_DMA+0xec>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002978:	4a23      	ldr	r2, [pc, #140]	@ (8002a08 <HAL_ADC_Start_DMA+0xfc>)
 800297a:	4013      	ands	r3, r2
 800297c:	2280      	movs	r2, #128	@ 0x80
 800297e:	0052      	lsls	r2, r2, #1
 8002980:	431a      	orrs	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2250      	movs	r2, #80	@ 0x50
 8002990:	2100      	movs	r1, #0
 8002992:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002998:	4a1c      	ldr	r2, [pc, #112]	@ (8002a0c <HAL_ADC_Start_DMA+0x100>)
 800299a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a10 <HAL_ADC_Start_DMA+0x104>)
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002a14 <HAL_ADC_Start_DMA+0x108>)
 80029aa:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	221c      	movs	r2, #28
 80029b2:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2110      	movs	r1, #16
 80029c0:	430a      	orrs	r2, r1
 80029c2:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3340      	adds	r3, #64	@ 0x40
 80029ce:	0019      	movs	r1, r3
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	193c      	adds	r4, r7, r4
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f000 fb1f 	bl	8003018 <HAL_DMA_Start_IT>
 80029da:	0003      	movs	r3, r0
 80029dc:	7023      	strb	r3, [r4, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2104      	movs	r1, #4
 80029ea:	430a      	orrs	r2, r1
 80029ec:	609a      	str	r2, [r3, #8]
 80029ee:	e003      	b.n	80029f8 <HAL_ADC_Start_DMA+0xec>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029f0:	2317      	movs	r3, #23
 80029f2:	18fb      	adds	r3, r7, r3
 80029f4:	2202      	movs	r2, #2
 80029f6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80029f8:	2317      	movs	r3, #23
 80029fa:	18fb      	adds	r3, r7, r3
 80029fc:	781b      	ldrb	r3, [r3, #0]
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b007      	add	sp, #28
 8002a04:	bd90      	pop	{r4, r7, pc}
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	fffff0fe 	.word	0xfffff0fe
 8002a0c:	08002c25 	.word	0x08002c25
 8002a10:	08002cd9 	.word	0x08002cd9
 8002a14:	08002cf7 	.word	0x08002cf7

08002a18 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a20:	46c0      	nop			@ (mov r8, r8)
 8002a22:	46bd      	mov	sp, r7
 8002a24:	b002      	add	sp, #8
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a30:	46c0      	nop			@ (mov r8, r8)
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a40:	46c0      	nop			@ (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b002      	add	sp, #8
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2250      	movs	r2, #80	@ 0x50
 8002a56:	5c9b      	ldrb	r3, [r3, r2]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_ADC_ConfigChannel+0x18>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e06c      	b.n	8002b3a <HAL_ADC_ConfigChannel+0xf2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2250      	movs	r2, #80	@ 0x50
 8002a64:	2101      	movs	r1, #1
 8002a66:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	4013      	ands	r3, r2
 8002a72:	d00b      	beq.n	8002a8c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a78:	2220      	movs	r2, #32
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2250      	movs	r2, #80	@ 0x50
 8002a84:	2100      	movs	r1, #0
 8002a86:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e056      	b.n	8002b3a <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	4a2c      	ldr	r2, [pc, #176]	@ (8002b44 <HAL_ADC_ConfigChannel+0xfc>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d028      	beq.n	8002ae8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	035b      	lsls	r3, r3, #13
 8002aa2:	0b5a      	lsrs	r2, r3, #13
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	2380      	movs	r3, #128	@ 0x80
 8002ab2:	02db      	lsls	r3, r3, #11
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d009      	beq.n	8002acc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002ab8:	4b23      	ldr	r3, [pc, #140]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4b22      	ldr	r3, [pc, #136]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002abe:	2180      	movs	r1, #128	@ 0x80
 8002ac0:	0409      	lsls	r1, r1, #16
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002ac6:	200a      	movs	r0, #10
 8002ac8:	f000 f930 	bl	8002d2c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	2380      	movs	r3, #128	@ 0x80
 8002ad2:	029b      	lsls	r3, r3, #10
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d02b      	beq.n	8002b30 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002ade:	2180      	movs	r1, #128	@ 0x80
 8002ae0:	03c9      	lsls	r1, r1, #15
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	e023      	b.n	8002b30 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	035b      	lsls	r3, r3, #13
 8002af4:	0b5b      	lsrs	r3, r3, #13
 8002af6:	43d9      	mvns	r1, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	400a      	ands	r2, r1
 8002afe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	2380      	movs	r3, #128	@ 0x80
 8002b06:	02db      	lsls	r3, r3, #11
 8002b08:	4013      	ands	r3, r2
 8002b0a:	d005      	beq.n	8002b18 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002b12:	490e      	ldr	r1, [pc, #56]	@ (8002b4c <HAL_ADC_ConfigChannel+0x104>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	2380      	movs	r3, #128	@ 0x80
 8002b1e:	029b      	lsls	r3, r3, #10
 8002b20:	4013      	ands	r3, r2
 8002b22:	d005      	beq.n	8002b30 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4b07      	ldr	r3, [pc, #28]	@ (8002b48 <HAL_ADC_ConfigChannel+0x100>)
 8002b2a:	4909      	ldr	r1, [pc, #36]	@ (8002b50 <HAL_ADC_ConfigChannel+0x108>)
 8002b2c:	400a      	ands	r2, r1
 8002b2e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2250      	movs	r2, #80	@ 0x50
 8002b34:	2100      	movs	r1, #0
 8002b36:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b002      	add	sp, #8
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	00001001 	.word	0x00001001
 8002b48:	40012708 	.word	0x40012708
 8002b4c:	ff7fffff 	.word	0xff7fffff
 8002b50:	ffbfffff 	.word	0xffbfffff

08002b54 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	2203      	movs	r2, #3
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d108      	bne.n	8002b80 <ADC_Enable+0x2c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2201      	movs	r2, #1
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <ADC_Enable+0x2c>
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <ADC_Enable+0x2e>
 8002b80:	2300      	movs	r3, #0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d146      	bne.n	8002c14 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	4a24      	ldr	r2, [pc, #144]	@ (8002c20 <ADC_Enable+0xcc>)
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d00d      	beq.n	8002bae <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b96:	2210      	movs	r2, #16
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e033      	b.n	8002c16 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2101      	movs	r1, #1
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002bbe:	2001      	movs	r0, #1
 8002bc0:	f000 f8b4 	bl	8002d2c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bc4:	f7ff fcac 	bl	8002520 <HAL_GetTick>
 8002bc8:	0003      	movs	r3, r0
 8002bca:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bcc:	e01b      	b.n	8002c06 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bce:	f7ff fca7 	bl	8002520 <HAL_GetTick>
 8002bd2:	0002      	movs	r2, r0
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b0a      	cmp	r3, #10
 8002bda:	d914      	bls.n	8002c06 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d00d      	beq.n	8002c06 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bee:	2210      	movs	r2, #16
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e007      	b.n	8002c16 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d1dc      	bne.n	8002bce <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	0018      	movs	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b004      	add	sp, #16
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	80000017 	.word	0x80000017

08002c24 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c36:	2250      	movs	r2, #80	@ 0x50
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d141      	bne.n	8002cc0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c40:	2280      	movs	r2, #128	@ 0x80
 8002c42:	0092      	lsls	r2, r2, #2
 8002c44:	431a      	orrs	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	23c0      	movs	r3, #192	@ 0xc0
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	4013      	ands	r3, r2
 8002c56:	d12e      	bne.n	8002cb6 <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d129      	bne.n	8002cb6 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2208      	movs	r2, #8
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b08      	cmp	r3, #8
 8002c6e:	d122      	bne.n	8002cb6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2204      	movs	r2, #4
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d110      	bne.n	8002c9e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	210c      	movs	r1, #12
 8002c88:	438a      	bics	r2, r1
 8002c8a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c90:	4a10      	ldr	r2, [pc, #64]	@ (8002cd4 <ADC_DMAConvCplt+0xb0>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	2201      	movs	r2, #1
 8002c96:	431a      	orrs	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c9c:	e00b      	b.n	8002cb6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	2201      	movs	r2, #1
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f7ff fead 	bl	8002a18 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002cbe:	e005      	b.n	8002ccc <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	0010      	movs	r0, r2
 8002cca:	4798      	blx	r3
}
 8002ccc:	46c0      	nop			@ (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b004      	add	sp, #16
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	fffffefe 	.word	0xfffffefe

08002cd8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7ff fe9d 	bl	8002a28 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b004      	add	sp, #16
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d08:	2240      	movs	r2, #64	@ 0x40
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d14:	2204      	movs	r2, #4
 8002d16:	431a      	orrs	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f7ff fe8a 	bl	8002a38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d24:	46c0      	nop			@ (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b004      	add	sp, #16
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002d34:	4b0b      	ldr	r3, [pc, #44]	@ (8002d64 <ADC_DelayMicroSecond+0x38>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	490b      	ldr	r1, [pc, #44]	@ (8002d68 <ADC_DelayMicroSecond+0x3c>)
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f7fd f9ee 	bl	800011c <__udivsi3>
 8002d40:	0003      	movs	r3, r0
 8002d42:	001a      	movs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4353      	muls	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8002d4a:	e002      	b.n	8002d52 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f9      	bne.n	8002d4c <ADC_DelayMicroSecond+0x20>
  }
}
 8002d58:	46c0      	nop			@ (mov r8, r8)
 8002d5a:	46c0      	nop			@ (mov r8, r8)
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	b004      	add	sp, #16
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	46c0      	nop			@ (mov r8, r8)
 8002d64:	20000000 	.word	0x20000000
 8002d68:	000f4240 	.word	0x000f4240

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	0002      	movs	r2, r0
 8002d74:	1dfb      	adds	r3, r7, #7
 8002d76:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002d78:	1dfb      	adds	r3, r7, #7
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002d7e:	d809      	bhi.n	8002d94 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d80:	1dfb      	adds	r3, r7, #7
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	001a      	movs	r2, r3
 8002d86:	231f      	movs	r3, #31
 8002d88:	401a      	ands	r2, r3
 8002d8a:	4b04      	ldr	r3, [pc, #16]	@ (8002d9c <__NVIC_EnableIRQ+0x30>)
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	4091      	lsls	r1, r2
 8002d90:	000a      	movs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]
  }
}
 8002d94:	46c0      	nop			@ (mov r8, r8)
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b002      	add	sp, #8
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	e000e100 	.word	0xe000e100

08002da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	0002      	movs	r2, r0
 8002da8:	6039      	str	r1, [r7, #0]
 8002daa:	1dfb      	adds	r3, r7, #7
 8002dac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dae:	1dfb      	adds	r3, r7, #7
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b7f      	cmp	r3, #127	@ 0x7f
 8002db4:	d828      	bhi.n	8002e08 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002db6:	4a2f      	ldr	r2, [pc, #188]	@ (8002e74 <__NVIC_SetPriority+0xd4>)
 8002db8:	1dfb      	adds	r3, r7, #7
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	b25b      	sxtb	r3, r3
 8002dbe:	089b      	lsrs	r3, r3, #2
 8002dc0:	33c0      	adds	r3, #192	@ 0xc0
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	589b      	ldr	r3, [r3, r2]
 8002dc6:	1dfa      	adds	r2, r7, #7
 8002dc8:	7812      	ldrb	r2, [r2, #0]
 8002dca:	0011      	movs	r1, r2
 8002dcc:	2203      	movs	r2, #3
 8002dce:	400a      	ands	r2, r1
 8002dd0:	00d2      	lsls	r2, r2, #3
 8002dd2:	21ff      	movs	r1, #255	@ 0xff
 8002dd4:	4091      	lsls	r1, r2
 8002dd6:	000a      	movs	r2, r1
 8002dd8:	43d2      	mvns	r2, r2
 8002dda:	401a      	ands	r2, r3
 8002ddc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	019b      	lsls	r3, r3, #6
 8002de2:	22ff      	movs	r2, #255	@ 0xff
 8002de4:	401a      	ands	r2, r3
 8002de6:	1dfb      	adds	r3, r7, #7
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	0018      	movs	r0, r3
 8002dec:	2303      	movs	r3, #3
 8002dee:	4003      	ands	r3, r0
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002df4:	481f      	ldr	r0, [pc, #124]	@ (8002e74 <__NVIC_SetPriority+0xd4>)
 8002df6:	1dfb      	adds	r3, r7, #7
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	b25b      	sxtb	r3, r3
 8002dfc:	089b      	lsrs	r3, r3, #2
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	33c0      	adds	r3, #192	@ 0xc0
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e06:	e031      	b.n	8002e6c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e08:	4a1b      	ldr	r2, [pc, #108]	@ (8002e78 <__NVIC_SetPriority+0xd8>)
 8002e0a:	1dfb      	adds	r3, r7, #7
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	0019      	movs	r1, r3
 8002e10:	230f      	movs	r3, #15
 8002e12:	400b      	ands	r3, r1
 8002e14:	3b08      	subs	r3, #8
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3306      	adds	r3, #6
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	18d3      	adds	r3, r2, r3
 8002e1e:	3304      	adds	r3, #4
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	1dfa      	adds	r2, r7, #7
 8002e24:	7812      	ldrb	r2, [r2, #0]
 8002e26:	0011      	movs	r1, r2
 8002e28:	2203      	movs	r2, #3
 8002e2a:	400a      	ands	r2, r1
 8002e2c:	00d2      	lsls	r2, r2, #3
 8002e2e:	21ff      	movs	r1, #255	@ 0xff
 8002e30:	4091      	lsls	r1, r2
 8002e32:	000a      	movs	r2, r1
 8002e34:	43d2      	mvns	r2, r2
 8002e36:	401a      	ands	r2, r3
 8002e38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	019b      	lsls	r3, r3, #6
 8002e3e:	22ff      	movs	r2, #255	@ 0xff
 8002e40:	401a      	ands	r2, r3
 8002e42:	1dfb      	adds	r3, r7, #7
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	0018      	movs	r0, r3
 8002e48:	2303      	movs	r3, #3
 8002e4a:	4003      	ands	r3, r0
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e50:	4809      	ldr	r0, [pc, #36]	@ (8002e78 <__NVIC_SetPriority+0xd8>)
 8002e52:	1dfb      	adds	r3, r7, #7
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	001c      	movs	r4, r3
 8002e58:	230f      	movs	r3, #15
 8002e5a:	4023      	ands	r3, r4
 8002e5c:	3b08      	subs	r3, #8
 8002e5e:	089b      	lsrs	r3, r3, #2
 8002e60:	430a      	orrs	r2, r1
 8002e62:	3306      	adds	r3, #6
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	18c3      	adds	r3, r0, r3
 8002e68:	3304      	adds	r3, #4
 8002e6a:	601a      	str	r2, [r3, #0]
}
 8002e6c:	46c0      	nop			@ (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b003      	add	sp, #12
 8002e72:	bd90      	pop	{r4, r7, pc}
 8002e74:	e000e100 	.word	0xe000e100
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	1e5a      	subs	r2, r3, #1
 8002e88:	2380      	movs	r3, #128	@ 0x80
 8002e8a:	045b      	lsls	r3, r3, #17
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d301      	bcc.n	8002e94 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e90:	2301      	movs	r3, #1
 8002e92:	e010      	b.n	8002eb6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec0 <SysTick_Config+0x44>)
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	3a01      	subs	r2, #1
 8002e9a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	425b      	negs	r3, r3
 8002ea0:	2103      	movs	r1, #3
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	f7ff ff7c 	bl	8002da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea8:	4b05      	ldr	r3, [pc, #20]	@ (8002ec0 <SysTick_Config+0x44>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eae:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <SysTick_Config+0x44>)
 8002eb0:	2207      	movs	r2, #7
 8002eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b002      	add	sp, #8
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	e000e010 	.word	0xe000e010

08002ec4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	210f      	movs	r1, #15
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	1c02      	adds	r2, r0, #0
 8002ed4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	187b      	adds	r3, r7, r1
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	b25b      	sxtb	r3, r3
 8002ede:	0011      	movs	r1, r2
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f7ff ff5d 	bl	8002da0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b004      	add	sp, #16
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	0002      	movs	r2, r0
 8002ef6:	1dfb      	adds	r3, r7, #7
 8002ef8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002efa:	1dfb      	adds	r3, r7, #7
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	b25b      	sxtb	r3, r3
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7ff ff33 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	b002      	add	sp, #8
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7ff ffaf 	bl	8002e7c <SysTick_Config>
 8002f1e:	0003      	movs	r3, r0
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b002      	add	sp, #8
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e061      	b.n	8002ffe <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a32      	ldr	r2, [pc, #200]	@ (8003008 <HAL_DMA_Init+0xe0>)
 8002f40:	4694      	mov	ip, r2
 8002f42:	4463      	add	r3, ip
 8002f44:	2114      	movs	r1, #20
 8002f46:	0018      	movs	r0, r3
 8002f48:	f7fd f8e8 	bl	800011c <__udivsi3>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	009a      	lsls	r2, r3, #2
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a2d      	ldr	r2, [pc, #180]	@ (800300c <HAL_DMA_Init+0xe4>)
 8002f58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2225      	movs	r2, #37	@ 0x25
 8002f5e:	2102      	movs	r1, #2
 8002f60:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a28      	ldr	r2, [pc, #160]	@ (8003010 <HAL_DMA_Init+0xe8>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	01db      	lsls	r3, r3, #7
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d018      	beq.n	8002fe6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002fb4:	4b17      	ldr	r3, [pc, #92]	@ (8003014 <HAL_DMA_Init+0xec>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbc:	211c      	movs	r1, #28
 8002fbe:	400b      	ands	r3, r1
 8002fc0:	210f      	movs	r1, #15
 8002fc2:	4099      	lsls	r1, r3
 8002fc4:	000b      	movs	r3, r1
 8002fc6:	43d9      	mvns	r1, r3
 8002fc8:	4b12      	ldr	r3, [pc, #72]	@ (8003014 <HAL_DMA_Init+0xec>)
 8002fca:	400a      	ands	r2, r1
 8002fcc:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002fce:	4b11      	ldr	r3, [pc, #68]	@ (8003014 <HAL_DMA_Init+0xec>)
 8002fd0:	6819      	ldr	r1, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fda:	201c      	movs	r0, #28
 8002fdc:	4003      	ands	r3, r0
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <HAL_DMA_Init+0xec>)
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2225      	movs	r2, #37	@ 0x25
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2224      	movs	r2, #36	@ 0x24
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	0018      	movs	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	b004      	add	sp, #16
 8003004:	bd80      	pop	{r7, pc}
 8003006:	46c0      	nop			@ (mov r8, r8)
 8003008:	bffdfff8 	.word	0xbffdfff8
 800300c:	40020000 	.word	0x40020000
 8003010:	ffff800f 	.word	0xffff800f
 8003014:	400200a8 	.word	0x400200a8

08003018 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003026:	2317      	movs	r3, #23
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	2200      	movs	r2, #0
 800302c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2224      	movs	r2, #36	@ 0x24
 8003032:	5c9b      	ldrb	r3, [r3, r2]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_DMA_Start_IT+0x24>
 8003038:	2302      	movs	r3, #2
 800303a:	e04f      	b.n	80030dc <HAL_DMA_Start_IT+0xc4>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2224      	movs	r2, #36	@ 0x24
 8003040:	2101      	movs	r1, #1
 8003042:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2225      	movs	r2, #37	@ 0x25
 8003048:	5c9b      	ldrb	r3, [r3, r2]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d13a      	bne.n	80030c6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2225      	movs	r2, #37	@ 0x25
 8003054:	2102      	movs	r1, #2
 8003056:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2101      	movs	r1, #1
 800306a:	438a      	bics	r2, r1
 800306c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	68b9      	ldr	r1, [r7, #8]
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f8e3 	bl	8003240 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	2b00      	cmp	r3, #0
 8003080:	d008      	beq.n	8003094 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	210e      	movs	r1, #14
 800308e:	430a      	orrs	r2, r1
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	e00f      	b.n	80030b4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2104      	movs	r1, #4
 80030a0:	438a      	bics	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	210a      	movs	r1, #10
 80030b0:	430a      	orrs	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2101      	movs	r1, #1
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	e007      	b.n	80030d6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2224      	movs	r2, #36	@ 0x24
 80030ca:	2100      	movs	r1, #0
 80030cc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80030ce:	2317      	movs	r3, #23
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	2202      	movs	r2, #2
 80030d4:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80030d6:	2317      	movs	r3, #23
 80030d8:	18fb      	adds	r3, r7, r3
 80030da:	781b      	ldrb	r3, [r3, #0]
}
 80030dc:	0018      	movs	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	b006      	add	sp, #24
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003100:	221c      	movs	r2, #28
 8003102:	4013      	ands	r3, r2
 8003104:	2204      	movs	r2, #4
 8003106:	409a      	lsls	r2, r3
 8003108:	0013      	movs	r3, r2
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	d026      	beq.n	800315e <HAL_DMA_IRQHandler+0x7a>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2204      	movs	r2, #4
 8003114:	4013      	ands	r3, r2
 8003116:	d022      	beq.n	800315e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2220      	movs	r2, #32
 8003120:	4013      	ands	r3, r2
 8003122:	d107      	bne.n	8003134 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2104      	movs	r1, #4
 8003130:	438a      	bics	r2, r1
 8003132:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	221c      	movs	r2, #28
 800313a:	401a      	ands	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	2104      	movs	r1, #4
 8003142:	4091      	lsls	r1, r2
 8003144:	000a      	movs	r2, r1
 8003146:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314c:	2b00      	cmp	r3, #0
 800314e:	d100      	bne.n	8003152 <HAL_DMA_IRQHandler+0x6e>
 8003150:	e071      	b.n	8003236 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	0010      	movs	r0, r2
 800315a:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800315c:	e06b      	b.n	8003236 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003162:	221c      	movs	r2, #28
 8003164:	4013      	ands	r3, r2
 8003166:	2202      	movs	r2, #2
 8003168:	409a      	lsls	r2, r3
 800316a:	0013      	movs	r3, r2
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4013      	ands	r3, r2
 8003170:	d02d      	beq.n	80031ce <HAL_DMA_IRQHandler+0xea>
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2202      	movs	r2, #2
 8003176:	4013      	ands	r3, r2
 8003178:	d029      	beq.n	80031ce <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2220      	movs	r2, #32
 8003182:	4013      	ands	r3, r2
 8003184:	d10b      	bne.n	800319e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	210a      	movs	r1, #10
 8003192:	438a      	bics	r2, r1
 8003194:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2225      	movs	r2, #37	@ 0x25
 800319a:	2101      	movs	r1, #1
 800319c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	221c      	movs	r2, #28
 80031a4:	401a      	ands	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	2102      	movs	r1, #2
 80031ac:	4091      	lsls	r1, r2
 80031ae:	000a      	movs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2224      	movs	r2, #36	@ 0x24
 80031b6:	2100      	movs	r1, #0
 80031b8:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d039      	beq.n	8003236 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	0010      	movs	r0, r2
 80031ca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031cc:	e033      	b.n	8003236 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d2:	221c      	movs	r2, #28
 80031d4:	4013      	ands	r3, r2
 80031d6:	2208      	movs	r2, #8
 80031d8:	409a      	lsls	r2, r3
 80031da:	0013      	movs	r3, r2
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4013      	ands	r3, r2
 80031e0:	d02a      	beq.n	8003238 <HAL_DMA_IRQHandler+0x154>
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2208      	movs	r2, #8
 80031e6:	4013      	ands	r3, r2
 80031e8:	d026      	beq.n	8003238 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	210e      	movs	r1, #14
 80031f6:	438a      	bics	r2, r1
 80031f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	221c      	movs	r2, #28
 8003200:	401a      	ands	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	2101      	movs	r1, #1
 8003208:	4091      	lsls	r1, r2
 800320a:	000a      	movs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2225      	movs	r2, #37	@ 0x25
 8003218:	2101      	movs	r1, #1
 800321a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2224      	movs	r2, #36	@ 0x24
 8003220:	2100      	movs	r1, #0
 8003222:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	0010      	movs	r0, r2
 8003234:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	46c0      	nop			@ (mov r8, r8)
}
 800323a:	46bd      	mov	sp, r7
 800323c:	b004      	add	sp, #16
 800323e:	bd80      	pop	{r7, pc}

08003240 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
 800324c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003252:	221c      	movs	r2, #28
 8003254:	401a      	ands	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	2101      	movs	r1, #1
 800325c:	4091      	lsls	r1, r2
 800325e:	000a      	movs	r2, r1
 8003260:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2b10      	cmp	r3, #16
 8003270:	d108      	bne.n	8003284 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003282:	e007      	b.n	8003294 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	60da      	str	r2, [r3, #12]
}
 8003294:	46c0      	nop			@ (mov r8, r8)
 8003296:	46bd      	mov	sp, r7
 8003298:	b004      	add	sp, #16
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80032b2:	e149      	b.n	8003548 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4091      	lsls	r1, r2
 80032be:	000a      	movs	r2, r1
 80032c0:	4013      	ands	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d100      	bne.n	80032cc <HAL_GPIO_Init+0x30>
 80032ca:	e13a      	b.n	8003542 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2203      	movs	r2, #3
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d005      	beq.n	80032e4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	2203      	movs	r2, #3
 80032de:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d130      	bne.n	8003346 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	2203      	movs	r2, #3
 80032f0:	409a      	lsls	r2, r3
 80032f2:	0013      	movs	r3, r2
 80032f4:	43da      	mvns	r2, r3
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4013      	ands	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68da      	ldr	r2, [r3, #12]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	409a      	lsls	r2, r3
 8003306:	0013      	movs	r3, r2
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800331a:	2201      	movs	r2, #1
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	409a      	lsls	r2, r3
 8003320:	0013      	movs	r3, r2
 8003322:	43da      	mvns	r2, r3
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	4013      	ands	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	091b      	lsrs	r3, r3, #4
 8003330:	2201      	movs	r2, #1
 8003332:	401a      	ands	r2, r3
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	409a      	lsls	r2, r3
 8003338:	0013      	movs	r3, r2
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	4313      	orrs	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	2203      	movs	r2, #3
 800334c:	4013      	ands	r3, r2
 800334e:	2b03      	cmp	r3, #3
 8003350:	d017      	beq.n	8003382 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	2203      	movs	r2, #3
 800335e:	409a      	lsls	r2, r3
 8003360:	0013      	movs	r3, r2
 8003362:	43da      	mvns	r2, r3
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	4013      	ands	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	409a      	lsls	r2, r3
 8003374:	0013      	movs	r3, r2
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	4313      	orrs	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2203      	movs	r2, #3
 8003388:	4013      	ands	r3, r2
 800338a:	2b02      	cmp	r3, #2
 800338c:	d123      	bne.n	80033d6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	08da      	lsrs	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3208      	adds	r2, #8
 8003396:	0092      	lsls	r2, r2, #2
 8003398:	58d3      	ldr	r3, [r2, r3]
 800339a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2207      	movs	r2, #7
 80033a0:	4013      	ands	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	220f      	movs	r2, #15
 80033a6:	409a      	lsls	r2, r3
 80033a8:	0013      	movs	r3, r2
 80033aa:	43da      	mvns	r2, r3
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4013      	ands	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2107      	movs	r1, #7
 80033ba:	400b      	ands	r3, r1
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	409a      	lsls	r2, r3
 80033c0:	0013      	movs	r3, r2
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	08da      	lsrs	r2, r3, #3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3208      	adds	r2, #8
 80033d0:	0092      	lsls	r2, r2, #2
 80033d2:	6939      	ldr	r1, [r7, #16]
 80033d4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	2203      	movs	r2, #3
 80033e2:	409a      	lsls	r2, r3
 80033e4:	0013      	movs	r3, r2
 80033e6:	43da      	mvns	r2, r3
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4013      	ands	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2203      	movs	r2, #3
 80033f4:	401a      	ands	r2, r3
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	409a      	lsls	r2, r3
 80033fc:	0013      	movs	r3, r2
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	23c0      	movs	r3, #192	@ 0xc0
 8003410:	029b      	lsls	r3, r3, #10
 8003412:	4013      	ands	r3, r2
 8003414:	d100      	bne.n	8003418 <HAL_GPIO_Init+0x17c>
 8003416:	e094      	b.n	8003542 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003418:	4b51      	ldr	r3, [pc, #324]	@ (8003560 <HAL_GPIO_Init+0x2c4>)
 800341a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800341c:	4b50      	ldr	r3, [pc, #320]	@ (8003560 <HAL_GPIO_Init+0x2c4>)
 800341e:	2101      	movs	r1, #1
 8003420:	430a      	orrs	r2, r1
 8003422:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003424:	4a4f      	ldr	r2, [pc, #316]	@ (8003564 <HAL_GPIO_Init+0x2c8>)
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	3302      	adds	r3, #2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	589b      	ldr	r3, [r3, r2]
 8003430:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	2203      	movs	r2, #3
 8003436:	4013      	ands	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	220f      	movs	r2, #15
 800343c:	409a      	lsls	r2, r3
 800343e:	0013      	movs	r3, r2
 8003440:	43da      	mvns	r2, r3
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	23a0      	movs	r3, #160	@ 0xa0
 800344c:	05db      	lsls	r3, r3, #23
 800344e:	429a      	cmp	r2, r3
 8003450:	d013      	beq.n	800347a <HAL_GPIO_Init+0x1de>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a44      	ldr	r2, [pc, #272]	@ (8003568 <HAL_GPIO_Init+0x2cc>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00d      	beq.n	8003476 <HAL_GPIO_Init+0x1da>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a43      	ldr	r2, [pc, #268]	@ (800356c <HAL_GPIO_Init+0x2d0>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d007      	beq.n	8003472 <HAL_GPIO_Init+0x1d6>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a42      	ldr	r2, [pc, #264]	@ (8003570 <HAL_GPIO_Init+0x2d4>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d101      	bne.n	800346e <HAL_GPIO_Init+0x1d2>
 800346a:	2305      	movs	r3, #5
 800346c:	e006      	b.n	800347c <HAL_GPIO_Init+0x1e0>
 800346e:	2306      	movs	r3, #6
 8003470:	e004      	b.n	800347c <HAL_GPIO_Init+0x1e0>
 8003472:	2302      	movs	r3, #2
 8003474:	e002      	b.n	800347c <HAL_GPIO_Init+0x1e0>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <HAL_GPIO_Init+0x1e0>
 800347a:	2300      	movs	r3, #0
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	2103      	movs	r1, #3
 8003480:	400a      	ands	r2, r1
 8003482:	0092      	lsls	r2, r2, #2
 8003484:	4093      	lsls	r3, r2
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800348c:	4935      	ldr	r1, [pc, #212]	@ (8003564 <HAL_GPIO_Init+0x2c8>)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	089b      	lsrs	r3, r3, #2
 8003492:	3302      	adds	r3, #2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800349a:	4b36      	ldr	r3, [pc, #216]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	43da      	mvns	r2, r3
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	2380      	movs	r3, #128	@ 0x80
 80034b0:	035b      	lsls	r3, r3, #13
 80034b2:	4013      	ands	r3, r2
 80034b4:	d003      	beq.n	80034be <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034be:	4b2d      	ldr	r3, [pc, #180]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80034c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	43da      	mvns	r2, r3
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4013      	ands	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	039b      	lsls	r3, r3, #14
 80034dc:	4013      	ands	r3, r2
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034e8:	4b22      	ldr	r3, [pc, #136]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80034ee:	4b21      	ldr	r3, [pc, #132]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	43da      	mvns	r2, r3
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4013      	ands	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	2380      	movs	r3, #128	@ 0x80
 8003504:	029b      	lsls	r3, r3, #10
 8003506:	4013      	ands	r3, r2
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003512:	4b18      	ldr	r3, [pc, #96]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003518:	4b16      	ldr	r3, [pc, #88]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	43da      	mvns	r2, r3
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4013      	ands	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	2380      	movs	r3, #128	@ 0x80
 800352e:	025b      	lsls	r3, r3, #9
 8003530:	4013      	ands	r3, r2
 8003532:	d003      	beq.n	800353c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800353c:	4b0d      	ldr	r3, [pc, #52]	@ (8003574 <HAL_GPIO_Init+0x2d8>)
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	3301      	adds	r3, #1
 8003546:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	40da      	lsrs	r2, r3
 8003550:	1e13      	subs	r3, r2, #0
 8003552:	d000      	beq.n	8003556 <HAL_GPIO_Init+0x2ba>
 8003554:	e6ae      	b.n	80032b4 <HAL_GPIO_Init+0x18>
  }
}
 8003556:	46c0      	nop			@ (mov r8, r8)
 8003558:	46c0      	nop			@ (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b006      	add	sp, #24
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40021000 	.word	0x40021000
 8003564:	40010000 	.word	0x40010000
 8003568:	50000400 	.word	0x50000400
 800356c:	50000800 	.word	0x50000800
 8003570:	50001c00 	.word	0x50001c00
 8003574:	40010400 	.word	0x40010400

08003578 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	0008      	movs	r0, r1
 8003582:	0011      	movs	r1, r2
 8003584:	1cbb      	adds	r3, r7, #2
 8003586:	1c02      	adds	r2, r0, #0
 8003588:	801a      	strh	r2, [r3, #0]
 800358a:	1c7b      	adds	r3, r7, #1
 800358c:	1c0a      	adds	r2, r1, #0
 800358e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003590:	1c7b      	adds	r3, r7, #1
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d004      	beq.n	80035a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003598:	1cbb      	adds	r3, r7, #2
 800359a:	881a      	ldrh	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80035a2:	1cbb      	adds	r3, r7, #2
 80035a4:	881a      	ldrh	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035aa:	46c0      	nop			@ (mov r8, r8)
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b002      	add	sp, #8
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e08f      	b.n	80036e6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2241      	movs	r2, #65	@ 0x41
 80035ca:	5c9b      	ldrb	r3, [r3, r2]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d107      	bne.n	80035e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2240      	movs	r2, #64	@ 0x40
 80035d6:	2100      	movs	r1, #0
 80035d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	0018      	movs	r0, r3
 80035de:	f7fe fd9d 	bl	800211c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2241      	movs	r2, #65	@ 0x41
 80035e6:	2124      	movs	r1, #36	@ 0x24
 80035e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2101      	movs	r1, #1
 80035f6:	438a      	bics	r2, r1
 80035f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	493b      	ldr	r1, [pc, #236]	@ (80036f0 <HAL_I2C_Init+0x13c>)
 8003604:	400a      	ands	r2, r1
 8003606:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4938      	ldr	r1, [pc, #224]	@ (80036f4 <HAL_I2C_Init+0x140>)
 8003614:	400a      	ands	r2, r1
 8003616:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d108      	bne.n	8003632 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2180      	movs	r1, #128	@ 0x80
 800362a:	0209      	lsls	r1, r1, #8
 800362c:	430a      	orrs	r2, r1
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	e007      	b.n	8003642 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2184      	movs	r1, #132	@ 0x84
 800363c:	0209      	lsls	r1, r1, #8
 800363e:	430a      	orrs	r2, r1
 8003640:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	2b02      	cmp	r3, #2
 8003648:	d109      	bne.n	800365e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2180      	movs	r1, #128	@ 0x80
 8003656:	0109      	lsls	r1, r1, #4
 8003658:	430a      	orrs	r2, r1
 800365a:	605a      	str	r2, [r3, #4]
 800365c:	e007      	b.n	800366e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4923      	ldr	r1, [pc, #140]	@ (80036f8 <HAL_I2C_Init+0x144>)
 800366a:	400a      	ands	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4920      	ldr	r1, [pc, #128]	@ (80036fc <HAL_I2C_Init+0x148>)
 800367a:	430a      	orrs	r2, r1
 800367c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68da      	ldr	r2, [r3, #12]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	491a      	ldr	r1, [pc, #104]	@ (80036f4 <HAL_I2C_Init+0x140>)
 800368a:	400a      	ands	r2, r1
 800368c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691a      	ldr	r2, [r3, #16]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	431a      	orrs	r2, r3
 8003698:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69d9      	ldr	r1, [r3, #28]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a1a      	ldr	r2, [r3, #32]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2101      	movs	r1, #1
 80036c4:	430a      	orrs	r2, r1
 80036c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2241      	movs	r2, #65	@ 0x41
 80036d2:	2120      	movs	r1, #32
 80036d4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2242      	movs	r2, #66	@ 0x42
 80036e0:	2100      	movs	r1, #0
 80036e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	0018      	movs	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	b002      	add	sp, #8
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	46c0      	nop			@ (mov r8, r8)
 80036f0:	f0ffffff 	.word	0xf0ffffff
 80036f4:	ffff7fff 	.word	0xffff7fff
 80036f8:	fffff7ff 	.word	0xfffff7ff
 80036fc:	02008000 	.word	0x02008000

08003700 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003700:	b590      	push	{r4, r7, lr}
 8003702:	b089      	sub	sp, #36	@ 0x24
 8003704:	af02      	add	r7, sp, #8
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	0008      	movs	r0, r1
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	0019      	movs	r1, r3
 800370e:	230a      	movs	r3, #10
 8003710:	18fb      	adds	r3, r7, r3
 8003712:	1c02      	adds	r2, r0, #0
 8003714:	801a      	strh	r2, [r3, #0]
 8003716:	2308      	movs	r3, #8
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	1c0a      	adds	r2, r1, #0
 800371c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2241      	movs	r2, #65	@ 0x41
 8003722:	5c9b      	ldrb	r3, [r3, r2]
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b20      	cmp	r3, #32
 8003728:	d000      	beq.n	800372c <HAL_I2C_Master_Transmit+0x2c>
 800372a:	e10a      	b.n	8003942 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2240      	movs	r2, #64	@ 0x40
 8003730:	5c9b      	ldrb	r3, [r3, r2]
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_I2C_Master_Transmit+0x3a>
 8003736:	2302      	movs	r3, #2
 8003738:	e104      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2240      	movs	r2, #64	@ 0x40
 800373e:	2101      	movs	r1, #1
 8003740:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003742:	f7fe feed 	bl	8002520 <HAL_GetTick>
 8003746:	0003      	movs	r3, r0
 8003748:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800374a:	2380      	movs	r3, #128	@ 0x80
 800374c:	0219      	lsls	r1, r3, #8
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	2319      	movs	r3, #25
 8003756:	2201      	movs	r2, #1
 8003758:	f000 fa26 	bl	8003ba8 <I2C_WaitOnFlagUntilTimeout>
 800375c:	1e03      	subs	r3, r0, #0
 800375e:	d001      	beq.n	8003764 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e0ef      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2241      	movs	r2, #65	@ 0x41
 8003768:	2121      	movs	r1, #33	@ 0x21
 800376a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2242      	movs	r2, #66	@ 0x42
 8003770:	2110      	movs	r1, #16
 8003772:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2208      	movs	r2, #8
 8003784:	18ba      	adds	r2, r7, r2
 8003786:	8812      	ldrh	r2, [r2, #0]
 8003788:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003794:	b29b      	uxth	r3, r3
 8003796:	2bff      	cmp	r3, #255	@ 0xff
 8003798:	d906      	bls.n	80037a8 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	22ff      	movs	r2, #255	@ 0xff
 800379e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80037a0:	2380      	movs	r3, #128	@ 0x80
 80037a2:	045b      	lsls	r3, r3, #17
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	e007      	b.n	80037b8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80037b2:	2380      	movs	r3, #128	@ 0x80
 80037b4:	049b      	lsls	r3, r3, #18
 80037b6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d027      	beq.n	8003810 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c4:	781a      	ldrb	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	3301      	adds	r3, #1
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	697c      	ldr	r4, [r7, #20]
 80037fc:	230a      	movs	r3, #10
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	8819      	ldrh	r1, [r3, #0]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	4b51      	ldr	r3, [pc, #324]	@ (800394c <HAL_I2C_Master_Transmit+0x24c>)
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	0023      	movs	r3, r4
 800380a:	f000 fc45 	bl	8004098 <I2C_TransferConfig>
 800380e:	e06f      	b.n	80038f0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003814:	b2da      	uxtb	r2, r3
 8003816:	697c      	ldr	r4, [r7, #20]
 8003818:	230a      	movs	r3, #10
 800381a:	18fb      	adds	r3, r7, r3
 800381c:	8819      	ldrh	r1, [r3, #0]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	4b4a      	ldr	r3, [pc, #296]	@ (800394c <HAL_I2C_Master_Transmit+0x24c>)
 8003822:	9300      	str	r3, [sp, #0]
 8003824:	0023      	movs	r3, r4
 8003826:	f000 fc37 	bl	8004098 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800382a:	e061      	b.n	80038f0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	0018      	movs	r0, r3
 8003834:	f000 fa10 	bl	8003c58 <I2C_WaitOnTXISFlagUntilTimeout>
 8003838:	1e03      	subs	r3, r0, #0
 800383a:	d001      	beq.n	8003840 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e081      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	781a      	ldrb	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	3b01      	subs	r3, #1
 800385e:	b29a      	uxth	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d03a      	beq.n	80038f0 <HAL_I2C_Master_Transmit+0x1f0>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800387e:	2b00      	cmp	r3, #0
 8003880:	d136      	bne.n	80038f0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	0013      	movs	r3, r2
 800388c:	2200      	movs	r2, #0
 800388e:	2180      	movs	r1, #128	@ 0x80
 8003890:	f000 f98a 	bl	8003ba8 <I2C_WaitOnFlagUntilTimeout>
 8003894:	1e03      	subs	r3, r0, #0
 8003896:	d001      	beq.n	800389c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e053      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2bff      	cmp	r3, #255	@ 0xff
 80038a4:	d911      	bls.n	80038ca <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	22ff      	movs	r2, #255	@ 0xff
 80038aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	2380      	movs	r3, #128	@ 0x80
 80038b4:	045c      	lsls	r4, r3, #17
 80038b6:	230a      	movs	r3, #10
 80038b8:	18fb      	adds	r3, r7, r3
 80038ba:	8819      	ldrh	r1, [r3, #0]
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	2300      	movs	r3, #0
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	0023      	movs	r3, r4
 80038c4:	f000 fbe8 	bl	8004098 <I2C_TransferConfig>
 80038c8:	e012      	b.n	80038f0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	2380      	movs	r3, #128	@ 0x80
 80038dc:	049c      	lsls	r4, r3, #18
 80038de:	230a      	movs	r3, #10
 80038e0:	18fb      	adds	r3, r7, r3
 80038e2:	8819      	ldrh	r1, [r3, #0]
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	2300      	movs	r3, #0
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	0023      	movs	r3, r4
 80038ec:	f000 fbd4 	bl	8004098 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d198      	bne.n	800382c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	0018      	movs	r0, r3
 8003902:	f000 f9ef 	bl	8003ce4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d001      	beq.n	800390e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e01a      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2220      	movs	r2, #32
 8003914:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	490b      	ldr	r1, [pc, #44]	@ (8003950 <HAL_I2C_Master_Transmit+0x250>)
 8003922:	400a      	ands	r2, r1
 8003924:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2241      	movs	r2, #65	@ 0x41
 800392a:	2120      	movs	r1, #32
 800392c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2242      	movs	r2, #66	@ 0x42
 8003932:	2100      	movs	r1, #0
 8003934:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2240      	movs	r2, #64	@ 0x40
 800393a:	2100      	movs	r1, #0
 800393c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800393e:	2300      	movs	r3, #0
 8003940:	e000      	b.n	8003944 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003942:	2302      	movs	r3, #2
  }
}
 8003944:	0018      	movs	r0, r3
 8003946:	46bd      	mov	sp, r7
 8003948:	b007      	add	sp, #28
 800394a:	bd90      	pop	{r4, r7, pc}
 800394c:	80002000 	.word	0x80002000
 8003950:	fe00e800 	.word	0xfe00e800

08003954 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b089      	sub	sp, #36	@ 0x24
 8003958:	af02      	add	r7, sp, #8
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	0008      	movs	r0, r1
 800395e:	607a      	str	r2, [r7, #4]
 8003960:	0019      	movs	r1, r3
 8003962:	230a      	movs	r3, #10
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	1c02      	adds	r2, r0, #0
 8003968:	801a      	strh	r2, [r3, #0]
 800396a:	2308      	movs	r3, #8
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	1c0a      	adds	r2, r1, #0
 8003970:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2241      	movs	r2, #65	@ 0x41
 8003976:	5c9b      	ldrb	r3, [r3, r2]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b20      	cmp	r3, #32
 800397c:	d000      	beq.n	8003980 <HAL_I2C_Master_Receive+0x2c>
 800397e:	e0e8      	b.n	8003b52 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2240      	movs	r2, #64	@ 0x40
 8003984:	5c9b      	ldrb	r3, [r3, r2]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d101      	bne.n	800398e <HAL_I2C_Master_Receive+0x3a>
 800398a:	2302      	movs	r3, #2
 800398c:	e0e2      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2240      	movs	r2, #64	@ 0x40
 8003992:	2101      	movs	r1, #1
 8003994:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003996:	f7fe fdc3 	bl	8002520 <HAL_GetTick>
 800399a:	0003      	movs	r3, r0
 800399c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800399e:	2380      	movs	r3, #128	@ 0x80
 80039a0:	0219      	lsls	r1, r3, #8
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2319      	movs	r3, #25
 80039aa:	2201      	movs	r2, #1
 80039ac:	f000 f8fc 	bl	8003ba8 <I2C_WaitOnFlagUntilTimeout>
 80039b0:	1e03      	subs	r3, r0, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e0cd      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2241      	movs	r2, #65	@ 0x41
 80039bc:	2122      	movs	r1, #34	@ 0x22
 80039be:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2242      	movs	r2, #66	@ 0x42
 80039c4:	2110      	movs	r1, #16
 80039c6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2208      	movs	r2, #8
 80039d8:	18ba      	adds	r2, r7, r2
 80039da:	8812      	ldrh	r2, [r2, #0]
 80039dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2bff      	cmp	r3, #255	@ 0xff
 80039ec:	d911      	bls.n	8003a12 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2201      	movs	r2, #1
 80039f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f8:	b2da      	uxtb	r2, r3
 80039fa:	2380      	movs	r3, #128	@ 0x80
 80039fc:	045c      	lsls	r4, r3, #17
 80039fe:	230a      	movs	r3, #10
 8003a00:	18fb      	adds	r3, r7, r3
 8003a02:	8819      	ldrh	r1, [r3, #0]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	4b55      	ldr	r3, [pc, #340]	@ (8003b5c <HAL_I2C_Master_Receive+0x208>)
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	0023      	movs	r3, r4
 8003a0c:	f000 fb44 	bl	8004098 <I2C_TransferConfig>
 8003a10:	e076      	b.n	8003b00 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	2380      	movs	r3, #128	@ 0x80
 8003a24:	049c      	lsls	r4, r3, #18
 8003a26:	230a      	movs	r3, #10
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	8819      	ldrh	r1, [r3, #0]
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8003b5c <HAL_I2C_Master_Receive+0x208>)
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	0023      	movs	r3, r4
 8003a34:	f000 fb30 	bl	8004098 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003a38:	e062      	b.n	8003b00 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	0018      	movs	r0, r3
 8003a42:	f000 f993 	bl	8003d6c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a46:	1e03      	subs	r3, r0, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e082      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	b2d2      	uxtb	r2, r2
 8003a5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d03a      	beq.n	8003b00 <HAL_I2C_Master_Receive+0x1ac>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d136      	bne.n	8003b00 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	0013      	movs	r3, r2
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2180      	movs	r1, #128	@ 0x80
 8003aa0:	f000 f882 	bl	8003ba8 <I2C_WaitOnFlagUntilTimeout>
 8003aa4:	1e03      	subs	r3, r0, #0
 8003aa6:	d001      	beq.n	8003aac <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e053      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2bff      	cmp	r3, #255	@ 0xff
 8003ab4:	d911      	bls.n	8003ada <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	22ff      	movs	r2, #255	@ 0xff
 8003aba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	2380      	movs	r3, #128	@ 0x80
 8003ac4:	045c      	lsls	r4, r3, #17
 8003ac6:	230a      	movs	r3, #10
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	8819      	ldrh	r1, [r3, #0]
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	2300      	movs	r3, #0
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	0023      	movs	r3, r4
 8003ad4:	f000 fae0 	bl	8004098 <I2C_TransferConfig>
 8003ad8:	e012      	b.n	8003b00 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	049c      	lsls	r4, r3, #18
 8003aee:	230a      	movs	r3, #10
 8003af0:	18fb      	adds	r3, r7, r3
 8003af2:	8819      	ldrh	r1, [r3, #0]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	2300      	movs	r3, #0
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	0023      	movs	r3, r4
 8003afc:	f000 facc 	bl	8004098 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d197      	bne.n	8003a3a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	0018      	movs	r0, r3
 8003b12:	f000 f8e7 	bl	8003ce4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b16:	1e03      	subs	r3, r0, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e01a      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2220      	movs	r2, #32
 8003b24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	490b      	ldr	r1, [pc, #44]	@ (8003b60 <HAL_I2C_Master_Receive+0x20c>)
 8003b32:	400a      	ands	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2241      	movs	r2, #65	@ 0x41
 8003b3a:	2120      	movs	r1, #32
 8003b3c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2242      	movs	r2, #66	@ 0x42
 8003b42:	2100      	movs	r1, #0
 8003b44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2240      	movs	r2, #64	@ 0x40
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	e000      	b.n	8003b54 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003b52:	2302      	movs	r3, #2
  }
}
 8003b54:	0018      	movs	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b007      	add	sp, #28
 8003b5a:	bd90      	pop	{r4, r7, pc}
 8003b5c:	80002400 	.word	0x80002400
 8003b60:	fe00e800 	.word	0xfe00e800

08003b64 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	2202      	movs	r2, #2
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d103      	bne.n	8003b82 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d007      	beq.n	8003ba0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699a      	ldr	r2, [r3, #24]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	619a      	str	r2, [r3, #24]
  }
}
 8003ba0:	46c0      	nop			@ (mov r8, r8)
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	b002      	add	sp, #8
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	603b      	str	r3, [r7, #0]
 8003bb4:	1dfb      	adds	r3, r7, #7
 8003bb6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bb8:	e03a      	b.n	8003c30 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	6839      	ldr	r1, [r7, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f000 f971 	bl	8003ea8 <I2C_IsErrorOccurred>
 8003bc6:	1e03      	subs	r3, r0, #0
 8003bc8:	d001      	beq.n	8003bce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e040      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	d02d      	beq.n	8003c30 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd4:	f7fe fca4 	bl	8002520 <HAL_GetTick>
 8003bd8:	0002      	movs	r2, r0
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d302      	bcc.n	8003bea <I2C_WaitOnFlagUntilTimeout+0x42>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d122      	bne.n	8003c30 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	425a      	negs	r2, r3
 8003bfa:	4153      	adcs	r3, r2
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	001a      	movs	r2, r3
 8003c00:	1dfb      	adds	r3, r7, #7
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d113      	bne.n	8003c30 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2241      	movs	r2, #65	@ 0x41
 8003c18:	2120      	movs	r1, #32
 8003c1a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2242      	movs	r2, #66	@ 0x42
 8003c20:	2100      	movs	r1, #0
 8003c22:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2240      	movs	r2, #64	@ 0x40
 8003c28:	2100      	movs	r1, #0
 8003c2a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e00f      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	425a      	negs	r2, r3
 8003c40:	4153      	adcs	r3, r2
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	001a      	movs	r2, r3
 8003c46:	1dfb      	adds	r3, r7, #7
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d0b5      	beq.n	8003bba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	0018      	movs	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b004      	add	sp, #16
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c64:	e032      	b.n	8003ccc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f000 f91b 	bl	8003ea8 <I2C_IsErrorOccurred>
 8003c72:	1e03      	subs	r3, r0, #0
 8003c74:	d001      	beq.n	8003c7a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e030      	b.n	8003cdc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	d025      	beq.n	8003ccc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c80:	f7fe fc4e 	bl	8002520 <HAL_GetTick>
 8003c84:	0002      	movs	r2, r0
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d302      	bcc.n	8003c96 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d11a      	bne.n	8003ccc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d013      	beq.n	8003ccc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca8:	2220      	movs	r2, #32
 8003caa:	431a      	orrs	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2241      	movs	r2, #65	@ 0x41
 8003cb4:	2120      	movs	r1, #32
 8003cb6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2242      	movs	r2, #66	@ 0x42
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2240      	movs	r2, #64	@ 0x40
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e007      	b.n	8003cdc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d1c5      	bne.n	8003c66 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	0018      	movs	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b004      	add	sp, #16
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cf0:	e02f      	b.n	8003d52 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f000 f8d5 	bl	8003ea8 <I2C_IsErrorOccurred>
 8003cfe:	1e03      	subs	r3, r0, #0
 8003d00:	d001      	beq.n	8003d06 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e02d      	b.n	8003d62 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d06:	f7fe fc0b 	bl	8002520 <HAL_GetTick>
 8003d0a:	0002      	movs	r2, r0
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d302      	bcc.n	8003d1c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d11a      	bne.n	8003d52 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2220      	movs	r2, #32
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	d013      	beq.n	8003d52 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2e:	2220      	movs	r2, #32
 8003d30:	431a      	orrs	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2241      	movs	r2, #65	@ 0x41
 8003d3a:	2120      	movs	r1, #32
 8003d3c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2242      	movs	r2, #66	@ 0x42
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2240      	movs	r2, #64	@ 0x40
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e007      	b.n	8003d62 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	2b20      	cmp	r3, #32
 8003d5e:	d1c8      	bne.n	8003cf2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	0018      	movs	r0, r3
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d78:	2317      	movs	r3, #23
 8003d7a:	18fb      	adds	r3, r7, r3
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003d80:	e07b      	b.n	8003e7a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f000 f88d 	bl	8003ea8 <I2C_IsErrorOccurred>
 8003d8e:	1e03      	subs	r3, r0, #0
 8003d90:	d003      	beq.n	8003d9a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8003d92:	2317      	movs	r3, #23
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	2201      	movs	r2, #1
 8003d98:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2220      	movs	r2, #32
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b20      	cmp	r3, #32
 8003da6:	d140      	bne.n	8003e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003da8:	2117      	movs	r1, #23
 8003daa:	187b      	adds	r3, r7, r1
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d13b      	bne.n	8003e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2204      	movs	r2, #4
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d106      	bne.n	8003dce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	2200      	movs	r2, #0
 8003dcc:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2210      	movs	r2, #16
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2b10      	cmp	r3, #16
 8003dda:	d123      	bne.n	8003e24 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2210      	movs	r2, #16
 8003de2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2204      	movs	r2, #4
 8003de8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2220      	movs	r2, #32
 8003df0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4929      	ldr	r1, [pc, #164]	@ (8003ea4 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003dfe:	400a      	ands	r2, r1
 8003e00:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2241      	movs	r2, #65	@ 0x41
 8003e06:	2120      	movs	r1, #32
 8003e08:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2242      	movs	r2, #66	@ 0x42
 8003e0e:	2100      	movs	r1, #0
 8003e10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2240      	movs	r2, #64	@ 0x40
 8003e16:	2100      	movs	r1, #0
 8003e18:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003e1a:	2317      	movs	r3, #23
 8003e1c:	18fb      	adds	r3, r7, r3
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
 8003e22:	e002      	b.n	8003e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003e2a:	f7fe fb79 	bl	8002520 <HAL_GetTick>
 8003e2e:	0002      	movs	r2, r0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d302      	bcc.n	8003e40 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d11c      	bne.n	8003e7a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003e40:	2017      	movs	r0, #23
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d117      	bne.n	8003e7a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	2204      	movs	r2, #4
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d010      	beq.n	8003e7a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2241      	movs	r2, #65	@ 0x41
 8003e68:	2120      	movs	r1, #32
 8003e6a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2240      	movs	r2, #64	@ 0x40
 8003e70:	2100      	movs	r1, #0
 8003e72:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003e74:	183b      	adds	r3, r7, r0
 8003e76:	2201      	movs	r2, #1
 8003e78:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	2204      	movs	r2, #4
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d005      	beq.n	8003e94 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003e88:	2317      	movs	r3, #23
 8003e8a:	18fb      	adds	r3, r7, r3
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d100      	bne.n	8003e94 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003e92:	e776      	b.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003e94:	2317      	movs	r3, #23
 8003e96:	18fb      	adds	r3, r7, r3
 8003e98:	781b      	ldrb	r3, [r3, #0]
}
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b006      	add	sp, #24
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	fe00e800 	.word	0xfe00e800

08003ea8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08a      	sub	sp, #40	@ 0x28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb4:	2327      	movs	r3, #39	@ 0x27
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	2200      	movs	r2, #0
 8003eba:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	2210      	movs	r2, #16
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d100      	bne.n	8003ed6 <I2C_IsErrorOccurred+0x2e>
 8003ed4:	e079      	b.n	8003fca <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2210      	movs	r2, #16
 8003edc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ede:	e057      	b.n	8003f90 <I2C_IsErrorOccurred+0xe8>
 8003ee0:	2227      	movs	r2, #39	@ 0x27
 8003ee2:	18bb      	adds	r3, r7, r2
 8003ee4:	18ba      	adds	r2, r7, r2
 8003ee6:	7812      	ldrb	r2, [r2, #0]
 8003ee8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	3301      	adds	r3, #1
 8003eee:	d04f      	beq.n	8003f90 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ef0:	f7fe fb16 	bl	8002520 <HAL_GetTick>
 8003ef4:	0002      	movs	r2, r0
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d302      	bcc.n	8003f06 <I2C_IsErrorOccurred+0x5e>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d144      	bne.n	8003f90 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	2380      	movs	r3, #128	@ 0x80
 8003f0e:	01db      	lsls	r3, r3, #7
 8003f10:	4013      	ands	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003f14:	2013      	movs	r0, #19
 8003f16:	183b      	adds	r3, r7, r0
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	2142      	movs	r1, #66	@ 0x42
 8003f1c:	5c52      	ldrb	r2, [r2, r1]
 8003f1e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699a      	ldr	r2, [r3, #24]
 8003f26:	2380      	movs	r3, #128	@ 0x80
 8003f28:	021b      	lsls	r3, r3, #8
 8003f2a:	401a      	ands	r2, r3
 8003f2c:	2380      	movs	r3, #128	@ 0x80
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d126      	bne.n	8003f82 <I2C_IsErrorOccurred+0xda>
 8003f34:	697a      	ldr	r2, [r7, #20]
 8003f36:	2380      	movs	r3, #128	@ 0x80
 8003f38:	01db      	lsls	r3, r3, #7
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d021      	beq.n	8003f82 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003f3e:	183b      	adds	r3, r7, r0
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d01d      	beq.n	8003f82 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2180      	movs	r1, #128	@ 0x80
 8003f52:	01c9      	lsls	r1, r1, #7
 8003f54:	430a      	orrs	r2, r1
 8003f56:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003f58:	f7fe fae2 	bl	8002520 <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f60:	e00f      	b.n	8003f82 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003f62:	f7fe fadd 	bl	8002520 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b19      	cmp	r3, #25
 8003f6e:	d908      	bls.n	8003f82 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003f70:	6a3b      	ldr	r3, [r7, #32]
 8003f72:	2220      	movs	r2, #32
 8003f74:	4313      	orrs	r3, r2
 8003f76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003f78:	2327      	movs	r3, #39	@ 0x27
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	701a      	strb	r2, [r3, #0]

              break;
 8003f80:	e006      	b.n	8003f90 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b20      	cmp	r3, #32
 8003f8e:	d1e8      	bne.n	8003f62 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	2220      	movs	r2, #32
 8003f98:	4013      	ands	r3, r2
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	d004      	beq.n	8003fa8 <I2C_IsErrorOccurred+0x100>
 8003f9e:	2327      	movs	r3, #39	@ 0x27
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d09b      	beq.n	8003ee0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003fa8:	2327      	movs	r3, #39	@ 0x27
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d103      	bne.n	8003fba <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	2204      	movs	r2, #4
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003fc2:	2327      	movs	r3, #39	@ 0x27
 8003fc4:	18fb      	adds	r3, r7, r3
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	2380      	movs	r3, #128	@ 0x80
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	4013      	ands	r3, r2
 8003fda:	d00c      	beq.n	8003ff6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2280      	movs	r2, #128	@ 0x80
 8003fea:	0052      	lsls	r2, r2, #1
 8003fec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fee:	2327      	movs	r3, #39	@ 0x27
 8003ff0:	18fb      	adds	r3, r7, r3
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	2380      	movs	r3, #128	@ 0x80
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d00c      	beq.n	800401a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	2208      	movs	r2, #8
 8004004:	4313      	orrs	r3, r2
 8004006:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2280      	movs	r2, #128	@ 0x80
 800400e:	00d2      	lsls	r2, r2, #3
 8004010:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004012:	2327      	movs	r3, #39	@ 0x27
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2201      	movs	r2, #1
 8004018:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	2380      	movs	r3, #128	@ 0x80
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4013      	ands	r3, r2
 8004022:	d00c      	beq.n	800403e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	2202      	movs	r2, #2
 8004028:	4313      	orrs	r3, r2
 800402a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2280      	movs	r2, #128	@ 0x80
 8004032:	0092      	lsls	r2, r2, #2
 8004034:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004036:	2327      	movs	r3, #39	@ 0x27
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800403e:	2327      	movs	r3, #39	@ 0x27
 8004040:	18fb      	adds	r3, r7, r3
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d01d      	beq.n	8004084 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	0018      	movs	r0, r3
 800404c:	f7ff fd8a 	bl	8003b64 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	490e      	ldr	r1, [pc, #56]	@ (8004094 <I2C_IsErrorOccurred+0x1ec>)
 800405c:	400a      	ands	r2, r1
 800405e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	431a      	orrs	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2241      	movs	r2, #65	@ 0x41
 8004070:	2120      	movs	r1, #32
 8004072:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2242      	movs	r2, #66	@ 0x42
 8004078:	2100      	movs	r1, #0
 800407a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2240      	movs	r2, #64	@ 0x40
 8004080:	2100      	movs	r1, #0
 8004082:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004084:	2327      	movs	r3, #39	@ 0x27
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	781b      	ldrb	r3, [r3, #0]
}
 800408a:	0018      	movs	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	b00a      	add	sp, #40	@ 0x28
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	fe00e800 	.word	0xfe00e800

08004098 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	0008      	movs	r0, r1
 80040a2:	0011      	movs	r1, r2
 80040a4:	607b      	str	r3, [r7, #4]
 80040a6:	240a      	movs	r4, #10
 80040a8:	193b      	adds	r3, r7, r4
 80040aa:	1c02      	adds	r2, r0, #0
 80040ac:	801a      	strh	r2, [r3, #0]
 80040ae:	2009      	movs	r0, #9
 80040b0:	183b      	adds	r3, r7, r0
 80040b2:	1c0a      	adds	r2, r1, #0
 80040b4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040b6:	193b      	adds	r3, r7, r4
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	059b      	lsls	r3, r3, #22
 80040bc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040be:	183b      	adds	r3, r7, r0
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	0419      	lsls	r1, r3, #16
 80040c4:	23ff      	movs	r3, #255	@ 0xff
 80040c6:	041b      	lsls	r3, r3, #16
 80040c8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040ca:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d2:	4313      	orrs	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	085b      	lsrs	r3, r3, #1
 80040d8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040e2:	0d51      	lsrs	r1, r2, #21
 80040e4:	2280      	movs	r2, #128	@ 0x80
 80040e6:	00d2      	lsls	r2, r2, #3
 80040e8:	400a      	ands	r2, r1
 80040ea:	4907      	ldr	r1, [pc, #28]	@ (8004108 <I2C_TransferConfig+0x70>)
 80040ec:	430a      	orrs	r2, r1
 80040ee:	43d2      	mvns	r2, r2
 80040f0:	401a      	ands	r2, r3
 80040f2:	0011      	movs	r1, r2
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80040fe:	46c0      	nop			@ (mov r8, r8)
 8004100:	46bd      	mov	sp, r7
 8004102:	b007      	add	sp, #28
 8004104:	bd90      	pop	{r4, r7, pc}
 8004106:	46c0      	nop			@ (mov r8, r8)
 8004108:	03ff63ff 	.word	0x03ff63ff

0800410c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2241      	movs	r2, #65	@ 0x41
 800411a:	5c9b      	ldrb	r3, [r3, r2]
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b20      	cmp	r3, #32
 8004120:	d138      	bne.n	8004194 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2240      	movs	r2, #64	@ 0x40
 8004126:	5c9b      	ldrb	r3, [r3, r2]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d101      	bne.n	8004130 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800412c:	2302      	movs	r3, #2
 800412e:	e032      	b.n	8004196 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2240      	movs	r2, #64	@ 0x40
 8004134:	2101      	movs	r1, #1
 8004136:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2241      	movs	r2, #65	@ 0x41
 800413c:	2124      	movs	r1, #36	@ 0x24
 800413e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2101      	movs	r1, #1
 800414c:	438a      	bics	r2, r1
 800414e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4911      	ldr	r1, [pc, #68]	@ (80041a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800415c:	400a      	ands	r2, r1
 800415e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6819      	ldr	r1, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2101      	movs	r1, #1
 800417c:	430a      	orrs	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2241      	movs	r2, #65	@ 0x41
 8004184:	2120      	movs	r1, #32
 8004186:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2240      	movs	r2, #64	@ 0x40
 800418c:	2100      	movs	r1, #0
 800418e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	e000      	b.n	8004196 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004194:	2302      	movs	r3, #2
  }
}
 8004196:	0018      	movs	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	b002      	add	sp, #8
 800419c:	bd80      	pop	{r7, pc}
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	ffffefff 	.word	0xffffefff

080041a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2241      	movs	r2, #65	@ 0x41
 80041b2:	5c9b      	ldrb	r3, [r3, r2]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d139      	bne.n	800422e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2240      	movs	r2, #64	@ 0x40
 80041be:	5c9b      	ldrb	r3, [r3, r2]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e033      	b.n	8004230 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2240      	movs	r2, #64	@ 0x40
 80041cc:	2101      	movs	r1, #1
 80041ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2241      	movs	r2, #65	@ 0x41
 80041d4:	2124      	movs	r1, #36	@ 0x24
 80041d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2101      	movs	r1, #1
 80041e4:	438a      	bics	r2, r1
 80041e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a11      	ldr	r2, [pc, #68]	@ (8004238 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80041f4:	4013      	ands	r3, r2
 80041f6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	021b      	lsls	r3, r3, #8
 80041fc:	68fa      	ldr	r2, [r7, #12]
 80041fe:	4313      	orrs	r3, r2
 8004200:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2101      	movs	r1, #1
 8004216:	430a      	orrs	r2, r1
 8004218:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2241      	movs	r2, #65	@ 0x41
 800421e:	2120      	movs	r1, #32
 8004220:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2240      	movs	r2, #64	@ 0x40
 8004226:	2100      	movs	r1, #0
 8004228:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e000      	b.n	8004230 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800422e:	2302      	movs	r3, #2
  }
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	b004      	add	sp, #16
 8004236:	bd80      	pop	{r7, pc}
 8004238:	fffff0ff 	.word	0xfffff0ff

0800423c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800423c:	b5b0      	push	{r4, r5, r7, lr}
 800423e:	b08a      	sub	sp, #40	@ 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d102      	bne.n	8004250 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f000 fb6c 	bl	8004928 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004250:	4bc8      	ldr	r3, [pc, #800]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	220c      	movs	r2, #12
 8004256:	4013      	ands	r3, r2
 8004258:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800425a:	4bc6      	ldr	r3, [pc, #792]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	2380      	movs	r3, #128	@ 0x80
 8004260:	025b      	lsls	r3, r3, #9
 8004262:	4013      	ands	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2201      	movs	r2, #1
 800426c:	4013      	ands	r3, r2
 800426e:	d100      	bne.n	8004272 <HAL_RCC_OscConfig+0x36>
 8004270:	e07d      	b.n	800436e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	2b08      	cmp	r3, #8
 8004276:	d007      	beq.n	8004288 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	2b0c      	cmp	r3, #12
 800427c:	d112      	bne.n	80042a4 <HAL_RCC_OscConfig+0x68>
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	2380      	movs	r3, #128	@ 0x80
 8004282:	025b      	lsls	r3, r3, #9
 8004284:	429a      	cmp	r2, r3
 8004286:	d10d      	bne.n	80042a4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004288:	4bba      	ldr	r3, [pc, #744]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	029b      	lsls	r3, r3, #10
 8004290:	4013      	ands	r3, r2
 8004292:	d100      	bne.n	8004296 <HAL_RCC_OscConfig+0x5a>
 8004294:	e06a      	b.n	800436c <HAL_RCC_OscConfig+0x130>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d166      	bne.n	800436c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	f000 fb42 	bl	8004928 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	2380      	movs	r3, #128	@ 0x80
 80042aa:	025b      	lsls	r3, r3, #9
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d107      	bne.n	80042c0 <HAL_RCC_OscConfig+0x84>
 80042b0:	4bb0      	ldr	r3, [pc, #704]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	4baf      	ldr	r3, [pc, #700]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042b6:	2180      	movs	r1, #128	@ 0x80
 80042b8:	0249      	lsls	r1, r1, #9
 80042ba:	430a      	orrs	r2, r1
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	e027      	b.n	8004310 <HAL_RCC_OscConfig+0xd4>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	23a0      	movs	r3, #160	@ 0xa0
 80042c6:	02db      	lsls	r3, r3, #11
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d10e      	bne.n	80042ea <HAL_RCC_OscConfig+0xae>
 80042cc:	4ba9      	ldr	r3, [pc, #676]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4ba8      	ldr	r3, [pc, #672]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042d2:	2180      	movs	r1, #128	@ 0x80
 80042d4:	02c9      	lsls	r1, r1, #11
 80042d6:	430a      	orrs	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	4ba6      	ldr	r3, [pc, #664]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	4ba5      	ldr	r3, [pc, #660]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042e0:	2180      	movs	r1, #128	@ 0x80
 80042e2:	0249      	lsls	r1, r1, #9
 80042e4:	430a      	orrs	r2, r1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e012      	b.n	8004310 <HAL_RCC_OscConfig+0xd4>
 80042ea:	4ba2      	ldr	r3, [pc, #648]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	4ba1      	ldr	r3, [pc, #644]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042f0:	49a1      	ldr	r1, [pc, #644]	@ (8004578 <HAL_RCC_OscConfig+0x33c>)
 80042f2:	400a      	ands	r2, r1
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	4b9f      	ldr	r3, [pc, #636]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	2380      	movs	r3, #128	@ 0x80
 80042fc:	025b      	lsls	r3, r3, #9
 80042fe:	4013      	ands	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4b9b      	ldr	r3, [pc, #620]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4b9a      	ldr	r3, [pc, #616]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800430a:	499c      	ldr	r1, [pc, #624]	@ (800457c <HAL_RCC_OscConfig+0x340>)
 800430c:	400a      	ands	r2, r1
 800430e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d014      	beq.n	8004342 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004318:	f7fe f902 	bl	8002520 <HAL_GetTick>
 800431c:	0003      	movs	r3, r0
 800431e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004322:	f7fe f8fd 	bl	8002520 <HAL_GetTick>
 8004326:	0002      	movs	r2, r0
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b64      	cmp	r3, #100	@ 0x64
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e2f9      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004334:	4b8f      	ldr	r3, [pc, #572]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	2380      	movs	r3, #128	@ 0x80
 800433a:	029b      	lsls	r3, r3, #10
 800433c:	4013      	ands	r3, r2
 800433e:	d0f0      	beq.n	8004322 <HAL_RCC_OscConfig+0xe6>
 8004340:	e015      	b.n	800436e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004342:	f7fe f8ed 	bl	8002520 <HAL_GetTick>
 8004346:	0003      	movs	r3, r0
 8004348:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800434c:	f7fe f8e8 	bl	8002520 <HAL_GetTick>
 8004350:	0002      	movs	r2, r0
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b64      	cmp	r3, #100	@ 0x64
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e2e4      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800435e:	4b85      	ldr	r3, [pc, #532]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	2380      	movs	r3, #128	@ 0x80
 8004364:	029b      	lsls	r3, r3, #10
 8004366:	4013      	ands	r3, r2
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x110>
 800436a:	e000      	b.n	800436e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800436c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2202      	movs	r2, #2
 8004374:	4013      	ands	r3, r2
 8004376:	d100      	bne.n	800437a <HAL_RCC_OscConfig+0x13e>
 8004378:	e099      	b.n	80044ae <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	2220      	movs	r2, #32
 8004384:	4013      	ands	r3, r2
 8004386:	d009      	beq.n	800439c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004388:	4b7a      	ldr	r3, [pc, #488]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	4b79      	ldr	r3, [pc, #484]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800438e:	2120      	movs	r1, #32
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	2220      	movs	r2, #32
 8004398:	4393      	bics	r3, r2
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	2b04      	cmp	r3, #4
 80043a0:	d005      	beq.n	80043ae <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	2b0c      	cmp	r3, #12
 80043a6:	d13e      	bne.n	8004426 <HAL_RCC_OscConfig+0x1ea>
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d13b      	bne.n	8004426 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80043ae:	4b71      	ldr	r3, [pc, #452]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2204      	movs	r2, #4
 80043b4:	4013      	ands	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_RCC_OscConfig+0x186>
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e2b2      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c2:	4b6c      	ldr	r3, [pc, #432]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004580 <HAL_RCC_OscConfig+0x344>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	021a      	lsls	r2, r3, #8
 80043d2:	4b68      	ldr	r3, [pc, #416]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043d4:	430a      	orrs	r2, r1
 80043d6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80043d8:	4b66      	ldr	r3, [pc, #408]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2209      	movs	r2, #9
 80043de:	4393      	bics	r3, r2
 80043e0:	0019      	movs	r1, r3
 80043e2:	4b64      	ldr	r3, [pc, #400]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043e6:	430a      	orrs	r2, r1
 80043e8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043ea:	f000 fbeb 	bl	8004bc4 <HAL_RCC_GetSysClockFreq>
 80043ee:	0001      	movs	r1, r0
 80043f0:	4b60      	ldr	r3, [pc, #384]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	220f      	movs	r2, #15
 80043f8:	4013      	ands	r3, r2
 80043fa:	4a62      	ldr	r2, [pc, #392]	@ (8004584 <HAL_RCC_OscConfig+0x348>)
 80043fc:	5cd3      	ldrb	r3, [r2, r3]
 80043fe:	000a      	movs	r2, r1
 8004400:	40da      	lsrs	r2, r3
 8004402:	4b61      	ldr	r3, [pc, #388]	@ (8004588 <HAL_RCC_OscConfig+0x34c>)
 8004404:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004406:	4b61      	ldr	r3, [pc, #388]	@ (800458c <HAL_RCC_OscConfig+0x350>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2513      	movs	r5, #19
 800440c:	197c      	adds	r4, r7, r5
 800440e:	0018      	movs	r0, r3
 8004410:	f7fe f840 	bl	8002494 <HAL_InitTick>
 8004414:	0003      	movs	r3, r0
 8004416:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004418:	197b      	adds	r3, r7, r5
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d046      	beq.n	80044ae <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004420:	197b      	adds	r3, r7, r5
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	e280      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	2b00      	cmp	r3, #0
 800442a:	d027      	beq.n	800447c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800442c:	4b51      	ldr	r3, [pc, #324]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2209      	movs	r2, #9
 8004432:	4393      	bics	r3, r2
 8004434:	0019      	movs	r1, r3
 8004436:	4b4f      	ldr	r3, [pc, #316]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443a:	430a      	orrs	r2, r1
 800443c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443e:	f7fe f86f 	bl	8002520 <HAL_GetTick>
 8004442:	0003      	movs	r3, r0
 8004444:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004448:	f7fe f86a 	bl	8002520 <HAL_GetTick>
 800444c:	0002      	movs	r2, r0
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e266      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800445a:	4b46      	ldr	r3, [pc, #280]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2204      	movs	r2, #4
 8004460:	4013      	ands	r3, r2
 8004462:	d0f1      	beq.n	8004448 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004464:	4b43      	ldr	r3, [pc, #268]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	4a45      	ldr	r2, [pc, #276]	@ (8004580 <HAL_RCC_OscConfig+0x344>)
 800446a:	4013      	ands	r3, r2
 800446c:	0019      	movs	r1, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	021a      	lsls	r2, r3, #8
 8004474:	4b3f      	ldr	r3, [pc, #252]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004476:	430a      	orrs	r2, r1
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	e018      	b.n	80044ae <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800447c:	4b3d      	ldr	r3, [pc, #244]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4b3c      	ldr	r3, [pc, #240]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004482:	2101      	movs	r1, #1
 8004484:	438a      	bics	r2, r1
 8004486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004488:	f7fe f84a 	bl	8002520 <HAL_GetTick>
 800448c:	0003      	movs	r3, r0
 800448e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004490:	e008      	b.n	80044a4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004492:	f7fe f845 	bl	8002520 <HAL_GetTick>
 8004496:	0002      	movs	r2, r0
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e241      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044a4:	4b33      	ldr	r3, [pc, #204]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2204      	movs	r2, #4
 80044aa:	4013      	ands	r3, r2
 80044ac:	d1f1      	bne.n	8004492 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2210      	movs	r2, #16
 80044b4:	4013      	ands	r3, r2
 80044b6:	d100      	bne.n	80044ba <HAL_RCC_OscConfig+0x27e>
 80044b8:	e0a1      	b.n	80045fe <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d140      	bne.n	8004542 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	2380      	movs	r3, #128	@ 0x80
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4013      	ands	r3, r2
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_OscConfig+0x29c>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d101      	bne.n	80044d8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e227      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044d8:	4b26      	ldr	r3, [pc, #152]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4a2c      	ldr	r2, [pc, #176]	@ (8004590 <HAL_RCC_OscConfig+0x354>)
 80044de:	4013      	ands	r3, r2
 80044e0:	0019      	movs	r1, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1a      	ldr	r2, [r3, #32]
 80044e6:	4b23      	ldr	r3, [pc, #140]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044e8:	430a      	orrs	r2, r1
 80044ea:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044ec:	4b21      	ldr	r3, [pc, #132]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	0a19      	lsrs	r1, r3, #8
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	061a      	lsls	r2, r3, #24
 80044fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 80044fc:	430a      	orrs	r2, r1
 80044fe:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	0b5b      	lsrs	r3, r3, #13
 8004506:	3301      	adds	r3, #1
 8004508:	2280      	movs	r2, #128	@ 0x80
 800450a:	0212      	lsls	r2, r2, #8
 800450c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800450e:	4b19      	ldr	r3, [pc, #100]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	210f      	movs	r1, #15
 8004516:	400b      	ands	r3, r1
 8004518:	491a      	ldr	r1, [pc, #104]	@ (8004584 <HAL_RCC_OscConfig+0x348>)
 800451a:	5ccb      	ldrb	r3, [r1, r3]
 800451c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800451e:	4b1a      	ldr	r3, [pc, #104]	@ (8004588 <HAL_RCC_OscConfig+0x34c>)
 8004520:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004522:	4b1a      	ldr	r3, [pc, #104]	@ (800458c <HAL_RCC_OscConfig+0x350>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2513      	movs	r5, #19
 8004528:	197c      	adds	r4, r7, r5
 800452a:	0018      	movs	r0, r3
 800452c:	f7fd ffb2 	bl	8002494 <HAL_InitTick>
 8004530:	0003      	movs	r3, r0
 8004532:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004534:	197b      	adds	r3, r7, r5
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d060      	beq.n	80045fe <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800453c:	197b      	adds	r3, r7, r5
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	e1f2      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d03f      	beq.n	80045ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800454a:	4b0a      	ldr	r3, [pc, #40]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	4b09      	ldr	r3, [pc, #36]	@ (8004574 <HAL_RCC_OscConfig+0x338>)
 8004550:	2180      	movs	r1, #128	@ 0x80
 8004552:	0049      	lsls	r1, r1, #1
 8004554:	430a      	orrs	r2, r1
 8004556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004558:	f7fd ffe2 	bl	8002520 <HAL_GetTick>
 800455c:	0003      	movs	r3, r0
 800455e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004560:	e018      	b.n	8004594 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004562:	f7fd ffdd 	bl	8002520 <HAL_GetTick>
 8004566:	0002      	movs	r2, r0
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d911      	bls.n	8004594 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e1d9      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
 8004574:	40021000 	.word	0x40021000
 8004578:	fffeffff 	.word	0xfffeffff
 800457c:	fffbffff 	.word	0xfffbffff
 8004580:	ffffe0ff 	.word	0xffffe0ff
 8004584:	08006cfc 	.word	0x08006cfc
 8004588:	20000000 	.word	0x20000000
 800458c:	20000004 	.word	0x20000004
 8004590:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004594:	4bc9      	ldr	r3, [pc, #804]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	2380      	movs	r3, #128	@ 0x80
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4013      	ands	r3, r2
 800459e:	d0e0      	beq.n	8004562 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a0:	4bc6      	ldr	r3, [pc, #792]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	4ac6      	ldr	r2, [pc, #792]	@ (80048c0 <HAL_RCC_OscConfig+0x684>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	0019      	movs	r1, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1a      	ldr	r2, [r3, #32]
 80045ae:	4bc3      	ldr	r3, [pc, #780]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045b0:	430a      	orrs	r2, r1
 80045b2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045b4:	4bc1      	ldr	r3, [pc, #772]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	0a19      	lsrs	r1, r3, #8
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	061a      	lsls	r2, r3, #24
 80045c2:	4bbe      	ldr	r3, [pc, #760]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045c4:	430a      	orrs	r2, r1
 80045c6:	605a      	str	r2, [r3, #4]
 80045c8:	e019      	b.n	80045fe <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045ca:	4bbc      	ldr	r3, [pc, #752]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	4bbb      	ldr	r3, [pc, #748]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045d0:	49bc      	ldr	r1, [pc, #752]	@ (80048c4 <HAL_RCC_OscConfig+0x688>)
 80045d2:	400a      	ands	r2, r1
 80045d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fd ffa3 	bl	8002520 <HAL_GetTick>
 80045da:	0003      	movs	r3, r0
 80045dc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045e0:	f7fd ff9e 	bl	8002520 <HAL_GetTick>
 80045e4:	0002      	movs	r2, r0
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e19a      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80045f2:	4bb2      	ldr	r3, [pc, #712]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	2380      	movs	r3, #128	@ 0x80
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4013      	ands	r3, r2
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2208      	movs	r2, #8
 8004604:	4013      	ands	r3, r2
 8004606:	d036      	beq.n	8004676 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d019      	beq.n	8004644 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004610:	4baa      	ldr	r3, [pc, #680]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004612:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004614:	4ba9      	ldr	r3, [pc, #676]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004616:	2101      	movs	r1, #1
 8004618:	430a      	orrs	r2, r1
 800461a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800461c:	f7fd ff80 	bl	8002520 <HAL_GetTick>
 8004620:	0003      	movs	r3, r0
 8004622:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004626:	f7fd ff7b 	bl	8002520 <HAL_GetTick>
 800462a:	0002      	movs	r2, r0
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e177      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004638:	4ba0      	ldr	r3, [pc, #640]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800463a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800463c:	2202      	movs	r2, #2
 800463e:	4013      	ands	r3, r2
 8004640:	d0f1      	beq.n	8004626 <HAL_RCC_OscConfig+0x3ea>
 8004642:	e018      	b.n	8004676 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004644:	4b9d      	ldr	r3, [pc, #628]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004646:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004648:	4b9c      	ldr	r3, [pc, #624]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800464a:	2101      	movs	r1, #1
 800464c:	438a      	bics	r2, r1
 800464e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004650:	f7fd ff66 	bl	8002520 <HAL_GetTick>
 8004654:	0003      	movs	r3, r0
 8004656:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004658:	e008      	b.n	800466c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800465a:	f7fd ff61 	bl	8002520 <HAL_GetTick>
 800465e:	0002      	movs	r2, r0
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e15d      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800466c:	4b93      	ldr	r3, [pc, #588]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800466e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004670:	2202      	movs	r2, #2
 8004672:	4013      	ands	r3, r2
 8004674:	d1f1      	bne.n	800465a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2204      	movs	r2, #4
 800467c:	4013      	ands	r3, r2
 800467e:	d100      	bne.n	8004682 <HAL_RCC_OscConfig+0x446>
 8004680:	e0ae      	b.n	80047e0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004682:	2023      	movs	r0, #35	@ 0x23
 8004684:	183b      	adds	r3, r7, r0
 8004686:	2200      	movs	r2, #0
 8004688:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468a:	4b8c      	ldr	r3, [pc, #560]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800468c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800468e:	2380      	movs	r3, #128	@ 0x80
 8004690:	055b      	lsls	r3, r3, #21
 8004692:	4013      	ands	r3, r2
 8004694:	d109      	bne.n	80046aa <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004696:	4b89      	ldr	r3, [pc, #548]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004698:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800469a:	4b88      	ldr	r3, [pc, #544]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800469c:	2180      	movs	r1, #128	@ 0x80
 800469e:	0549      	lsls	r1, r1, #21
 80046a0:	430a      	orrs	r2, r1
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80046a4:	183b      	adds	r3, r7, r0
 80046a6:	2201      	movs	r2, #1
 80046a8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046aa:	4b87      	ldr	r3, [pc, #540]	@ (80048c8 <HAL_RCC_OscConfig+0x68c>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	2380      	movs	r3, #128	@ 0x80
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	4013      	ands	r3, r2
 80046b4:	d11a      	bne.n	80046ec <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046b6:	4b84      	ldr	r3, [pc, #528]	@ (80048c8 <HAL_RCC_OscConfig+0x68c>)
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	4b83      	ldr	r3, [pc, #524]	@ (80048c8 <HAL_RCC_OscConfig+0x68c>)
 80046bc:	2180      	movs	r1, #128	@ 0x80
 80046be:	0049      	lsls	r1, r1, #1
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046c4:	f7fd ff2c 	bl	8002520 <HAL_GetTick>
 80046c8:	0003      	movs	r3, r0
 80046ca:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ce:	f7fd ff27 	bl	8002520 <HAL_GetTick>
 80046d2:	0002      	movs	r2, r0
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b64      	cmp	r3, #100	@ 0x64
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e123      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	4b79      	ldr	r3, [pc, #484]	@ (80048c8 <HAL_RCC_OscConfig+0x68c>)
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	2380      	movs	r3, #128	@ 0x80
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4013      	ands	r3, r2
 80046ea:	d0f0      	beq.n	80046ce <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	2380      	movs	r3, #128	@ 0x80
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d107      	bne.n	8004708 <HAL_RCC_OscConfig+0x4cc>
 80046f8:	4b70      	ldr	r3, [pc, #448]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80046fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80046fc:	4b6f      	ldr	r3, [pc, #444]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80046fe:	2180      	movs	r1, #128	@ 0x80
 8004700:	0049      	lsls	r1, r1, #1
 8004702:	430a      	orrs	r2, r1
 8004704:	651a      	str	r2, [r3, #80]	@ 0x50
 8004706:	e031      	b.n	800476c <HAL_RCC_OscConfig+0x530>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10c      	bne.n	800472a <HAL_RCC_OscConfig+0x4ee>
 8004710:	4b6a      	ldr	r3, [pc, #424]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004712:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004714:	4b69      	ldr	r3, [pc, #420]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004716:	496b      	ldr	r1, [pc, #428]	@ (80048c4 <HAL_RCC_OscConfig+0x688>)
 8004718:	400a      	ands	r2, r1
 800471a:	651a      	str	r2, [r3, #80]	@ 0x50
 800471c:	4b67      	ldr	r3, [pc, #412]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800471e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004720:	4b66      	ldr	r3, [pc, #408]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004722:	496a      	ldr	r1, [pc, #424]	@ (80048cc <HAL_RCC_OscConfig+0x690>)
 8004724:	400a      	ands	r2, r1
 8004726:	651a      	str	r2, [r3, #80]	@ 0x50
 8004728:	e020      	b.n	800476c <HAL_RCC_OscConfig+0x530>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	23a0      	movs	r3, #160	@ 0xa0
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	429a      	cmp	r2, r3
 8004734:	d10e      	bne.n	8004754 <HAL_RCC_OscConfig+0x518>
 8004736:	4b61      	ldr	r3, [pc, #388]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004738:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800473a:	4b60      	ldr	r3, [pc, #384]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800473c:	2180      	movs	r1, #128	@ 0x80
 800473e:	00c9      	lsls	r1, r1, #3
 8004740:	430a      	orrs	r2, r1
 8004742:	651a      	str	r2, [r3, #80]	@ 0x50
 8004744:	4b5d      	ldr	r3, [pc, #372]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004746:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004748:	4b5c      	ldr	r3, [pc, #368]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800474a:	2180      	movs	r1, #128	@ 0x80
 800474c:	0049      	lsls	r1, r1, #1
 800474e:	430a      	orrs	r2, r1
 8004750:	651a      	str	r2, [r3, #80]	@ 0x50
 8004752:	e00b      	b.n	800476c <HAL_RCC_OscConfig+0x530>
 8004754:	4b59      	ldr	r3, [pc, #356]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004756:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004758:	4b58      	ldr	r3, [pc, #352]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800475a:	495a      	ldr	r1, [pc, #360]	@ (80048c4 <HAL_RCC_OscConfig+0x688>)
 800475c:	400a      	ands	r2, r1
 800475e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004760:	4b56      	ldr	r3, [pc, #344]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004762:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004764:	4b55      	ldr	r3, [pc, #340]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004766:	4959      	ldr	r1, [pc, #356]	@ (80048cc <HAL_RCC_OscConfig+0x690>)
 8004768:	400a      	ands	r2, r1
 800476a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d015      	beq.n	80047a0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004774:	f7fd fed4 	bl	8002520 <HAL_GetTick>
 8004778:	0003      	movs	r3, r0
 800477a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800477c:	e009      	b.n	8004792 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800477e:	f7fd fecf 	bl	8002520 <HAL_GetTick>
 8004782:	0002      	movs	r2, r0
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	4a51      	ldr	r2, [pc, #324]	@ (80048d0 <HAL_RCC_OscConfig+0x694>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e0ca      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004792:	4b4a      	ldr	r3, [pc, #296]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004794:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	4013      	ands	r3, r2
 800479c:	d0ef      	beq.n	800477e <HAL_RCC_OscConfig+0x542>
 800479e:	e014      	b.n	80047ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a0:	f7fd febe 	bl	8002520 <HAL_GetTick>
 80047a4:	0003      	movs	r3, r0
 80047a6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047a8:	e009      	b.n	80047be <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047aa:	f7fd feb9 	bl	8002520 <HAL_GetTick>
 80047ae:	0002      	movs	r2, r0
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	4a46      	ldr	r2, [pc, #280]	@ (80048d0 <HAL_RCC_OscConfig+0x694>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e0b4      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047be:	4b3f      	ldr	r3, [pc, #252]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80047c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047c2:	2380      	movs	r3, #128	@ 0x80
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	4013      	ands	r3, r2
 80047c8:	d1ef      	bne.n	80047aa <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047ca:	2323      	movs	r3, #35	@ 0x23
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d105      	bne.n	80047e0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d4:	4b39      	ldr	r3, [pc, #228]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80047d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d8:	4b38      	ldr	r3, [pc, #224]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80047da:	493e      	ldr	r1, [pc, #248]	@ (80048d4 <HAL_RCC_OscConfig+0x698>)
 80047dc:	400a      	ands	r2, r1
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d100      	bne.n	80047ea <HAL_RCC_OscConfig+0x5ae>
 80047e8:	e09d      	b.n	8004926 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	2b0c      	cmp	r3, #12
 80047ee:	d100      	bne.n	80047f2 <HAL_RCC_OscConfig+0x5b6>
 80047f0:	e076      	b.n	80048e0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d145      	bne.n	8004886 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fa:	4b30      	ldr	r3, [pc, #192]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	4b2f      	ldr	r3, [pc, #188]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004800:	4935      	ldr	r1, [pc, #212]	@ (80048d8 <HAL_RCC_OscConfig+0x69c>)
 8004802:	400a      	ands	r2, r1
 8004804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004806:	f7fd fe8b 	bl	8002520 <HAL_GetTick>
 800480a:	0003      	movs	r3, r0
 800480c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004810:	f7fd fe86 	bl	8002520 <HAL_GetTick>
 8004814:	0002      	movs	r2, r0
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e082      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004822:	4b26      	ldr	r3, [pc, #152]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	2380      	movs	r3, #128	@ 0x80
 8004828:	049b      	lsls	r3, r3, #18
 800482a:	4013      	ands	r3, r2
 800482c:	d1f0      	bne.n	8004810 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800482e:	4b23      	ldr	r3, [pc, #140]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	4a2a      	ldr	r2, [pc, #168]	@ (80048dc <HAL_RCC_OscConfig+0x6a0>)
 8004834:	4013      	ands	r3, r2
 8004836:	0019      	movs	r1, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004846:	431a      	orrs	r2, r3
 8004848:	4b1c      	ldr	r3, [pc, #112]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800484a:	430a      	orrs	r2, r1
 800484c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800484e:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	4b1a      	ldr	r3, [pc, #104]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004854:	2180      	movs	r1, #128	@ 0x80
 8004856:	0449      	lsls	r1, r1, #17
 8004858:	430a      	orrs	r2, r1
 800485a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485c:	f7fd fe60 	bl	8002520 <HAL_GetTick>
 8004860:	0003      	movs	r3, r0
 8004862:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004866:	f7fd fe5b 	bl	8002520 <HAL_GetTick>
 800486a:	0002      	movs	r2, r0
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e057      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004878:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	2380      	movs	r3, #128	@ 0x80
 800487e:	049b      	lsls	r3, r3, #18
 8004880:	4013      	ands	r3, r2
 8004882:	d0f0      	beq.n	8004866 <HAL_RCC_OscConfig+0x62a>
 8004884:	e04f      	b.n	8004926 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004886:	4b0d      	ldr	r3, [pc, #52]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 800488c:	4912      	ldr	r1, [pc, #72]	@ (80048d8 <HAL_RCC_OscConfig+0x69c>)
 800488e:	400a      	ands	r2, r1
 8004890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004892:	f7fd fe45 	bl	8002520 <HAL_GetTick>
 8004896:	0003      	movs	r3, r0
 8004898:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800489a:	e008      	b.n	80048ae <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800489c:	f7fd fe40 	bl	8002520 <HAL_GetTick>
 80048a0:	0002      	movs	r2, r0
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e03c      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80048ae:	4b03      	ldr	r3, [pc, #12]	@ (80048bc <HAL_RCC_OscConfig+0x680>)
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	2380      	movs	r3, #128	@ 0x80
 80048b4:	049b      	lsls	r3, r3, #18
 80048b6:	4013      	ands	r3, r2
 80048b8:	d1f0      	bne.n	800489c <HAL_RCC_OscConfig+0x660>
 80048ba:	e034      	b.n	8004926 <HAL_RCC_OscConfig+0x6ea>
 80048bc:	40021000 	.word	0x40021000
 80048c0:	ffff1fff 	.word	0xffff1fff
 80048c4:	fffffeff 	.word	0xfffffeff
 80048c8:	40007000 	.word	0x40007000
 80048cc:	fffffbff 	.word	0xfffffbff
 80048d0:	00001388 	.word	0x00001388
 80048d4:	efffffff 	.word	0xefffffff
 80048d8:	feffffff 	.word	0xfeffffff
 80048dc:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e01d      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048ec:	4b10      	ldr	r3, [pc, #64]	@ (8004930 <HAL_RCC_OscConfig+0x6f4>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	2380      	movs	r3, #128	@ 0x80
 80048f6:	025b      	lsls	r3, r3, #9
 80048f8:	401a      	ands	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fe:	429a      	cmp	r2, r3
 8004900:	d10f      	bne.n	8004922 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	23f0      	movs	r3, #240	@ 0xf0
 8004906:	039b      	lsls	r3, r3, #14
 8004908:	401a      	ands	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490e:	429a      	cmp	r2, r3
 8004910:	d107      	bne.n	8004922 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	23c0      	movs	r3, #192	@ 0xc0
 8004916:	041b      	lsls	r3, r3, #16
 8004918:	401a      	ands	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800491e:	429a      	cmp	r2, r3
 8004920:	d001      	beq.n	8004926 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	0018      	movs	r0, r3
 800492a:	46bd      	mov	sp, r7
 800492c:	b00a      	add	sp, #40	@ 0x28
 800492e:	bdb0      	pop	{r4, r5, r7, pc}
 8004930:	40021000 	.word	0x40021000

08004934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004934:	b5b0      	push	{r4, r5, r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e128      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004948:	4b96      	ldr	r3, [pc, #600]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2201      	movs	r2, #1
 800494e:	4013      	ands	r3, r2
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d91e      	bls.n	8004994 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b93      	ldr	r3, [pc, #588]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2201      	movs	r2, #1
 800495c:	4393      	bics	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	4b90      	ldr	r3, [pc, #576]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004968:	f7fd fdda 	bl	8002520 <HAL_GetTick>
 800496c:	0003      	movs	r3, r0
 800496e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004970:	e009      	b.n	8004986 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004972:	f7fd fdd5 	bl	8002520 <HAL_GetTick>
 8004976:	0002      	movs	r2, r0
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	4a8a      	ldr	r2, [pc, #552]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e109      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004986:	4b87      	ldr	r3, [pc, #540]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2201      	movs	r2, #1
 800498c:	4013      	ands	r3, r2
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d1ee      	bne.n	8004972 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2202      	movs	r2, #2
 800499a:	4013      	ands	r3, r2
 800499c:	d009      	beq.n	80049b2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499e:	4b83      	ldr	r3, [pc, #524]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	22f0      	movs	r2, #240	@ 0xf0
 80049a4:	4393      	bics	r3, r2
 80049a6:	0019      	movs	r1, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689a      	ldr	r2, [r3, #8]
 80049ac:	4b7f      	ldr	r3, [pc, #508]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 80049ae:	430a      	orrs	r2, r1
 80049b0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2201      	movs	r2, #1
 80049b8:	4013      	ands	r3, r2
 80049ba:	d100      	bne.n	80049be <HAL_RCC_ClockConfig+0x8a>
 80049bc:	e089      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d107      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049c6:	4b79      	ldr	r3, [pc, #484]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	2380      	movs	r3, #128	@ 0x80
 80049cc:	029b      	lsls	r3, r3, #10
 80049ce:	4013      	ands	r3, r2
 80049d0:	d120      	bne.n	8004a14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e0e1      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b03      	cmp	r3, #3
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049de:	4b73      	ldr	r3, [pc, #460]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	049b      	lsls	r3, r3, #18
 80049e6:	4013      	ands	r3, r2
 80049e8:	d114      	bne.n	8004a14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e0d5      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d106      	bne.n	8004a04 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049f6:	4b6d      	ldr	r3, [pc, #436]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2204      	movs	r2, #4
 80049fc:	4013      	ands	r3, r2
 80049fe:	d109      	bne.n	8004a14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e0ca      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a04:	4b69      	ldr	r3, [pc, #420]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	2380      	movs	r3, #128	@ 0x80
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	d101      	bne.n	8004a14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0c2      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a14:	4b65      	ldr	r3, [pc, #404]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2203      	movs	r2, #3
 8004a1a:	4393      	bics	r3, r2
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	4b62      	ldr	r3, [pc, #392]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004a24:	430a      	orrs	r2, r1
 8004a26:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a28:	f7fd fd7a 	bl	8002520 <HAL_GetTick>
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d111      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a38:	e009      	b.n	8004a4e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a3a:	f7fd fd71 	bl	8002520 <HAL_GetTick>
 8004a3e:	0002      	movs	r2, r0
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	4a58      	ldr	r2, [pc, #352]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e0a5      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a4e:	4b57      	ldr	r3, [pc, #348]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	220c      	movs	r2, #12
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b08      	cmp	r3, #8
 8004a58:	d1ef      	bne.n	8004a3a <HAL_RCC_ClockConfig+0x106>
 8004a5a:	e03a      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2b03      	cmp	r3, #3
 8004a62:	d111      	bne.n	8004a88 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a64:	e009      	b.n	8004a7a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a66:	f7fd fd5b 	bl	8002520 <HAL_GetTick>
 8004a6a:	0002      	movs	r2, r0
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	4a4d      	ldr	r2, [pc, #308]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e08f      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a7a:	4b4c      	ldr	r3, [pc, #304]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	220c      	movs	r2, #12
 8004a80:	4013      	ands	r3, r2
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d1ef      	bne.n	8004a66 <HAL_RCC_ClockConfig+0x132>
 8004a86:	e024      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d11b      	bne.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a90:	e009      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a92:	f7fd fd45 	bl	8002520 <HAL_GetTick>
 8004a96:	0002      	movs	r2, r0
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	4a42      	ldr	r2, [pc, #264]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e079      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aa6:	4b41      	ldr	r3, [pc, #260]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	220c      	movs	r2, #12
 8004aac:	4013      	ands	r3, r2
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d1ef      	bne.n	8004a92 <HAL_RCC_ClockConfig+0x15e>
 8004ab2:	e00e      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab4:	f7fd fd34 	bl	8002520 <HAL_GetTick>
 8004ab8:	0002      	movs	r2, r0
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	4a3a      	ldr	r2, [pc, #232]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e068      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ac8:	4b38      	ldr	r3, [pc, #224]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	220c      	movs	r2, #12
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d1f0      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad2:	4b34      	ldr	r3, [pc, #208]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4013      	ands	r3, r2
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d21e      	bcs.n	8004b1e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae0:	4b30      	ldr	r3, [pc, #192]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	4393      	bics	r3, r2
 8004ae8:	0019      	movs	r1, r3
 8004aea:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004af2:	f7fd fd15 	bl	8002520 <HAL_GetTick>
 8004af6:	0003      	movs	r3, r0
 8004af8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afa:	e009      	b.n	8004b10 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004afc:	f7fd fd10 	bl	8002520 <HAL_GetTick>
 8004b00:	0002      	movs	r2, r0
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	4a28      	ldr	r2, [pc, #160]	@ (8004ba8 <HAL_RCC_ClockConfig+0x274>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e044      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b10:	4b24      	ldr	r3, [pc, #144]	@ (8004ba4 <HAL_RCC_ClockConfig+0x270>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2201      	movs	r2, #1
 8004b16:	4013      	ands	r3, r2
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d1ee      	bne.n	8004afc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2204      	movs	r2, #4
 8004b24:	4013      	ands	r3, r2
 8004b26:	d009      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b28:	4b20      	ldr	r3, [pc, #128]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	4a20      	ldr	r2, [pc, #128]	@ (8004bb0 <HAL_RCC_ClockConfig+0x27c>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	0019      	movs	r1, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	4b1d      	ldr	r3, [pc, #116]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2208      	movs	r2, #8
 8004b42:	4013      	ands	r3, r2
 8004b44:	d00a      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b46:	4b19      	ldr	r3, [pc, #100]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb4 <HAL_RCC_ClockConfig+0x280>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	0019      	movs	r1, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	00da      	lsls	r2, r3, #3
 8004b56:	4b15      	ldr	r3, [pc, #84]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b5c:	f000 f832 	bl	8004bc4 <HAL_RCC_GetSysClockFreq>
 8004b60:	0001      	movs	r1, r0
 8004b62:	4b12      	ldr	r3, [pc, #72]	@ (8004bac <HAL_RCC_ClockConfig+0x278>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	091b      	lsrs	r3, r3, #4
 8004b68:	220f      	movs	r2, #15
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	4a12      	ldr	r2, [pc, #72]	@ (8004bb8 <HAL_RCC_ClockConfig+0x284>)
 8004b6e:	5cd3      	ldrb	r3, [r2, r3]
 8004b70:	000a      	movs	r2, r1
 8004b72:	40da      	lsrs	r2, r3
 8004b74:	4b11      	ldr	r3, [pc, #68]	@ (8004bbc <HAL_RCC_ClockConfig+0x288>)
 8004b76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b78:	4b11      	ldr	r3, [pc, #68]	@ (8004bc0 <HAL_RCC_ClockConfig+0x28c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	250b      	movs	r5, #11
 8004b7e:	197c      	adds	r4, r7, r5
 8004b80:	0018      	movs	r0, r3
 8004b82:	f7fd fc87 	bl	8002494 <HAL_InitTick>
 8004b86:	0003      	movs	r3, r0
 8004b88:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004b8a:	197b      	adds	r3, r7, r5
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004b92:	197b      	adds	r3, r7, r5
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	e000      	b.n	8004b9a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b004      	add	sp, #16
 8004ba0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
 8004ba4:	40022000 	.word	0x40022000
 8004ba8:	00001388 	.word	0x00001388
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	fffff8ff 	.word	0xfffff8ff
 8004bb4:	ffffc7ff 	.word	0xffffc7ff
 8004bb8:	08006cfc 	.word	0x08006cfc
 8004bbc:	20000000 	.word	0x20000000
 8004bc0:	20000004 	.word	0x20000004

08004bc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004bca:	4b3c      	ldr	r3, [pc, #240]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	220c      	movs	r2, #12
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	2b0c      	cmp	r3, #12
 8004bd8:	d013      	beq.n	8004c02 <HAL_RCC_GetSysClockFreq+0x3e>
 8004bda:	d85c      	bhi.n	8004c96 <HAL_RCC_GetSysClockFreq+0xd2>
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d002      	beq.n	8004be6 <HAL_RCC_GetSysClockFreq+0x22>
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d00b      	beq.n	8004bfc <HAL_RCC_GetSysClockFreq+0x38>
 8004be4:	e057      	b.n	8004c96 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004be6:	4b35      	ldr	r3, [pc, #212]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2210      	movs	r2, #16
 8004bec:	4013      	ands	r3, r2
 8004bee:	d002      	beq.n	8004bf6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004bf0:	4b33      	ldr	r3, [pc, #204]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004bf2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004bf4:	e05d      	b.n	8004cb2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004bf6:	4b33      	ldr	r3, [pc, #204]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004bf8:	613b      	str	r3, [r7, #16]
      break;
 8004bfa:	e05a      	b.n	8004cb2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bfc:	4b32      	ldr	r3, [pc, #200]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004bfe:	613b      	str	r3, [r7, #16]
      break;
 8004c00:	e057      	b.n	8004cb2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	0c9b      	lsrs	r3, r3, #18
 8004c06:	220f      	movs	r2, #15
 8004c08:	4013      	ands	r3, r2
 8004c0a:	4a30      	ldr	r2, [pc, #192]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x108>)
 8004c0c:	5cd3      	ldrb	r3, [r2, r3]
 8004c0e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	0d9b      	lsrs	r3, r3, #22
 8004c14:	2203      	movs	r2, #3
 8004c16:	4013      	ands	r3, r2
 8004c18:	3301      	adds	r3, #1
 8004c1a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c1c:	4b27      	ldr	r3, [pc, #156]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	025b      	lsls	r3, r3, #9
 8004c24:	4013      	ands	r3, r2
 8004c26:	d00f      	beq.n	8004c48 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004c28:	68b9      	ldr	r1, [r7, #8]
 8004c2a:	000a      	movs	r2, r1
 8004c2c:	0152      	lsls	r2, r2, #5
 8004c2e:	1a52      	subs	r2, r2, r1
 8004c30:	0193      	lsls	r3, r2, #6
 8004c32:	1a9b      	subs	r3, r3, r2
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	185b      	adds	r3, r3, r1
 8004c38:	025b      	lsls	r3, r3, #9
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f7fb fa6d 	bl	800011c <__udivsi3>
 8004c42:	0003      	movs	r3, r0
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	e023      	b.n	8004c90 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004c48:	4b1c      	ldr	r3, [pc, #112]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2210      	movs	r2, #16
 8004c4e:	4013      	ands	r3, r2
 8004c50:	d00f      	beq.n	8004c72 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004c52:	68b9      	ldr	r1, [r7, #8]
 8004c54:	000a      	movs	r2, r1
 8004c56:	0152      	lsls	r2, r2, #5
 8004c58:	1a52      	subs	r2, r2, r1
 8004c5a:	0193      	lsls	r3, r2, #6
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	00db      	lsls	r3, r3, #3
 8004c60:	185b      	adds	r3, r3, r1
 8004c62:	021b      	lsls	r3, r3, #8
 8004c64:	6879      	ldr	r1, [r7, #4]
 8004c66:	0018      	movs	r0, r3
 8004c68:	f7fb fa58 	bl	800011c <__udivsi3>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	617b      	str	r3, [r7, #20]
 8004c70:	e00e      	b.n	8004c90 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	000a      	movs	r2, r1
 8004c76:	0152      	lsls	r2, r2, #5
 8004c78:	1a52      	subs	r2, r2, r1
 8004c7a:	0193      	lsls	r3, r2, #6
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	185b      	adds	r3, r3, r1
 8004c82:	029b      	lsls	r3, r3, #10
 8004c84:	6879      	ldr	r1, [r7, #4]
 8004c86:	0018      	movs	r0, r3
 8004c88:	f7fb fa48 	bl	800011c <__udivsi3>
 8004c8c:	0003      	movs	r3, r0
 8004c8e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	613b      	str	r3, [r7, #16]
      break;
 8004c94:	e00d      	b.n	8004cb2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004c96:	4b09      	ldr	r3, [pc, #36]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	0b5b      	lsrs	r3, r3, #13
 8004c9c:	2207      	movs	r2, #7
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	2280      	movs	r2, #128	@ 0x80
 8004ca8:	0212      	lsls	r2, r2, #8
 8004caa:	409a      	lsls	r2, r3
 8004cac:	0013      	movs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
      break;
 8004cb0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004cb2:	693b      	ldr	r3, [r7, #16]
}
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b006      	add	sp, #24
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	003d0900 	.word	0x003d0900
 8004cc4:	00f42400 	.word	0x00f42400
 8004cc8:	007a1200 	.word	0x007a1200
 8004ccc:	08006d14 	.word	0x08006d14

08004cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd4:	4b02      	ldr	r3, [pc, #8]	@ (8004ce0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
}
 8004cd8:	0018      	movs	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	46c0      	nop			@ (mov r8, r8)
 8004ce0:	20000000 	.word	0x20000000

08004ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ce8:	f7ff fff2 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004cec:	0001      	movs	r1, r0
 8004cee:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	2207      	movs	r2, #7
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	4a04      	ldr	r2, [pc, #16]	@ (8004d0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cfa:	5cd3      	ldrb	r3, [r2, r3]
 8004cfc:	40d9      	lsrs	r1, r3
 8004cfe:	000b      	movs	r3, r1
}
 8004d00:	0018      	movs	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	46c0      	nop			@ (mov r8, r8)
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	08006d0c 	.word	0x08006d0c

08004d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d14:	f7ff ffdc 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d18:	0001      	movs	r1, r0
 8004d1a:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	0adb      	lsrs	r3, r3, #11
 8004d20:	2207      	movs	r2, #7
 8004d22:	4013      	ands	r3, r2
 8004d24:	4a04      	ldr	r2, [pc, #16]	@ (8004d38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d26:	5cd3      	ldrb	r3, [r2, r3]
 8004d28:	40d9      	lsrs	r1, r3
 8004d2a:	000b      	movs	r3, r1
}
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	40021000 	.word	0x40021000
 8004d38:	08006d0c 	.word	0x08006d0c

08004d3c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004d44:	2017      	movs	r0, #23
 8004d46:	183b      	adds	r3, r7, r0
 8004d48:	2200      	movs	r2, #0
 8004d4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2220      	movs	r2, #32
 8004d52:	4013      	ands	r3, r2
 8004d54:	d100      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8004d56:	e0c7      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d58:	4b84      	ldr	r3, [pc, #528]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d5c:	2380      	movs	r3, #128	@ 0x80
 8004d5e:	055b      	lsls	r3, r3, #21
 8004d60:	4013      	ands	r3, r2
 8004d62:	d109      	bne.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d64:	4b81      	ldr	r3, [pc, #516]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d68:	4b80      	ldr	r3, [pc, #512]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d6a:	2180      	movs	r1, #128	@ 0x80
 8004d6c:	0549      	lsls	r1, r1, #21
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004d72:	183b      	adds	r3, r7, r0
 8004d74:	2201      	movs	r2, #1
 8004d76:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d78:	4b7d      	ldr	r3, [pc, #500]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	2380      	movs	r3, #128	@ 0x80
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4013      	ands	r3, r2
 8004d82:	d11a      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d84:	4b7a      	ldr	r3, [pc, #488]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	4b79      	ldr	r3, [pc, #484]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d8a:	2180      	movs	r1, #128	@ 0x80
 8004d8c:	0049      	lsls	r1, r1, #1
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d92:	f7fd fbc5 	bl	8002520 <HAL_GetTick>
 8004d96:	0003      	movs	r3, r0
 8004d98:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9a:	e008      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d9c:	f7fd fbc0 	bl	8002520 <HAL_GetTick>
 8004da0:	0002      	movs	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b64      	cmp	r3, #100	@ 0x64
 8004da8:	d901      	bls.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e0d9      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dae:	4b70      	ldr	r3, [pc, #448]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	2380      	movs	r3, #128	@ 0x80
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	4013      	ands	r3, r2
 8004db8:	d0f0      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004dba:	4b6c      	ldr	r3, [pc, #432]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	23c0      	movs	r3, #192	@ 0xc0
 8004dc0:	039b      	lsls	r3, r3, #14
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	23c0      	movs	r3, #192	@ 0xc0
 8004dcc:	039b      	lsls	r3, r3, #14
 8004dce:	4013      	ands	r3, r2
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d013      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685a      	ldr	r2, [r3, #4]
 8004dda:	23c0      	movs	r3, #192	@ 0xc0
 8004ddc:	029b      	lsls	r3, r3, #10
 8004dde:	401a      	ands	r2, r3
 8004de0:	23c0      	movs	r3, #192	@ 0xc0
 8004de2:	029b      	lsls	r3, r3, #10
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d10a      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004de8:	4b60      	ldr	r3, [pc, #384]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	2380      	movs	r3, #128	@ 0x80
 8004dee:	029b      	lsls	r3, r3, #10
 8004df0:	401a      	ands	r2, r3
 8004df2:	2380      	movs	r3, #128	@ 0x80
 8004df4:	029b      	lsls	r3, r3, #10
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d101      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e0b1      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004dfe:	4b5b      	ldr	r3, [pc, #364]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e02:	23c0      	movs	r3, #192	@ 0xc0
 8004e04:	029b      	lsls	r3, r3, #10
 8004e06:	4013      	ands	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d03b      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	23c0      	movs	r3, #192	@ 0xc0
 8004e16:	029b      	lsls	r3, r3, #10
 8004e18:	4013      	ands	r3, r2
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d033      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2220      	movs	r2, #32
 8004e26:	4013      	ands	r3, r2
 8004e28:	d02e      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004e2a:	4b50      	ldr	r3, [pc, #320]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e2e:	4a51      	ldr	r2, [pc, #324]	@ (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e34:	4b4d      	ldr	r3, [pc, #308]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e36:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e38:	4b4c      	ldr	r3, [pc, #304]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e3a:	2180      	movs	r1, #128	@ 0x80
 8004e3c:	0309      	lsls	r1, r1, #12
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e42:	4b4a      	ldr	r3, [pc, #296]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e46:	4b49      	ldr	r3, [pc, #292]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e48:	494b      	ldr	r1, [pc, #300]	@ (8004f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e4a:	400a      	ands	r2, r1
 8004e4c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004e4e:	4b47      	ldr	r3, [pc, #284]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	2380      	movs	r3, #128	@ 0x80
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d014      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5e:	f7fd fb5f 	bl	8002520 <HAL_GetTick>
 8004e62:	0003      	movs	r3, r0
 8004e64:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e66:	e009      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e68:	f7fd fb5a 	bl	8002520 <HAL_GetTick>
 8004e6c:	0002      	movs	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	4a42      	ldr	r2, [pc, #264]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e072      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e7e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e80:	2380      	movs	r3, #128	@ 0x80
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4013      	ands	r3, r2
 8004e86:	d0ef      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	4013      	ands	r3, r2
 8004e90:	d01f      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	23c0      	movs	r3, #192	@ 0xc0
 8004e98:	029b      	lsls	r3, r3, #10
 8004e9a:	401a      	ands	r2, r3
 8004e9c:	23c0      	movs	r3, #192	@ 0xc0
 8004e9e:	029b      	lsls	r3, r3, #10
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d10c      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004ea4:	4b31      	ldr	r3, [pc, #196]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a35      	ldr	r2, [pc, #212]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	0019      	movs	r1, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685a      	ldr	r2, [r3, #4]
 8004eb2:	23c0      	movs	r3, #192	@ 0xc0
 8004eb4:	039b      	lsls	r3, r3, #14
 8004eb6:	401a      	ands	r2, r3
 8004eb8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ec0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	23c0      	movs	r3, #192	@ 0xc0
 8004ec8:	029b      	lsls	r3, r3, #10
 8004eca:	401a      	ands	r2, r3
 8004ecc:	4b27      	ldr	r3, [pc, #156]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ed2:	2317      	movs	r3, #23
 8004ed4:	18fb      	adds	r3, r7, r3
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d105      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004edc:	4b23      	ldr	r3, [pc, #140]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ede:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ee0:	4b22      	ldr	r3, [pc, #136]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ee2:	4928      	ldr	r1, [pc, #160]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2202      	movs	r2, #2
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d009      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef6:	220c      	movs	r2, #12
 8004ef8:	4393      	bics	r3, r2
 8004efa:	0019      	movs	r1, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	4b1a      	ldr	r3, [pc, #104]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f02:	430a      	orrs	r2, r1
 8004f04:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2204      	movs	r2, #4
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	d009      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f10:	4b16      	ldr	r3, [pc, #88]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f14:	4a1c      	ldr	r2, [pc, #112]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	0019      	movs	r1, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	4b13      	ldr	r3, [pc, #76]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f20:	430a      	orrs	r2, r1
 8004f22:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2208      	movs	r2, #8
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	d009      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f32:	4a16      	ldr	r2, [pc, #88]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004f34:	4013      	ands	r3, r2
 8004f36:	0019      	movs	r1, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2280      	movs	r2, #128	@ 0x80
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d009      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004f4c:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f50:	4a0f      	ldr	r2, [pc, #60]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	0019      	movs	r1, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	695a      	ldr	r2, [r3, #20]
 8004f5a:	4b04      	ldr	r3, [pc, #16]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	0018      	movs	r0, r3
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b006      	add	sp, #24
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	40021000 	.word	0x40021000
 8004f70:	40007000 	.word	0x40007000
 8004f74:	fffcffff 	.word	0xfffcffff
 8004f78:	fff7ffff 	.word	0xfff7ffff
 8004f7c:	00001388 	.word	0x00001388
 8004f80:	ffcfffff 	.word	0xffcfffff
 8004f84:	efffffff 	.word	0xefffffff
 8004f88:	fffff3ff 	.word	0xfffff3ff
 8004f8c:	ffffcfff 	.word	0xffffcfff
 8004f90:	fff3ffff 	.word	0xfff3ffff

08004f94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e044      	b.n	8005030 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d107      	bne.n	8004fbe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2278      	movs	r2, #120	@ 0x78
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	0018      	movs	r0, r3
 8004fba:	f7fd f8f3 	bl	80021a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2224      	movs	r2, #36	@ 0x24
 8004fc2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2101      	movs	r1, #1
 8004fd0:	438a      	bics	r2, r1
 8004fd2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f000 fa76 	bl	80054d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f000 f828 	bl	800503c <UART_SetConfig>
 8004fec:	0003      	movs	r3, r0
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e01c      	b.n	8005030 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	490d      	ldr	r1, [pc, #52]	@ (8005038 <HAL_UART_Init+0xa4>)
 8005002:	400a      	ands	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	212a      	movs	r1, #42	@ 0x2a
 8005012:	438a      	bics	r2, r1
 8005014:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2101      	movs	r1, #1
 8005022:	430a      	orrs	r2, r1
 8005024:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	0018      	movs	r0, r3
 800502a:	f000 fb05 	bl	8005638 <UART_CheckIdleState>
 800502e:	0003      	movs	r3, r0
}
 8005030:	0018      	movs	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	b002      	add	sp, #8
 8005036:	bd80      	pop	{r7, pc}
 8005038:	ffffb7ff 	.word	0xffffb7ff

0800503c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800503c:	b5b0      	push	{r4, r5, r7, lr}
 800503e:	b08e      	sub	sp, #56	@ 0x38
 8005040:	af00      	add	r7, sp, #0
 8005042:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005044:	231a      	movs	r3, #26
 8005046:	2218      	movs	r2, #24
 8005048:	189b      	adds	r3, r3, r2
 800504a:	19db      	adds	r3, r3, r7
 800504c:	2200      	movs	r2, #0
 800504e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	431a      	orrs	r2, r3
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	431a      	orrs	r2, r3
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	4313      	orrs	r3, r2
 8005066:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4ab4      	ldr	r2, [pc, #720]	@ (8005340 <UART_SetConfig+0x304>)
 8005070:	4013      	ands	r3, r2
 8005072:	0019      	movs	r1, r3
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800507a:	430a      	orrs	r2, r1
 800507c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4aaf      	ldr	r2, [pc, #700]	@ (8005344 <UART_SetConfig+0x308>)
 8005086:	4013      	ands	r3, r2
 8005088:	0019      	movs	r1, r3
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	68da      	ldr	r2, [r3, #12]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4aa9      	ldr	r2, [pc, #676]	@ (8005348 <UART_SetConfig+0x30c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d004      	beq.n	80050b0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050ac:	4313      	orrs	r3, r2
 80050ae:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	4aa5      	ldr	r2, [pc, #660]	@ (800534c <UART_SetConfig+0x310>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	0019      	movs	r1, r3
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050c2:	430a      	orrs	r2, r1
 80050c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4aa1      	ldr	r2, [pc, #644]	@ (8005350 <UART_SetConfig+0x314>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d131      	bne.n	8005134 <UART_SetConfig+0xf8>
 80050d0:	4ba0      	ldr	r3, [pc, #640]	@ (8005354 <UART_SetConfig+0x318>)
 80050d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050d4:	220c      	movs	r2, #12
 80050d6:	4013      	ands	r3, r2
 80050d8:	2b0c      	cmp	r3, #12
 80050da:	d01d      	beq.n	8005118 <UART_SetConfig+0xdc>
 80050dc:	d823      	bhi.n	8005126 <UART_SetConfig+0xea>
 80050de:	2b08      	cmp	r3, #8
 80050e0:	d00c      	beq.n	80050fc <UART_SetConfig+0xc0>
 80050e2:	d820      	bhi.n	8005126 <UART_SetConfig+0xea>
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <UART_SetConfig+0xb2>
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d00e      	beq.n	800510a <UART_SetConfig+0xce>
 80050ec:	e01b      	b.n	8005126 <UART_SetConfig+0xea>
 80050ee:	231b      	movs	r3, #27
 80050f0:	2218      	movs	r2, #24
 80050f2:	189b      	adds	r3, r3, r2
 80050f4:	19db      	adds	r3, r3, r7
 80050f6:	2200      	movs	r2, #0
 80050f8:	701a      	strb	r2, [r3, #0]
 80050fa:	e065      	b.n	80051c8 <UART_SetConfig+0x18c>
 80050fc:	231b      	movs	r3, #27
 80050fe:	2218      	movs	r2, #24
 8005100:	189b      	adds	r3, r3, r2
 8005102:	19db      	adds	r3, r3, r7
 8005104:	2202      	movs	r2, #2
 8005106:	701a      	strb	r2, [r3, #0]
 8005108:	e05e      	b.n	80051c8 <UART_SetConfig+0x18c>
 800510a:	231b      	movs	r3, #27
 800510c:	2218      	movs	r2, #24
 800510e:	189b      	adds	r3, r3, r2
 8005110:	19db      	adds	r3, r3, r7
 8005112:	2204      	movs	r2, #4
 8005114:	701a      	strb	r2, [r3, #0]
 8005116:	e057      	b.n	80051c8 <UART_SetConfig+0x18c>
 8005118:	231b      	movs	r3, #27
 800511a:	2218      	movs	r2, #24
 800511c:	189b      	adds	r3, r3, r2
 800511e:	19db      	adds	r3, r3, r7
 8005120:	2208      	movs	r2, #8
 8005122:	701a      	strb	r2, [r3, #0]
 8005124:	e050      	b.n	80051c8 <UART_SetConfig+0x18c>
 8005126:	231b      	movs	r3, #27
 8005128:	2218      	movs	r2, #24
 800512a:	189b      	adds	r3, r3, r2
 800512c:	19db      	adds	r3, r3, r7
 800512e:	2210      	movs	r2, #16
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	e049      	b.n	80051c8 <UART_SetConfig+0x18c>
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a83      	ldr	r2, [pc, #524]	@ (8005348 <UART_SetConfig+0x30c>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d13e      	bne.n	80051bc <UART_SetConfig+0x180>
 800513e:	4b85      	ldr	r3, [pc, #532]	@ (8005354 <UART_SetConfig+0x318>)
 8005140:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005142:	23c0      	movs	r3, #192	@ 0xc0
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	4013      	ands	r3, r2
 8005148:	22c0      	movs	r2, #192	@ 0xc0
 800514a:	0112      	lsls	r2, r2, #4
 800514c:	4293      	cmp	r3, r2
 800514e:	d027      	beq.n	80051a0 <UART_SetConfig+0x164>
 8005150:	22c0      	movs	r2, #192	@ 0xc0
 8005152:	0112      	lsls	r2, r2, #4
 8005154:	4293      	cmp	r3, r2
 8005156:	d82a      	bhi.n	80051ae <UART_SetConfig+0x172>
 8005158:	2280      	movs	r2, #128	@ 0x80
 800515a:	0112      	lsls	r2, r2, #4
 800515c:	4293      	cmp	r3, r2
 800515e:	d011      	beq.n	8005184 <UART_SetConfig+0x148>
 8005160:	2280      	movs	r2, #128	@ 0x80
 8005162:	0112      	lsls	r2, r2, #4
 8005164:	4293      	cmp	r3, r2
 8005166:	d822      	bhi.n	80051ae <UART_SetConfig+0x172>
 8005168:	2b00      	cmp	r3, #0
 800516a:	d004      	beq.n	8005176 <UART_SetConfig+0x13a>
 800516c:	2280      	movs	r2, #128	@ 0x80
 800516e:	00d2      	lsls	r2, r2, #3
 8005170:	4293      	cmp	r3, r2
 8005172:	d00e      	beq.n	8005192 <UART_SetConfig+0x156>
 8005174:	e01b      	b.n	80051ae <UART_SetConfig+0x172>
 8005176:	231b      	movs	r3, #27
 8005178:	2218      	movs	r2, #24
 800517a:	189b      	adds	r3, r3, r2
 800517c:	19db      	adds	r3, r3, r7
 800517e:	2200      	movs	r2, #0
 8005180:	701a      	strb	r2, [r3, #0]
 8005182:	e021      	b.n	80051c8 <UART_SetConfig+0x18c>
 8005184:	231b      	movs	r3, #27
 8005186:	2218      	movs	r2, #24
 8005188:	189b      	adds	r3, r3, r2
 800518a:	19db      	adds	r3, r3, r7
 800518c:	2202      	movs	r2, #2
 800518e:	701a      	strb	r2, [r3, #0]
 8005190:	e01a      	b.n	80051c8 <UART_SetConfig+0x18c>
 8005192:	231b      	movs	r3, #27
 8005194:	2218      	movs	r2, #24
 8005196:	189b      	adds	r3, r3, r2
 8005198:	19db      	adds	r3, r3, r7
 800519a:	2204      	movs	r2, #4
 800519c:	701a      	strb	r2, [r3, #0]
 800519e:	e013      	b.n	80051c8 <UART_SetConfig+0x18c>
 80051a0:	231b      	movs	r3, #27
 80051a2:	2218      	movs	r2, #24
 80051a4:	189b      	adds	r3, r3, r2
 80051a6:	19db      	adds	r3, r3, r7
 80051a8:	2208      	movs	r2, #8
 80051aa:	701a      	strb	r2, [r3, #0]
 80051ac:	e00c      	b.n	80051c8 <UART_SetConfig+0x18c>
 80051ae:	231b      	movs	r3, #27
 80051b0:	2218      	movs	r2, #24
 80051b2:	189b      	adds	r3, r3, r2
 80051b4:	19db      	adds	r3, r3, r7
 80051b6:	2210      	movs	r2, #16
 80051b8:	701a      	strb	r2, [r3, #0]
 80051ba:	e005      	b.n	80051c8 <UART_SetConfig+0x18c>
 80051bc:	231b      	movs	r3, #27
 80051be:	2218      	movs	r2, #24
 80051c0:	189b      	adds	r3, r3, r2
 80051c2:	19db      	adds	r3, r3, r7
 80051c4:	2210      	movs	r2, #16
 80051c6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a5e      	ldr	r2, [pc, #376]	@ (8005348 <UART_SetConfig+0x30c>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d000      	beq.n	80051d4 <UART_SetConfig+0x198>
 80051d2:	e084      	b.n	80052de <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051d4:	231b      	movs	r3, #27
 80051d6:	2218      	movs	r2, #24
 80051d8:	189b      	adds	r3, r3, r2
 80051da:	19db      	adds	r3, r3, r7
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	2b08      	cmp	r3, #8
 80051e0:	d01d      	beq.n	800521e <UART_SetConfig+0x1e2>
 80051e2:	dc20      	bgt.n	8005226 <UART_SetConfig+0x1ea>
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d015      	beq.n	8005214 <UART_SetConfig+0x1d8>
 80051e8:	dc1d      	bgt.n	8005226 <UART_SetConfig+0x1ea>
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d002      	beq.n	80051f4 <UART_SetConfig+0x1b8>
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d005      	beq.n	80051fe <UART_SetConfig+0x1c2>
 80051f2:	e018      	b.n	8005226 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051f4:	f7ff fd76 	bl	8004ce4 <HAL_RCC_GetPCLK1Freq>
 80051f8:	0003      	movs	r3, r0
 80051fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051fc:	e01c      	b.n	8005238 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051fe:	4b55      	ldr	r3, [pc, #340]	@ (8005354 <UART_SetConfig+0x318>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2210      	movs	r2, #16
 8005204:	4013      	ands	r3, r2
 8005206:	d002      	beq.n	800520e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005208:	4b53      	ldr	r3, [pc, #332]	@ (8005358 <UART_SetConfig+0x31c>)
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800520c:	e014      	b.n	8005238 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800520e:	4b53      	ldr	r3, [pc, #332]	@ (800535c <UART_SetConfig+0x320>)
 8005210:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005212:	e011      	b.n	8005238 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005214:	f7ff fcd6 	bl	8004bc4 <HAL_RCC_GetSysClockFreq>
 8005218:	0003      	movs	r3, r0
 800521a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800521c:	e00c      	b.n	8005238 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800521e:	2380      	movs	r3, #128	@ 0x80
 8005220:	021b      	lsls	r3, r3, #8
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005224:	e008      	b.n	8005238 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8005226:	2300      	movs	r3, #0
 8005228:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800522a:	231a      	movs	r3, #26
 800522c:	2218      	movs	r2, #24
 800522e:	189b      	adds	r3, r3, r2
 8005230:	19db      	adds	r3, r3, r7
 8005232:	2201      	movs	r2, #1
 8005234:	701a      	strb	r2, [r3, #0]
        break;
 8005236:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523a:	2b00      	cmp	r3, #0
 800523c:	d100      	bne.n	8005240 <UART_SetConfig+0x204>
 800523e:	e12f      	b.n	80054a0 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	0013      	movs	r3, r2
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	189b      	adds	r3, r3, r2
 800524a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524c:	429a      	cmp	r2, r3
 800524e:	d305      	bcc.n	800525c <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005256:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005258:	429a      	cmp	r2, r3
 800525a:	d906      	bls.n	800526a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 800525c:	231a      	movs	r3, #26
 800525e:	2218      	movs	r2, #24
 8005260:	189b      	adds	r3, r3, r2
 8005262:	19db      	adds	r3, r3, r7
 8005264:	2201      	movs	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]
 8005268:	e11a      	b.n	80054a0 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800526a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526c:	613b      	str	r3, [r7, #16]
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	6939      	ldr	r1, [r7, #16]
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	000b      	movs	r3, r1
 8005278:	0e1b      	lsrs	r3, r3, #24
 800527a:	0010      	movs	r0, r2
 800527c:	0205      	lsls	r5, r0, #8
 800527e:	431d      	orrs	r5, r3
 8005280:	000b      	movs	r3, r1
 8005282:	021c      	lsls	r4, r3, #8
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	085b      	lsrs	r3, r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	2300      	movs	r3, #0
 800528e:	60fb      	str	r3, [r7, #12]
 8005290:	68b8      	ldr	r0, [r7, #8]
 8005292:	68f9      	ldr	r1, [r7, #12]
 8005294:	1900      	adds	r0, r0, r4
 8005296:	4169      	adcs	r1, r5
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	2300      	movs	r3, #0
 80052a0:	607b      	str	r3, [r7, #4]
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f7fa ffff 	bl	80002a8 <__aeabi_uldivmod>
 80052aa:	0002      	movs	r2, r0
 80052ac:	000b      	movs	r3, r1
 80052ae:	0013      	movs	r3, r2
 80052b0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b4:	23c0      	movs	r3, #192	@ 0xc0
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d309      	bcc.n	80052d0 <UART_SetConfig+0x294>
 80052bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052be:	2380      	movs	r3, #128	@ 0x80
 80052c0:	035b      	lsls	r3, r3, #13
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d204      	bcs.n	80052d0 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052cc:	60da      	str	r2, [r3, #12]
 80052ce:	e0e7      	b.n	80054a0 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 80052d0:	231a      	movs	r3, #26
 80052d2:	2218      	movs	r2, #24
 80052d4:	189b      	adds	r3, r3, r2
 80052d6:	19db      	adds	r3, r3, r7
 80052d8:	2201      	movs	r2, #1
 80052da:	701a      	strb	r2, [r3, #0]
 80052dc:	e0e0      	b.n	80054a0 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	69da      	ldr	r2, [r3, #28]
 80052e2:	2380      	movs	r3, #128	@ 0x80
 80052e4:	021b      	lsls	r3, r3, #8
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d000      	beq.n	80052ec <UART_SetConfig+0x2b0>
 80052ea:	e082      	b.n	80053f2 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 80052ec:	231b      	movs	r3, #27
 80052ee:	2218      	movs	r2, #24
 80052f0:	189b      	adds	r3, r3, r2
 80052f2:	19db      	adds	r3, r3, r7
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	2b08      	cmp	r3, #8
 80052f8:	d834      	bhi.n	8005364 <UART_SetConfig+0x328>
 80052fa:	009a      	lsls	r2, r3, #2
 80052fc:	4b18      	ldr	r3, [pc, #96]	@ (8005360 <UART_SetConfig+0x324>)
 80052fe:	18d3      	adds	r3, r2, r3
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005304:	f7ff fcee 	bl	8004ce4 <HAL_RCC_GetPCLK1Freq>
 8005308:	0003      	movs	r3, r0
 800530a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800530c:	e033      	b.n	8005376 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800530e:	f7ff fcff 	bl	8004d10 <HAL_RCC_GetPCLK2Freq>
 8005312:	0003      	movs	r3, r0
 8005314:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005316:	e02e      	b.n	8005376 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005318:	4b0e      	ldr	r3, [pc, #56]	@ (8005354 <UART_SetConfig+0x318>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2210      	movs	r2, #16
 800531e:	4013      	ands	r3, r2
 8005320:	d002      	beq.n	8005328 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005322:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <UART_SetConfig+0x31c>)
 8005324:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005326:	e026      	b.n	8005376 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8005328:	4b0c      	ldr	r3, [pc, #48]	@ (800535c <UART_SetConfig+0x320>)
 800532a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800532c:	e023      	b.n	8005376 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532e:	f7ff fc49 	bl	8004bc4 <HAL_RCC_GetSysClockFreq>
 8005332:	0003      	movs	r3, r0
 8005334:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005336:	e01e      	b.n	8005376 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005338:	2380      	movs	r3, #128	@ 0x80
 800533a:	021b      	lsls	r3, r3, #8
 800533c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800533e:	e01a      	b.n	8005376 <UART_SetConfig+0x33a>
 8005340:	efff69f3 	.word	0xefff69f3
 8005344:	ffffcfff 	.word	0xffffcfff
 8005348:	40004800 	.word	0x40004800
 800534c:	fffff4ff 	.word	0xfffff4ff
 8005350:	40004400 	.word	0x40004400
 8005354:	40021000 	.word	0x40021000
 8005358:	003d0900 	.word	0x003d0900
 800535c:	00f42400 	.word	0x00f42400
 8005360:	08006d20 	.word	0x08006d20
      default:
        pclk = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005368:	231a      	movs	r3, #26
 800536a:	2218      	movs	r2, #24
 800536c:	189b      	adds	r3, r3, r2
 800536e:	19db      	adds	r3, r3, r7
 8005370:	2201      	movs	r2, #1
 8005372:	701a      	strb	r2, [r3, #0]
        break;
 8005374:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005378:	2b00      	cmp	r3, #0
 800537a:	d100      	bne.n	800537e <UART_SetConfig+0x342>
 800537c:	e090      	b.n	80054a0 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800537e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005380:	005a      	lsls	r2, r3, #1
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	085b      	lsrs	r3, r3, #1
 8005388:	18d2      	adds	r2, r2, r3
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	0019      	movs	r1, r3
 8005390:	0010      	movs	r0, r2
 8005392:	f7fa fec3 	bl	800011c <__udivsi3>
 8005396:	0003      	movs	r3, r0
 8005398:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800539a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539c:	2b0f      	cmp	r3, #15
 800539e:	d921      	bls.n	80053e4 <UART_SetConfig+0x3a8>
 80053a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053a2:	2380      	movs	r3, #128	@ 0x80
 80053a4:	025b      	lsls	r3, r3, #9
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d21c      	bcs.n	80053e4 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	200e      	movs	r0, #14
 80053b0:	2418      	movs	r4, #24
 80053b2:	1903      	adds	r3, r0, r4
 80053b4:	19db      	adds	r3, r3, r7
 80053b6:	210f      	movs	r1, #15
 80053b8:	438a      	bics	r2, r1
 80053ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053be:	085b      	lsrs	r3, r3, #1
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	2207      	movs	r2, #7
 80053c4:	4013      	ands	r3, r2
 80053c6:	b299      	uxth	r1, r3
 80053c8:	1903      	adds	r3, r0, r4
 80053ca:	19db      	adds	r3, r3, r7
 80053cc:	1902      	adds	r2, r0, r4
 80053ce:	19d2      	adds	r2, r2, r7
 80053d0:	8812      	ldrh	r2, [r2, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	1902      	adds	r2, r0, r4
 80053dc:	19d2      	adds	r2, r2, r7
 80053de:	8812      	ldrh	r2, [r2, #0]
 80053e0:	60da      	str	r2, [r3, #12]
 80053e2:	e05d      	b.n	80054a0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80053e4:	231a      	movs	r3, #26
 80053e6:	2218      	movs	r2, #24
 80053e8:	189b      	adds	r3, r3, r2
 80053ea:	19db      	adds	r3, r3, r7
 80053ec:	2201      	movs	r2, #1
 80053ee:	701a      	strb	r2, [r3, #0]
 80053f0:	e056      	b.n	80054a0 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053f2:	231b      	movs	r3, #27
 80053f4:	2218      	movs	r2, #24
 80053f6:	189b      	adds	r3, r3, r2
 80053f8:	19db      	adds	r3, r3, r7
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d822      	bhi.n	8005446 <UART_SetConfig+0x40a>
 8005400:	009a      	lsls	r2, r3, #2
 8005402:	4b2f      	ldr	r3, [pc, #188]	@ (80054c0 <UART_SetConfig+0x484>)
 8005404:	18d3      	adds	r3, r2, r3
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800540a:	f7ff fc6b 	bl	8004ce4 <HAL_RCC_GetPCLK1Freq>
 800540e:	0003      	movs	r3, r0
 8005410:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005412:	e021      	b.n	8005458 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005414:	f7ff fc7c 	bl	8004d10 <HAL_RCC_GetPCLK2Freq>
 8005418:	0003      	movs	r3, r0
 800541a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800541c:	e01c      	b.n	8005458 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800541e:	4b29      	ldr	r3, [pc, #164]	@ (80054c4 <UART_SetConfig+0x488>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2210      	movs	r2, #16
 8005424:	4013      	ands	r3, r2
 8005426:	d002      	beq.n	800542e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005428:	4b27      	ldr	r3, [pc, #156]	@ (80054c8 <UART_SetConfig+0x48c>)
 800542a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800542c:	e014      	b.n	8005458 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800542e:	4b27      	ldr	r3, [pc, #156]	@ (80054cc <UART_SetConfig+0x490>)
 8005430:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005432:	e011      	b.n	8005458 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005434:	f7ff fbc6 	bl	8004bc4 <HAL_RCC_GetSysClockFreq>
 8005438:	0003      	movs	r3, r0
 800543a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800543c:	e00c      	b.n	8005458 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800543e:	2380      	movs	r3, #128	@ 0x80
 8005440:	021b      	lsls	r3, r3, #8
 8005442:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005444:	e008      	b.n	8005458 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8005446:	2300      	movs	r3, #0
 8005448:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800544a:	231a      	movs	r3, #26
 800544c:	2218      	movs	r2, #24
 800544e:	189b      	adds	r3, r3, r2
 8005450:	19db      	adds	r3, r3, r7
 8005452:	2201      	movs	r2, #1
 8005454:	701a      	strb	r2, [r3, #0]
        break;
 8005456:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545a:	2b00      	cmp	r3, #0
 800545c:	d020      	beq.n	80054a0 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	085a      	lsrs	r2, r3, #1
 8005464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005466:	18d2      	adds	r2, r2, r3
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	0019      	movs	r1, r3
 800546e:	0010      	movs	r0, r2
 8005470:	f7fa fe54 	bl	800011c <__udivsi3>
 8005474:	0003      	movs	r3, r0
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	2b0f      	cmp	r3, #15
 800547c:	d90a      	bls.n	8005494 <UART_SetConfig+0x458>
 800547e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005480:	2380      	movs	r3, #128	@ 0x80
 8005482:	025b      	lsls	r3, r3, #9
 8005484:	429a      	cmp	r2, r3
 8005486:	d205      	bcs.n	8005494 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	b29a      	uxth	r2, r3
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	60da      	str	r2, [r3, #12]
 8005492:	e005      	b.n	80054a0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8005494:	231a      	movs	r3, #26
 8005496:	2218      	movs	r2, #24
 8005498:	189b      	adds	r3, r3, r2
 800549a:	19db      	adds	r3, r3, r7
 800549c:	2201      	movs	r2, #1
 800549e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	2200      	movs	r2, #0
 80054a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	2200      	movs	r2, #0
 80054aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80054ac:	231a      	movs	r3, #26
 80054ae:	2218      	movs	r2, #24
 80054b0:	189b      	adds	r3, r3, r2
 80054b2:	19db      	adds	r3, r3, r7
 80054b4:	781b      	ldrb	r3, [r3, #0]
}
 80054b6:	0018      	movs	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	b00e      	add	sp, #56	@ 0x38
 80054bc:	bdb0      	pop	{r4, r5, r7, pc}
 80054be:	46c0      	nop			@ (mov r8, r8)
 80054c0:	08006d44 	.word	0x08006d44
 80054c4:	40021000 	.word	0x40021000
 80054c8:	003d0900 	.word	0x003d0900
 80054cc:	00f42400 	.word	0x00f42400

080054d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	2208      	movs	r2, #8
 80054de:	4013      	ands	r3, r2
 80054e0:	d00b      	beq.n	80054fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005614 <UART_AdvFeatureConfig+0x144>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	0019      	movs	r1, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	2201      	movs	r2, #1
 8005500:	4013      	ands	r3, r2
 8005502:	d00b      	beq.n	800551c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	4a43      	ldr	r2, [pc, #268]	@ (8005618 <UART_AdvFeatureConfig+0x148>)
 800550c:	4013      	ands	r3, r2
 800550e:	0019      	movs	r1, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	2202      	movs	r2, #2
 8005522:	4013      	ands	r3, r2
 8005524:	d00b      	beq.n	800553e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	4a3b      	ldr	r2, [pc, #236]	@ (800561c <UART_AdvFeatureConfig+0x14c>)
 800552e:	4013      	ands	r3, r2
 8005530:	0019      	movs	r1, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005542:	2204      	movs	r2, #4
 8005544:	4013      	ands	r3, r2
 8005546:	d00b      	beq.n	8005560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4a34      	ldr	r2, [pc, #208]	@ (8005620 <UART_AdvFeatureConfig+0x150>)
 8005550:	4013      	ands	r3, r2
 8005552:	0019      	movs	r1, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005564:	2210      	movs	r2, #16
 8005566:	4013      	ands	r3, r2
 8005568:	d00b      	beq.n	8005582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	4a2c      	ldr	r2, [pc, #176]	@ (8005624 <UART_AdvFeatureConfig+0x154>)
 8005572:	4013      	ands	r3, r2
 8005574:	0019      	movs	r1, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	2220      	movs	r2, #32
 8005588:	4013      	ands	r3, r2
 800558a:	d00b      	beq.n	80055a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	4a25      	ldr	r2, [pc, #148]	@ (8005628 <UART_AdvFeatureConfig+0x158>)
 8005594:	4013      	ands	r3, r2
 8005596:	0019      	movs	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a8:	2240      	movs	r2, #64	@ 0x40
 80055aa:	4013      	ands	r3, r2
 80055ac:	d01d      	beq.n	80055ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	4a1d      	ldr	r2, [pc, #116]	@ (800562c <UART_AdvFeatureConfig+0x15c>)
 80055b6:	4013      	ands	r3, r2
 80055b8:	0019      	movs	r1, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055ca:	2380      	movs	r3, #128	@ 0x80
 80055cc:	035b      	lsls	r3, r3, #13
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d10b      	bne.n	80055ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	4a15      	ldr	r2, [pc, #84]	@ (8005630 <UART_AdvFeatureConfig+0x160>)
 80055da:	4013      	ands	r3, r2
 80055dc:	0019      	movs	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ee:	2280      	movs	r2, #128	@ 0x80
 80055f0:	4013      	ands	r3, r2
 80055f2:	d00b      	beq.n	800560c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005634 <UART_AdvFeatureConfig+0x164>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	0019      	movs	r1, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	605a      	str	r2, [r3, #4]
  }
}
 800560c:	46c0      	nop			@ (mov r8, r8)
 800560e:	46bd      	mov	sp, r7
 8005610:	b002      	add	sp, #8
 8005612:	bd80      	pop	{r7, pc}
 8005614:	ffff7fff 	.word	0xffff7fff
 8005618:	fffdffff 	.word	0xfffdffff
 800561c:	fffeffff 	.word	0xfffeffff
 8005620:	fffbffff 	.word	0xfffbffff
 8005624:	ffffefff 	.word	0xffffefff
 8005628:	ffffdfff 	.word	0xffffdfff
 800562c:	ffefffff 	.word	0xffefffff
 8005630:	ff9fffff 	.word	0xff9fffff
 8005634:	fff7ffff 	.word	0xfff7ffff

08005638 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b092      	sub	sp, #72	@ 0x48
 800563c:	af02      	add	r7, sp, #8
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2284      	movs	r2, #132	@ 0x84
 8005644:	2100      	movs	r1, #0
 8005646:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005648:	f7fc ff6a 	bl	8002520 <HAL_GetTick>
 800564c:	0003      	movs	r3, r0
 800564e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2208      	movs	r2, #8
 8005658:	4013      	ands	r3, r2
 800565a:	2b08      	cmp	r3, #8
 800565c:	d12c      	bne.n	80056b8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800565e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005660:	2280      	movs	r2, #128	@ 0x80
 8005662:	0391      	lsls	r1, r2, #14
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	4a46      	ldr	r2, [pc, #280]	@ (8005780 <UART_CheckIdleState+0x148>)
 8005668:	9200      	str	r2, [sp, #0]
 800566a:	2200      	movs	r2, #0
 800566c:	f000 f88c 	bl	8005788 <UART_WaitOnFlagUntilTimeout>
 8005670:	1e03      	subs	r3, r0, #0
 8005672:	d021      	beq.n	80056b8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005674:	f3ef 8310 	mrs	r3, PRIMASK
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800567c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800567e:	2301      	movs	r3, #1
 8005680:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	f383 8810 	msr	PRIMASK, r3
}
 8005688:	46c0      	nop			@ (mov r8, r8)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2180      	movs	r1, #128	@ 0x80
 8005696:	438a      	bics	r2, r1
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800569e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a0:	f383 8810 	msr	PRIMASK, r3
}
 80056a4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2220      	movs	r2, #32
 80056aa:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2278      	movs	r2, #120	@ 0x78
 80056b0:	2100      	movs	r1, #0
 80056b2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e05f      	b.n	8005778 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2204      	movs	r2, #4
 80056c0:	4013      	ands	r3, r2
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d146      	bne.n	8005754 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c8:	2280      	movs	r2, #128	@ 0x80
 80056ca:	03d1      	lsls	r1, r2, #15
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005780 <UART_CheckIdleState+0x148>)
 80056d0:	9200      	str	r2, [sp, #0]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f000 f858 	bl	8005788 <UART_WaitOnFlagUntilTimeout>
 80056d8:	1e03      	subs	r3, r0, #0
 80056da:	d03b      	beq.n	8005754 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056dc:	f3ef 8310 	mrs	r3, PRIMASK
 80056e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80056e2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056e6:	2301      	movs	r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	f383 8810 	msr	PRIMASK, r3
}
 80056f0:	46c0      	nop			@ (mov r8, r8)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4921      	ldr	r1, [pc, #132]	@ (8005784 <UART_CheckIdleState+0x14c>)
 80056fe:	400a      	ands	r2, r1
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005704:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f383 8810 	msr	PRIMASK, r3
}
 800570c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800570e:	f3ef 8310 	mrs	r3, PRIMASK
 8005712:	61bb      	str	r3, [r7, #24]
  return(result);
 8005714:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005716:	633b      	str	r3, [r7, #48]	@ 0x30
 8005718:	2301      	movs	r3, #1
 800571a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f383 8810 	msr	PRIMASK, r3
}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689a      	ldr	r2, [r3, #8]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2101      	movs	r1, #1
 8005730:	438a      	bics	r2, r1
 8005732:	609a      	str	r2, [r3, #8]
 8005734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005736:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	f383 8810 	msr	PRIMASK, r3
}
 800573e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2280      	movs	r2, #128	@ 0x80
 8005744:	2120      	movs	r1, #32
 8005746:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2278      	movs	r2, #120	@ 0x78
 800574c:	2100      	movs	r1, #0
 800574e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e011      	b.n	8005778 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2220      	movs	r2, #32
 8005758:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2280      	movs	r2, #128	@ 0x80
 800575e:	2120      	movs	r1, #32
 8005760:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2278      	movs	r2, #120	@ 0x78
 8005772:	2100      	movs	r1, #0
 8005774:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	0018      	movs	r0, r3
 800577a:	46bd      	mov	sp, r7
 800577c:	b010      	add	sp, #64	@ 0x40
 800577e:	bd80      	pop	{r7, pc}
 8005780:	01ffffff 	.word	0x01ffffff
 8005784:	fffffedf 	.word	0xfffffedf

08005788 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	603b      	str	r3, [r7, #0]
 8005794:	1dfb      	adds	r3, r7, #7
 8005796:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005798:	e051      	b.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	3301      	adds	r3, #1
 800579e:	d04e      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a0:	f7fc febe 	bl	8002520 <HAL_GetTick>
 80057a4:	0002      	movs	r2, r0
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d302      	bcc.n	80057b6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e051      	b.n	800585e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2204      	movs	r2, #4
 80057c2:	4013      	ands	r3, r2
 80057c4:	d03b      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b80      	cmp	r3, #128	@ 0x80
 80057ca:	d038      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b40      	cmp	r3, #64	@ 0x40
 80057d0:	d035      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	2208      	movs	r2, #8
 80057da:	4013      	ands	r3, r2
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d111      	bne.n	8005804 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2208      	movs	r2, #8
 80057e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	0018      	movs	r0, r3
 80057ec:	f000 f83c 	bl	8005868 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2284      	movs	r2, #132	@ 0x84
 80057f4:	2108      	movs	r1, #8
 80057f6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2278      	movs	r2, #120	@ 0x78
 80057fc:	2100      	movs	r1, #0
 80057fe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e02c      	b.n	800585e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69da      	ldr	r2, [r3, #28]
 800580a:	2380      	movs	r3, #128	@ 0x80
 800580c:	011b      	lsls	r3, r3, #4
 800580e:	401a      	ands	r2, r3
 8005810:	2380      	movs	r3, #128	@ 0x80
 8005812:	011b      	lsls	r3, r3, #4
 8005814:	429a      	cmp	r2, r3
 8005816:	d112      	bne.n	800583e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2280      	movs	r2, #128	@ 0x80
 800581e:	0112      	lsls	r2, r2, #4
 8005820:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	0018      	movs	r0, r3
 8005826:	f000 f81f 	bl	8005868 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2284      	movs	r2, #132	@ 0x84
 800582e:	2120      	movs	r1, #32
 8005830:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2278      	movs	r2, #120	@ 0x78
 8005836:	2100      	movs	r1, #0
 8005838:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e00f      	b.n	800585e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	4013      	ands	r3, r2
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	425a      	negs	r2, r3
 800584e:	4153      	adcs	r3, r2
 8005850:	b2db      	uxtb	r3, r3
 8005852:	001a      	movs	r2, r3
 8005854:	1dfb      	adds	r3, r7, #7
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d09e      	beq.n	800579a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	0018      	movs	r0, r3
 8005860:	46bd      	mov	sp, r7
 8005862:	b004      	add	sp, #16
 8005864:	bd80      	pop	{r7, pc}
	...

08005868 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b08e      	sub	sp, #56	@ 0x38
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005870:	f3ef 8310 	mrs	r3, PRIMASK
 8005874:	617b      	str	r3, [r7, #20]
  return(result);
 8005876:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005878:	637b      	str	r3, [r7, #52]	@ 0x34
 800587a:	2301      	movs	r3, #1
 800587c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f383 8810 	msr	PRIMASK, r3
}
 8005884:	46c0      	nop			@ (mov r8, r8)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4926      	ldr	r1, [pc, #152]	@ (800592c <UART_EndRxTransfer+0xc4>)
 8005892:	400a      	ands	r2, r1
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005898:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	f383 8810 	msr	PRIMASK, r3
}
 80058a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058a2:	f3ef 8310 	mrs	r3, PRIMASK
 80058a6:	623b      	str	r3, [r7, #32]
  return(result);
 80058a8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ac:	2301      	movs	r3, #1
 80058ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	f383 8810 	msr	PRIMASK, r3
}
 80058b6:	46c0      	nop			@ (mov r8, r8)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689a      	ldr	r2, [r3, #8]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2101      	movs	r1, #1
 80058c4:	438a      	bics	r2, r1
 80058c6:	609a      	str	r2, [r3, #8]
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ce:	f383 8810 	msr	PRIMASK, r3
}
 80058d2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d118      	bne.n	800590e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058dc:	f3ef 8310 	mrs	r3, PRIMASK
 80058e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80058e2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058e6:	2301      	movs	r3, #1
 80058e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f383 8810 	msr	PRIMASK, r3
}
 80058f0:	46c0      	nop			@ (mov r8, r8)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2110      	movs	r1, #16
 80058fe:	438a      	bics	r2, r1
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005904:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	f383 8810 	msr	PRIMASK, r3
}
 800590c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2280      	movs	r2, #128	@ 0x80
 8005912:	2120      	movs	r1, #32
 8005914:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005922:	46c0      	nop			@ (mov r8, r8)
 8005924:	46bd      	mov	sp, r7
 8005926:	b00e      	add	sp, #56	@ 0x38
 8005928:	bd80      	pop	{r7, pc}
 800592a:	46c0      	nop			@ (mov r8, r8)
 800592c:	fffffedf 	.word	0xfffffedf

08005930 <__assert_func>:
 8005930:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005932:	0014      	movs	r4, r2
 8005934:	001a      	movs	r2, r3
 8005936:	4b09      	ldr	r3, [pc, #36]	@ (800595c <__assert_func+0x2c>)
 8005938:	0005      	movs	r5, r0
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	000e      	movs	r6, r1
 800593e:	68d8      	ldr	r0, [r3, #12]
 8005940:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <__assert_func+0x30>)
 8005942:	2c00      	cmp	r4, #0
 8005944:	d101      	bne.n	800594a <__assert_func+0x1a>
 8005946:	4b07      	ldr	r3, [pc, #28]	@ (8005964 <__assert_func+0x34>)
 8005948:	001c      	movs	r4, r3
 800594a:	4907      	ldr	r1, [pc, #28]	@ (8005968 <__assert_func+0x38>)
 800594c:	9301      	str	r3, [sp, #4]
 800594e:	9402      	str	r4, [sp, #8]
 8005950:	002b      	movs	r3, r5
 8005952:	9600      	str	r6, [sp, #0]
 8005954:	f000 f8b2 	bl	8005abc <fiprintf>
 8005958:	f000 f9b4 	bl	8005cc4 <abort>
 800595c:	20000018 	.word	0x20000018
 8005960:	08006d68 	.word	0x08006d68
 8005964:	08006da3 	.word	0x08006da3
 8005968:	08006d75 	.word	0x08006d75

0800596c <std>:
 800596c:	2300      	movs	r3, #0
 800596e:	b510      	push	{r4, lr}
 8005970:	0004      	movs	r4, r0
 8005972:	6003      	str	r3, [r0, #0]
 8005974:	6043      	str	r3, [r0, #4]
 8005976:	6083      	str	r3, [r0, #8]
 8005978:	8181      	strh	r1, [r0, #12]
 800597a:	6643      	str	r3, [r0, #100]	@ 0x64
 800597c:	81c2      	strh	r2, [r0, #14]
 800597e:	6103      	str	r3, [r0, #16]
 8005980:	6143      	str	r3, [r0, #20]
 8005982:	6183      	str	r3, [r0, #24]
 8005984:	0019      	movs	r1, r3
 8005986:	2208      	movs	r2, #8
 8005988:	305c      	adds	r0, #92	@ 0x5c
 800598a:	f000 f90f 	bl	8005bac <memset>
 800598e:	4b0b      	ldr	r3, [pc, #44]	@ (80059bc <std+0x50>)
 8005990:	6224      	str	r4, [r4, #32]
 8005992:	6263      	str	r3, [r4, #36]	@ 0x24
 8005994:	4b0a      	ldr	r3, [pc, #40]	@ (80059c0 <std+0x54>)
 8005996:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005998:	4b0a      	ldr	r3, [pc, #40]	@ (80059c4 <std+0x58>)
 800599a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800599c:	4b0a      	ldr	r3, [pc, #40]	@ (80059c8 <std+0x5c>)
 800599e:	6323      	str	r3, [r4, #48]	@ 0x30
 80059a0:	4b0a      	ldr	r3, [pc, #40]	@ (80059cc <std+0x60>)
 80059a2:	429c      	cmp	r4, r3
 80059a4:	d005      	beq.n	80059b2 <std+0x46>
 80059a6:	4b0a      	ldr	r3, [pc, #40]	@ (80059d0 <std+0x64>)
 80059a8:	429c      	cmp	r4, r3
 80059aa:	d002      	beq.n	80059b2 <std+0x46>
 80059ac:	4b09      	ldr	r3, [pc, #36]	@ (80059d4 <std+0x68>)
 80059ae:	429c      	cmp	r4, r3
 80059b0:	d103      	bne.n	80059ba <std+0x4e>
 80059b2:	0020      	movs	r0, r4
 80059b4:	3058      	adds	r0, #88	@ 0x58
 80059b6:	f000 f979 	bl	8005cac <__retarget_lock_init_recursive>
 80059ba:	bd10      	pop	{r4, pc}
 80059bc:	08005b15 	.word	0x08005b15
 80059c0:	08005b3d 	.word	0x08005b3d
 80059c4:	08005b75 	.word	0x08005b75
 80059c8:	08005ba1 	.word	0x08005ba1
 80059cc:	2000020c 	.word	0x2000020c
 80059d0:	20000274 	.word	0x20000274
 80059d4:	200002dc 	.word	0x200002dc

080059d8 <stdio_exit_handler>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	4a03      	ldr	r2, [pc, #12]	@ (80059e8 <stdio_exit_handler+0x10>)
 80059dc:	4903      	ldr	r1, [pc, #12]	@ (80059ec <stdio_exit_handler+0x14>)
 80059de:	4804      	ldr	r0, [pc, #16]	@ (80059f0 <stdio_exit_handler+0x18>)
 80059e0:	f000 f87c 	bl	8005adc <_fwalk_sglue>
 80059e4:	bd10      	pop	{r4, pc}
 80059e6:	46c0      	nop			@ (mov r8, r8)
 80059e8:	2000000c 	.word	0x2000000c
 80059ec:	08006559 	.word	0x08006559
 80059f0:	2000001c 	.word	0x2000001c

080059f4 <cleanup_stdio>:
 80059f4:	6841      	ldr	r1, [r0, #4]
 80059f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <cleanup_stdio+0x30>)
 80059f8:	b510      	push	{r4, lr}
 80059fa:	0004      	movs	r4, r0
 80059fc:	4299      	cmp	r1, r3
 80059fe:	d001      	beq.n	8005a04 <cleanup_stdio+0x10>
 8005a00:	f000 fdaa 	bl	8006558 <_fflush_r>
 8005a04:	68a1      	ldr	r1, [r4, #8]
 8005a06:	4b08      	ldr	r3, [pc, #32]	@ (8005a28 <cleanup_stdio+0x34>)
 8005a08:	4299      	cmp	r1, r3
 8005a0a:	d002      	beq.n	8005a12 <cleanup_stdio+0x1e>
 8005a0c:	0020      	movs	r0, r4
 8005a0e:	f000 fda3 	bl	8006558 <_fflush_r>
 8005a12:	68e1      	ldr	r1, [r4, #12]
 8005a14:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <cleanup_stdio+0x38>)
 8005a16:	4299      	cmp	r1, r3
 8005a18:	d002      	beq.n	8005a20 <cleanup_stdio+0x2c>
 8005a1a:	0020      	movs	r0, r4
 8005a1c:	f000 fd9c 	bl	8006558 <_fflush_r>
 8005a20:	bd10      	pop	{r4, pc}
 8005a22:	46c0      	nop			@ (mov r8, r8)
 8005a24:	2000020c 	.word	0x2000020c
 8005a28:	20000274 	.word	0x20000274
 8005a2c:	200002dc 	.word	0x200002dc

08005a30 <global_stdio_init.part.0>:
 8005a30:	b510      	push	{r4, lr}
 8005a32:	4b09      	ldr	r3, [pc, #36]	@ (8005a58 <global_stdio_init.part.0+0x28>)
 8005a34:	4a09      	ldr	r2, [pc, #36]	@ (8005a5c <global_stdio_init.part.0+0x2c>)
 8005a36:	2104      	movs	r1, #4
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	4809      	ldr	r0, [pc, #36]	@ (8005a60 <global_stdio_init.part.0+0x30>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f7ff ff95 	bl	800596c <std>
 8005a42:	2201      	movs	r2, #1
 8005a44:	2109      	movs	r1, #9
 8005a46:	4807      	ldr	r0, [pc, #28]	@ (8005a64 <global_stdio_init.part.0+0x34>)
 8005a48:	f7ff ff90 	bl	800596c <std>
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	2112      	movs	r1, #18
 8005a50:	4805      	ldr	r0, [pc, #20]	@ (8005a68 <global_stdio_init.part.0+0x38>)
 8005a52:	f7ff ff8b 	bl	800596c <std>
 8005a56:	bd10      	pop	{r4, pc}
 8005a58:	20000344 	.word	0x20000344
 8005a5c:	080059d9 	.word	0x080059d9
 8005a60:	2000020c 	.word	0x2000020c
 8005a64:	20000274 	.word	0x20000274
 8005a68:	200002dc 	.word	0x200002dc

08005a6c <__sfp_lock_acquire>:
 8005a6c:	b510      	push	{r4, lr}
 8005a6e:	4802      	ldr	r0, [pc, #8]	@ (8005a78 <__sfp_lock_acquire+0xc>)
 8005a70:	f000 f91d 	bl	8005cae <__retarget_lock_acquire_recursive>
 8005a74:	bd10      	pop	{r4, pc}
 8005a76:	46c0      	nop			@ (mov r8, r8)
 8005a78:	2000034d 	.word	0x2000034d

08005a7c <__sfp_lock_release>:
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	4802      	ldr	r0, [pc, #8]	@ (8005a88 <__sfp_lock_release+0xc>)
 8005a80:	f000 f916 	bl	8005cb0 <__retarget_lock_release_recursive>
 8005a84:	bd10      	pop	{r4, pc}
 8005a86:	46c0      	nop			@ (mov r8, r8)
 8005a88:	2000034d 	.word	0x2000034d

08005a8c <__sinit>:
 8005a8c:	b510      	push	{r4, lr}
 8005a8e:	0004      	movs	r4, r0
 8005a90:	f7ff ffec 	bl	8005a6c <__sfp_lock_acquire>
 8005a94:	6a23      	ldr	r3, [r4, #32]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d002      	beq.n	8005aa0 <__sinit+0x14>
 8005a9a:	f7ff ffef 	bl	8005a7c <__sfp_lock_release>
 8005a9e:	bd10      	pop	{r4, pc}
 8005aa0:	4b04      	ldr	r3, [pc, #16]	@ (8005ab4 <__sinit+0x28>)
 8005aa2:	6223      	str	r3, [r4, #32]
 8005aa4:	4b04      	ldr	r3, [pc, #16]	@ (8005ab8 <__sinit+0x2c>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1f6      	bne.n	8005a9a <__sinit+0xe>
 8005aac:	f7ff ffc0 	bl	8005a30 <global_stdio_init.part.0>
 8005ab0:	e7f3      	b.n	8005a9a <__sinit+0xe>
 8005ab2:	46c0      	nop			@ (mov r8, r8)
 8005ab4:	080059f5 	.word	0x080059f5
 8005ab8:	20000344 	.word	0x20000344

08005abc <fiprintf>:
 8005abc:	b40e      	push	{r1, r2, r3}
 8005abe:	b517      	push	{r0, r1, r2, r4, lr}
 8005ac0:	4c05      	ldr	r4, [pc, #20]	@ (8005ad8 <fiprintf+0x1c>)
 8005ac2:	ab05      	add	r3, sp, #20
 8005ac4:	cb04      	ldmia	r3!, {r2}
 8005ac6:	0001      	movs	r1, r0
 8005ac8:	6820      	ldr	r0, [r4, #0]
 8005aca:	9301      	str	r3, [sp, #4]
 8005acc:	f000 fa26 	bl	8005f1c <_vfiprintf_r>
 8005ad0:	bc1e      	pop	{r1, r2, r3, r4}
 8005ad2:	bc08      	pop	{r3}
 8005ad4:	b003      	add	sp, #12
 8005ad6:	4718      	bx	r3
 8005ad8:	20000018 	.word	0x20000018

08005adc <_fwalk_sglue>:
 8005adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ade:	0014      	movs	r4, r2
 8005ae0:	2600      	movs	r6, #0
 8005ae2:	9000      	str	r0, [sp, #0]
 8005ae4:	9101      	str	r1, [sp, #4]
 8005ae6:	68a5      	ldr	r5, [r4, #8]
 8005ae8:	6867      	ldr	r7, [r4, #4]
 8005aea:	3f01      	subs	r7, #1
 8005aec:	d504      	bpl.n	8005af8 <_fwalk_sglue+0x1c>
 8005aee:	6824      	ldr	r4, [r4, #0]
 8005af0:	2c00      	cmp	r4, #0
 8005af2:	d1f8      	bne.n	8005ae6 <_fwalk_sglue+0xa>
 8005af4:	0030      	movs	r0, r6
 8005af6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005af8:	89ab      	ldrh	r3, [r5, #12]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d908      	bls.n	8005b10 <_fwalk_sglue+0x34>
 8005afe:	220e      	movs	r2, #14
 8005b00:	5eab      	ldrsh	r3, [r5, r2]
 8005b02:	3301      	adds	r3, #1
 8005b04:	d004      	beq.n	8005b10 <_fwalk_sglue+0x34>
 8005b06:	0029      	movs	r1, r5
 8005b08:	9800      	ldr	r0, [sp, #0]
 8005b0a:	9b01      	ldr	r3, [sp, #4]
 8005b0c:	4798      	blx	r3
 8005b0e:	4306      	orrs	r6, r0
 8005b10:	3568      	adds	r5, #104	@ 0x68
 8005b12:	e7ea      	b.n	8005aea <_fwalk_sglue+0xe>

08005b14 <__sread>:
 8005b14:	b570      	push	{r4, r5, r6, lr}
 8005b16:	000c      	movs	r4, r1
 8005b18:	250e      	movs	r5, #14
 8005b1a:	5f49      	ldrsh	r1, [r1, r5]
 8005b1c:	f000 f874 	bl	8005c08 <_read_r>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	db03      	blt.n	8005b2c <__sread+0x18>
 8005b24:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005b26:	181b      	adds	r3, r3, r0
 8005b28:	6563      	str	r3, [r4, #84]	@ 0x54
 8005b2a:	bd70      	pop	{r4, r5, r6, pc}
 8005b2c:	89a3      	ldrh	r3, [r4, #12]
 8005b2e:	4a02      	ldr	r2, [pc, #8]	@ (8005b38 <__sread+0x24>)
 8005b30:	4013      	ands	r3, r2
 8005b32:	81a3      	strh	r3, [r4, #12]
 8005b34:	e7f9      	b.n	8005b2a <__sread+0x16>
 8005b36:	46c0      	nop			@ (mov r8, r8)
 8005b38:	ffffefff 	.word	0xffffefff

08005b3c <__swrite>:
 8005b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3e:	001f      	movs	r7, r3
 8005b40:	898b      	ldrh	r3, [r1, #12]
 8005b42:	0005      	movs	r5, r0
 8005b44:	000c      	movs	r4, r1
 8005b46:	0016      	movs	r6, r2
 8005b48:	05db      	lsls	r3, r3, #23
 8005b4a:	d505      	bpl.n	8005b58 <__swrite+0x1c>
 8005b4c:	230e      	movs	r3, #14
 8005b4e:	5ec9      	ldrsh	r1, [r1, r3]
 8005b50:	2200      	movs	r2, #0
 8005b52:	2302      	movs	r3, #2
 8005b54:	f000 f844 	bl	8005be0 <_lseek_r>
 8005b58:	89a3      	ldrh	r3, [r4, #12]
 8005b5a:	4a05      	ldr	r2, [pc, #20]	@ (8005b70 <__swrite+0x34>)
 8005b5c:	0028      	movs	r0, r5
 8005b5e:	4013      	ands	r3, r2
 8005b60:	81a3      	strh	r3, [r4, #12]
 8005b62:	0032      	movs	r2, r6
 8005b64:	230e      	movs	r3, #14
 8005b66:	5ee1      	ldrsh	r1, [r4, r3]
 8005b68:	003b      	movs	r3, r7
 8005b6a:	f000 f861 	bl	8005c30 <_write_r>
 8005b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b70:	ffffefff 	.word	0xffffefff

08005b74 <__sseek>:
 8005b74:	b570      	push	{r4, r5, r6, lr}
 8005b76:	000c      	movs	r4, r1
 8005b78:	250e      	movs	r5, #14
 8005b7a:	5f49      	ldrsh	r1, [r1, r5]
 8005b7c:	f000 f830 	bl	8005be0 <_lseek_r>
 8005b80:	89a3      	ldrh	r3, [r4, #12]
 8005b82:	1c42      	adds	r2, r0, #1
 8005b84:	d103      	bne.n	8005b8e <__sseek+0x1a>
 8005b86:	4a05      	ldr	r2, [pc, #20]	@ (8005b9c <__sseek+0x28>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	81a3      	strh	r3, [r4, #12]
 8005b8c:	bd70      	pop	{r4, r5, r6, pc}
 8005b8e:	2280      	movs	r2, #128	@ 0x80
 8005b90:	0152      	lsls	r2, r2, #5
 8005b92:	4313      	orrs	r3, r2
 8005b94:	81a3      	strh	r3, [r4, #12]
 8005b96:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b98:	e7f8      	b.n	8005b8c <__sseek+0x18>
 8005b9a:	46c0      	nop			@ (mov r8, r8)
 8005b9c:	ffffefff 	.word	0xffffefff

08005ba0 <__sclose>:
 8005ba0:	b510      	push	{r4, lr}
 8005ba2:	230e      	movs	r3, #14
 8005ba4:	5ec9      	ldrsh	r1, [r1, r3]
 8005ba6:	f000 f809 	bl	8005bbc <_close_r>
 8005baa:	bd10      	pop	{r4, pc}

08005bac <memset>:
 8005bac:	0003      	movs	r3, r0
 8005bae:	1882      	adds	r2, r0, r2
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d100      	bne.n	8005bb6 <memset+0xa>
 8005bb4:	4770      	bx	lr
 8005bb6:	7019      	strb	r1, [r3, #0]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	e7f9      	b.n	8005bb0 <memset+0x4>

08005bbc <_close_r>:
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	b570      	push	{r4, r5, r6, lr}
 8005bc0:	4d06      	ldr	r5, [pc, #24]	@ (8005bdc <_close_r+0x20>)
 8005bc2:	0004      	movs	r4, r0
 8005bc4:	0008      	movs	r0, r1
 8005bc6:	602b      	str	r3, [r5, #0]
 8005bc8:	f7fc fbb2 	bl	8002330 <_close>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d103      	bne.n	8005bd8 <_close_r+0x1c>
 8005bd0:	682b      	ldr	r3, [r5, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d000      	beq.n	8005bd8 <_close_r+0x1c>
 8005bd6:	6023      	str	r3, [r4, #0]
 8005bd8:	bd70      	pop	{r4, r5, r6, pc}
 8005bda:	46c0      	nop			@ (mov r8, r8)
 8005bdc:	20000348 	.word	0x20000348

08005be0 <_lseek_r>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	0004      	movs	r4, r0
 8005be4:	0008      	movs	r0, r1
 8005be6:	0011      	movs	r1, r2
 8005be8:	001a      	movs	r2, r3
 8005bea:	2300      	movs	r3, #0
 8005bec:	4d05      	ldr	r5, [pc, #20]	@ (8005c04 <_lseek_r+0x24>)
 8005bee:	602b      	str	r3, [r5, #0]
 8005bf0:	f7fc fbbf 	bl	8002372 <_lseek>
 8005bf4:	1c43      	adds	r3, r0, #1
 8005bf6:	d103      	bne.n	8005c00 <_lseek_r+0x20>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d000      	beq.n	8005c00 <_lseek_r+0x20>
 8005bfe:	6023      	str	r3, [r4, #0]
 8005c00:	bd70      	pop	{r4, r5, r6, pc}
 8005c02:	46c0      	nop			@ (mov r8, r8)
 8005c04:	20000348 	.word	0x20000348

08005c08 <_read_r>:
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	0004      	movs	r4, r0
 8005c0c:	0008      	movs	r0, r1
 8005c0e:	0011      	movs	r1, r2
 8005c10:	001a      	movs	r2, r3
 8005c12:	2300      	movs	r3, #0
 8005c14:	4d05      	ldr	r5, [pc, #20]	@ (8005c2c <_read_r+0x24>)
 8005c16:	602b      	str	r3, [r5, #0]
 8005c18:	f7fc fb51 	bl	80022be <_read>
 8005c1c:	1c43      	adds	r3, r0, #1
 8005c1e:	d103      	bne.n	8005c28 <_read_r+0x20>
 8005c20:	682b      	ldr	r3, [r5, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d000      	beq.n	8005c28 <_read_r+0x20>
 8005c26:	6023      	str	r3, [r4, #0]
 8005c28:	bd70      	pop	{r4, r5, r6, pc}
 8005c2a:	46c0      	nop			@ (mov r8, r8)
 8005c2c:	20000348 	.word	0x20000348

08005c30 <_write_r>:
 8005c30:	b570      	push	{r4, r5, r6, lr}
 8005c32:	0004      	movs	r4, r0
 8005c34:	0008      	movs	r0, r1
 8005c36:	0011      	movs	r1, r2
 8005c38:	001a      	movs	r2, r3
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	4d05      	ldr	r5, [pc, #20]	@ (8005c54 <_write_r+0x24>)
 8005c3e:	602b      	str	r3, [r5, #0]
 8005c40:	f7fc fb5a 	bl	80022f8 <_write>
 8005c44:	1c43      	adds	r3, r0, #1
 8005c46:	d103      	bne.n	8005c50 <_write_r+0x20>
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d000      	beq.n	8005c50 <_write_r+0x20>
 8005c4e:	6023      	str	r3, [r4, #0]
 8005c50:	bd70      	pop	{r4, r5, r6, pc}
 8005c52:	46c0      	nop			@ (mov r8, r8)
 8005c54:	20000348 	.word	0x20000348

08005c58 <__errno>:
 8005c58:	4b01      	ldr	r3, [pc, #4]	@ (8005c60 <__errno+0x8>)
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	4770      	bx	lr
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	20000018 	.word	0x20000018

08005c64 <__libc_init_array>:
 8005c64:	b570      	push	{r4, r5, r6, lr}
 8005c66:	2600      	movs	r6, #0
 8005c68:	4c0c      	ldr	r4, [pc, #48]	@ (8005c9c <__libc_init_array+0x38>)
 8005c6a:	4d0d      	ldr	r5, [pc, #52]	@ (8005ca0 <__libc_init_array+0x3c>)
 8005c6c:	1b64      	subs	r4, r4, r5
 8005c6e:	10a4      	asrs	r4, r4, #2
 8005c70:	42a6      	cmp	r6, r4
 8005c72:	d109      	bne.n	8005c88 <__libc_init_array+0x24>
 8005c74:	2600      	movs	r6, #0
 8005c76:	f000 fe57 	bl	8006928 <_init>
 8005c7a:	4c0a      	ldr	r4, [pc, #40]	@ (8005ca4 <__libc_init_array+0x40>)
 8005c7c:	4d0a      	ldr	r5, [pc, #40]	@ (8005ca8 <__libc_init_array+0x44>)
 8005c7e:	1b64      	subs	r4, r4, r5
 8005c80:	10a4      	asrs	r4, r4, #2
 8005c82:	42a6      	cmp	r6, r4
 8005c84:	d105      	bne.n	8005c92 <__libc_init_array+0x2e>
 8005c86:	bd70      	pop	{r4, r5, r6, pc}
 8005c88:	00b3      	lsls	r3, r6, #2
 8005c8a:	58eb      	ldr	r3, [r5, r3]
 8005c8c:	4798      	blx	r3
 8005c8e:	3601      	adds	r6, #1
 8005c90:	e7ee      	b.n	8005c70 <__libc_init_array+0xc>
 8005c92:	00b3      	lsls	r3, r6, #2
 8005c94:	58eb      	ldr	r3, [r5, r3]
 8005c96:	4798      	blx	r3
 8005c98:	3601      	adds	r6, #1
 8005c9a:	e7f2      	b.n	8005c82 <__libc_init_array+0x1e>
 8005c9c:	08006de0 	.word	0x08006de0
 8005ca0:	08006de0 	.word	0x08006de0
 8005ca4:	08006de4 	.word	0x08006de4
 8005ca8:	08006de0 	.word	0x08006de0

08005cac <__retarget_lock_init_recursive>:
 8005cac:	4770      	bx	lr

08005cae <__retarget_lock_acquire_recursive>:
 8005cae:	4770      	bx	lr

08005cb0 <__retarget_lock_release_recursive>:
 8005cb0:	4770      	bx	lr

08005cb2 <memcpy>:
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	b510      	push	{r4, lr}
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d100      	bne.n	8005cbc <memcpy+0xa>
 8005cba:	bd10      	pop	{r4, pc}
 8005cbc:	5ccc      	ldrb	r4, [r1, r3]
 8005cbe:	54c4      	strb	r4, [r0, r3]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	e7f8      	b.n	8005cb6 <memcpy+0x4>

08005cc4 <abort>:
 8005cc4:	2006      	movs	r0, #6
 8005cc6:	b510      	push	{r4, lr}
 8005cc8:	f000 fd3c 	bl	8006744 <raise>
 8005ccc:	2001      	movs	r0, #1
 8005cce:	f7fc fae9 	bl	80022a4 <_exit>
	...

08005cd4 <_free_r>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	0005      	movs	r5, r0
 8005cd8:	1e0c      	subs	r4, r1, #0
 8005cda:	d010      	beq.n	8005cfe <_free_r+0x2a>
 8005cdc:	3c04      	subs	r4, #4
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	da00      	bge.n	8005ce6 <_free_r+0x12>
 8005ce4:	18e4      	adds	r4, r4, r3
 8005ce6:	0028      	movs	r0, r5
 8005ce8:	f000 f8e0 	bl	8005eac <__malloc_lock>
 8005cec:	4a1d      	ldr	r2, [pc, #116]	@ (8005d64 <_free_r+0x90>)
 8005cee:	6813      	ldr	r3, [r2, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d105      	bne.n	8005d00 <_free_r+0x2c>
 8005cf4:	6063      	str	r3, [r4, #4]
 8005cf6:	6014      	str	r4, [r2, #0]
 8005cf8:	0028      	movs	r0, r5
 8005cfa:	f000 f8df 	bl	8005ebc <__malloc_unlock>
 8005cfe:	bd70      	pop	{r4, r5, r6, pc}
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	d908      	bls.n	8005d16 <_free_r+0x42>
 8005d04:	6820      	ldr	r0, [r4, #0]
 8005d06:	1821      	adds	r1, r4, r0
 8005d08:	428b      	cmp	r3, r1
 8005d0a:	d1f3      	bne.n	8005cf4 <_free_r+0x20>
 8005d0c:	6819      	ldr	r1, [r3, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	1809      	adds	r1, r1, r0
 8005d12:	6021      	str	r1, [r4, #0]
 8005d14:	e7ee      	b.n	8005cf4 <_free_r+0x20>
 8005d16:	001a      	movs	r2, r3
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d001      	beq.n	8005d22 <_free_r+0x4e>
 8005d1e:	42a3      	cmp	r3, r4
 8005d20:	d9f9      	bls.n	8005d16 <_free_r+0x42>
 8005d22:	6811      	ldr	r1, [r2, #0]
 8005d24:	1850      	adds	r0, r2, r1
 8005d26:	42a0      	cmp	r0, r4
 8005d28:	d10b      	bne.n	8005d42 <_free_r+0x6e>
 8005d2a:	6820      	ldr	r0, [r4, #0]
 8005d2c:	1809      	adds	r1, r1, r0
 8005d2e:	1850      	adds	r0, r2, r1
 8005d30:	6011      	str	r1, [r2, #0]
 8005d32:	4283      	cmp	r3, r0
 8005d34:	d1e0      	bne.n	8005cf8 <_free_r+0x24>
 8005d36:	6818      	ldr	r0, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	1841      	adds	r1, r0, r1
 8005d3c:	6011      	str	r1, [r2, #0]
 8005d3e:	6053      	str	r3, [r2, #4]
 8005d40:	e7da      	b.n	8005cf8 <_free_r+0x24>
 8005d42:	42a0      	cmp	r0, r4
 8005d44:	d902      	bls.n	8005d4c <_free_r+0x78>
 8005d46:	230c      	movs	r3, #12
 8005d48:	602b      	str	r3, [r5, #0]
 8005d4a:	e7d5      	b.n	8005cf8 <_free_r+0x24>
 8005d4c:	6820      	ldr	r0, [r4, #0]
 8005d4e:	1821      	adds	r1, r4, r0
 8005d50:	428b      	cmp	r3, r1
 8005d52:	d103      	bne.n	8005d5c <_free_r+0x88>
 8005d54:	6819      	ldr	r1, [r3, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	1809      	adds	r1, r1, r0
 8005d5a:	6021      	str	r1, [r4, #0]
 8005d5c:	6063      	str	r3, [r4, #4]
 8005d5e:	6054      	str	r4, [r2, #4]
 8005d60:	e7ca      	b.n	8005cf8 <_free_r+0x24>
 8005d62:	46c0      	nop			@ (mov r8, r8)
 8005d64:	20000354 	.word	0x20000354

08005d68 <sbrk_aligned>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	4e0f      	ldr	r6, [pc, #60]	@ (8005da8 <sbrk_aligned+0x40>)
 8005d6c:	000d      	movs	r5, r1
 8005d6e:	6831      	ldr	r1, [r6, #0]
 8005d70:	0004      	movs	r4, r0
 8005d72:	2900      	cmp	r1, #0
 8005d74:	d102      	bne.n	8005d7c <sbrk_aligned+0x14>
 8005d76:	f000 fd05 	bl	8006784 <_sbrk_r>
 8005d7a:	6030      	str	r0, [r6, #0]
 8005d7c:	0029      	movs	r1, r5
 8005d7e:	0020      	movs	r0, r4
 8005d80:	f000 fd00 	bl	8006784 <_sbrk_r>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d103      	bne.n	8005d90 <sbrk_aligned+0x28>
 8005d88:	2501      	movs	r5, #1
 8005d8a:	426d      	negs	r5, r5
 8005d8c:	0028      	movs	r0, r5
 8005d8e:	bd70      	pop	{r4, r5, r6, pc}
 8005d90:	2303      	movs	r3, #3
 8005d92:	1cc5      	adds	r5, r0, #3
 8005d94:	439d      	bics	r5, r3
 8005d96:	42a8      	cmp	r0, r5
 8005d98:	d0f8      	beq.n	8005d8c <sbrk_aligned+0x24>
 8005d9a:	1a29      	subs	r1, r5, r0
 8005d9c:	0020      	movs	r0, r4
 8005d9e:	f000 fcf1 	bl	8006784 <_sbrk_r>
 8005da2:	3001      	adds	r0, #1
 8005da4:	d1f2      	bne.n	8005d8c <sbrk_aligned+0x24>
 8005da6:	e7ef      	b.n	8005d88 <sbrk_aligned+0x20>
 8005da8:	20000350 	.word	0x20000350

08005dac <_malloc_r>:
 8005dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dae:	2203      	movs	r2, #3
 8005db0:	1ccb      	adds	r3, r1, #3
 8005db2:	4393      	bics	r3, r2
 8005db4:	3308      	adds	r3, #8
 8005db6:	0005      	movs	r5, r0
 8005db8:	001f      	movs	r7, r3
 8005dba:	2b0c      	cmp	r3, #12
 8005dbc:	d234      	bcs.n	8005e28 <_malloc_r+0x7c>
 8005dbe:	270c      	movs	r7, #12
 8005dc0:	42b9      	cmp	r1, r7
 8005dc2:	d833      	bhi.n	8005e2c <_malloc_r+0x80>
 8005dc4:	0028      	movs	r0, r5
 8005dc6:	f000 f871 	bl	8005eac <__malloc_lock>
 8005dca:	4e37      	ldr	r6, [pc, #220]	@ (8005ea8 <_malloc_r+0xfc>)
 8005dcc:	6833      	ldr	r3, [r6, #0]
 8005dce:	001c      	movs	r4, r3
 8005dd0:	2c00      	cmp	r4, #0
 8005dd2:	d12f      	bne.n	8005e34 <_malloc_r+0x88>
 8005dd4:	0039      	movs	r1, r7
 8005dd6:	0028      	movs	r0, r5
 8005dd8:	f7ff ffc6 	bl	8005d68 <sbrk_aligned>
 8005ddc:	0004      	movs	r4, r0
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	d15f      	bne.n	8005ea2 <_malloc_r+0xf6>
 8005de2:	6834      	ldr	r4, [r6, #0]
 8005de4:	9400      	str	r4, [sp, #0]
 8005de6:	9b00      	ldr	r3, [sp, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d14a      	bne.n	8005e82 <_malloc_r+0xd6>
 8005dec:	2c00      	cmp	r4, #0
 8005dee:	d052      	beq.n	8005e96 <_malloc_r+0xea>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	0028      	movs	r0, r5
 8005df4:	18e3      	adds	r3, r4, r3
 8005df6:	9900      	ldr	r1, [sp, #0]
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	f000 fcc3 	bl	8006784 <_sbrk_r>
 8005dfe:	9b01      	ldr	r3, [sp, #4]
 8005e00:	4283      	cmp	r3, r0
 8005e02:	d148      	bne.n	8005e96 <_malloc_r+0xea>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	0028      	movs	r0, r5
 8005e08:	1aff      	subs	r7, r7, r3
 8005e0a:	0039      	movs	r1, r7
 8005e0c:	f7ff ffac 	bl	8005d68 <sbrk_aligned>
 8005e10:	3001      	adds	r0, #1
 8005e12:	d040      	beq.n	8005e96 <_malloc_r+0xea>
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	19db      	adds	r3, r3, r7
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	6833      	ldr	r3, [r6, #0]
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	2a00      	cmp	r2, #0
 8005e20:	d133      	bne.n	8005e8a <_malloc_r+0xde>
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	6033      	str	r3, [r6, #0]
 8005e26:	e019      	b.n	8005e5c <_malloc_r+0xb0>
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	dac9      	bge.n	8005dc0 <_malloc_r+0x14>
 8005e2c:	230c      	movs	r3, #12
 8005e2e:	602b      	str	r3, [r5, #0]
 8005e30:	2000      	movs	r0, #0
 8005e32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e34:	6821      	ldr	r1, [r4, #0]
 8005e36:	1bc9      	subs	r1, r1, r7
 8005e38:	d420      	bmi.n	8005e7c <_malloc_r+0xd0>
 8005e3a:	290b      	cmp	r1, #11
 8005e3c:	d90a      	bls.n	8005e54 <_malloc_r+0xa8>
 8005e3e:	19e2      	adds	r2, r4, r7
 8005e40:	6027      	str	r7, [r4, #0]
 8005e42:	42a3      	cmp	r3, r4
 8005e44:	d104      	bne.n	8005e50 <_malloc_r+0xa4>
 8005e46:	6032      	str	r2, [r6, #0]
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	6011      	str	r1, [r2, #0]
 8005e4c:	6053      	str	r3, [r2, #4]
 8005e4e:	e005      	b.n	8005e5c <_malloc_r+0xb0>
 8005e50:	605a      	str	r2, [r3, #4]
 8005e52:	e7f9      	b.n	8005e48 <_malloc_r+0x9c>
 8005e54:	6862      	ldr	r2, [r4, #4]
 8005e56:	42a3      	cmp	r3, r4
 8005e58:	d10e      	bne.n	8005e78 <_malloc_r+0xcc>
 8005e5a:	6032      	str	r2, [r6, #0]
 8005e5c:	0028      	movs	r0, r5
 8005e5e:	f000 f82d 	bl	8005ebc <__malloc_unlock>
 8005e62:	0020      	movs	r0, r4
 8005e64:	2207      	movs	r2, #7
 8005e66:	300b      	adds	r0, #11
 8005e68:	1d23      	adds	r3, r4, #4
 8005e6a:	4390      	bics	r0, r2
 8005e6c:	1ac2      	subs	r2, r0, r3
 8005e6e:	4298      	cmp	r0, r3
 8005e70:	d0df      	beq.n	8005e32 <_malloc_r+0x86>
 8005e72:	1a1b      	subs	r3, r3, r0
 8005e74:	50a3      	str	r3, [r4, r2]
 8005e76:	e7dc      	b.n	8005e32 <_malloc_r+0x86>
 8005e78:	605a      	str	r2, [r3, #4]
 8005e7a:	e7ef      	b.n	8005e5c <_malloc_r+0xb0>
 8005e7c:	0023      	movs	r3, r4
 8005e7e:	6864      	ldr	r4, [r4, #4]
 8005e80:	e7a6      	b.n	8005dd0 <_malloc_r+0x24>
 8005e82:	9c00      	ldr	r4, [sp, #0]
 8005e84:	6863      	ldr	r3, [r4, #4]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	e7ad      	b.n	8005de6 <_malloc_r+0x3a>
 8005e8a:	001a      	movs	r2, r3
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	42a3      	cmp	r3, r4
 8005e90:	d1fb      	bne.n	8005e8a <_malloc_r+0xde>
 8005e92:	2300      	movs	r3, #0
 8005e94:	e7da      	b.n	8005e4c <_malloc_r+0xa0>
 8005e96:	230c      	movs	r3, #12
 8005e98:	0028      	movs	r0, r5
 8005e9a:	602b      	str	r3, [r5, #0]
 8005e9c:	f000 f80e 	bl	8005ebc <__malloc_unlock>
 8005ea0:	e7c6      	b.n	8005e30 <_malloc_r+0x84>
 8005ea2:	6007      	str	r7, [r0, #0]
 8005ea4:	e7da      	b.n	8005e5c <_malloc_r+0xb0>
 8005ea6:	46c0      	nop			@ (mov r8, r8)
 8005ea8:	20000354 	.word	0x20000354

08005eac <__malloc_lock>:
 8005eac:	b510      	push	{r4, lr}
 8005eae:	4802      	ldr	r0, [pc, #8]	@ (8005eb8 <__malloc_lock+0xc>)
 8005eb0:	f7ff fefd 	bl	8005cae <__retarget_lock_acquire_recursive>
 8005eb4:	bd10      	pop	{r4, pc}
 8005eb6:	46c0      	nop			@ (mov r8, r8)
 8005eb8:	2000034c 	.word	0x2000034c

08005ebc <__malloc_unlock>:
 8005ebc:	b510      	push	{r4, lr}
 8005ebe:	4802      	ldr	r0, [pc, #8]	@ (8005ec8 <__malloc_unlock+0xc>)
 8005ec0:	f7ff fef6 	bl	8005cb0 <__retarget_lock_release_recursive>
 8005ec4:	bd10      	pop	{r4, pc}
 8005ec6:	46c0      	nop			@ (mov r8, r8)
 8005ec8:	2000034c 	.word	0x2000034c

08005ecc <__sfputc_r>:
 8005ecc:	6893      	ldr	r3, [r2, #8]
 8005ece:	b510      	push	{r4, lr}
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	6093      	str	r3, [r2, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	da04      	bge.n	8005ee2 <__sfputc_r+0x16>
 8005ed8:	6994      	ldr	r4, [r2, #24]
 8005eda:	42a3      	cmp	r3, r4
 8005edc:	db07      	blt.n	8005eee <__sfputc_r+0x22>
 8005ede:	290a      	cmp	r1, #10
 8005ee0:	d005      	beq.n	8005eee <__sfputc_r+0x22>
 8005ee2:	6813      	ldr	r3, [r2, #0]
 8005ee4:	1c58      	adds	r0, r3, #1
 8005ee6:	6010      	str	r0, [r2, #0]
 8005ee8:	7019      	strb	r1, [r3, #0]
 8005eea:	0008      	movs	r0, r1
 8005eec:	bd10      	pop	{r4, pc}
 8005eee:	f000 fb5e 	bl	80065ae <__swbuf_r>
 8005ef2:	0001      	movs	r1, r0
 8005ef4:	e7f9      	b.n	8005eea <__sfputc_r+0x1e>

08005ef6 <__sfputs_r>:
 8005ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef8:	0006      	movs	r6, r0
 8005efa:	000f      	movs	r7, r1
 8005efc:	0014      	movs	r4, r2
 8005efe:	18d5      	adds	r5, r2, r3
 8005f00:	42ac      	cmp	r4, r5
 8005f02:	d101      	bne.n	8005f08 <__sfputs_r+0x12>
 8005f04:	2000      	movs	r0, #0
 8005f06:	e007      	b.n	8005f18 <__sfputs_r+0x22>
 8005f08:	7821      	ldrb	r1, [r4, #0]
 8005f0a:	003a      	movs	r2, r7
 8005f0c:	0030      	movs	r0, r6
 8005f0e:	f7ff ffdd 	bl	8005ecc <__sfputc_r>
 8005f12:	3401      	adds	r4, #1
 8005f14:	1c43      	adds	r3, r0, #1
 8005f16:	d1f3      	bne.n	8005f00 <__sfputs_r+0xa>
 8005f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f1c <_vfiprintf_r>:
 8005f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f1e:	b0a1      	sub	sp, #132	@ 0x84
 8005f20:	000f      	movs	r7, r1
 8005f22:	0015      	movs	r5, r2
 8005f24:	001e      	movs	r6, r3
 8005f26:	9003      	str	r0, [sp, #12]
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	d004      	beq.n	8005f36 <_vfiprintf_r+0x1a>
 8005f2c:	6a03      	ldr	r3, [r0, #32]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <_vfiprintf_r+0x1a>
 8005f32:	f7ff fdab 	bl	8005a8c <__sinit>
 8005f36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f38:	07db      	lsls	r3, r3, #31
 8005f3a:	d405      	bmi.n	8005f48 <_vfiprintf_r+0x2c>
 8005f3c:	89bb      	ldrh	r3, [r7, #12]
 8005f3e:	059b      	lsls	r3, r3, #22
 8005f40:	d402      	bmi.n	8005f48 <_vfiprintf_r+0x2c>
 8005f42:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005f44:	f7ff feb3 	bl	8005cae <__retarget_lock_acquire_recursive>
 8005f48:	89bb      	ldrh	r3, [r7, #12]
 8005f4a:	071b      	lsls	r3, r3, #28
 8005f4c:	d502      	bpl.n	8005f54 <_vfiprintf_r+0x38>
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d113      	bne.n	8005f7c <_vfiprintf_r+0x60>
 8005f54:	0039      	movs	r1, r7
 8005f56:	9803      	ldr	r0, [sp, #12]
 8005f58:	f000 fb6c 	bl	8006634 <__swsetup_r>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	d00d      	beq.n	8005f7c <_vfiprintf_r+0x60>
 8005f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f62:	07db      	lsls	r3, r3, #31
 8005f64:	d503      	bpl.n	8005f6e <_vfiprintf_r+0x52>
 8005f66:	2001      	movs	r0, #1
 8005f68:	4240      	negs	r0, r0
 8005f6a:	b021      	add	sp, #132	@ 0x84
 8005f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f6e:	89bb      	ldrh	r3, [r7, #12]
 8005f70:	059b      	lsls	r3, r3, #22
 8005f72:	d4f8      	bmi.n	8005f66 <_vfiprintf_r+0x4a>
 8005f74:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005f76:	f7ff fe9b 	bl	8005cb0 <__retarget_lock_release_recursive>
 8005f7a:	e7f4      	b.n	8005f66 <_vfiprintf_r+0x4a>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	ac08      	add	r4, sp, #32
 8005f80:	6163      	str	r3, [r4, #20]
 8005f82:	3320      	adds	r3, #32
 8005f84:	7663      	strb	r3, [r4, #25]
 8005f86:	3310      	adds	r3, #16
 8005f88:	76a3      	strb	r3, [r4, #26]
 8005f8a:	9607      	str	r6, [sp, #28]
 8005f8c:	002e      	movs	r6, r5
 8005f8e:	7833      	ldrb	r3, [r6, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d001      	beq.n	8005f98 <_vfiprintf_r+0x7c>
 8005f94:	2b25      	cmp	r3, #37	@ 0x25
 8005f96:	d148      	bne.n	800602a <_vfiprintf_r+0x10e>
 8005f98:	1b73      	subs	r3, r6, r5
 8005f9a:	9305      	str	r3, [sp, #20]
 8005f9c:	42ae      	cmp	r6, r5
 8005f9e:	d00b      	beq.n	8005fb8 <_vfiprintf_r+0x9c>
 8005fa0:	002a      	movs	r2, r5
 8005fa2:	0039      	movs	r1, r7
 8005fa4:	9803      	ldr	r0, [sp, #12]
 8005fa6:	f7ff ffa6 	bl	8005ef6 <__sfputs_r>
 8005faa:	3001      	adds	r0, #1
 8005fac:	d100      	bne.n	8005fb0 <_vfiprintf_r+0x94>
 8005fae:	e0ae      	b.n	800610e <_vfiprintf_r+0x1f2>
 8005fb0:	6963      	ldr	r3, [r4, #20]
 8005fb2:	9a05      	ldr	r2, [sp, #20]
 8005fb4:	189b      	adds	r3, r3, r2
 8005fb6:	6163      	str	r3, [r4, #20]
 8005fb8:	7833      	ldrb	r3, [r6, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d100      	bne.n	8005fc0 <_vfiprintf_r+0xa4>
 8005fbe:	e0a6      	b.n	800610e <_vfiprintf_r+0x1f2>
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	4252      	negs	r2, r2
 8005fc6:	6062      	str	r2, [r4, #4]
 8005fc8:	a904      	add	r1, sp, #16
 8005fca:	3254      	adds	r2, #84	@ 0x54
 8005fcc:	1852      	adds	r2, r2, r1
 8005fce:	1c75      	adds	r5, r6, #1
 8005fd0:	6023      	str	r3, [r4, #0]
 8005fd2:	60e3      	str	r3, [r4, #12]
 8005fd4:	60a3      	str	r3, [r4, #8]
 8005fd6:	7013      	strb	r3, [r2, #0]
 8005fd8:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005fda:	4b59      	ldr	r3, [pc, #356]	@ (8006140 <_vfiprintf_r+0x224>)
 8005fdc:	2205      	movs	r2, #5
 8005fde:	0018      	movs	r0, r3
 8005fe0:	7829      	ldrb	r1, [r5, #0]
 8005fe2:	9305      	str	r3, [sp, #20]
 8005fe4:	f000 fbe0 	bl	80067a8 <memchr>
 8005fe8:	1c6e      	adds	r6, r5, #1
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d11f      	bne.n	800602e <_vfiprintf_r+0x112>
 8005fee:	6822      	ldr	r2, [r4, #0]
 8005ff0:	06d3      	lsls	r3, r2, #27
 8005ff2:	d504      	bpl.n	8005ffe <_vfiprintf_r+0xe2>
 8005ff4:	2353      	movs	r3, #83	@ 0x53
 8005ff6:	a904      	add	r1, sp, #16
 8005ff8:	185b      	adds	r3, r3, r1
 8005ffa:	2120      	movs	r1, #32
 8005ffc:	7019      	strb	r1, [r3, #0]
 8005ffe:	0713      	lsls	r3, r2, #28
 8006000:	d504      	bpl.n	800600c <_vfiprintf_r+0xf0>
 8006002:	2353      	movs	r3, #83	@ 0x53
 8006004:	a904      	add	r1, sp, #16
 8006006:	185b      	adds	r3, r3, r1
 8006008:	212b      	movs	r1, #43	@ 0x2b
 800600a:	7019      	strb	r1, [r3, #0]
 800600c:	782b      	ldrb	r3, [r5, #0]
 800600e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006010:	d016      	beq.n	8006040 <_vfiprintf_r+0x124>
 8006012:	002e      	movs	r6, r5
 8006014:	2100      	movs	r1, #0
 8006016:	200a      	movs	r0, #10
 8006018:	68e3      	ldr	r3, [r4, #12]
 800601a:	7832      	ldrb	r2, [r6, #0]
 800601c:	1c75      	adds	r5, r6, #1
 800601e:	3a30      	subs	r2, #48	@ 0x30
 8006020:	2a09      	cmp	r2, #9
 8006022:	d950      	bls.n	80060c6 <_vfiprintf_r+0x1aa>
 8006024:	2900      	cmp	r1, #0
 8006026:	d111      	bne.n	800604c <_vfiprintf_r+0x130>
 8006028:	e017      	b.n	800605a <_vfiprintf_r+0x13e>
 800602a:	3601      	adds	r6, #1
 800602c:	e7af      	b.n	8005f8e <_vfiprintf_r+0x72>
 800602e:	9b05      	ldr	r3, [sp, #20]
 8006030:	6822      	ldr	r2, [r4, #0]
 8006032:	1ac0      	subs	r0, r0, r3
 8006034:	2301      	movs	r3, #1
 8006036:	4083      	lsls	r3, r0
 8006038:	4313      	orrs	r3, r2
 800603a:	0035      	movs	r5, r6
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	e7cc      	b.n	8005fda <_vfiprintf_r+0xbe>
 8006040:	9b07      	ldr	r3, [sp, #28]
 8006042:	1d19      	adds	r1, r3, #4
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	9107      	str	r1, [sp, #28]
 8006048:	2b00      	cmp	r3, #0
 800604a:	db01      	blt.n	8006050 <_vfiprintf_r+0x134>
 800604c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800604e:	e004      	b.n	800605a <_vfiprintf_r+0x13e>
 8006050:	425b      	negs	r3, r3
 8006052:	60e3      	str	r3, [r4, #12]
 8006054:	2302      	movs	r3, #2
 8006056:	4313      	orrs	r3, r2
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	7833      	ldrb	r3, [r6, #0]
 800605c:	2b2e      	cmp	r3, #46	@ 0x2e
 800605e:	d10c      	bne.n	800607a <_vfiprintf_r+0x15e>
 8006060:	7873      	ldrb	r3, [r6, #1]
 8006062:	2b2a      	cmp	r3, #42	@ 0x2a
 8006064:	d134      	bne.n	80060d0 <_vfiprintf_r+0x1b4>
 8006066:	9b07      	ldr	r3, [sp, #28]
 8006068:	3602      	adds	r6, #2
 800606a:	1d1a      	adds	r2, r3, #4
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	9207      	str	r2, [sp, #28]
 8006070:	2b00      	cmp	r3, #0
 8006072:	da01      	bge.n	8006078 <_vfiprintf_r+0x15c>
 8006074:	2301      	movs	r3, #1
 8006076:	425b      	negs	r3, r3
 8006078:	9309      	str	r3, [sp, #36]	@ 0x24
 800607a:	4d32      	ldr	r5, [pc, #200]	@ (8006144 <_vfiprintf_r+0x228>)
 800607c:	2203      	movs	r2, #3
 800607e:	0028      	movs	r0, r5
 8006080:	7831      	ldrb	r1, [r6, #0]
 8006082:	f000 fb91 	bl	80067a8 <memchr>
 8006086:	2800      	cmp	r0, #0
 8006088:	d006      	beq.n	8006098 <_vfiprintf_r+0x17c>
 800608a:	2340      	movs	r3, #64	@ 0x40
 800608c:	1b40      	subs	r0, r0, r5
 800608e:	4083      	lsls	r3, r0
 8006090:	6822      	ldr	r2, [r4, #0]
 8006092:	3601      	adds	r6, #1
 8006094:	4313      	orrs	r3, r2
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	7831      	ldrb	r1, [r6, #0]
 800609a:	2206      	movs	r2, #6
 800609c:	482a      	ldr	r0, [pc, #168]	@ (8006148 <_vfiprintf_r+0x22c>)
 800609e:	1c75      	adds	r5, r6, #1
 80060a0:	7621      	strb	r1, [r4, #24]
 80060a2:	f000 fb81 	bl	80067a8 <memchr>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	d040      	beq.n	800612c <_vfiprintf_r+0x210>
 80060aa:	4b28      	ldr	r3, [pc, #160]	@ (800614c <_vfiprintf_r+0x230>)
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d122      	bne.n	80060f6 <_vfiprintf_r+0x1da>
 80060b0:	2207      	movs	r2, #7
 80060b2:	9b07      	ldr	r3, [sp, #28]
 80060b4:	3307      	adds	r3, #7
 80060b6:	4393      	bics	r3, r2
 80060b8:	3308      	adds	r3, #8
 80060ba:	9307      	str	r3, [sp, #28]
 80060bc:	6963      	ldr	r3, [r4, #20]
 80060be:	9a04      	ldr	r2, [sp, #16]
 80060c0:	189b      	adds	r3, r3, r2
 80060c2:	6163      	str	r3, [r4, #20]
 80060c4:	e762      	b.n	8005f8c <_vfiprintf_r+0x70>
 80060c6:	4343      	muls	r3, r0
 80060c8:	002e      	movs	r6, r5
 80060ca:	2101      	movs	r1, #1
 80060cc:	189b      	adds	r3, r3, r2
 80060ce:	e7a4      	b.n	800601a <_vfiprintf_r+0xfe>
 80060d0:	2300      	movs	r3, #0
 80060d2:	200a      	movs	r0, #10
 80060d4:	0019      	movs	r1, r3
 80060d6:	3601      	adds	r6, #1
 80060d8:	6063      	str	r3, [r4, #4]
 80060da:	7832      	ldrb	r2, [r6, #0]
 80060dc:	1c75      	adds	r5, r6, #1
 80060de:	3a30      	subs	r2, #48	@ 0x30
 80060e0:	2a09      	cmp	r2, #9
 80060e2:	d903      	bls.n	80060ec <_vfiprintf_r+0x1d0>
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d0c8      	beq.n	800607a <_vfiprintf_r+0x15e>
 80060e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80060ea:	e7c6      	b.n	800607a <_vfiprintf_r+0x15e>
 80060ec:	4341      	muls	r1, r0
 80060ee:	002e      	movs	r6, r5
 80060f0:	2301      	movs	r3, #1
 80060f2:	1889      	adds	r1, r1, r2
 80060f4:	e7f1      	b.n	80060da <_vfiprintf_r+0x1be>
 80060f6:	aa07      	add	r2, sp, #28
 80060f8:	9200      	str	r2, [sp, #0]
 80060fa:	0021      	movs	r1, r4
 80060fc:	003a      	movs	r2, r7
 80060fe:	4b14      	ldr	r3, [pc, #80]	@ (8006150 <_vfiprintf_r+0x234>)
 8006100:	9803      	ldr	r0, [sp, #12]
 8006102:	e000      	b.n	8006106 <_vfiprintf_r+0x1ea>
 8006104:	bf00      	nop
 8006106:	9004      	str	r0, [sp, #16]
 8006108:	9b04      	ldr	r3, [sp, #16]
 800610a:	3301      	adds	r3, #1
 800610c:	d1d6      	bne.n	80060bc <_vfiprintf_r+0x1a0>
 800610e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006110:	07db      	lsls	r3, r3, #31
 8006112:	d405      	bmi.n	8006120 <_vfiprintf_r+0x204>
 8006114:	89bb      	ldrh	r3, [r7, #12]
 8006116:	059b      	lsls	r3, r3, #22
 8006118:	d402      	bmi.n	8006120 <_vfiprintf_r+0x204>
 800611a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800611c:	f7ff fdc8 	bl	8005cb0 <__retarget_lock_release_recursive>
 8006120:	89bb      	ldrh	r3, [r7, #12]
 8006122:	065b      	lsls	r3, r3, #25
 8006124:	d500      	bpl.n	8006128 <_vfiprintf_r+0x20c>
 8006126:	e71e      	b.n	8005f66 <_vfiprintf_r+0x4a>
 8006128:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800612a:	e71e      	b.n	8005f6a <_vfiprintf_r+0x4e>
 800612c:	aa07      	add	r2, sp, #28
 800612e:	9200      	str	r2, [sp, #0]
 8006130:	0021      	movs	r1, r4
 8006132:	003a      	movs	r2, r7
 8006134:	4b06      	ldr	r3, [pc, #24]	@ (8006150 <_vfiprintf_r+0x234>)
 8006136:	9803      	ldr	r0, [sp, #12]
 8006138:	f000 f87c 	bl	8006234 <_printf_i>
 800613c:	e7e3      	b.n	8006106 <_vfiprintf_r+0x1ea>
 800613e:	46c0      	nop			@ (mov r8, r8)
 8006140:	08006da4 	.word	0x08006da4
 8006144:	08006daa 	.word	0x08006daa
 8006148:	08006dae 	.word	0x08006dae
 800614c:	00000000 	.word	0x00000000
 8006150:	08005ef7 	.word	0x08005ef7

08006154 <_printf_common>:
 8006154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006156:	0016      	movs	r6, r2
 8006158:	9301      	str	r3, [sp, #4]
 800615a:	688a      	ldr	r2, [r1, #8]
 800615c:	690b      	ldr	r3, [r1, #16]
 800615e:	000c      	movs	r4, r1
 8006160:	9000      	str	r0, [sp, #0]
 8006162:	4293      	cmp	r3, r2
 8006164:	da00      	bge.n	8006168 <_printf_common+0x14>
 8006166:	0013      	movs	r3, r2
 8006168:	0022      	movs	r2, r4
 800616a:	6033      	str	r3, [r6, #0]
 800616c:	3243      	adds	r2, #67	@ 0x43
 800616e:	7812      	ldrb	r2, [r2, #0]
 8006170:	2a00      	cmp	r2, #0
 8006172:	d001      	beq.n	8006178 <_printf_common+0x24>
 8006174:	3301      	adds	r3, #1
 8006176:	6033      	str	r3, [r6, #0]
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	069b      	lsls	r3, r3, #26
 800617c:	d502      	bpl.n	8006184 <_printf_common+0x30>
 800617e:	6833      	ldr	r3, [r6, #0]
 8006180:	3302      	adds	r3, #2
 8006182:	6033      	str	r3, [r6, #0]
 8006184:	6822      	ldr	r2, [r4, #0]
 8006186:	2306      	movs	r3, #6
 8006188:	0015      	movs	r5, r2
 800618a:	401d      	ands	r5, r3
 800618c:	421a      	tst	r2, r3
 800618e:	d027      	beq.n	80061e0 <_printf_common+0x8c>
 8006190:	0023      	movs	r3, r4
 8006192:	3343      	adds	r3, #67	@ 0x43
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	1e5a      	subs	r2, r3, #1
 8006198:	4193      	sbcs	r3, r2
 800619a:	6822      	ldr	r2, [r4, #0]
 800619c:	0692      	lsls	r2, r2, #26
 800619e:	d430      	bmi.n	8006202 <_printf_common+0xae>
 80061a0:	0022      	movs	r2, r4
 80061a2:	9901      	ldr	r1, [sp, #4]
 80061a4:	9800      	ldr	r0, [sp, #0]
 80061a6:	9d08      	ldr	r5, [sp, #32]
 80061a8:	3243      	adds	r2, #67	@ 0x43
 80061aa:	47a8      	blx	r5
 80061ac:	3001      	adds	r0, #1
 80061ae:	d025      	beq.n	80061fc <_printf_common+0xa8>
 80061b0:	2206      	movs	r2, #6
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	2500      	movs	r5, #0
 80061b6:	4013      	ands	r3, r2
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d105      	bne.n	80061c8 <_printf_common+0x74>
 80061bc:	6833      	ldr	r3, [r6, #0]
 80061be:	68e5      	ldr	r5, [r4, #12]
 80061c0:	1aed      	subs	r5, r5, r3
 80061c2:	43eb      	mvns	r3, r5
 80061c4:	17db      	asrs	r3, r3, #31
 80061c6:	401d      	ands	r5, r3
 80061c8:	68a3      	ldr	r3, [r4, #8]
 80061ca:	6922      	ldr	r2, [r4, #16]
 80061cc:	4293      	cmp	r3, r2
 80061ce:	dd01      	ble.n	80061d4 <_printf_common+0x80>
 80061d0:	1a9b      	subs	r3, r3, r2
 80061d2:	18ed      	adds	r5, r5, r3
 80061d4:	2600      	movs	r6, #0
 80061d6:	42b5      	cmp	r5, r6
 80061d8:	d120      	bne.n	800621c <_printf_common+0xc8>
 80061da:	2000      	movs	r0, #0
 80061dc:	e010      	b.n	8006200 <_printf_common+0xac>
 80061de:	3501      	adds	r5, #1
 80061e0:	68e3      	ldr	r3, [r4, #12]
 80061e2:	6832      	ldr	r2, [r6, #0]
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	42ab      	cmp	r3, r5
 80061e8:	ddd2      	ble.n	8006190 <_printf_common+0x3c>
 80061ea:	0022      	movs	r2, r4
 80061ec:	2301      	movs	r3, #1
 80061ee:	9901      	ldr	r1, [sp, #4]
 80061f0:	9800      	ldr	r0, [sp, #0]
 80061f2:	9f08      	ldr	r7, [sp, #32]
 80061f4:	3219      	adds	r2, #25
 80061f6:	47b8      	blx	r7
 80061f8:	3001      	adds	r0, #1
 80061fa:	d1f0      	bne.n	80061de <_printf_common+0x8a>
 80061fc:	2001      	movs	r0, #1
 80061fe:	4240      	negs	r0, r0
 8006200:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006202:	2030      	movs	r0, #48	@ 0x30
 8006204:	18e1      	adds	r1, r4, r3
 8006206:	3143      	adds	r1, #67	@ 0x43
 8006208:	7008      	strb	r0, [r1, #0]
 800620a:	0021      	movs	r1, r4
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	3145      	adds	r1, #69	@ 0x45
 8006210:	7809      	ldrb	r1, [r1, #0]
 8006212:	18a2      	adds	r2, r4, r2
 8006214:	3243      	adds	r2, #67	@ 0x43
 8006216:	3302      	adds	r3, #2
 8006218:	7011      	strb	r1, [r2, #0]
 800621a:	e7c1      	b.n	80061a0 <_printf_common+0x4c>
 800621c:	0022      	movs	r2, r4
 800621e:	2301      	movs	r3, #1
 8006220:	9901      	ldr	r1, [sp, #4]
 8006222:	9800      	ldr	r0, [sp, #0]
 8006224:	9f08      	ldr	r7, [sp, #32]
 8006226:	321a      	adds	r2, #26
 8006228:	47b8      	blx	r7
 800622a:	3001      	adds	r0, #1
 800622c:	d0e6      	beq.n	80061fc <_printf_common+0xa8>
 800622e:	3601      	adds	r6, #1
 8006230:	e7d1      	b.n	80061d6 <_printf_common+0x82>
	...

08006234 <_printf_i>:
 8006234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006236:	b08b      	sub	sp, #44	@ 0x2c
 8006238:	9206      	str	r2, [sp, #24]
 800623a:	000a      	movs	r2, r1
 800623c:	3243      	adds	r2, #67	@ 0x43
 800623e:	9307      	str	r3, [sp, #28]
 8006240:	9005      	str	r0, [sp, #20]
 8006242:	9203      	str	r2, [sp, #12]
 8006244:	7e0a      	ldrb	r2, [r1, #24]
 8006246:	000c      	movs	r4, r1
 8006248:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800624a:	2a78      	cmp	r2, #120	@ 0x78
 800624c:	d809      	bhi.n	8006262 <_printf_i+0x2e>
 800624e:	2a62      	cmp	r2, #98	@ 0x62
 8006250:	d80b      	bhi.n	800626a <_printf_i+0x36>
 8006252:	2a00      	cmp	r2, #0
 8006254:	d100      	bne.n	8006258 <_printf_i+0x24>
 8006256:	e0ba      	b.n	80063ce <_printf_i+0x19a>
 8006258:	497a      	ldr	r1, [pc, #488]	@ (8006444 <_printf_i+0x210>)
 800625a:	9104      	str	r1, [sp, #16]
 800625c:	2a58      	cmp	r2, #88	@ 0x58
 800625e:	d100      	bne.n	8006262 <_printf_i+0x2e>
 8006260:	e08e      	b.n	8006380 <_printf_i+0x14c>
 8006262:	0025      	movs	r5, r4
 8006264:	3542      	adds	r5, #66	@ 0x42
 8006266:	702a      	strb	r2, [r5, #0]
 8006268:	e022      	b.n	80062b0 <_printf_i+0x7c>
 800626a:	0010      	movs	r0, r2
 800626c:	3863      	subs	r0, #99	@ 0x63
 800626e:	2815      	cmp	r0, #21
 8006270:	d8f7      	bhi.n	8006262 <_printf_i+0x2e>
 8006272:	f7f9 ff49 	bl	8000108 <__gnu_thumb1_case_shi>
 8006276:	0016      	.short	0x0016
 8006278:	fff6001f 	.word	0xfff6001f
 800627c:	fff6fff6 	.word	0xfff6fff6
 8006280:	001ffff6 	.word	0x001ffff6
 8006284:	fff6fff6 	.word	0xfff6fff6
 8006288:	fff6fff6 	.word	0xfff6fff6
 800628c:	0036009f 	.word	0x0036009f
 8006290:	fff6007e 	.word	0xfff6007e
 8006294:	00b0fff6 	.word	0x00b0fff6
 8006298:	0036fff6 	.word	0x0036fff6
 800629c:	fff6fff6 	.word	0xfff6fff6
 80062a0:	0082      	.short	0x0082
 80062a2:	0025      	movs	r5, r4
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	3542      	adds	r5, #66	@ 0x42
 80062a8:	1d11      	adds	r1, r2, #4
 80062aa:	6019      	str	r1, [r3, #0]
 80062ac:	6813      	ldr	r3, [r2, #0]
 80062ae:	702b      	strb	r3, [r5, #0]
 80062b0:	2301      	movs	r3, #1
 80062b2:	e09e      	b.n	80063f2 <_printf_i+0x1be>
 80062b4:	6818      	ldr	r0, [r3, #0]
 80062b6:	6809      	ldr	r1, [r1, #0]
 80062b8:	1d02      	adds	r2, r0, #4
 80062ba:	060d      	lsls	r5, r1, #24
 80062bc:	d50b      	bpl.n	80062d6 <_printf_i+0xa2>
 80062be:	6806      	ldr	r6, [r0, #0]
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	2e00      	cmp	r6, #0
 80062c4:	da03      	bge.n	80062ce <_printf_i+0x9a>
 80062c6:	232d      	movs	r3, #45	@ 0x2d
 80062c8:	9a03      	ldr	r2, [sp, #12]
 80062ca:	4276      	negs	r6, r6
 80062cc:	7013      	strb	r3, [r2, #0]
 80062ce:	4b5d      	ldr	r3, [pc, #372]	@ (8006444 <_printf_i+0x210>)
 80062d0:	270a      	movs	r7, #10
 80062d2:	9304      	str	r3, [sp, #16]
 80062d4:	e018      	b.n	8006308 <_printf_i+0xd4>
 80062d6:	6806      	ldr	r6, [r0, #0]
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	0649      	lsls	r1, r1, #25
 80062dc:	d5f1      	bpl.n	80062c2 <_printf_i+0x8e>
 80062de:	b236      	sxth	r6, r6
 80062e0:	e7ef      	b.n	80062c2 <_printf_i+0x8e>
 80062e2:	6808      	ldr	r0, [r1, #0]
 80062e4:	6819      	ldr	r1, [r3, #0]
 80062e6:	c940      	ldmia	r1!, {r6}
 80062e8:	0605      	lsls	r5, r0, #24
 80062ea:	d402      	bmi.n	80062f2 <_printf_i+0xbe>
 80062ec:	0640      	lsls	r0, r0, #25
 80062ee:	d500      	bpl.n	80062f2 <_printf_i+0xbe>
 80062f0:	b2b6      	uxth	r6, r6
 80062f2:	6019      	str	r1, [r3, #0]
 80062f4:	4b53      	ldr	r3, [pc, #332]	@ (8006444 <_printf_i+0x210>)
 80062f6:	270a      	movs	r7, #10
 80062f8:	9304      	str	r3, [sp, #16]
 80062fa:	2a6f      	cmp	r2, #111	@ 0x6f
 80062fc:	d100      	bne.n	8006300 <_printf_i+0xcc>
 80062fe:	3f02      	subs	r7, #2
 8006300:	0023      	movs	r3, r4
 8006302:	2200      	movs	r2, #0
 8006304:	3343      	adds	r3, #67	@ 0x43
 8006306:	701a      	strb	r2, [r3, #0]
 8006308:	6863      	ldr	r3, [r4, #4]
 800630a:	60a3      	str	r3, [r4, #8]
 800630c:	2b00      	cmp	r3, #0
 800630e:	db06      	blt.n	800631e <_printf_i+0xea>
 8006310:	2104      	movs	r1, #4
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	9d03      	ldr	r5, [sp, #12]
 8006316:	438a      	bics	r2, r1
 8006318:	6022      	str	r2, [r4, #0]
 800631a:	4333      	orrs	r3, r6
 800631c:	d00c      	beq.n	8006338 <_printf_i+0x104>
 800631e:	9d03      	ldr	r5, [sp, #12]
 8006320:	0030      	movs	r0, r6
 8006322:	0039      	movs	r1, r7
 8006324:	f7f9 ff80 	bl	8000228 <__aeabi_uidivmod>
 8006328:	9b04      	ldr	r3, [sp, #16]
 800632a:	3d01      	subs	r5, #1
 800632c:	5c5b      	ldrb	r3, [r3, r1]
 800632e:	702b      	strb	r3, [r5, #0]
 8006330:	0033      	movs	r3, r6
 8006332:	0006      	movs	r6, r0
 8006334:	429f      	cmp	r7, r3
 8006336:	d9f3      	bls.n	8006320 <_printf_i+0xec>
 8006338:	2f08      	cmp	r7, #8
 800633a:	d109      	bne.n	8006350 <_printf_i+0x11c>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	07db      	lsls	r3, r3, #31
 8006340:	d506      	bpl.n	8006350 <_printf_i+0x11c>
 8006342:	6862      	ldr	r2, [r4, #4]
 8006344:	6923      	ldr	r3, [r4, #16]
 8006346:	429a      	cmp	r2, r3
 8006348:	dc02      	bgt.n	8006350 <_printf_i+0x11c>
 800634a:	2330      	movs	r3, #48	@ 0x30
 800634c:	3d01      	subs	r5, #1
 800634e:	702b      	strb	r3, [r5, #0]
 8006350:	9b03      	ldr	r3, [sp, #12]
 8006352:	1b5b      	subs	r3, r3, r5
 8006354:	6123      	str	r3, [r4, #16]
 8006356:	9b07      	ldr	r3, [sp, #28]
 8006358:	0021      	movs	r1, r4
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	9805      	ldr	r0, [sp, #20]
 800635e:	9b06      	ldr	r3, [sp, #24]
 8006360:	aa09      	add	r2, sp, #36	@ 0x24
 8006362:	f7ff fef7 	bl	8006154 <_printf_common>
 8006366:	3001      	adds	r0, #1
 8006368:	d148      	bne.n	80063fc <_printf_i+0x1c8>
 800636a:	2001      	movs	r0, #1
 800636c:	4240      	negs	r0, r0
 800636e:	b00b      	add	sp, #44	@ 0x2c
 8006370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006372:	2220      	movs	r2, #32
 8006374:	6809      	ldr	r1, [r1, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	6022      	str	r2, [r4, #0]
 800637a:	2278      	movs	r2, #120	@ 0x78
 800637c:	4932      	ldr	r1, [pc, #200]	@ (8006448 <_printf_i+0x214>)
 800637e:	9104      	str	r1, [sp, #16]
 8006380:	0021      	movs	r1, r4
 8006382:	3145      	adds	r1, #69	@ 0x45
 8006384:	700a      	strb	r2, [r1, #0]
 8006386:	6819      	ldr	r1, [r3, #0]
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	c940      	ldmia	r1!, {r6}
 800638c:	0610      	lsls	r0, r2, #24
 800638e:	d402      	bmi.n	8006396 <_printf_i+0x162>
 8006390:	0650      	lsls	r0, r2, #25
 8006392:	d500      	bpl.n	8006396 <_printf_i+0x162>
 8006394:	b2b6      	uxth	r6, r6
 8006396:	6019      	str	r1, [r3, #0]
 8006398:	07d3      	lsls	r3, r2, #31
 800639a:	d502      	bpl.n	80063a2 <_printf_i+0x16e>
 800639c:	2320      	movs	r3, #32
 800639e:	4313      	orrs	r3, r2
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	2e00      	cmp	r6, #0
 80063a4:	d001      	beq.n	80063aa <_printf_i+0x176>
 80063a6:	2710      	movs	r7, #16
 80063a8:	e7aa      	b.n	8006300 <_printf_i+0xcc>
 80063aa:	2220      	movs	r2, #32
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	4393      	bics	r3, r2
 80063b0:	6023      	str	r3, [r4, #0]
 80063b2:	e7f8      	b.n	80063a6 <_printf_i+0x172>
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	680d      	ldr	r5, [r1, #0]
 80063b8:	1d10      	adds	r0, r2, #4
 80063ba:	6949      	ldr	r1, [r1, #20]
 80063bc:	6018      	str	r0, [r3, #0]
 80063be:	6813      	ldr	r3, [r2, #0]
 80063c0:	062e      	lsls	r6, r5, #24
 80063c2:	d501      	bpl.n	80063c8 <_printf_i+0x194>
 80063c4:	6019      	str	r1, [r3, #0]
 80063c6:	e002      	b.n	80063ce <_printf_i+0x19a>
 80063c8:	066d      	lsls	r5, r5, #25
 80063ca:	d5fb      	bpl.n	80063c4 <_printf_i+0x190>
 80063cc:	8019      	strh	r1, [r3, #0]
 80063ce:	2300      	movs	r3, #0
 80063d0:	9d03      	ldr	r5, [sp, #12]
 80063d2:	6123      	str	r3, [r4, #16]
 80063d4:	e7bf      	b.n	8006356 <_printf_i+0x122>
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	1d11      	adds	r1, r2, #4
 80063da:	6019      	str	r1, [r3, #0]
 80063dc:	6815      	ldr	r5, [r2, #0]
 80063de:	2100      	movs	r1, #0
 80063e0:	0028      	movs	r0, r5
 80063e2:	6862      	ldr	r2, [r4, #4]
 80063e4:	f000 f9e0 	bl	80067a8 <memchr>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d001      	beq.n	80063f0 <_printf_i+0x1bc>
 80063ec:	1b40      	subs	r0, r0, r5
 80063ee:	6060      	str	r0, [r4, #4]
 80063f0:	6863      	ldr	r3, [r4, #4]
 80063f2:	6123      	str	r3, [r4, #16]
 80063f4:	2300      	movs	r3, #0
 80063f6:	9a03      	ldr	r2, [sp, #12]
 80063f8:	7013      	strb	r3, [r2, #0]
 80063fa:	e7ac      	b.n	8006356 <_printf_i+0x122>
 80063fc:	002a      	movs	r2, r5
 80063fe:	6923      	ldr	r3, [r4, #16]
 8006400:	9906      	ldr	r1, [sp, #24]
 8006402:	9805      	ldr	r0, [sp, #20]
 8006404:	9d07      	ldr	r5, [sp, #28]
 8006406:	47a8      	blx	r5
 8006408:	3001      	adds	r0, #1
 800640a:	d0ae      	beq.n	800636a <_printf_i+0x136>
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	079b      	lsls	r3, r3, #30
 8006410:	d415      	bmi.n	800643e <_printf_i+0x20a>
 8006412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006414:	68e0      	ldr	r0, [r4, #12]
 8006416:	4298      	cmp	r0, r3
 8006418:	daa9      	bge.n	800636e <_printf_i+0x13a>
 800641a:	0018      	movs	r0, r3
 800641c:	e7a7      	b.n	800636e <_printf_i+0x13a>
 800641e:	0022      	movs	r2, r4
 8006420:	2301      	movs	r3, #1
 8006422:	9906      	ldr	r1, [sp, #24]
 8006424:	9805      	ldr	r0, [sp, #20]
 8006426:	9e07      	ldr	r6, [sp, #28]
 8006428:	3219      	adds	r2, #25
 800642a:	47b0      	blx	r6
 800642c:	3001      	adds	r0, #1
 800642e:	d09c      	beq.n	800636a <_printf_i+0x136>
 8006430:	3501      	adds	r5, #1
 8006432:	68e3      	ldr	r3, [r4, #12]
 8006434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	42ab      	cmp	r3, r5
 800643a:	dcf0      	bgt.n	800641e <_printf_i+0x1ea>
 800643c:	e7e9      	b.n	8006412 <_printf_i+0x1de>
 800643e:	2500      	movs	r5, #0
 8006440:	e7f7      	b.n	8006432 <_printf_i+0x1fe>
 8006442:	46c0      	nop			@ (mov r8, r8)
 8006444:	08006db5 	.word	0x08006db5
 8006448:	08006dc6 	.word	0x08006dc6

0800644c <__sflush_r>:
 800644c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800644e:	220c      	movs	r2, #12
 8006450:	5e8b      	ldrsh	r3, [r1, r2]
 8006452:	0005      	movs	r5, r0
 8006454:	000c      	movs	r4, r1
 8006456:	071a      	lsls	r2, r3, #28
 8006458:	d456      	bmi.n	8006508 <__sflush_r+0xbc>
 800645a:	684a      	ldr	r2, [r1, #4]
 800645c:	2a00      	cmp	r2, #0
 800645e:	dc02      	bgt.n	8006466 <__sflush_r+0x1a>
 8006460:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006462:	2a00      	cmp	r2, #0
 8006464:	dd4e      	ble.n	8006504 <__sflush_r+0xb8>
 8006466:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006468:	2f00      	cmp	r7, #0
 800646a:	d04b      	beq.n	8006504 <__sflush_r+0xb8>
 800646c:	2200      	movs	r2, #0
 800646e:	2080      	movs	r0, #128	@ 0x80
 8006470:	682e      	ldr	r6, [r5, #0]
 8006472:	602a      	str	r2, [r5, #0]
 8006474:	001a      	movs	r2, r3
 8006476:	0140      	lsls	r0, r0, #5
 8006478:	6a21      	ldr	r1, [r4, #32]
 800647a:	4002      	ands	r2, r0
 800647c:	4203      	tst	r3, r0
 800647e:	d033      	beq.n	80064e8 <__sflush_r+0x9c>
 8006480:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006482:	89a3      	ldrh	r3, [r4, #12]
 8006484:	075b      	lsls	r3, r3, #29
 8006486:	d506      	bpl.n	8006496 <__sflush_r+0x4a>
 8006488:	6863      	ldr	r3, [r4, #4]
 800648a:	1ad2      	subs	r2, r2, r3
 800648c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <__sflush_r+0x4a>
 8006492:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006494:	1ad2      	subs	r2, r2, r3
 8006496:	2300      	movs	r3, #0
 8006498:	0028      	movs	r0, r5
 800649a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800649c:	6a21      	ldr	r1, [r4, #32]
 800649e:	47b8      	blx	r7
 80064a0:	89a2      	ldrh	r2, [r4, #12]
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	d106      	bne.n	80064b4 <__sflush_r+0x68>
 80064a6:	6829      	ldr	r1, [r5, #0]
 80064a8:	291d      	cmp	r1, #29
 80064aa:	d846      	bhi.n	800653a <__sflush_r+0xee>
 80064ac:	4b29      	ldr	r3, [pc, #164]	@ (8006554 <__sflush_r+0x108>)
 80064ae:	40cb      	lsrs	r3, r1
 80064b0:	07db      	lsls	r3, r3, #31
 80064b2:	d542      	bpl.n	800653a <__sflush_r+0xee>
 80064b4:	2300      	movs	r3, #0
 80064b6:	6063      	str	r3, [r4, #4]
 80064b8:	6923      	ldr	r3, [r4, #16]
 80064ba:	6023      	str	r3, [r4, #0]
 80064bc:	04d2      	lsls	r2, r2, #19
 80064be:	d505      	bpl.n	80064cc <__sflush_r+0x80>
 80064c0:	1c43      	adds	r3, r0, #1
 80064c2:	d102      	bne.n	80064ca <__sflush_r+0x7e>
 80064c4:	682b      	ldr	r3, [r5, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d100      	bne.n	80064cc <__sflush_r+0x80>
 80064ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80064cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064ce:	602e      	str	r6, [r5, #0]
 80064d0:	2900      	cmp	r1, #0
 80064d2:	d017      	beq.n	8006504 <__sflush_r+0xb8>
 80064d4:	0023      	movs	r3, r4
 80064d6:	3344      	adds	r3, #68	@ 0x44
 80064d8:	4299      	cmp	r1, r3
 80064da:	d002      	beq.n	80064e2 <__sflush_r+0x96>
 80064dc:	0028      	movs	r0, r5
 80064de:	f7ff fbf9 	bl	8005cd4 <_free_r>
 80064e2:	2300      	movs	r3, #0
 80064e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80064e6:	e00d      	b.n	8006504 <__sflush_r+0xb8>
 80064e8:	2301      	movs	r3, #1
 80064ea:	0028      	movs	r0, r5
 80064ec:	47b8      	blx	r7
 80064ee:	0002      	movs	r2, r0
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	d1c6      	bne.n	8006482 <__sflush_r+0x36>
 80064f4:	682b      	ldr	r3, [r5, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0c3      	beq.n	8006482 <__sflush_r+0x36>
 80064fa:	2b1d      	cmp	r3, #29
 80064fc:	d001      	beq.n	8006502 <__sflush_r+0xb6>
 80064fe:	2b16      	cmp	r3, #22
 8006500:	d11a      	bne.n	8006538 <__sflush_r+0xec>
 8006502:	602e      	str	r6, [r5, #0]
 8006504:	2000      	movs	r0, #0
 8006506:	e01e      	b.n	8006546 <__sflush_r+0xfa>
 8006508:	690e      	ldr	r6, [r1, #16]
 800650a:	2e00      	cmp	r6, #0
 800650c:	d0fa      	beq.n	8006504 <__sflush_r+0xb8>
 800650e:	680f      	ldr	r7, [r1, #0]
 8006510:	600e      	str	r6, [r1, #0]
 8006512:	1bba      	subs	r2, r7, r6
 8006514:	9201      	str	r2, [sp, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	079b      	lsls	r3, r3, #30
 800651a:	d100      	bne.n	800651e <__sflush_r+0xd2>
 800651c:	694a      	ldr	r2, [r1, #20]
 800651e:	60a2      	str	r2, [r4, #8]
 8006520:	9b01      	ldr	r3, [sp, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	ddee      	ble.n	8006504 <__sflush_r+0xb8>
 8006526:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006528:	0032      	movs	r2, r6
 800652a:	001f      	movs	r7, r3
 800652c:	0028      	movs	r0, r5
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	6a21      	ldr	r1, [r4, #32]
 8006532:	47b8      	blx	r7
 8006534:	2800      	cmp	r0, #0
 8006536:	dc07      	bgt.n	8006548 <__sflush_r+0xfc>
 8006538:	89a2      	ldrh	r2, [r4, #12]
 800653a:	2340      	movs	r3, #64	@ 0x40
 800653c:	2001      	movs	r0, #1
 800653e:	4313      	orrs	r3, r2
 8006540:	b21b      	sxth	r3, r3
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	4240      	negs	r0, r0
 8006546:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006548:	9b01      	ldr	r3, [sp, #4]
 800654a:	1836      	adds	r6, r6, r0
 800654c:	1a1b      	subs	r3, r3, r0
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	e7e6      	b.n	8006520 <__sflush_r+0xd4>
 8006552:	46c0      	nop			@ (mov r8, r8)
 8006554:	20400001 	.word	0x20400001

08006558 <_fflush_r>:
 8006558:	690b      	ldr	r3, [r1, #16]
 800655a:	b570      	push	{r4, r5, r6, lr}
 800655c:	0005      	movs	r5, r0
 800655e:	000c      	movs	r4, r1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d102      	bne.n	800656a <_fflush_r+0x12>
 8006564:	2500      	movs	r5, #0
 8006566:	0028      	movs	r0, r5
 8006568:	bd70      	pop	{r4, r5, r6, pc}
 800656a:	2800      	cmp	r0, #0
 800656c:	d004      	beq.n	8006578 <_fflush_r+0x20>
 800656e:	6a03      	ldr	r3, [r0, #32]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d101      	bne.n	8006578 <_fflush_r+0x20>
 8006574:	f7ff fa8a 	bl	8005a8c <__sinit>
 8006578:	220c      	movs	r2, #12
 800657a:	5ea3      	ldrsh	r3, [r4, r2]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d0f1      	beq.n	8006564 <_fflush_r+0xc>
 8006580:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006582:	07d2      	lsls	r2, r2, #31
 8006584:	d404      	bmi.n	8006590 <_fflush_r+0x38>
 8006586:	059b      	lsls	r3, r3, #22
 8006588:	d402      	bmi.n	8006590 <_fflush_r+0x38>
 800658a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800658c:	f7ff fb8f 	bl	8005cae <__retarget_lock_acquire_recursive>
 8006590:	0028      	movs	r0, r5
 8006592:	0021      	movs	r1, r4
 8006594:	f7ff ff5a 	bl	800644c <__sflush_r>
 8006598:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800659a:	0005      	movs	r5, r0
 800659c:	07db      	lsls	r3, r3, #31
 800659e:	d4e2      	bmi.n	8006566 <_fflush_r+0xe>
 80065a0:	89a3      	ldrh	r3, [r4, #12]
 80065a2:	059b      	lsls	r3, r3, #22
 80065a4:	d4df      	bmi.n	8006566 <_fflush_r+0xe>
 80065a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065a8:	f7ff fb82 	bl	8005cb0 <__retarget_lock_release_recursive>
 80065ac:	e7db      	b.n	8006566 <_fflush_r+0xe>

080065ae <__swbuf_r>:
 80065ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b0:	0006      	movs	r6, r0
 80065b2:	000d      	movs	r5, r1
 80065b4:	0014      	movs	r4, r2
 80065b6:	2800      	cmp	r0, #0
 80065b8:	d004      	beq.n	80065c4 <__swbuf_r+0x16>
 80065ba:	6a03      	ldr	r3, [r0, #32]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <__swbuf_r+0x16>
 80065c0:	f7ff fa64 	bl	8005a8c <__sinit>
 80065c4:	69a3      	ldr	r3, [r4, #24]
 80065c6:	60a3      	str	r3, [r4, #8]
 80065c8:	89a3      	ldrh	r3, [r4, #12]
 80065ca:	071b      	lsls	r3, r3, #28
 80065cc:	d502      	bpl.n	80065d4 <__swbuf_r+0x26>
 80065ce:	6923      	ldr	r3, [r4, #16]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d109      	bne.n	80065e8 <__swbuf_r+0x3a>
 80065d4:	0021      	movs	r1, r4
 80065d6:	0030      	movs	r0, r6
 80065d8:	f000 f82c 	bl	8006634 <__swsetup_r>
 80065dc:	2800      	cmp	r0, #0
 80065de:	d003      	beq.n	80065e8 <__swbuf_r+0x3a>
 80065e0:	2501      	movs	r5, #1
 80065e2:	426d      	negs	r5, r5
 80065e4:	0028      	movs	r0, r5
 80065e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065e8:	6923      	ldr	r3, [r4, #16]
 80065ea:	6820      	ldr	r0, [r4, #0]
 80065ec:	b2ef      	uxtb	r7, r5
 80065ee:	1ac0      	subs	r0, r0, r3
 80065f0:	6963      	ldr	r3, [r4, #20]
 80065f2:	b2ed      	uxtb	r5, r5
 80065f4:	4283      	cmp	r3, r0
 80065f6:	dc05      	bgt.n	8006604 <__swbuf_r+0x56>
 80065f8:	0021      	movs	r1, r4
 80065fa:	0030      	movs	r0, r6
 80065fc:	f7ff ffac 	bl	8006558 <_fflush_r>
 8006600:	2800      	cmp	r0, #0
 8006602:	d1ed      	bne.n	80065e0 <__swbuf_r+0x32>
 8006604:	68a3      	ldr	r3, [r4, #8]
 8006606:	3001      	adds	r0, #1
 8006608:	3b01      	subs	r3, #1
 800660a:	60a3      	str	r3, [r4, #8]
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	1c5a      	adds	r2, r3, #1
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	701f      	strb	r7, [r3, #0]
 8006614:	6963      	ldr	r3, [r4, #20]
 8006616:	4283      	cmp	r3, r0
 8006618:	d004      	beq.n	8006624 <__swbuf_r+0x76>
 800661a:	89a3      	ldrh	r3, [r4, #12]
 800661c:	07db      	lsls	r3, r3, #31
 800661e:	d5e1      	bpl.n	80065e4 <__swbuf_r+0x36>
 8006620:	2d0a      	cmp	r5, #10
 8006622:	d1df      	bne.n	80065e4 <__swbuf_r+0x36>
 8006624:	0021      	movs	r1, r4
 8006626:	0030      	movs	r0, r6
 8006628:	f7ff ff96 	bl	8006558 <_fflush_r>
 800662c:	2800      	cmp	r0, #0
 800662e:	d0d9      	beq.n	80065e4 <__swbuf_r+0x36>
 8006630:	e7d6      	b.n	80065e0 <__swbuf_r+0x32>
	...

08006634 <__swsetup_r>:
 8006634:	4b2d      	ldr	r3, [pc, #180]	@ (80066ec <__swsetup_r+0xb8>)
 8006636:	b570      	push	{r4, r5, r6, lr}
 8006638:	0005      	movs	r5, r0
 800663a:	6818      	ldr	r0, [r3, #0]
 800663c:	000c      	movs	r4, r1
 800663e:	2800      	cmp	r0, #0
 8006640:	d004      	beq.n	800664c <__swsetup_r+0x18>
 8006642:	6a03      	ldr	r3, [r0, #32]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <__swsetup_r+0x18>
 8006648:	f7ff fa20 	bl	8005a8c <__sinit>
 800664c:	220c      	movs	r2, #12
 800664e:	5ea3      	ldrsh	r3, [r4, r2]
 8006650:	071a      	lsls	r2, r3, #28
 8006652:	d423      	bmi.n	800669c <__swsetup_r+0x68>
 8006654:	06da      	lsls	r2, r3, #27
 8006656:	d407      	bmi.n	8006668 <__swsetup_r+0x34>
 8006658:	2209      	movs	r2, #9
 800665a:	602a      	str	r2, [r5, #0]
 800665c:	2240      	movs	r2, #64	@ 0x40
 800665e:	2001      	movs	r0, #1
 8006660:	4313      	orrs	r3, r2
 8006662:	81a3      	strh	r3, [r4, #12]
 8006664:	4240      	negs	r0, r0
 8006666:	e03a      	b.n	80066de <__swsetup_r+0xaa>
 8006668:	075b      	lsls	r3, r3, #29
 800666a:	d513      	bpl.n	8006694 <__swsetup_r+0x60>
 800666c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800666e:	2900      	cmp	r1, #0
 8006670:	d008      	beq.n	8006684 <__swsetup_r+0x50>
 8006672:	0023      	movs	r3, r4
 8006674:	3344      	adds	r3, #68	@ 0x44
 8006676:	4299      	cmp	r1, r3
 8006678:	d002      	beq.n	8006680 <__swsetup_r+0x4c>
 800667a:	0028      	movs	r0, r5
 800667c:	f7ff fb2a 	bl	8005cd4 <_free_r>
 8006680:	2300      	movs	r3, #0
 8006682:	6363      	str	r3, [r4, #52]	@ 0x34
 8006684:	2224      	movs	r2, #36	@ 0x24
 8006686:	89a3      	ldrh	r3, [r4, #12]
 8006688:	4393      	bics	r3, r2
 800668a:	81a3      	strh	r3, [r4, #12]
 800668c:	2300      	movs	r3, #0
 800668e:	6063      	str	r3, [r4, #4]
 8006690:	6923      	ldr	r3, [r4, #16]
 8006692:	6023      	str	r3, [r4, #0]
 8006694:	2308      	movs	r3, #8
 8006696:	89a2      	ldrh	r2, [r4, #12]
 8006698:	4313      	orrs	r3, r2
 800669a:	81a3      	strh	r3, [r4, #12]
 800669c:	6923      	ldr	r3, [r4, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10b      	bne.n	80066ba <__swsetup_r+0x86>
 80066a2:	21a0      	movs	r1, #160	@ 0xa0
 80066a4:	2280      	movs	r2, #128	@ 0x80
 80066a6:	89a3      	ldrh	r3, [r4, #12]
 80066a8:	0089      	lsls	r1, r1, #2
 80066aa:	0092      	lsls	r2, r2, #2
 80066ac:	400b      	ands	r3, r1
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d003      	beq.n	80066ba <__swsetup_r+0x86>
 80066b2:	0021      	movs	r1, r4
 80066b4:	0028      	movs	r0, r5
 80066b6:	f000 f8ad 	bl	8006814 <__smakebuf_r>
 80066ba:	220c      	movs	r2, #12
 80066bc:	5ea3      	ldrsh	r3, [r4, r2]
 80066be:	2101      	movs	r1, #1
 80066c0:	001a      	movs	r2, r3
 80066c2:	400a      	ands	r2, r1
 80066c4:	420b      	tst	r3, r1
 80066c6:	d00b      	beq.n	80066e0 <__swsetup_r+0xac>
 80066c8:	2200      	movs	r2, #0
 80066ca:	60a2      	str	r2, [r4, #8]
 80066cc:	6962      	ldr	r2, [r4, #20]
 80066ce:	4252      	negs	r2, r2
 80066d0:	61a2      	str	r2, [r4, #24]
 80066d2:	2000      	movs	r0, #0
 80066d4:	6922      	ldr	r2, [r4, #16]
 80066d6:	4282      	cmp	r2, r0
 80066d8:	d101      	bne.n	80066de <__swsetup_r+0xaa>
 80066da:	061a      	lsls	r2, r3, #24
 80066dc:	d4be      	bmi.n	800665c <__swsetup_r+0x28>
 80066de:	bd70      	pop	{r4, r5, r6, pc}
 80066e0:	0799      	lsls	r1, r3, #30
 80066e2:	d400      	bmi.n	80066e6 <__swsetup_r+0xb2>
 80066e4:	6962      	ldr	r2, [r4, #20]
 80066e6:	60a2      	str	r2, [r4, #8]
 80066e8:	e7f3      	b.n	80066d2 <__swsetup_r+0x9e>
 80066ea:	46c0      	nop			@ (mov r8, r8)
 80066ec:	20000018 	.word	0x20000018

080066f0 <_raise_r>:
 80066f0:	b570      	push	{r4, r5, r6, lr}
 80066f2:	0004      	movs	r4, r0
 80066f4:	000d      	movs	r5, r1
 80066f6:	291f      	cmp	r1, #31
 80066f8:	d904      	bls.n	8006704 <_raise_r+0x14>
 80066fa:	2316      	movs	r3, #22
 80066fc:	6003      	str	r3, [r0, #0]
 80066fe:	2001      	movs	r0, #1
 8006700:	4240      	negs	r0, r0
 8006702:	bd70      	pop	{r4, r5, r6, pc}
 8006704:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006706:	2b00      	cmp	r3, #0
 8006708:	d004      	beq.n	8006714 <_raise_r+0x24>
 800670a:	008a      	lsls	r2, r1, #2
 800670c:	189b      	adds	r3, r3, r2
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	2a00      	cmp	r2, #0
 8006712:	d108      	bne.n	8006726 <_raise_r+0x36>
 8006714:	0020      	movs	r0, r4
 8006716:	f000 f831 	bl	800677c <_getpid_r>
 800671a:	002a      	movs	r2, r5
 800671c:	0001      	movs	r1, r0
 800671e:	0020      	movs	r0, r4
 8006720:	f000 f81a 	bl	8006758 <_kill_r>
 8006724:	e7ed      	b.n	8006702 <_raise_r+0x12>
 8006726:	2a01      	cmp	r2, #1
 8006728:	d009      	beq.n	800673e <_raise_r+0x4e>
 800672a:	1c51      	adds	r1, r2, #1
 800672c:	d103      	bne.n	8006736 <_raise_r+0x46>
 800672e:	2316      	movs	r3, #22
 8006730:	6003      	str	r3, [r0, #0]
 8006732:	2001      	movs	r0, #1
 8006734:	e7e5      	b.n	8006702 <_raise_r+0x12>
 8006736:	2100      	movs	r1, #0
 8006738:	0028      	movs	r0, r5
 800673a:	6019      	str	r1, [r3, #0]
 800673c:	4790      	blx	r2
 800673e:	2000      	movs	r0, #0
 8006740:	e7df      	b.n	8006702 <_raise_r+0x12>
	...

08006744 <raise>:
 8006744:	b510      	push	{r4, lr}
 8006746:	4b03      	ldr	r3, [pc, #12]	@ (8006754 <raise+0x10>)
 8006748:	0001      	movs	r1, r0
 800674a:	6818      	ldr	r0, [r3, #0]
 800674c:	f7ff ffd0 	bl	80066f0 <_raise_r>
 8006750:	bd10      	pop	{r4, pc}
 8006752:	46c0      	nop			@ (mov r8, r8)
 8006754:	20000018 	.word	0x20000018

08006758 <_kill_r>:
 8006758:	2300      	movs	r3, #0
 800675a:	b570      	push	{r4, r5, r6, lr}
 800675c:	4d06      	ldr	r5, [pc, #24]	@ (8006778 <_kill_r+0x20>)
 800675e:	0004      	movs	r4, r0
 8006760:	0008      	movs	r0, r1
 8006762:	0011      	movs	r1, r2
 8006764:	602b      	str	r3, [r5, #0]
 8006766:	f7fb fd8d 	bl	8002284 <_kill>
 800676a:	1c43      	adds	r3, r0, #1
 800676c:	d103      	bne.n	8006776 <_kill_r+0x1e>
 800676e:	682b      	ldr	r3, [r5, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d000      	beq.n	8006776 <_kill_r+0x1e>
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	20000348 	.word	0x20000348

0800677c <_getpid_r>:
 800677c:	b510      	push	{r4, lr}
 800677e:	f7fb fd7b 	bl	8002278 <_getpid>
 8006782:	bd10      	pop	{r4, pc}

08006784 <_sbrk_r>:
 8006784:	2300      	movs	r3, #0
 8006786:	b570      	push	{r4, r5, r6, lr}
 8006788:	4d06      	ldr	r5, [pc, #24]	@ (80067a4 <_sbrk_r+0x20>)
 800678a:	0004      	movs	r4, r0
 800678c:	0008      	movs	r0, r1
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	f7fb fdfa 	bl	8002388 <_sbrk>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d103      	bne.n	80067a0 <_sbrk_r+0x1c>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d000      	beq.n	80067a0 <_sbrk_r+0x1c>
 800679e:	6023      	str	r3, [r4, #0]
 80067a0:	bd70      	pop	{r4, r5, r6, pc}
 80067a2:	46c0      	nop			@ (mov r8, r8)
 80067a4:	20000348 	.word	0x20000348

080067a8 <memchr>:
 80067a8:	b2c9      	uxtb	r1, r1
 80067aa:	1882      	adds	r2, r0, r2
 80067ac:	4290      	cmp	r0, r2
 80067ae:	d101      	bne.n	80067b4 <memchr+0xc>
 80067b0:	2000      	movs	r0, #0
 80067b2:	4770      	bx	lr
 80067b4:	7803      	ldrb	r3, [r0, #0]
 80067b6:	428b      	cmp	r3, r1
 80067b8:	d0fb      	beq.n	80067b2 <memchr+0xa>
 80067ba:	3001      	adds	r0, #1
 80067bc:	e7f6      	b.n	80067ac <memchr+0x4>
	...

080067c0 <__swhatbuf_r>:
 80067c0:	b570      	push	{r4, r5, r6, lr}
 80067c2:	000e      	movs	r6, r1
 80067c4:	001d      	movs	r5, r3
 80067c6:	230e      	movs	r3, #14
 80067c8:	5ec9      	ldrsh	r1, [r1, r3]
 80067ca:	0014      	movs	r4, r2
 80067cc:	b096      	sub	sp, #88	@ 0x58
 80067ce:	2900      	cmp	r1, #0
 80067d0:	da0c      	bge.n	80067ec <__swhatbuf_r+0x2c>
 80067d2:	89b2      	ldrh	r2, [r6, #12]
 80067d4:	2380      	movs	r3, #128	@ 0x80
 80067d6:	0011      	movs	r1, r2
 80067d8:	4019      	ands	r1, r3
 80067da:	421a      	tst	r2, r3
 80067dc:	d114      	bne.n	8006808 <__swhatbuf_r+0x48>
 80067de:	2380      	movs	r3, #128	@ 0x80
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	2000      	movs	r0, #0
 80067e4:	6029      	str	r1, [r5, #0]
 80067e6:	6023      	str	r3, [r4, #0]
 80067e8:	b016      	add	sp, #88	@ 0x58
 80067ea:	bd70      	pop	{r4, r5, r6, pc}
 80067ec:	466a      	mov	r2, sp
 80067ee:	f000 f853 	bl	8006898 <_fstat_r>
 80067f2:	2800      	cmp	r0, #0
 80067f4:	dbed      	blt.n	80067d2 <__swhatbuf_r+0x12>
 80067f6:	23f0      	movs	r3, #240	@ 0xf0
 80067f8:	9901      	ldr	r1, [sp, #4]
 80067fa:	021b      	lsls	r3, r3, #8
 80067fc:	4019      	ands	r1, r3
 80067fe:	4b04      	ldr	r3, [pc, #16]	@ (8006810 <__swhatbuf_r+0x50>)
 8006800:	18c9      	adds	r1, r1, r3
 8006802:	424b      	negs	r3, r1
 8006804:	4159      	adcs	r1, r3
 8006806:	e7ea      	b.n	80067de <__swhatbuf_r+0x1e>
 8006808:	2100      	movs	r1, #0
 800680a:	2340      	movs	r3, #64	@ 0x40
 800680c:	e7e9      	b.n	80067e2 <__swhatbuf_r+0x22>
 800680e:	46c0      	nop			@ (mov r8, r8)
 8006810:	ffffe000 	.word	0xffffe000

08006814 <__smakebuf_r>:
 8006814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006816:	2602      	movs	r6, #2
 8006818:	898b      	ldrh	r3, [r1, #12]
 800681a:	0005      	movs	r5, r0
 800681c:	000c      	movs	r4, r1
 800681e:	b085      	sub	sp, #20
 8006820:	4233      	tst	r3, r6
 8006822:	d007      	beq.n	8006834 <__smakebuf_r+0x20>
 8006824:	0023      	movs	r3, r4
 8006826:	3347      	adds	r3, #71	@ 0x47
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	6123      	str	r3, [r4, #16]
 800682c:	2301      	movs	r3, #1
 800682e:	6163      	str	r3, [r4, #20]
 8006830:	b005      	add	sp, #20
 8006832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006834:	ab03      	add	r3, sp, #12
 8006836:	aa02      	add	r2, sp, #8
 8006838:	f7ff ffc2 	bl	80067c0 <__swhatbuf_r>
 800683c:	9f02      	ldr	r7, [sp, #8]
 800683e:	9001      	str	r0, [sp, #4]
 8006840:	0039      	movs	r1, r7
 8006842:	0028      	movs	r0, r5
 8006844:	f7ff fab2 	bl	8005dac <_malloc_r>
 8006848:	2800      	cmp	r0, #0
 800684a:	d108      	bne.n	800685e <__smakebuf_r+0x4a>
 800684c:	220c      	movs	r2, #12
 800684e:	5ea3      	ldrsh	r3, [r4, r2]
 8006850:	059a      	lsls	r2, r3, #22
 8006852:	d4ed      	bmi.n	8006830 <__smakebuf_r+0x1c>
 8006854:	2203      	movs	r2, #3
 8006856:	4393      	bics	r3, r2
 8006858:	431e      	orrs	r6, r3
 800685a:	81a6      	strh	r6, [r4, #12]
 800685c:	e7e2      	b.n	8006824 <__smakebuf_r+0x10>
 800685e:	2380      	movs	r3, #128	@ 0x80
 8006860:	89a2      	ldrh	r2, [r4, #12]
 8006862:	6020      	str	r0, [r4, #0]
 8006864:	4313      	orrs	r3, r2
 8006866:	81a3      	strh	r3, [r4, #12]
 8006868:	9b03      	ldr	r3, [sp, #12]
 800686a:	6120      	str	r0, [r4, #16]
 800686c:	6167      	str	r7, [r4, #20]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00c      	beq.n	800688c <__smakebuf_r+0x78>
 8006872:	0028      	movs	r0, r5
 8006874:	230e      	movs	r3, #14
 8006876:	5ee1      	ldrsh	r1, [r4, r3]
 8006878:	f000 f820 	bl	80068bc <_isatty_r>
 800687c:	2800      	cmp	r0, #0
 800687e:	d005      	beq.n	800688c <__smakebuf_r+0x78>
 8006880:	2303      	movs	r3, #3
 8006882:	89a2      	ldrh	r2, [r4, #12]
 8006884:	439a      	bics	r2, r3
 8006886:	3b02      	subs	r3, #2
 8006888:	4313      	orrs	r3, r2
 800688a:	81a3      	strh	r3, [r4, #12]
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	9a01      	ldr	r2, [sp, #4]
 8006890:	4313      	orrs	r3, r2
 8006892:	81a3      	strh	r3, [r4, #12]
 8006894:	e7cc      	b.n	8006830 <__smakebuf_r+0x1c>
	...

08006898 <_fstat_r>:
 8006898:	2300      	movs	r3, #0
 800689a:	b570      	push	{r4, r5, r6, lr}
 800689c:	4d06      	ldr	r5, [pc, #24]	@ (80068b8 <_fstat_r+0x20>)
 800689e:	0004      	movs	r4, r0
 80068a0:	0008      	movs	r0, r1
 80068a2:	0011      	movs	r1, r2
 80068a4:	602b      	str	r3, [r5, #0]
 80068a6:	f7fb fd4d 	bl	8002344 <_fstat>
 80068aa:	1c43      	adds	r3, r0, #1
 80068ac:	d103      	bne.n	80068b6 <_fstat_r+0x1e>
 80068ae:	682b      	ldr	r3, [r5, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d000      	beq.n	80068b6 <_fstat_r+0x1e>
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	bd70      	pop	{r4, r5, r6, pc}
 80068b8:	20000348 	.word	0x20000348

080068bc <_isatty_r>:
 80068bc:	2300      	movs	r3, #0
 80068be:	b570      	push	{r4, r5, r6, lr}
 80068c0:	4d06      	ldr	r5, [pc, #24]	@ (80068dc <_isatty_r+0x20>)
 80068c2:	0004      	movs	r4, r0
 80068c4:	0008      	movs	r0, r1
 80068c6:	602b      	str	r3, [r5, #0]
 80068c8:	f7fb fd4a 	bl	8002360 <_isatty>
 80068cc:	1c43      	adds	r3, r0, #1
 80068ce:	d103      	bne.n	80068d8 <_isatty_r+0x1c>
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d000      	beq.n	80068d8 <_isatty_r+0x1c>
 80068d6:	6023      	str	r3, [r4, #0]
 80068d8:	bd70      	pop	{r4, r5, r6, pc}
 80068da:	46c0      	nop			@ (mov r8, r8)
 80068dc:	20000348 	.word	0x20000348

080068e0 <roundf>:
 80068e0:	0dc3      	lsrs	r3, r0, #23
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	3b7f      	subs	r3, #127	@ 0x7f
 80068e6:	0002      	movs	r2, r0
 80068e8:	b510      	push	{r4, lr}
 80068ea:	2b16      	cmp	r3, #22
 80068ec:	dc13      	bgt.n	8006916 <roundf+0x36>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	da07      	bge.n	8006902 <roundf+0x22>
 80068f2:	0fc2      	lsrs	r2, r0, #31
 80068f4:	07d0      	lsls	r0, r2, #31
 80068f6:	3301      	adds	r3, #1
 80068f8:	d102      	bne.n	8006900 <roundf+0x20>
 80068fa:	23fe      	movs	r3, #254	@ 0xfe
 80068fc:	059b      	lsls	r3, r3, #22
 80068fe:	4318      	orrs	r0, r3
 8006900:	bd10      	pop	{r4, pc}
 8006902:	4908      	ldr	r1, [pc, #32]	@ (8006924 <roundf+0x44>)
 8006904:	4119      	asrs	r1, r3
 8006906:	4208      	tst	r0, r1
 8006908:	d0fa      	beq.n	8006900 <roundf+0x20>
 800690a:	2080      	movs	r0, #128	@ 0x80
 800690c:	03c0      	lsls	r0, r0, #15
 800690e:	4118      	asrs	r0, r3
 8006910:	1880      	adds	r0, r0, r2
 8006912:	4388      	bics	r0, r1
 8006914:	e7f4      	b.n	8006900 <roundf+0x20>
 8006916:	2b80      	cmp	r3, #128	@ 0x80
 8006918:	d1f2      	bne.n	8006900 <roundf+0x20>
 800691a:	1c01      	adds	r1, r0, #0
 800691c:	f7f9 fdc8 	bl	80004b0 <__aeabi_fadd>
 8006920:	e7ee      	b.n	8006900 <roundf+0x20>
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	007fffff 	.word	0x007fffff

08006928 <_init>:
 8006928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692a:	46c0      	nop			@ (mov r8, r8)
 800692c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800692e:	bc08      	pop	{r3}
 8006930:	469e      	mov	lr, r3
 8006932:	4770      	bx	lr

08006934 <_fini>:
 8006934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006936:	46c0      	nop			@ (mov r8, r8)
 8006938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800693a:	bc08      	pop	{r3}
 800693c:	469e      	mov	lr, r3
 800693e:	4770      	bx	lr
