

================================================================
== Vitis HLS Report for 'processImage_Pipeline_Initialize2x3'
================================================================
* Date:           Wed Sep  4 13:52:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialize2x  |      320|      320|         1|          1|          1|   320|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     32|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     27|    -|
|Register         |        -|    -|     11|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|     11|     59|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln3007_fu_62_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln3007_fu_56_p2  |      icmp|   0|  0|  16|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          18|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_x  |   9|          2|    9|         18|
    |x_2_fu_30           |   9|          2|    9|         18|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   19|         38|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |x_2_fu_30    |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_Initialize2x3|  return value|
|L_2_address0  |  out|    9|   ap_memory|                                  L_2|         array|
|L_2_ce0       |  out|    1|   ap_memory|                                  L_2|         array|
|L_2_we0       |  out|    1|   ap_memory|                                  L_2|         array|
|L_2_d0        |  out|    8|   ap_memory|                                  L_2|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

