// Seed: 2539173953
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri0 id_12
);
  wire id_14;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri id_2,
    input wor id_3
);
  assign id_1 = 1;
  always id_1 <= 1;
  tri1 id_5 = 1, id_6;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_2,
      id_3,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_0,
      id_6
  );
  for (id_7 = {id_6, id_3}; 1'b0; id_1 = 1'b0) assign id_5 = 1;
endmodule
