// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<256> > fc1_input_V;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_out< sc_lv<16> > layer13_out_0_V;
    sc_out< sc_logic > layer13_out_0_V_ap_vld;
    sc_out< sc_lv<16> > layer13_out_1_V;
    sc_out< sc_logic > layer13_out_1_V_ap_vld;
    sc_out< sc_lv<16> > layer13_out_2_V;
    sc_out< sc_logic > layer13_out_2_V_ap_vld;
    sc_out< sc_lv<16> > layer13_out_3_V;
    sc_out< sc_logic > layer13_out_3_V_ap_vld;
    sc_out< sc_lv<16> > layer13_out_4_V;
    sc_out< sc_logic > layer13_out_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171;
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s* call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s* grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s* call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s* call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<256> > fc1_input_V_preg;
    sc_signal< sc_lv<256> > fc1_input_V_in_sig;
    sc_signal< sc_logic > fc1_input_V_ap_vld_preg;
    sc_signal< sc_logic > fc1_input_V_ap_vld_in_sig;
    sc_signal< sc_logic > fc1_input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > layer4_out_0_V_reg_1593;
    sc_signal< sc_lv<16> > layer4_out_1_V_reg_1598;
    sc_signal< sc_lv<16> > layer4_out_2_V_reg_1603;
    sc_signal< sc_lv<16> > layer4_out_3_V_reg_1608;
    sc_signal< sc_lv<16> > layer4_out_4_V_reg_1613;
    sc_signal< sc_lv<16> > layer4_out_5_V_reg_1618;
    sc_signal< sc_lv<16> > layer4_out_6_V_reg_1623;
    sc_signal< sc_lv<16> > layer4_out_7_V_reg_1628;
    sc_signal< sc_lv<16> > layer4_out_8_V_reg_1633;
    sc_signal< sc_lv<16> > layer4_out_9_V_reg_1638;
    sc_signal< sc_lv<16> > layer4_out_10_V_reg_1643;
    sc_signal< sc_lv<16> > layer4_out_11_V_reg_1648;
    sc_signal< sc_lv<16> > layer4_out_12_V_reg_1653;
    sc_signal< sc_lv<16> > layer4_out_13_V_reg_1658;
    sc_signal< sc_lv<16> > layer4_out_14_V_reg_1663;
    sc_signal< sc_lv<16> > layer4_out_15_V_reg_1668;
    sc_signal< sc_lv<16> > layer4_out_16_V_reg_1673;
    sc_signal< sc_lv<16> > layer4_out_17_V_reg_1678;
    sc_signal< sc_lv<16> > layer4_out_18_V_reg_1683;
    sc_signal< sc_lv<16> > layer4_out_19_V_reg_1688;
    sc_signal< sc_lv<16> > layer4_out_20_V_reg_1693;
    sc_signal< sc_lv<16> > layer4_out_21_V_reg_1698;
    sc_signal< sc_lv<16> > layer4_out_22_V_reg_1703;
    sc_signal< sc_lv<16> > layer4_out_23_V_reg_1708;
    sc_signal< sc_lv<16> > layer4_out_24_V_reg_1713;
    sc_signal< sc_lv<16> > layer4_out_25_V_reg_1718;
    sc_signal< sc_lv<16> > layer4_out_26_V_reg_1723;
    sc_signal< sc_lv<16> > layer4_out_27_V_reg_1728;
    sc_signal< sc_lv<16> > layer4_out_28_V_reg_1733;
    sc_signal< sc_lv<16> > layer4_out_29_V_reg_1738;
    sc_signal< sc_lv<16> > layer4_out_30_V_reg_1743;
    sc_signal< sc_lv<16> > layer4_out_31_V_reg_1748;
    sc_signal< sc_lv<16> > layer4_out_32_V_reg_1753;
    sc_signal< sc_lv<16> > layer4_out_33_V_reg_1758;
    sc_signal< sc_lv<16> > layer4_out_34_V_reg_1763;
    sc_signal< sc_lv<16> > layer4_out_35_V_reg_1768;
    sc_signal< sc_lv<16> > layer4_out_36_V_reg_1773;
    sc_signal< sc_lv<16> > layer4_out_37_V_reg_1778;
    sc_signal< sc_lv<16> > layer4_out_38_V_reg_1783;
    sc_signal< sc_lv<16> > layer4_out_39_V_reg_1788;
    sc_signal< sc_lv<16> > layer4_out_40_V_reg_1793;
    sc_signal< sc_lv<16> > layer4_out_41_V_reg_1798;
    sc_signal< sc_lv<16> > layer4_out_42_V_reg_1803;
    sc_signal< sc_lv<16> > layer4_out_43_V_reg_1808;
    sc_signal< sc_lv<16> > layer4_out_44_V_reg_1813;
    sc_signal< sc_lv<16> > layer4_out_45_V_reg_1818;
    sc_signal< sc_lv<16> > layer4_out_46_V_reg_1823;
    sc_signal< sc_lv<16> > layer4_out_47_V_reg_1828;
    sc_signal< sc_lv<16> > layer4_out_48_V_reg_1833;
    sc_signal< sc_lv<16> > layer4_out_49_V_reg_1838;
    sc_signal< sc_lv<16> > layer4_out_50_V_reg_1843;
    sc_signal< sc_lv<16> > layer4_out_51_V_reg_1848;
    sc_signal< sc_lv<16> > layer4_out_52_V_reg_1853;
    sc_signal< sc_lv<16> > layer4_out_53_V_reg_1858;
    sc_signal< sc_lv<16> > layer4_out_54_V_reg_1863;
    sc_signal< sc_lv<16> > layer4_out_55_V_reg_1868;
    sc_signal< sc_lv<16> > layer4_out_56_V_reg_1873;
    sc_signal< sc_lv<16> > layer4_out_57_V_reg_1878;
    sc_signal< sc_lv<16> > layer4_out_58_V_reg_1883;
    sc_signal< sc_lv<16> > layer4_out_59_V_reg_1888;
    sc_signal< sc_lv<16> > layer4_out_60_V_reg_1893;
    sc_signal< sc_lv<16> > layer4_out_61_V_reg_1898;
    sc_signal< sc_lv<16> > layer4_out_62_V_reg_1903;
    sc_signal< sc_lv<16> > layer4_out_63_V_reg_1908;
    sc_signal< sc_lv<16> > layer7_out_0_V_reg_1913;
    sc_signal< sc_lv<16> > layer7_out_1_V_reg_1918;
    sc_signal< sc_lv<16> > layer7_out_2_V_reg_1923;
    sc_signal< sc_lv<16> > layer7_out_3_V_reg_1928;
    sc_signal< sc_lv<16> > layer7_out_4_V_reg_1933;
    sc_signal< sc_lv<16> > layer7_out_5_V_reg_1938;
    sc_signal< sc_lv<16> > layer7_out_6_V_reg_1943;
    sc_signal< sc_lv<16> > layer7_out_7_V_reg_1948;
    sc_signal< sc_lv<16> > layer7_out_8_V_reg_1953;
    sc_signal< sc_lv<16> > layer7_out_9_V_reg_1958;
    sc_signal< sc_lv<16> > layer7_out_10_V_reg_1963;
    sc_signal< sc_lv<16> > layer7_out_11_V_reg_1968;
    sc_signal< sc_lv<16> > layer7_out_12_V_reg_1973;
    sc_signal< sc_lv<16> > layer7_out_13_V_reg_1978;
    sc_signal< sc_lv<16> > layer7_out_14_V_reg_1983;
    sc_signal< sc_lv<16> > layer7_out_15_V_reg_1988;
    sc_signal< sc_lv<16> > layer7_out_16_V_reg_1993;
    sc_signal< sc_lv<16> > layer7_out_17_V_reg_1998;
    sc_signal< sc_lv<16> > layer7_out_18_V_reg_2003;
    sc_signal< sc_lv<16> > layer7_out_19_V_reg_2008;
    sc_signal< sc_lv<16> > layer7_out_20_V_reg_2013;
    sc_signal< sc_lv<16> > layer7_out_21_V_reg_2018;
    sc_signal< sc_lv<16> > layer7_out_22_V_reg_2023;
    sc_signal< sc_lv<16> > layer7_out_23_V_reg_2028;
    sc_signal< sc_lv<16> > layer7_out_24_V_reg_2033;
    sc_signal< sc_lv<16> > layer7_out_25_V_reg_2038;
    sc_signal< sc_lv<16> > layer7_out_26_V_reg_2043;
    sc_signal< sc_lv<16> > layer7_out_27_V_reg_2048;
    sc_signal< sc_lv<16> > layer7_out_28_V_reg_2053;
    sc_signal< sc_lv<16> > layer7_out_29_V_reg_2058;
    sc_signal< sc_lv<16> > layer7_out_30_V_reg_2063;
    sc_signal< sc_lv<16> > layer7_out_31_V_reg_2068;
    sc_signal< sc_lv<16> > layer10_out_0_V_reg_2073;
    sc_signal< sc_lv<16> > layer10_out_1_V_reg_2078;
    sc_signal< sc_lv<16> > layer10_out_2_V_reg_2083;
    sc_signal< sc_lv<16> > layer10_out_3_V_reg_2088;
    sc_signal< sc_lv<16> > layer10_out_4_V_reg_2093;
    sc_signal< sc_lv<16> > layer10_out_5_V_reg_2098;
    sc_signal< sc_lv<16> > layer10_out_6_V_reg_2103;
    sc_signal< sc_lv<16> > layer10_out_7_V_reg_2108;
    sc_signal< sc_lv<16> > layer10_out_8_V_reg_2113;
    sc_signal< sc_lv<16> > layer10_out_9_V_reg_2118;
    sc_signal< sc_lv<16> > layer10_out_10_V_reg_2123;
    sc_signal< sc_lv<16> > layer10_out_11_V_reg_2128;
    sc_signal< sc_lv<16> > layer10_out_12_V_reg_2133;
    sc_signal< sc_lv<16> > layer10_out_13_V_reg_2138;
    sc_signal< sc_lv<16> > layer10_out_14_V_reg_2143;
    sc_signal< sc_lv<16> > layer10_out_15_V_reg_2148;
    sc_signal< sc_lv<16> > layer10_out_16_V_reg_2153;
    sc_signal< sc_lv<16> > layer10_out_17_V_reg_2158;
    sc_signal< sc_lv<16> > layer10_out_18_V_reg_2163;
    sc_signal< sc_lv<16> > layer10_out_19_V_reg_2168;
    sc_signal< sc_lv<16> > layer10_out_20_V_reg_2173;
    sc_signal< sc_lv<16> > layer10_out_21_V_reg_2178;
    sc_signal< sc_lv<16> > layer10_out_22_V_reg_2183;
    sc_signal< sc_lv<16> > layer10_out_23_V_reg_2188;
    sc_signal< sc_lv<16> > layer10_out_24_V_reg_2193;
    sc_signal< sc_lv<16> > layer10_out_25_V_reg_2198;
    sc_signal< sc_lv<16> > layer10_out_26_V_reg_2203;
    sc_signal< sc_lv<16> > layer10_out_27_V_reg_2208;
    sc_signal< sc_lv<16> > layer10_out_28_V_reg_2213;
    sc_signal< sc_lv<16> > layer10_out_29_V_reg_2218;
    sc_signal< sc_lv<16> > layer10_out_30_V_reg_2223;
    sc_signal< sc_lv<16> > layer10_out_31_V_reg_2228;
    sc_signal< sc_lv<16> > layer11_out_0_V_reg_2233;
    sc_signal< sc_lv<16> > layer11_out_1_V_reg_2238;
    sc_signal< sc_lv<16> > layer11_out_2_V_reg_2243;
    sc_signal< sc_lv<16> > layer11_out_3_V_reg_2248;
    sc_signal< sc_lv<16> > layer11_out_4_V_reg_2253;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_return_31;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call141;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call141;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2_ignore_call141;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call141;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4_ignore_call141;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5_ignore_call141;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp146;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call141;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1_ignore_call141;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2_ignore_call141;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3_ignore_call141;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4_ignore_call141;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp147;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_31;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_32;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_33;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_34;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_35;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_36;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_37;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_38;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_39;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_40;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_41;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_42;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_43;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_44;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_45;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_46;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_47;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_48;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_49;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_50;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_51;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_52;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_53;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_54;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_55;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_56;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_57;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_58;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_59;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_60;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_61;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_62;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_63;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call11;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call11;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2_ignore_call11;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call11;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4_ignore_call11;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5_ignore_call11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6_ignore_call11;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp15;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call11;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1_ignore_call11;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2_ignore_call11;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3_ignore_call11;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4_ignore_call11;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5_ignore_call11;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp16;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_return_31;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call207;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call207;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2_ignore_call207;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call207;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4_ignore_call207;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5_ignore_call207;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6_ignore_call207;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp213;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call207;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1_ignore_call207;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2_ignore_call207;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3_ignore_call207;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4_ignore_call207;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5_ignore_call207;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp214;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_return_4;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call273;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call273;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2_ignore_call273;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call273;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4_ignore_call273;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5_ignore_call273;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6_ignore_call273;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp280;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call273;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1_ignore_call273;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2_ignore_call273;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3_ignore_call273;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4_ignore_call273;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5_ignore_call273;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp281;
    sc_signal< sc_logic > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_35;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_36;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_37;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_38;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_39;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_40;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_41;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_42;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_43;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_44;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_45;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_46;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_47;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_48;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_49;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_50;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_51;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_52;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_53;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_54;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_55;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_56;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_57;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_58;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_59;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_60;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_61;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_62;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243_ap_return_63;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_start;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_done;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_idle;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_ready;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_ce;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_return_0;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_return_1;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_return_2;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_return_3;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_return_4;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call279;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call279;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2_ignore_call279;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call279;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4_ignore_call279;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5_ignore_call279;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6_ignore_call279;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp287;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call279;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1_ignore_call279;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2_ignore_call279;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3_ignore_call279;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4_ignore_call279;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5_ignore_call279;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp288;
    sc_signal< sc_logic > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_ready;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_0;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_1;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_2;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_3;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_4;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_5;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_6;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_7;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_8;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_9;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_10;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_11;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_12;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_13;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_14;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_15;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_16;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_17;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_18;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_19;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_20;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_21;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_22;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_23;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_24;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_25;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_26;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_27;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_28;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_29;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_30;
    sc_signal< sc_lv<16> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324_ap_return_31;
    sc_signal< sc_logic > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_ready;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_0;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_1;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_2;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_3;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_4;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_5;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_6;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_7;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_8;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_9;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_10;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_11;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_12;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_13;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_14;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_15;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_16;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_17;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_18;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_19;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_20;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_21;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_22;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_23;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_24;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_25;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_26;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_27;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_28;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_29;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_30;
    sc_signal< sc_lv<16> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360_ap_return_31;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_start_reg;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_start_reg;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to5;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to6;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<256> ap_const_lv256_lc_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp146();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp15();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp213();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp280();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp287();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp147();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp16();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp214();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp281();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp288();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage1_iter4();
    void thread_ap_block_state10_pp0_stage1_iter4_ignore_call11();
    void thread_ap_block_state10_pp0_stage1_iter4_ignore_call141();
    void thread_ap_block_state10_pp0_stage1_iter4_ignore_call207();
    void thread_ap_block_state10_pp0_stage1_iter4_ignore_call273();
    void thread_ap_block_state10_pp0_stage1_iter4_ignore_call279();
    void thread_ap_block_state11_pp0_stage0_iter5();
    void thread_ap_block_state11_pp0_stage0_iter5_ignore_call11();
    void thread_ap_block_state11_pp0_stage0_iter5_ignore_call141();
    void thread_ap_block_state11_pp0_stage0_iter5_ignore_call207();
    void thread_ap_block_state11_pp0_stage0_iter5_ignore_call273();
    void thread_ap_block_state11_pp0_stage0_iter5_ignore_call279();
    void thread_ap_block_state12_pp0_stage1_iter5();
    void thread_ap_block_state12_pp0_stage1_iter5_ignore_call11();
    void thread_ap_block_state12_pp0_stage1_iter5_ignore_call141();
    void thread_ap_block_state12_pp0_stage1_iter5_ignore_call207();
    void thread_ap_block_state12_pp0_stage1_iter5_ignore_call273();
    void thread_ap_block_state12_pp0_stage1_iter5_ignore_call279();
    void thread_ap_block_state13_pp0_stage0_iter6();
    void thread_ap_block_state13_pp0_stage0_iter6_ignore_call11();
    void thread_ap_block_state13_pp0_stage0_iter6_ignore_call141();
    void thread_ap_block_state13_pp0_stage0_iter6_ignore_call207();
    void thread_ap_block_state13_pp0_stage0_iter6_ignore_call273();
    void thread_ap_block_state13_pp0_stage0_iter6_ignore_call279();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call11();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call141();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call207();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call273();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call279();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call11();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call141();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call207();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call273();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call279();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call11();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call141();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call207();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call273();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call279();
    void thread_ap_block_state4_pp0_stage1_iter1();
    void thread_ap_block_state4_pp0_stage1_iter1_ignore_call11();
    void thread_ap_block_state4_pp0_stage1_iter1_ignore_call141();
    void thread_ap_block_state4_pp0_stage1_iter1_ignore_call207();
    void thread_ap_block_state4_pp0_stage1_iter1_ignore_call273();
    void thread_ap_block_state4_pp0_stage1_iter1_ignore_call279();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter2_ignore_call11();
    void thread_ap_block_state5_pp0_stage0_iter2_ignore_call141();
    void thread_ap_block_state5_pp0_stage0_iter2_ignore_call207();
    void thread_ap_block_state5_pp0_stage0_iter2_ignore_call273();
    void thread_ap_block_state5_pp0_stage0_iter2_ignore_call279();
    void thread_ap_block_state6_pp0_stage1_iter2();
    void thread_ap_block_state6_pp0_stage1_iter2_ignore_call11();
    void thread_ap_block_state6_pp0_stage1_iter2_ignore_call141();
    void thread_ap_block_state6_pp0_stage1_iter2_ignore_call207();
    void thread_ap_block_state6_pp0_stage1_iter2_ignore_call273();
    void thread_ap_block_state6_pp0_stage1_iter2_ignore_call279();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call11();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call141();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call207();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call273();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call279();
    void thread_ap_block_state8_pp0_stage1_iter3();
    void thread_ap_block_state8_pp0_stage1_iter3_ignore_call11();
    void thread_ap_block_state8_pp0_stage1_iter3_ignore_call141();
    void thread_ap_block_state8_pp0_stage1_iter3_ignore_call207();
    void thread_ap_block_state8_pp0_stage1_iter3_ignore_call273();
    void thread_ap_block_state8_pp0_stage1_iter3_ignore_call279();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_block_state9_pp0_stage0_iter4_ignore_call11();
    void thread_ap_block_state9_pp0_stage0_iter4_ignore_call141();
    void thread_ap_block_state9_pp0_stage0_iter4_ignore_call207();
    void thread_ap_block_state9_pp0_stage0_iter4_ignore_call273();
    void thread_ap_block_state9_pp0_stage0_iter4_ignore_call279();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to5();
    void thread_ap_idle_pp0_1to6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_fc1_input_V_ap_vld_in_sig();
    void thread_fc1_input_V_blk_n();
    void thread_fc1_input_V_in_sig();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_start();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_start();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_start();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_start();
    void thread_layer13_out_0_V();
    void thread_layer13_out_0_V_ap_vld();
    void thread_layer13_out_1_V();
    void thread_layer13_out_1_V_ap_vld();
    void thread_layer13_out_2_V();
    void thread_layer13_out_2_V_ap_vld();
    void thread_layer13_out_3_V();
    void thread_layer13_out_3_V_ap_vld();
    void thread_layer13_out_4_V();
    void thread_layer13_out_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
