0.7
2020.2
Oct 13 2023
20:47:58
C:/FPGA_project/my_test/my_test.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/FPGA_project/my_test/my_test.srcs/sim_1/new/my_module_tb.v,1728281242,verilog,,,,my_module_tb,,,,,,,,
C:/FPGA_project/my_test/my_test.srcs/sources_1/new/my_module.v,1728282350,verilog,,C:/FPGA_project/my_test/my_test.srcs/sim_1/new/my_module_tb.v,,my_module,,,,,,,,
