\hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable}{}\doxysection{APB1 Peripheral Clock Sleep Enable Disable}
\label{group__RCC__APB1__Clock__Sleep__Enable__Disable}\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}


Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  


Collaboration diagram for APB1 Peripheral Clock Sleep Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1__Clock__Sleep__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga906c45719dcf2113473f2c3281926368}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga906c45719dcf2113473f2c3281926368}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3cc4ffe474843e54c8b354b28111a37}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3cc4ffe474843e54c8b354b28111a37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3dd5073cae99e103545801e21f6e25fb}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3dd5073cae99e103545801e21f6e25fb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga23945074edb08935c4d17c3580e60f0d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga23945074edb08935c4d17c3580e60f0d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
