INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/InstMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MUX32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/IF2ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF2ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/EX2MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX2MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MEM2WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM2WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ID2EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MUX_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [C:/Users/acer/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
