0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/full_adder/full_adder.srcs/sources_1/new/full_adderFA.v,1642024676,verilog,,C:/Users/Kartik/full_adder/full_adder.srcs/sources_1/new/test_full_adder.v,,full_adderFA;half_adder,,,,,,,,
C:/Users/Kartik/full_adder/full_adder.srcs/sources_1/new/test_full_adder.v,1642019946,verilog,,,,test_full_adder,,,,,,,,
