(set-logic ALL)
(declare-var x (BitVec 32))
(declare-var y (BitVec 32))
(declare-var x! (BitVec 32))
(declare-var y! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32)))Bool) 
(constraint (=> (and (and (bvuge x (_ bv0 32)) (and (bvule x (_ bv10 32)) (bvule y (_ bv10 32)) ) ) (bvuge y (_ bv0 32)) )(inv-f x y )))
(constraint (=> (and (inv-f x y ) (and (= x! (bvadd x (_ bv10 32))) (= y! (bvadd y (_ bv10 32))) ) )(inv-f x! y! )))
(constraint (=> (inv-f x y )(not (and (= x (_ bv20 32)) (= y (_ bv0 32)) ))))
(check-synth)

