
*** Running vivado
    with args -log integer_multiplier_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source integer_multiplier_fpga.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source integer_multiplier_fpga.tcl -notrace
Command: synth_design -top integer_multiplier_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24796 
WARNING: [Synth 8-2490] overwriting previous definition of module XOR2 [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/XOR2.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 703.848 ; gain = 181.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'integer_multiplier_fpga' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/integer_multiplier_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'unsigned_integer_multiplier' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (3#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/AND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AND' (4#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/AND.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/shift.v:27]
INFO: [Synth 8-6155] done synthesizing module 'shift' (5#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (6#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/XOR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (7#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/XOR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (8#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6157] synthesizing module 'flopenr__parameterized0' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr__parameterized0' (8#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_integer_multiplier' (9#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/unsigned_integer_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_seperator' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/digit_seperator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digit_seperator' (10#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/digit_seperator.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/bcd_to_7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (11#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (12#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/basys3_utility_modules/basys3_utility_modules/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'integer_multiplier_fpga' (13#1) [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/integer_multiplier_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 743.566 ; gain = 220.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.566 ; gain = 220.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.566 ; gain = 220.906
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/constrs_1/new/multiplier_constrain.xdc]
Finished Parsing XDC File [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/constrs_1/new/multiplier_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/constrs_1/new/multiplier_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/integer_multiplier_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/integer_multiplier_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 884.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 884.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/digit_seperator.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'hundredths_reg' [C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.srcs/sources_1/new/digit_seperator.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module XOR2__mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module flopenr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module digit_seperator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'UIM/top_reg/q_reg[7]' (FDCE) to 'UIM/bottom_reg/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'UIM/top_reg/q_reg[6]' (FDCE) to 'UIM/bottom_reg/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'UIM/bottom_reg/q_reg[0]' (FDCE) to 'UIM/bottom_reg/q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UIM/bottom_reg/q_reg[1] )
INFO: [Synth 8-3886] merging instance 'DiSep/hundredths_reg[2]' (LDC) to 'DiSep/hundredths_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DiSep/hundredths_reg[3] )
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[8]' (LD) to 'DiSep/carry_reg[9]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[9]' (LD) to 'DiSep/carry_reg[10]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[10]' (LD) to 'DiSep/carry_reg[11]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[11]' (LD) to 'DiSep/carry_reg[12]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[12]' (LD) to 'DiSep/carry_reg[13]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[13]' (LD) to 'DiSep/carry_reg[14]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[14]' (LD) to 'DiSep/carry_reg[15]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[15]' (LD) to 'DiSep/carry_reg[16]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[16]' (LD) to 'DiSep/carry_reg[17]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[17]' (LD) to 'DiSep/carry_reg[18]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[18]' (LD) to 'DiSep/carry_reg[19]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[19]' (LD) to 'DiSep/carry_reg[20]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[20]' (LD) to 'DiSep/carry_reg[21]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[21]' (LD) to 'DiSep/carry_reg[22]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[22]' (LD) to 'DiSep/carry_reg[23]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[23]' (LD) to 'DiSep/carry_reg[24]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[24]' (LD) to 'DiSep/carry_reg[25]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[25]' (LD) to 'DiSep/carry_reg[26]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[26]' (LD) to 'DiSep/carry_reg[27]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[27]' (LD) to 'DiSep/carry_reg[28]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[28]' (LD) to 'DiSep/carry_reg[29]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[29]' (LD) to 'DiSep/carry_reg[30]'
INFO: [Synth 8-3886] merging instance 'DiSep/carry_reg[30]' (LD) to 'DiSep/carry_reg[31]'
WARNING: [Synth 8-3332] Sequential element (DiSep/hundredths_reg[3]) is unused and will be removed from module integer_multiplier_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DiSep/carry_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DiSep/carry_reg[31] )
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[31]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[7]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[6]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[5]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[4]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[3]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[2]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[1]) is unused and will be removed from module integer_multiplier_fpga.
WARNING: [Synth 8-3332] Sequential element (DiSep/carry_reg[0]) is unused and will be removed from module integer_multiplier_fpga.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 884.871 ; gain = 362.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    80|
|3     |LUT1   |     9|
|4     |LUT2   |    78|
|5     |LUT3   |     3|
|6     |LUT4   |    11|
|7     |LUT5   |    20|
|8     |LUT6   |    82|
|9     |MUXF7  |     1|
|10    |FDCE   |    28|
|11    |FDRE   |    52|
|12    |LDCP   |     2|
|13    |IBUF   |    12|
|14    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------------------+------+
|      |Instance        |Module                      |Cells |
+------+----------------+----------------------------+------+
|1     |top             |                            |   401|
|2     |  DiSep         |digit_seperator             |    10|
|3     |  LED           |led_mux                     |     8|
|4     |  UIM           |unsigned_integer_multiplier |   272|
|5     |    A_reg       |flopenr                     |    13|
|6     |    B_reg       |flopenr_0                   |     4|
|7     |    and_0       |AND                         |     1|
|8     |    and_2       |AND_1                       |     1|
|9     |    bottom_left |CLA                         |     1|
|10    |    bottom_reg  |flopenr__parameterized0     |    10|
|11    |    out_reg     |flopenr__parameterized0_2   |   233|
|12    |    top_reg     |flopenr__parameterized0_3   |     9|
|13    |  clk           |clk_gen                     |    56|
|14    |  clk_button    |button_debouncer            |    20|
+------+----------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 898.508 ; gain = 234.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.508 ; gain = 375.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 906.223 ; gain = 611.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Phat Le/two-stage_pipelined_multiplier/two-stage_pipelined_multiplier.runs/synth_1/integer_multiplier_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file integer_multiplier_fpga_utilization_synth.rpt -pb integer_multiplier_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 15:01:12 2019...
