
RTOS_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080a8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  080081b8  080081b8  000181b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008324  08008324  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08008324  08008324  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008324  08008324  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008324  08008324  00018324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008328  08008328  00018328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800832c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017ac  2000007c  080083a8  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001828  080083a8  00021828  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001680a  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003828  00000000  00000000  000368f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001510  00000000  00000000  0003a120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000105b  00000000  00000000  0003b630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a2f1  00000000  00000000  0003c68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017d8c  00000000  00000000  0005697c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095459  00000000  00000000  0006e708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005850  00000000  00000000  00103b64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001093b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080081a0 	.word	0x080081a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080081a0 	.word	0x080081a0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	; 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_d2uiz>:
 800072c:	004a      	lsls	r2, r1, #1
 800072e:	d211      	bcs.n	8000754 <__aeabi_d2uiz+0x28>
 8000730:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000734:	d211      	bcs.n	800075a <__aeabi_d2uiz+0x2e>
 8000736:	d50d      	bpl.n	8000754 <__aeabi_d2uiz+0x28>
 8000738:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800073c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000740:	d40e      	bmi.n	8000760 <__aeabi_d2uiz+0x34>
 8000742:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000746:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800074a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800074e:	fa23 f002 	lsr.w	r0, r3, r2
 8000752:	4770      	bx	lr
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	4770      	bx	lr
 800075a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800075e:	d102      	bne.n	8000766 <__aeabi_d2uiz+0x3a>
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <HAL_voidControlMotors>:
#include "HAL/DC_MOTOR.h"

extern TIM_HandleTypeDef htim1;

void HAL_voidControlMotors(uint8_t speed, uint8_t direction)
{
 800076c:	b5b0      	push	{r4, r5, r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	460a      	mov	r2, r1
 8000776:	71fb      	strb	r3, [r7, #7]
 8000778:	4613      	mov	r3, r2
 800077a:	71bb      	strb	r3, [r7, #6]
    if (speed == 0)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d118      	bne.n	80007b4 <HAL_voidControlMotors+0x48>
    {
        HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000788:	4866      	ldr	r0, [pc, #408]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 800078a:	f002 f818 	bl	80027be <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000794:	4863      	ldr	r0, [pc, #396]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 8000796:	f002 f812 	bl	80027be <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007a0:	4861      	ldr	r0, [pc, #388]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80007a2:	f002 f80c 	bl	80027be <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ac:	485e      	ldr	r0, [pc, #376]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80007ae:	f002 f806 	bl	80027be <HAL_GPIO_WritePin>

        // Start the PWM generation for motor1
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

    }
}
 80007b2:	e0b2      	b.n	800091a <HAL_voidControlMotors+0x1ae>
        HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_EN_PIN , GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007ba:	485b      	ldr	r0, [pc, #364]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80007bc:	f001 ffff 	bl	80027be <HAL_GPIO_WritePin>
        if (direction == STOP)
 80007c0:	79bb      	ldrb	r3, [r7, #6]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d118      	bne.n	80007f8 <HAL_voidControlMotors+0x8c>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007cc:	4855      	ldr	r0, [pc, #340]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 80007ce:	f001 fff6 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007d8:	4852      	ldr	r0, [pc, #328]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 80007da:	f001 fff0 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007e4:	4850      	ldr	r0, [pc, #320]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80007e6:	f001 ffea 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007f0:	484d      	ldr	r0, [pc, #308]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80007f2:	f001 ffe4 	bl	80027be <HAL_GPIO_WritePin>
 80007f6:	e07a      	b.n	80008ee <HAL_voidControlMotors+0x182>
        else if (direction == BACKWARD)
 80007f8:	79bb      	ldrb	r3, [r7, #6]
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d118      	bne.n	8000830 <HAL_voidControlMotors+0xc4>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000804:	4847      	ldr	r0, [pc, #284]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 8000806:	f001 ffda 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000810:	4844      	ldr	r0, [pc, #272]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 8000812:	f001 ffd4 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081c:	4842      	ldr	r0, [pc, #264]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 800081e:	f001 ffce 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000828:	483f      	ldr	r0, [pc, #252]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 800082a:	f001 ffc8 	bl	80027be <HAL_GPIO_WritePin>
 800082e:	e05e      	b.n	80008ee <HAL_voidControlMotors+0x182>
        else if (direction == FORWARD)
 8000830:	79bb      	ldrb	r3, [r7, #6]
 8000832:	2b01      	cmp	r3, #1
 8000834:	d118      	bne.n	8000868 <HAL_voidControlMotors+0xfc>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083c:	4839      	ldr	r0, [pc, #228]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 800083e:	f001 ffbe 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_SET);
 8000842:	2201      	movs	r2, #1
 8000844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000848:	4836      	ldr	r0, [pc, #216]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 800084a:	f001 ffb8 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000854:	4834      	ldr	r0, [pc, #208]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 8000856:	f001 ffb2 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000860:	4831      	ldr	r0, [pc, #196]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 8000862:	f001 ffac 	bl	80027be <HAL_GPIO_WritePin>
 8000866:	e042      	b.n	80008ee <HAL_voidControlMotors+0x182>
        else if (direction == RIGHT)
 8000868:	79bb      	ldrb	r3, [r7, #6]
 800086a:	2b03      	cmp	r3, #3
 800086c:	d11e      	bne.n	80008ac <HAL_voidControlMotors+0x140>
        	HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_EN_PIN , GPIO_PIN_SET);
 800086e:	2201      	movs	r2, #1
 8000870:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000874:	482c      	ldr	r0, [pc, #176]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 8000876:	f001 ffa2 	bl	80027be <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000880:	4829      	ldr	r0, [pc, #164]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 8000882:	f001 ff9c 	bl	80027be <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	f44f 7100 	mov.w	r1, #512	; 0x200
 800088c:	4826      	ldr	r0, [pc, #152]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 800088e:	f001 ff96 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000898:	4822      	ldr	r0, [pc, #136]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 800089a:	f001 ff90 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_SET);
 800089e:	2201      	movs	r2, #1
 80008a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008a4:	481f      	ldr	r0, [pc, #124]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 80008a6:	f001 ff8a 	bl	80027be <HAL_GPIO_WritePin>
 80008aa:	e020      	b.n	80008ee <HAL_voidControlMotors+0x182>
        else if (direction == LEFT)
 80008ac:	79bb      	ldrb	r3, [r7, #6]
 80008ae:	2b04      	cmp	r3, #4
 80008b0:	d11d      	bne.n	80008ee <HAL_voidControlMotors+0x182>
        	HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_EN_PIN , GPIO_PIN_SET);
 80008b2:	2201      	movs	r2, #1
 80008b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b8:	481b      	ldr	r0, [pc, #108]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80008ba:	f001 ff80 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN3_PIN, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c4:	4818      	ldr	r0, [pc, #96]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80008c6:	f001 ff7a 	bl	80027be <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(MOTOR_2_PORT, MOTOR2_IN4_PIN, GPIO_PIN_SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d0:	4815      	ldr	r0, [pc, #84]	; (8000928 <HAL_voidControlMotors+0x1bc>)
 80008d2:	f001 ff74 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN1_PIN, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008dc:	4811      	ldr	r0, [pc, #68]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 80008de:	f001 ff6e 	bl	80027be <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(MOTOR_1_PORT, MOTOR1_IN2_PIN, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008e8:	480e      	ldr	r0, [pc, #56]	; (8000924 <HAL_voidControlMotors+0x1b8>)
 80008ea:	f001 ff68 	bl	80027be <HAL_GPIO_WritePin>
        uint64_t dutyCycle1 = (speed * htim1.Init.Period) / 100;
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4a0e      	ldr	r2, [pc, #56]	; (800092c <HAL_voidControlMotors+0x1c0>)
 80008f2:	68d2      	ldr	r2, [r2, #12]
 80008f4:	fb02 f303 	mul.w	r3, r2, r3
 80008f8:	4a0d      	ldr	r2, [pc, #52]	; (8000930 <HAL_voidControlMotors+0x1c4>)
 80008fa:	fba2 2303 	umull	r2, r3, r2, r3
 80008fe:	095b      	lsrs	r3, r3, #5
 8000900:	2200      	movs	r2, #0
 8000902:	461c      	mov	r4, r3
 8000904:	4615      	mov	r5, r2
 8000906:	e9c7 4502 	strd	r4, r5, [r7, #8]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutyCycle1);
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <HAL_voidControlMotors+0x1c0>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000912:	2100      	movs	r1, #0
 8000914:	4805      	ldr	r0, [pc, #20]	; (800092c <HAL_voidControlMotors+0x1c0>)
 8000916:	f003 f9f5 	bl	8003d04 <HAL_TIM_PWM_Start>
}
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bdb0      	pop	{r4, r5, r7, pc}
 8000922:	bf00      	nop
 8000924:	40010800 	.word	0x40010800
 8000928:	40010c00 	.word	0x40010c00
 800092c:	200007fc 	.word	0x200007fc
 8000930:	51eb851f 	.word	0x51eb851f

08000934 <GSM_VidInit>:
 * @brief: Init and check the GSM module.
 *         Sends AT commands and checks responses for connection status,
 * @return: void
 */
void GSM_VidInit()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	// Send AT command to check connection status
	while (Glb_u8GSMBuff[5] != 'O' && Glb_u8GSMBuff[6] != 'K')
 8000938:	e00d      	b.n	8000956 <GSM_VidInit+0x22>
	{
		HAL_UART_Transmit(&GSM_UART, Glb_u8CheckCmd, GSM_CHECKCMD_SIZE, GSM_TIMEOUT);
 800093a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800093e:	2204      	movs	r2, #4
 8000940:	490a      	ldr	r1, [pc, #40]	; (800096c <GSM_VidInit+0x38>)
 8000942:	480b      	ldr	r0, [pc, #44]	; (8000970 <GSM_VidInit+0x3c>)
 8000944:	f003 ffad 	bl	80048a2 <HAL_UART_Transmit>
		HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000948:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800094c:	2246      	movs	r2, #70	; 0x46
 800094e:	4909      	ldr	r1, [pc, #36]	; (8000974 <GSM_VidInit+0x40>)
 8000950:	4807      	ldr	r0, [pc, #28]	; (8000970 <GSM_VidInit+0x3c>)
 8000952:	f004 f829 	bl	80049a8 <HAL_UART_Receive>
	while (Glb_u8GSMBuff[5] != 'O' && Glb_u8GSMBuff[6] != 'K')
 8000956:	4b07      	ldr	r3, [pc, #28]	; (8000974 <GSM_VidInit+0x40>)
 8000958:	795b      	ldrb	r3, [r3, #5]
 800095a:	2b4f      	cmp	r3, #79	; 0x4f
 800095c:	d003      	beq.n	8000966 <GSM_VidInit+0x32>
 800095e:	4b05      	ldr	r3, [pc, #20]	; (8000974 <GSM_VidInit+0x40>)
 8000960:	799b      	ldrb	r3, [r3, #6]
 8000962:	2b4b      	cmp	r3, #75	; 0x4b
 8000964:	d1e9      	bne.n	800093a <GSM_VidInit+0x6>
	}
}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000000 	.word	0x20000000
 8000970:	2000091c 	.word	0x2000091c
 8000974:	20000098 	.word	0x20000098

08000978 <GSM_VidCheckConnection>:
 *        Sends AT commands and checks responses for connection status,
 *        signal quality, and network registration.
 * @return uint8_t Status of Connection
 */
uint8_t GSM_VidCheckConnection(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
	uint8_t Loc_u8StatusConnection = GSM_FALSE;
 800097e:	2300      	movs	r3, #0
 8000980:	71fb      	strb	r3, [r7, #7]
	// Send AT command to check connection status

    for (uint8_t i = 0; i < 2; i++)
 8000982:	2300      	movs	r3, #0
 8000984:	71bb      	strb	r3, [r7, #6]
 8000986:	e01d      	b.n	80009c4 <GSM_VidCheckConnection+0x4c>
    {
    	HAL_UART_Transmit(&GSM_UART, Glb_u8CheckCmd, GSM_CHECKCMD_SIZE, GSM_TIMEOUT);
 8000988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098c:	2204      	movs	r2, #4
 800098e:	4936      	ldr	r1, [pc, #216]	; (8000a68 <GSM_VidCheckConnection+0xf0>)
 8000990:	4836      	ldr	r0, [pc, #216]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 8000992:	f003 ff86 	bl	80048a2 <HAL_UART_Transmit>
    	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000996:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800099a:	2246      	movs	r2, #70	; 0x46
 800099c:	4934      	ldr	r1, [pc, #208]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 800099e:	4833      	ldr	r0, [pc, #204]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 80009a0:	f004 f802 	bl	80049a8 <HAL_UART_Receive>
        if (Glb_u8GSMBuff[5] == 'O' && Glb_u8GSMBuff[6] == 'K')
 80009a4:	4b32      	ldr	r3, [pc, #200]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 80009a6:	795b      	ldrb	r3, [r3, #5]
 80009a8:	2b4f      	cmp	r3, #79	; 0x4f
 80009aa:	d106      	bne.n	80009ba <GSM_VidCheckConnection+0x42>
 80009ac:	4b30      	ldr	r3, [pc, #192]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 80009ae:	799b      	ldrb	r3, [r3, #6]
 80009b0:	2b4b      	cmp	r3, #75	; 0x4b
 80009b2:	d102      	bne.n	80009ba <GSM_VidCheckConnection+0x42>
        {
        	Loc_u8StatusConnection = GSM_TRUE;
 80009b4:	2301      	movs	r3, #1
 80009b6:	71fb      	strb	r3, [r7, #7]
            break;
 80009b8:	e007      	b.n	80009ca <GSM_VidCheckConnection+0x52>
        }
        else
        {
            // If connection status check fails, try again later
            // and send a notification to the dashboard after a set period of time
        	Loc_u8StatusConnection = GSM_FALSE;
 80009ba:	2300      	movs	r3, #0
 80009bc:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 2; i++)
 80009be:	79bb      	ldrb	r3, [r7, #6]
 80009c0:	3301      	adds	r3, #1
 80009c2:	71bb      	strb	r3, [r7, #6]
 80009c4:	79bb      	ldrb	r3, [r7, #6]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d9de      	bls.n	8000988 <GSM_VidCheckConnection+0x10>
    }



    // Check signal quality by sending AT+CSQ command
    for (uint8_t i = 0; i < 2; i++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	717b      	strb	r3, [r7, #5]
 80009ce:	e01d      	b.n	8000a0c <GSM_VidCheckConnection+0x94>
    {

    	HAL_UART_Transmit(&GSM_UART, Glb_u8CheckSignalCmd, GSM_CHECKSIG_SIZE, GSM_TIMEOUT);
 80009d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009d4:	2208      	movs	r2, #8
 80009d6:	4927      	ldr	r1, [pc, #156]	; (8000a74 <GSM_VidCheckConnection+0xfc>)
 80009d8:	4824      	ldr	r0, [pc, #144]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 80009da:	f003 ff62 	bl	80048a2 <HAL_UART_Transmit>
    	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 80009de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e2:	2246      	movs	r2, #70	; 0x46
 80009e4:	4922      	ldr	r1, [pc, #136]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 80009e6:	4821      	ldr	r0, [pc, #132]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 80009e8:	f003 ffde 	bl	80049a8 <HAL_UART_Receive>

        if (Glb_u8GSMBuff[23] == 'O' && Glb_u8GSMBuff[24] == 'K')
 80009ec:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 80009ee:	7ddb      	ldrb	r3, [r3, #23]
 80009f0:	2b4f      	cmp	r3, #79	; 0x4f
 80009f2:	d106      	bne.n	8000a02 <GSM_VidCheckConnection+0x8a>
 80009f4:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 80009f6:	7e1b      	ldrb	r3, [r3, #24]
 80009f8:	2b4b      	cmp	r3, #75	; 0x4b
 80009fa:	d102      	bne.n	8000a02 <GSM_VidCheckConnection+0x8a>
        {

        	Loc_u8StatusConnection = GSM_TRUE;
 80009fc:	2301      	movs	r3, #1
 80009fe:	71fb      	strb	r3, [r7, #7]
            break;
 8000a00:	e007      	b.n	8000a12 <GSM_VidCheckConnection+0x9a>
        }
        else
        {
            // If signal quality check fails, try again later
            // and send a notification to the Dash-board after a set period of time
        	Loc_u8StatusConnection = GSM_FALSE;
 8000a02:	2300      	movs	r3, #0
 8000a04:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 2; i++)
 8000a06:	797b      	ldrb	r3, [r7, #5]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	717b      	strb	r3, [r7, #5]
 8000a0c:	797b      	ldrb	r3, [r7, #5]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d9de      	bls.n	80009d0 <GSM_VidCheckConnection+0x58>
        }
    }


    // Check network registration by sending AT+COPS? command
    for (uint8_t i = 0; i < 2; i++)
 8000a12:	2300      	movs	r3, #0
 8000a14:	713b      	strb	r3, [r7, #4]
 8000a16:	e01f      	b.n	8000a58 <GSM_VidCheckConnection+0xe0>
    {
    	HAL_UART_Transmit(&GSM_UART, Glb_u8NetRegCmd, GSM_CHECKNETREG_SIZE, GSM_TIMEOUT);
 8000a18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a1c:	220a      	movs	r2, #10
 8000a1e:	4916      	ldr	r1, [pc, #88]	; (8000a78 <GSM_VidCheckConnection+0x100>)
 8000a20:	4812      	ldr	r0, [pc, #72]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 8000a22:	f003 ff3e 	bl	80048a2 <HAL_UART_Transmit>
    	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a2a:	2246      	movs	r2, #70	; 0x46
 8000a2c:	4910      	ldr	r1, [pc, #64]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 8000a2e:	480f      	ldr	r0, [pc, #60]	; (8000a6c <GSM_VidCheckConnection+0xf4>)
 8000a30:	f003 ffba 	bl	80049a8 <HAL_UART_Receive>

        if (Glb_u8GSMBuff[36] == 'O' && Glb_u8GSMBuff[37] == 'K')
 8000a34:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 8000a36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a3a:	2b4f      	cmp	r3, #79	; 0x4f
 8000a3c:	d107      	bne.n	8000a4e <GSM_VidCheckConnection+0xd6>
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <GSM_VidCheckConnection+0xf8>)
 8000a40:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a44:	2b4b      	cmp	r3, #75	; 0x4b
 8000a46:	d102      	bne.n	8000a4e <GSM_VidCheckConnection+0xd6>
        {
        	Loc_u8StatusConnection = GSM_TRUE;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	71fb      	strb	r3, [r7, #7]
            break;
 8000a4c:	e007      	b.n	8000a5e <GSM_VidCheckConnection+0xe6>
        }
        else
        {
            // If network registration check fails, try again later
            // and send a notification to the Dash-board after a set period of time
        	Loc_u8StatusConnection = GSM_FALSE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 2; i++)
 8000a52:	793b      	ldrb	r3, [r7, #4]
 8000a54:	3301      	adds	r3, #1
 8000a56:	713b      	strb	r3, [r7, #4]
 8000a58:	793b      	ldrb	r3, [r7, #4]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d9dc      	bls.n	8000a18 <GSM_VidCheckConnection+0xa0>
        }
    }

    return Loc_u8StatusConnection;
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000000 	.word	0x20000000
 8000a6c:	2000091c 	.word	0x2000091c
 8000a70:	20000098 	.word	0x20000098
 8000a74:	20000008 	.word	0x20000008
 8000a78:	20000014 	.word	0x20000014

08000a7c <GSM_VidSendSMS>:
 * @param message: Pointer to a string containing the message to be sent
 * @return uint8_t Status of Sending SMS
 */

uint8_t GSM_VidSendSMS(uint8_t *Ptr_u8PhoneNumber, uint8_t *Ptr_u8Message)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
	//Capturing the size of the phone number and the message
	uint8_t Loc_u8PhoneNumSize = strlen((const char*)Ptr_u8PhoneNumber);
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff fb62 	bl	8000150 <strlen>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	73fb      	strb	r3, [r7, #15]
	uint8_t Loc_u8MessageSize = strlen((const char*)Ptr_u8Message);
 8000a90:	6838      	ldr	r0, [r7, #0]
 8000a92:	f7ff fb5d 	bl	8000150 <strlen>
 8000a96:	4603      	mov	r3, r0
 8000a98:	73bb      	strb	r3, [r7, #14]

	// Check the connection
	HAL_UART_Transmit(&GSM_UART, Glb_u8CheckCmd, GSM_CHECKCMD_SIZE, GSM_TIMEOUT);
 8000a9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a9e:	2204      	movs	r2, #4
 8000aa0:	493d      	ldr	r1, [pc, #244]	; (8000b98 <GSM_VidSendSMS+0x11c>)
 8000aa2:	483e      	ldr	r0, [pc, #248]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000aa4:	f003 fefd 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000aa8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aac:	2246      	movs	r2, #70	; 0x46
 8000aae:	493c      	ldr	r1, [pc, #240]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000ab0:	483a      	ldr	r0, [pc, #232]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000ab2:	f003 ff79 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000ab6:	2064      	movs	r0, #100	; 0x64
 8000ab8:	f001 fbde 	bl	8002278 <HAL_Delay>
	// Set text mode for SMS
	HAL_UART_Transmit(&GSM_UART, Glb_u8TxtModeCmd, GSM_TXTMODECMD_SIZE, GSM_TIMEOUT);
 8000abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac0:	220b      	movs	r2, #11
 8000ac2:	4938      	ldr	r1, [pc, #224]	; (8000ba4 <GSM_VidSendSMS+0x128>)
 8000ac4:	4835      	ldr	r0, [pc, #212]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000ac6:	f003 feec 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000aca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ace:	2246      	movs	r2, #70	; 0x46
 8000ad0:	4933      	ldr	r1, [pc, #204]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000ad2:	4832      	ldr	r0, [pc, #200]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000ad4:	f003 ff68 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000ad8:	2064      	movs	r0, #100	; 0x64
 8000ada:	f001 fbcd 	bl	8002278 <HAL_Delay>
	//SMS opening
	HAL_UART_Transmit(&GSM_UART, Glb_u8SMSOPCmd, GSM_SMSOP_SIZE, GSM_TIMEOUT);
 8000ade:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae2:	2209      	movs	r2, #9
 8000ae4:	4930      	ldr	r1, [pc, #192]	; (8000ba8 <GSM_VidSendSMS+0x12c>)
 8000ae6:	482d      	ldr	r0, [pc, #180]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000ae8:	f003 fedb 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000aec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000af0:	2246      	movs	r2, #70	; 0x46
 8000af2:	492b      	ldr	r1, [pc, #172]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000af4:	4829      	ldr	r0, [pc, #164]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000af6:	f003 ff57 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000afa:	2064      	movs	r0, #100	; 0x64
 8000afc:	f001 fbbc 	bl	8002278 <HAL_Delay>
	//Entering Phone Number
	HAL_UART_Transmit(&GSM_UART, (uint8_t*)Ptr_u8PhoneNumber, Loc_u8PhoneNumSize, GSM_TIMEOUT);
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b08:	6879      	ldr	r1, [r7, #4]
 8000b0a:	4824      	ldr	r0, [pc, #144]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b0c:	f003 fec9 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000b10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b14:	2246      	movs	r2, #70	; 0x46
 8000b16:	4922      	ldr	r1, [pc, #136]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000b18:	4820      	ldr	r0, [pc, #128]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b1a:	f003 ff45 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000b1e:	2064      	movs	r0, #100	; 0x64
 8000b20:	f001 fbaa 	bl	8002278 <HAL_Delay>
	//Closing Number format
	HAL_UART_Transmit(&GSM_UART, Glb_u8SMSCLCmd, GSM_SMSCL_SIZE, GSM_TIMEOUT);
 8000b24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b28:	2203      	movs	r2, #3
 8000b2a:	4920      	ldr	r1, [pc, #128]	; (8000bac <GSM_VidSendSMS+0x130>)
 8000b2c:	481b      	ldr	r0, [pc, #108]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b2e:	f003 feb8 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b36:	2246      	movs	r2, #70	; 0x46
 8000b38:	4919      	ldr	r1, [pc, #100]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000b3a:	4818      	ldr	r0, [pc, #96]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b3c:	f003 ff34 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000b40:	2064      	movs	r0, #100	; 0x64
 8000b42:	f001 fb99 	bl	8002278 <HAL_Delay>
	//Entering Message
	HAL_UART_Transmit(&GSM_UART, (uint8_t*)Ptr_u8Message, Loc_u8MessageSize, GSM_TIMEOUT);
 8000b46:	7bbb      	ldrb	r3, [r7, #14]
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b4e:	6839      	ldr	r1, [r7, #0]
 8000b50:	4812      	ldr	r0, [pc, #72]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b52:	f003 fea6 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b5a:	2246      	movs	r2, #70	; 0x46
 8000b5c:	4910      	ldr	r1, [pc, #64]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000b5e:	480f      	ldr	r0, [pc, #60]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b60:	f003 ff22 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000b64:	2064      	movs	r0, #100	; 0x64
 8000b66:	f001 fb87 	bl	8002278 <HAL_Delay>
	//Sending Message
	HAL_UART_Transmit(&GSM_UART, (uint8_t*)"\x1A", 1, GSM_TIMEOUT);
 8000b6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b6e:	2201      	movs	r2, #1
 8000b70:	490f      	ldr	r1, [pc, #60]	; (8000bb0 <GSM_VidSendSMS+0x134>)
 8000b72:	480a      	ldr	r0, [pc, #40]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b74:	f003 fe95 	bl	80048a2 <HAL_UART_Transmit>
	HAL_UART_Receive(&GSM_UART, Glb_u8GSMBuff, GSM_BuffSize, GSM_TIMEOUT);
 8000b78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b7c:	2246      	movs	r2, #70	; 0x46
 8000b7e:	4908      	ldr	r1, [pc, #32]	; (8000ba0 <GSM_VidSendSMS+0x124>)
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <GSM_VidSendSMS+0x120>)
 8000b82:	f003 ff11 	bl	80049a8 <HAL_UART_Receive>
	HAL_Delay(100);
 8000b86:	2064      	movs	r0, #100	; 0x64
 8000b88:	f001 fb76 	bl	8002278 <HAL_Delay>

	return GSM_TRUE;
 8000b8c:	2301      	movs	r3, #1


}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	2000091c 	.word	0x2000091c
 8000ba0:	20000098 	.word	0x20000098
 8000ba4:	20000020 	.word	0x20000020
 8000ba8:	2000002c 	.word	0x2000002c
 8000bac:	20000038 	.word	0x20000038
 8000bb0:	080081b8 	.word	0x080081b8

08000bb4 <NRF_ChipSelect>:
uint8_t Send_Data[10] ;

extern UART_HandleTypeDef huart1;

void NRF_ChipSelect (void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF_CSNE_PORT, NRF_CSNE_PIN, GPIO_PIN_RESET) ;
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2104      	movs	r1, #4
 8000bbc:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <NRF_ChipSelect+0x14>)
 8000bbe:	f001 fdfe 	bl	80027be <HAL_GPIO_WritePin>
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40010800 	.word	0x40010800

08000bcc <NRF_ChipUnSelect>:

void NRF_ChipUnSelect (void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF_CSNE_PORT, NRF_CSNE_PIN, GPIO_PIN_SET) ;
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2104      	movs	r1, #4
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <NRF_ChipUnSelect+0x14>)
 8000bd6:	f001 fdf2 	bl	80027be <HAL_GPIO_WritePin>
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40010800 	.word	0x40010800

08000be4 <NRF_ChipEnable>:


void NRF_ChipEnable (void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_SET) ;
 8000be8:	2201      	movs	r2, #1
 8000bea:	2102      	movs	r1, #2
 8000bec:	4802      	ldr	r0, [pc, #8]	; (8000bf8 <NRF_ChipEnable+0x14>)
 8000bee:	f001 fde6 	bl	80027be <HAL_GPIO_WritePin>
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40010800 	.word	0x40010800

08000bfc <NRF_ChipDisable>:

void NRF_ChipDisable (void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_RESET) ;
 8000c00:	2200      	movs	r2, #0
 8000c02:	2102      	movs	r1, #2
 8000c04:	4802      	ldr	r0, [pc, #8]	; (8000c10 <NRF_ChipDisable+0x14>)
 8000c06:	f001 fdda 	bl	80027be <HAL_GPIO_WritePin>
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40010800 	.word	0x40010800

08000c14 <NRF_voidWriteByteReg>:
 * Return : None
 * note :
 *
 */
void NRF_voidWriteByteReg(uint8_t Copy_u8Reg , uint8_t Copy_u8RegData)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	460a      	mov	r2, r1
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	4613      	mov	r3, r2
 8000c22:	71bb      	strb	r3, [r7, #6]
	uint8_t Local_Buffer[2] ;

	/* Fifth Bit in write Register is always 1 */
	Local_Buffer[0] = (Copy_u8Reg | (1<<5)) ;
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	f043 0320 	orr.w	r3, r3, #32
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	733b      	strb	r3, [r7, #12]

	/* Data to be written */
	Local_Buffer[1] =  Copy_u8RegData ;
 8000c2e:	79bb      	ldrb	r3, [r7, #6]
 8000c30:	737b      	strb	r3, [r7, #13]

	/* Chip Select */
	NRF_ChipSelect() ;
 8000c32:	f7ff ffbf 	bl	8000bb4 <NRF_ChipSelect>

	/* Send Data */
	HAL_SPI_Transmit(NRF_SPI1, Local_Buffer,2,1000) ;
 8000c36:	f107 010c 	add.w	r1, r7, #12
 8000c3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c3e:	2202      	movs	r2, #2
 8000c40:	4804      	ldr	r0, [pc, #16]	; (8000c54 <NRF_voidWriteByteReg+0x40>)
 8000c42:	f002 fa69 	bl	8003118 <HAL_SPI_Transmit>

	/* Release"Unselect"  device */
	NRF_ChipUnSelect () ;
 8000c46:	f7ff ffc1 	bl	8000bcc <NRF_ChipUnSelect>
}
 8000c4a:	bf00      	nop
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200007a4 	.word	0x200007a4

08000c58 <NRF_voidWriteMultiByteReg>:
 * note :
 *
 */

void NRF_voidWriteMultiByteReg(uint8_t Copy_u8Reg , uint8_t *Data , uint8_t Copy_u8Size)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	6039      	str	r1, [r7, #0]
 8000c62:	71fb      	strb	r3, [r7, #7]
 8000c64:	4613      	mov	r3, r2
 8000c66:	71bb      	strb	r3, [r7, #6]
	uint8_t Local_Buffer[1] ;

	/* Fifth Bit in write Register is always 1 */
	Local_Buffer[0] = (Copy_u8Reg | (1<<5)) ;
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	f043 0320 	orr.w	r3, r3, #32
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	733b      	strb	r3, [r7, #12]

	/* Chip Select */
	NRF_ChipSelect() ;
 8000c72:	f7ff ff9f 	bl	8000bb4 <NRF_ChipSelect>

	/* Send Data */
	HAL_SPI_Transmit(NRF_SPI1,Local_Buffer,1,100) ;
 8000c76:	f107 010c 	add.w	r1, r7, #12
 8000c7a:	2364      	movs	r3, #100	; 0x64
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <NRF_voidWriteMultiByteReg+0x48>)
 8000c80:	f002 fa4a 	bl	8003118 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF_SPI1,Data,Copy_u8Size,1000) ;
 8000c84:	79bb      	ldrb	r3, [r7, #6]
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8c:	6839      	ldr	r1, [r7, #0]
 8000c8e:	4804      	ldr	r0, [pc, #16]	; (8000ca0 <NRF_voidWriteMultiByteReg+0x48>)
 8000c90:	f002 fa42 	bl	8003118 <HAL_SPI_Transmit>

	/* Release"Unselect"device */
	NRF_ChipUnSelect () ;
 8000c94:	f7ff ff9a 	bl	8000bcc <NRF_ChipUnSelect>
}
 8000c98:	bf00      	nop
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	200007a4 	.word	0x200007a4

08000ca4 <NRF_u8ReadByteReg>:
 * Return : Register Value
 * note :
 *
 */
uint8_t NRF_u8ReadByteReg(uint8_t Copy_u8Reg)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]

	uint8_t Local_Data = 0 ;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	73fb      	strb	r3, [r7, #15]

	/* Chip Select */
	NRF_ChipSelect() ;
 8000cb2:	f7ff ff7f 	bl	8000bb4 <NRF_ChipSelect>

	/* Receive Data */
	HAL_SPI_Transmit(NRF_SPI1,&Copy_u8Reg,1,100 ) ;
 8000cb6:	1df9      	adds	r1, r7, #7
 8000cb8:	2364      	movs	r3, #100	; 0x64
 8000cba:	2201      	movs	r2, #1
 8000cbc:	480b      	ldr	r0, [pc, #44]	; (8000cec <NRF_u8ReadByteReg+0x48>)
 8000cbe:	f002 fa2b 	bl	8003118 <HAL_SPI_Transmit>
	HAL_Delay(100) ;
 8000cc2:	2064      	movs	r0, #100	; 0x64
 8000cc4:	f001 fad8 	bl	8002278 <HAL_Delay>
	HAL_SPI_Receive(NRF_SPI1,&Local_Data,1,1000) ;
 8000cc8:	f107 010f 	add.w	r1, r7, #15
 8000ccc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4806      	ldr	r0, [pc, #24]	; (8000cec <NRF_u8ReadByteReg+0x48>)
 8000cd4:	f002 fb63 	bl	800339e <HAL_SPI_Receive>
	HAL_Delay(100) ;
 8000cd8:	2064      	movs	r0, #100	; 0x64
 8000cda:	f001 facd 	bl	8002278 <HAL_Delay>

	/* Release"Unselect" device */
	NRF_ChipUnSelect () ;
 8000cde:	f7ff ff75 	bl	8000bcc <NRF_ChipUnSelect>

	return Local_Data ;
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200007a4 	.word	0x200007a4

08000cf0 <NRF_voidCommandSet>:
 * Return : NONE
 * note :
 *
 */
void NRF_voidCommandSet (uint8_t Copy_u8Command )
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
	/* Chip Select */
	NRF_ChipSelect() ;
 8000cfa:	f7ff ff5b 	bl	8000bb4 <NRF_ChipSelect>

	/* Send Data */
	HAL_SPI_Transmit(NRF_SPI1, &Copy_u8Command, 1 ,100) ;
 8000cfe:	1df9      	adds	r1, r7, #7
 8000d00:	2364      	movs	r3, #100	; 0x64
 8000d02:	2201      	movs	r2, #1
 8000d04:	4804      	ldr	r0, [pc, #16]	; (8000d18 <NRF_voidCommandSet+0x28>)
 8000d06:	f002 fa07 	bl	8003118 <HAL_SPI_Transmit>

	/* Release"Unselect" device */
	NRF_ChipUnSelect () ;
 8000d0a:	f7ff ff5f 	bl	8000bcc <NRF_ChipUnSelect>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200007a4 	.word	0x200007a4

08000d1c <NRF_voidInit>:
 * Return : NONE
 * note :
 *
 */
void NRF_voidInit ()
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	/* Disable Chip */
	NRF_ChipDisable () ;
 8000d20:	f7ff ff6c 	bl	8000bfc <NRF_ChipDisable>

	/* Reset All Registers */
	//NRF_voidResetNRF(0X00) ;

	/* Config Init */
	NRF_voidWriteByteReg(CONFIG,0x00) ;
 8000d24:	2100      	movs	r1, #0
 8000d26:	2000      	movs	r0, #0
 8000d28:	f7ff ff74 	bl	8000c14 <NRF_voidWriteByteReg>

	/* EN_AA Init "NO ACK is Used" */
	NRF_voidWriteByteReg(EN_AA,0x00) ;
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f7ff ff70 	bl	8000c14 <NRF_voidWriteByteReg>

	/* EN_RXADDR Init "Disable Data pipes for now"  */
	NRF_voidWriteByteReg(EN_RXADDR,0x00) ;
 8000d34:	2100      	movs	r1, #0
 8000d36:	2002      	movs	r0, #2
 8000d38:	f7ff ff6c 	bl	8000c14 <NRF_voidWriteByteReg>

	/* SETUP_AW Init "Width of data pipe Addresses" */
	NRF_voidWriteByteReg(SETUP_AW,0x03) ;	  	  //5 Byte Address Width
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	2003      	movs	r0, #3
 8000d40:	f7ff ff68 	bl	8000c14 <NRF_voidWriteByteReg>

	/* SETUP_RETR Init "Auto Transmit time " */
	NRF_voidWriteByteReg(SETUP_RETR,0x00) ;	  //Disable Auto Transmit
 8000d44:	2100      	movs	r1, #0
 8000d46:	2004      	movs	r0, #4
 8000d48:	f7ff ff64 	bl	8000c14 <NRF_voidWriteByteReg>

	/* RF_CH Init "Channel Number" */
	NRF_voidWriteByteReg(RF_CH,0x00) ;	  	  //Disable for now will be configured later
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2005      	movs	r0, #5
 8000d50:	f7ff ff60 	bl	8000c14 <NRF_voidWriteByteReg>

	/* RF_SETUP Init "BaudRate , Power" */
	NRF_voidWriteByteReg(RF_SETUP,0x0E) ;	   	   //0dBM, 2Mbps
 8000d54:	210e      	movs	r1, #14
 8000d56:	2006      	movs	r0, #6
 8000d58:	f7ff ff5c 	bl	8000c14 <NRF_voidWriteByteReg>

	/* Enable Chip */
	NRF_ChipEnable () ;
 8000d5c:	f7ff ff42 	bl	8000be4 <NRF_ChipEnable>


}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <NRF_voidTransmitterMode>:
 * note :
 *
 */

void NRF_voidTransmitterMode (uint8_t * Address ,uint8_t Copy_u8Channel_Number )
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	70fb      	strb	r3, [r7, #3]
	/* Disable Chip */
	NRF_ChipDisable () ;
 8000d70:	f7ff ff44 	bl	8000bfc <NRF_ChipDisable>

	/* Select Channel */
	NRF_voidWriteByteReg(RF_CH,Copy_u8Channel_Number) ;
 8000d74:	78fb      	ldrb	r3, [r7, #3]
 8000d76:	4619      	mov	r1, r3
 8000d78:	2005      	movs	r0, #5
 8000d7a:	f7ff ff4b 	bl	8000c14 <NRF_voidWriteByteReg>

	/* Transmit Address */
	NRF_voidWriteMultiByteReg(TX_ADDR,Address,5) ;
 8000d7e:	2205      	movs	r2, #5
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	2010      	movs	r0, #16
 8000d84:	f7ff ff68 	bl	8000c58 <NRF_voidWriteMultiByteReg>

	/* Power up Device and select the device as TX */
	uint8_t Temp ;
	Temp = NRF_u8ReadByteReg(CONFIG);
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff ff8b 	bl	8000ca4 <NRF_u8ReadByteReg>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	73fb      	strb	r3, [r7, #15]
	Temp = Temp | (1<<1) | (0<<0) ;   // 0b0000 0010
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	f043 0302 	orr.w	r3, r3, #2
 8000d98:	73fb      	strb	r3, [r7, #15]
	NRF_voidWriteByteReg(CONFIG,0x02) ;
 8000d9a:	2102      	movs	r1, #2
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff ff39 	bl	8000c14 <NRF_voidWriteByteReg>
	HAL_Delay(100) ;
 8000da2:	2064      	movs	r0, #100	; 0x64
 8000da4:	f001 fa68 	bl	8002278 <HAL_Delay>

	/* Enable Chip */
	NRF_ChipEnable () ;
 8000da8:	f7ff ff1c 	bl	8000be4 <NRF_ChipEnable>


}
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <NRF_voidSendData>:
 * note :
 *
 */

void NRF_voidSendData (uint8_t * Data , uint8_t Copy_u8SizeinByte ,uint8_t Copy_u8CharFlag  )
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	70bb      	strb	r3, [r7, #2]
	/* Counter of For Loop */
	uint8_t Local_Counter = 0 ;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	73fb      	strb	r3, [r7, #15]
	/* Array Index */
	uint8_t Local_ArrayIndex = 0 ;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	73bb      	strb	r3, [r7, #14]

	/* Chip Select  */
	NRF_ChipSelect() ;
 8000dcc:	f7ff fef2 	bl	8000bb4 <NRF_ChipSelect>

   uint8_t Temp = W_TX_PAYLOAD ;
 8000dd0:	23a0      	movs	r3, #160	; 0xa0
 8000dd2:	733b      	strb	r3, [r7, #12]

   /* Get the Receiver ready , Next Pay-Load is Data */
   HAL_SPI_Transmit(NRF_SPI1, &Temp, 1 , 100) ;
 8000dd4:	f107 010c 	add.w	r1, r7, #12
 8000dd8:	2364      	movs	r3, #100	; 0x64
 8000dda:	2201      	movs	r2, #1
 8000ddc:	482d      	ldr	r0, [pc, #180]	; (8000e94 <NRF_voidSendData+0xe0>)
 8000dde:	f002 f99b 	bl	8003118 <HAL_SPI_Transmit>

   /* Always First Byte is Character */
   Send_Data[0] = Data[0] ;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	781a      	ldrb	r2, [r3, #0]
 8000de6:	4b2c      	ldr	r3, [pc, #176]	; (8000e98 <NRF_voidSendData+0xe4>)
 8000de8:	701a      	strb	r2, [r3, #0]
   Local_ArrayIndex ++ ;
 8000dea:	7bbb      	ldrb	r3, [r7, #14]
 8000dec:	3301      	adds	r3, #1
 8000dee:	73bb      	strb	r3, [r7, #14]

   if (Copy_u8CharFlag == NRF_NUMBERS_EXIST )
 8000df0:	78bb      	ldrb	r3, [r7, #2]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d115      	bne.n	8000e22 <NRF_voidSendData+0x6e>
   {
	   /* Number(s) */
	   for (Local_Counter = 1 ; Local_Counter < Copy_u8SizeinByte ; Local_Counter++ )
 8000df6:	2301      	movs	r3, #1
 8000df8:	73fb      	strb	r3, [r7, #15]
 8000dfa:	e00e      	b.n	8000e1a <NRF_voidSendData+0x66>
	   {
		   Local_ArrayIndex= HAL_NRF_Send_Number(Data[Local_Counter] ,Local_Counter ) ;
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	461a      	mov	r2, r3
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4610      	mov	r0, r2
 8000e0c:	f000 f846 	bl	8000e9c <HAL_NRF_Send_Number>
 8000e10:	4603      	mov	r3, r0
 8000e12:	73bb      	strb	r3, [r7, #14]
	   for (Local_Counter = 1 ; Local_Counter < Copy_u8SizeinByte ; Local_Counter++ )
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
 8000e16:	3301      	adds	r3, #1
 8000e18:	73fb      	strb	r3, [r7, #15]
 8000e1a:	7bfa      	ldrb	r2, [r7, #15]
 8000e1c:	78fb      	ldrb	r3, [r7, #3]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d3ec      	bcc.n	8000dfc <NRF_voidSendData+0x48>
	   }

   }

   /* Last Element is + */
   Send_Data[Local_ArrayIndex] = '+' ;
 8000e22:	7bbb      	ldrb	r3, [r7, #14]
 8000e24:	4a1c      	ldr	r2, [pc, #112]	; (8000e98 <NRF_voidSendData+0xe4>)
 8000e26:	212b      	movs	r1, #43	; 0x2b
 8000e28:	54d1      	strb	r1, [r2, r3]

   /* Send Pay-Load "Data" */
   HAL_SPI_Transmit(NRF_SPI1, Send_Data, (Local_ArrayIndex+1) , 10000) ;
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	3301      	adds	r3, #1
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f242 7310 	movw	r3, #10000	; 0x2710
 8000e36:	4918      	ldr	r1, [pc, #96]	; (8000e98 <NRF_voidSendData+0xe4>)
 8000e38:	4816      	ldr	r0, [pc, #88]	; (8000e94 <NRF_voidSendData+0xe0>)
 8000e3a:	f002 f96d 	bl	8003118 <HAL_SPI_Transmit>

	/* Chip UnSelect  */
	NRF_ChipUnSelect() ;
 8000e3e:	f7ff fec5 	bl	8000bcc <NRF_ChipUnSelect>

	/* Delay */
	HAL_Delay(1) ;
 8000e42:	2001      	movs	r0, #1
 8000e44:	f001 fa18 	bl	8002278 <HAL_Delay>

	/* Check if TX Buffer is empty or not */
	uint8_t Local_FIFOStatus ;
	Local_FIFOStatus = NRF_u8ReadByteReg(FIFO_STATUS) ;
 8000e48:	2017      	movs	r0, #23
 8000e4a:	f7ff ff2b 	bl	8000ca4 <NRF_u8ReadByteReg>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	737b      	strb	r3, [r7, #13]



	// 4 --> TX_EMPTY(1)
	if ((Local_FIFOStatus & (1<<4)))
 8000e52:	7b7b      	ldrb	r3, [r7, #13]
 8000e54:	f003 0310 	and.w	r3, r3, #16
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <NRF_voidSendData+0xba>
	{
		/* Put Any-Condition To Check */

		Temp = FLUSH_TX ;
 8000e5c:	23e1      	movs	r3, #225	; 0xe1
 8000e5e:	733b      	strb	r3, [r7, #12]
		/* Flush TX */
		NRF_voidCommandSet(Temp);
 8000e60:	7b3b      	ldrb	r3, [r7, #12]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff ff44 	bl	8000cf0 <NRF_voidCommandSet>

		// Reset FIFO_STATUS
		NRF_voidResetNRF(FIFO_STATUS) ;
 8000e68:	2017      	movs	r0, #23
 8000e6a:	f000 f86b 	bl	8000f44 <NRF_voidResetNRF>

	}

	/* Reinitialize the array with Zeros */
   for (Local_Counter = 0 ; Local_Counter<10 ; Local_Counter++ )
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]
 8000e72:	e006      	b.n	8000e82 <NRF_voidSendData+0xce>
   {
	   Send_Data[Local_Counter] = 0 ;
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <NRF_voidSendData+0xe4>)
 8000e78:	2100      	movs	r1, #0
 8000e7a:	54d1      	strb	r1, [r2, r3]
   for (Local_Counter = 0 ; Local_Counter<10 ; Local_Counter++ )
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	73fb      	strb	r3, [r7, #15]
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	2b09      	cmp	r3, #9
 8000e86:	d9f5      	bls.n	8000e74 <NRF_voidSendData+0xc0>
   }



}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200007a4 	.word	0x200007a4
 8000e98:	200000e0 	.word	0x200000e0

08000e9c <HAL_NRF_Send_Number>:
 * note :
 *
 */

uint8_t HAL_NRF_Send_Number(uint32_t Copy_u32Number , uint8_t Copy_u8Number_Index)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]

	uint8_t Local_u8Number_Element = 0  ;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	73fb      	strb	r3, [r7, #15]
	uint8_t Main_Arr[5] = {0}			;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	733b      	strb	r3, [r7, #12]

	if (Copy_u32Number == 0)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d11e      	bne.n	8000ef8 <HAL_NRF_Send_Number+0x5c>
	{
		Local_u8Number_Element++ ;
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	73fb      	strb	r3, [r7, #15]
 8000ec0:	e01d      	b.n	8000efe <HAL_NRF_Send_Number+0x62>
	else
	{
    /* Splitting Number */
    while (Copy_u32Number > 0)
    {
    	Main_Arr[Local_u8Number_Element] = (Copy_u32Number % 10) + 48 ;
 8000ec2:	6879      	ldr	r1, [r7, #4]
 8000ec4:	4b1d      	ldr	r3, [pc, #116]	; (8000f3c <HAL_NRF_Send_Number+0xa0>)
 8000ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8000eca:	08da      	lsrs	r2, r3, #3
 8000ecc:	4613      	mov	r3, r2
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	4413      	add	r3, r2
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	1aca      	subs	r2, r1, r3
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	3230      	adds	r2, #48	; 0x30
 8000edc:	b2d2      	uxtb	r2, r2
 8000ede:	3310      	adds	r3, #16
 8000ee0:	443b      	add	r3, r7
 8000ee2:	f803 2c08 	strb.w	r2, [r3, #-8]
    	Copy_u32Number = Copy_u32Number / 10 ;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a14      	ldr	r2, [pc, #80]	; (8000f3c <HAL_NRF_Send_Number+0xa0>)
 8000eea:	fba2 2303 	umull	r2, r3, r2, r3
 8000eee:	08db      	lsrs	r3, r3, #3
 8000ef0:	607b      	str	r3, [r7, #4]
    	Local_u8Number_Element++ ;
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	73fb      	strb	r3, [r7, #15]
    while (Copy_u32Number > 0)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1e1      	bne.n	8000ec2 <HAL_NRF_Send_Number+0x26>
    }

	}
    /* Copy the elements of Main_Arr --> Reverted_Arr then send them to UART in correct order */

    for (uint8_t Revert_Index = 0 ; Revert_Index<Local_u8Number_Element ; Revert_Index++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	73bb      	strb	r3, [r7, #14]
 8000f02:	e010      	b.n	8000f26 <HAL_NRF_Send_Number+0x8a>
    {
    	Send_Data[Copy_u8Number_Index] = Main_Arr[Local_u8Number_Element-Revert_Index-1] ;
 8000f04:	7bfa      	ldrb	r2, [r7, #15]
 8000f06:	7bbb      	ldrb	r3, [r7, #14]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	1e5a      	subs	r2, r3, #1
 8000f0c:	78fb      	ldrb	r3, [r7, #3]
 8000f0e:	3210      	adds	r2, #16
 8000f10:	443a      	add	r2, r7
 8000f12:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8000f16:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <HAL_NRF_Send_Number+0xa4>)
 8000f18:	54d1      	strb	r1, [r2, r3]
    	Copy_u8Number_Index ++ ;
 8000f1a:	78fb      	ldrb	r3, [r7, #3]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	70fb      	strb	r3, [r7, #3]
    for (uint8_t Revert_Index = 0 ; Revert_Index<Local_u8Number_Element ; Revert_Index++)
 8000f20:	7bbb      	ldrb	r3, [r7, #14]
 8000f22:	3301      	adds	r3, #1
 8000f24:	73bb      	strb	r3, [r7, #14]
 8000f26:	7bba      	ldrb	r2, [r7, #14]
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d3ea      	bcc.n	8000f04 <HAL_NRF_Send_Number+0x68>
    }

    return Copy_u8Number_Index ;
 8000f2e:	78fb      	ldrb	r3, [r7, #3]

}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	cccccccd 	.word	0xcccccccd
 8000f40:	200000e0 	.word	0x200000e0

08000f44 <NRF_voidResetNRF>:
 *
 */


void NRF_voidResetNRF(uint8_t Copy_u8REG)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	if (Copy_u8REG == STATUS)
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b07      	cmp	r3, #7
 8000f52:	d104      	bne.n	8000f5e <NRF_voidResetNRF+0x1a>
	{
		NRF_voidWriteByteReg(STATUS, 0x00);
 8000f54:	2100      	movs	r1, #0
 8000f56:	2007      	movs	r0, #7
 8000f58:	f7ff fe5c 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P5, 0);
	NRF_voidWriteByteReg(FIFO_STATUS, 0x11);
	NRF_voidWriteByteReg(DYNPD, 0);
	NRF_voidWriteByteReg(FEATURE, 0);
	}
}
 8000f5c:	e090      	b.n	8001080 <NRF_voidResetNRF+0x13c>
	else if (Copy_u8REG == FIFO_STATUS)
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	2b17      	cmp	r3, #23
 8000f62:	d104      	bne.n	8000f6e <NRF_voidResetNRF+0x2a>
		NRF_voidWriteByteReg(FIFO_STATUS, 0x11);
 8000f64:	2111      	movs	r1, #17
 8000f66:	2017      	movs	r0, #23
 8000f68:	f7ff fe54 	bl	8000c14 <NRF_voidWriteByteReg>
}
 8000f6c:	e088      	b.n	8001080 <NRF_voidResetNRF+0x13c>
	NRF_voidWriteByteReg(CONFIG, 0x08);
 8000f6e:	2108      	movs	r1, #8
 8000f70:	2000      	movs	r0, #0
 8000f72:	f7ff fe4f 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(EN_AA, 0x3F);
 8000f76:	213f      	movs	r1, #63	; 0x3f
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f7ff fe4b 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(EN_RXADDR, 0x03);
 8000f7e:	2103      	movs	r1, #3
 8000f80:	2002      	movs	r0, #2
 8000f82:	f7ff fe47 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(SETUP_AW, 0x03);
 8000f86:	2103      	movs	r1, #3
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f7ff fe43 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(SETUP_RETR, 0x03);
 8000f8e:	2103      	movs	r1, #3
 8000f90:	2004      	movs	r0, #4
 8000f92:	f7ff fe3f 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RF_CH, 0x02);
 8000f96:	2102      	movs	r1, #2
 8000f98:	2005      	movs	r0, #5
 8000f9a:	f7ff fe3b 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RF_SETUP, 0x0E);
 8000f9e:	210e      	movs	r1, #14
 8000fa0:	2006      	movs	r0, #6
 8000fa2:	f7ff fe37 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(STATUS, 0x00);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	2007      	movs	r0, #7
 8000faa:	f7ff fe33 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(OBSERVE_TX, 0x00);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2008      	movs	r0, #8
 8000fb2:	f7ff fe2f 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(CD, 0x00);
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	2009      	movs	r0, #9
 8000fba:	f7ff fe2b 	bl	8000c14 <NRF_voidWriteByteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <NRF_voidResetNRF+0x144>)
 8000fc0:	f107 0318 	add.w	r3, r7, #24
 8000fc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc8:	6018      	str	r0, [r3, #0]
 8000fca:	3304      	adds	r3, #4
 8000fcc:	7019      	strb	r1, [r3, #0]
	NRF_voidWriteMultiByteReg(RX_ADDR_P0, rx_addr_p0_def, 5);
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	2205      	movs	r2, #5
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	200a      	movs	r0, #10
 8000fd8:	f7ff fe3e 	bl	8000c58 <NRF_voidWriteMultiByteReg>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8000fdc:	4a2b      	ldr	r2, [pc, #172]	; (800108c <NRF_voidResetNRF+0x148>)
 8000fde:	f107 0310 	add.w	r3, r7, #16
 8000fe2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe6:	6018      	str	r0, [r3, #0]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	7019      	strb	r1, [r3, #0]
	NRF_voidWriteMultiByteReg(RX_ADDR_P1, rx_addr_p1_def, 5);
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	200b      	movs	r0, #11
 8000ff6:	f7ff fe2f 	bl	8000c58 <NRF_voidWriteMultiByteReg>
	NRF_voidWriteByteReg(RX_ADDR_P2, 0xC3);
 8000ffa:	21c3      	movs	r1, #195	; 0xc3
 8000ffc:	200c      	movs	r0, #12
 8000ffe:	f7ff fe09 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_ADDR_P3, 0xC4);
 8001002:	21c4      	movs	r1, #196	; 0xc4
 8001004:	200d      	movs	r0, #13
 8001006:	f7ff fe05 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_ADDR_P4, 0xC5);
 800100a:	21c5      	movs	r1, #197	; 0xc5
 800100c:	200e      	movs	r0, #14
 800100e:	f7ff fe01 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_ADDR_P5, 0xC6);
 8001012:	21c6      	movs	r1, #198	; 0xc6
 8001014:	200f      	movs	r0, #15
 8001016:	f7ff fdfd 	bl	8000c14 <NRF_voidWriteByteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800101a:	4a1b      	ldr	r2, [pc, #108]	; (8001088 <NRF_voidResetNRF+0x144>)
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001024:	6018      	str	r0, [r3, #0]
 8001026:	3304      	adds	r3, #4
 8001028:	7019      	strb	r1, [r3, #0]
	NRF_voidWriteMultiByteReg(TX_ADDR, tx_addr_def, 5);
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	2205      	movs	r2, #5
 8001030:	4619      	mov	r1, r3
 8001032:	2010      	movs	r0, #16
 8001034:	f7ff fe10 	bl	8000c58 <NRF_voidWriteMultiByteReg>
	NRF_voidWriteByteReg(RX_PW_P0, 0);
 8001038:	2100      	movs	r1, #0
 800103a:	2011      	movs	r0, #17
 800103c:	f7ff fdea 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P1, 0);
 8001040:	2100      	movs	r1, #0
 8001042:	2012      	movs	r0, #18
 8001044:	f7ff fde6 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P2, 0);
 8001048:	2100      	movs	r1, #0
 800104a:	2013      	movs	r0, #19
 800104c:	f7ff fde2 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P3, 0);
 8001050:	2100      	movs	r1, #0
 8001052:	2014      	movs	r0, #20
 8001054:	f7ff fdde 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P4, 0);
 8001058:	2100      	movs	r1, #0
 800105a:	2015      	movs	r0, #21
 800105c:	f7ff fdda 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(RX_PW_P5, 0);
 8001060:	2100      	movs	r1, #0
 8001062:	2016      	movs	r0, #22
 8001064:	f7ff fdd6 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(FIFO_STATUS, 0x11);
 8001068:	2111      	movs	r1, #17
 800106a:	2017      	movs	r0, #23
 800106c:	f7ff fdd2 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(DYNPD, 0);
 8001070:	2100      	movs	r1, #0
 8001072:	201c      	movs	r0, #28
 8001074:	f7ff fdce 	bl	8000c14 <NRF_voidWriteByteReg>
	NRF_voidWriteByteReg(FEATURE, 0);
 8001078:	2100      	movs	r1, #0
 800107a:	201d      	movs	r0, #29
 800107c:	f7ff fdca 	bl	8000c14 <NRF_voidWriteByteReg>
}
 8001080:	bf00      	nop
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	080081bc 	.word	0x080081bc
 800108c:	080081c4 	.word	0x080081c4

08001090 <HAL_voidUltraSonicInit>:
   // {GPIOB, GPIOB, GPIO_PIN_13, GPIO_PIN_14, &val1_Ultrsonic_3, &val2_Ultrsonic_3, &distance3},
   // {GPIOA, GPIOB, GPIO_PIN_15, GPIO_PIN_15, &val1_Ultrsonic_4, &val2_Ultrsonic_4, &distance4}
};

void HAL_voidUltraSonicInit(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start(&htim2);
 8001094:	4802      	ldr	r0, [pc, #8]	; (80010a0 <HAL_voidUltraSonicInit+0x10>)
 8001096:	f002 fd93 	bl	8003bc0 <HAL_TIM_Base_Start>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000844 	.word	0x20000844
 80010a4:	00000000 	.word	0x00000000

080010a8 <HAL_voidUltraSonic>:


void HAL_voidUltraSonic (uint16_t *UltraSonic_Reading)
{
 80010a8:	b5b0      	push	{r4, r5, r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < ULTRA_COUNT; i++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
 80010b4:	e080      	b.n	80011b8 <HAL_voidUltraSonic+0x110>
	{
		UltrasonicSensor sensor = ultrasonicSensors[i];
 80010b6:	4948      	ldr	r1, [pc, #288]	; (80011d8 <HAL_voidUltraSonic+0x130>)
 80010b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010ba:	4613      	mov	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	440b      	add	r3, r1
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	461d      	mov	r5, r3
 80010ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ce:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010d2:	e884 0003 	stmia.w	r4, {r0, r1}



		HAL_GPIO_WritePin(sensor.trigPort, sensor.trigPin, GPIO_PIN_SET);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	8ab9      	ldrh	r1, [r7, #20]
 80010da:	2201      	movs	r2, #1
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 fb6e 	bl	80027be <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80010e2:	4b3e      	ldr	r3, [pc, #248]	; (80011dc <HAL_voidUltraSonic+0x134>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
		while (__HAL_TIM_GET_COUNTER(&htim2) < 10);  // wait for 10 us
 80010ea:	bf00      	nop
 80010ec:	4b3b      	ldr	r3, [pc, #236]	; (80011dc <HAL_voidUltraSonic+0x134>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f2:	2b09      	cmp	r3, #9
 80010f4:	d9fa      	bls.n	80010ec <HAL_voidUltraSonic+0x44>
		HAL_GPIO_WritePin(sensor.trigPort, sensor.trigPin, GPIO_PIN_RESET);
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	8ab9      	ldrh	r1, [r7, #20]
 80010fa:	2200      	movs	r2, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 fb5e 	bl	80027be <HAL_GPIO_WritePin>

		pMillis = HAL_GetTick();
 8001102:	f001 f8af 	bl	8002264 <HAL_GetTick>
 8001106:	4603      	mov	r3, r0
 8001108:	4a35      	ldr	r2, [pc, #212]	; (80011e0 <HAL_voidUltraSonic+0x138>)
 800110a:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(sensor.echoPort, sensor.echoPin)) && pMillis + 10 > HAL_GetTick());
 800110c:	bf00      	nop
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	8afa      	ldrh	r2, [r7, #22]
 8001112:	4611      	mov	r1, r2
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fb3b 	bl	8002790 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d108      	bne.n	8001132 <HAL_voidUltraSonic+0x8a>
 8001120:	4b2f      	ldr	r3, [pc, #188]	; (80011e0 <HAL_voidUltraSonic+0x138>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f103 040a 	add.w	r4, r3, #10
 8001128:	f001 f89c 	bl	8002264 <HAL_GetTick>
 800112c:	4603      	mov	r3, r0
 800112e:	429c      	cmp	r4, r3
 8001130:	d8ed      	bhi.n	800110e <HAL_voidUltraSonic+0x66>
		*(sensor.val1) = __HAL_TIM_GET_COUNTER(&htim2);
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <HAL_voidUltraSonic+0x134>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800113a:	601a      	str	r2, [r3, #0]

		pMillis = HAL_GetTick();
 800113c:	f001 f892 	bl	8002264 <HAL_GetTick>
 8001140:	4603      	mov	r3, r0
 8001142:	4a27      	ldr	r2, [pc, #156]	; (80011e0 <HAL_voidUltraSonic+0x138>)
 8001144:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(sensor.echoPort, sensor.echoPin)) && pMillis + 50 > HAL_GetTick());
 8001146:	bf00      	nop
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	8afa      	ldrh	r2, [r7, #22]
 800114c:	4611      	mov	r1, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fb1e 	bl	8002790 <HAL_GPIO_ReadPin>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <HAL_voidUltraSonic+0xc4>
 800115a:	4b21      	ldr	r3, [pc, #132]	; (80011e0 <HAL_voidUltraSonic+0x138>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8001162:	f001 f87f 	bl	8002264 <HAL_GetTick>
 8001166:	4603      	mov	r3, r0
 8001168:	429c      	cmp	r4, r3
 800116a:	d8ed      	bhi.n	8001148 <HAL_voidUltraSonic+0xa0>
		*(sensor.val2) = __HAL_TIM_GET_COUNTER(&htim2);
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <HAL_voidUltraSonic+0x134>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001174:	601a      	str	r2, [r3, #0]


		*(sensor.distance) = (*(sensor.val2) - *(sensor.val1)) * 0.0022 ;
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fa59 	bl	8000638 <__aeabi_ui2d>
 8001186:	a312      	add	r3, pc, #72	; (adr r3, 80011d0 <HAL_voidUltraSonic+0x128>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	f7fe ffe8 	bl	8000160 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	6a3c      	ldr	r4, [r7, #32]
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	f7ff fac7 	bl	800072c <__aeabi_d2uiz>
 800119e:	4603      	mov	r3, r0
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	8023      	strh	r3, [r4, #0]
		{
			*sensor.distance = *sensor.distance - 135 ;
		}
*/
		// Store the distance in the array
		UltraSonic_Reading[i] = *(sensor.distance);
 80011a4:	6a3a      	ldr	r2, [r7, #32]
 80011a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	440b      	add	r3, r1
 80011ae:	8812      	ldrh	r2, [r2, #0]
 80011b0:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < ULTRA_COUNT; i++)
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	3301      	adds	r3, #1
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
 80011b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f77f af7b 	ble.w	80010b6 <HAL_voidUltraSonic+0xe>


	}

}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	f3af 8000 	nop.w
 80011d0:	01a36e2f 	.word	0x01a36e2f
 80011d4:	3f6205bc 	.word	0x3f6205bc
 80011d8:	2000003c 	.word	0x2000003c
 80011dc:	20000844 	.word	0x20000844
 80011e0:	200000ec 	.word	0x200000ec

080011e4 <HAL_UltraSonic_Decision>:

uint8_t HAL_UltraSonic_Decision(uint16_t *UltraSonic_Reading)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]

	uint8_t Return_Value = 254 ;
 80011ec:	23fe      	movs	r3, #254	; 0xfe
 80011ee:	73fb      	strb	r3, [r7, #15]

	/* About to Hit */
	if ( (UltraSonic_Reading[US_FORWARD]<= 10) )
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	2b0a      	cmp	r3, #10
 80011f6:	d80c      	bhi.n	8001212 <HAL_UltraSonic_Decision+0x2e>
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011fe:	4813      	ldr	r0, [pc, #76]	; (800124c <HAL_UltraSonic_Decision+0x68>)
 8001200:	f001 fadd 	bl	80027be <HAL_GPIO_WritePin>
		Return_Value = STOP ;
 8001204:	2300      	movs	r3, #0
 8001206:	73fb      	strb	r3, [r7, #15]
		GSM_VidSendSMS((uint8_t*)"01003676020", (uint8_t*)"SOS");
 8001208:	4911      	ldr	r1, [pc, #68]	; (8001250 <HAL_UltraSonic_Decision+0x6c>)
 800120a:	4812      	ldr	r0, [pc, #72]	; (8001254 <HAL_UltraSonic_Decision+0x70>)
 800120c:	f7ff fc36 	bl	8000a7c <GSM_VidSendSMS>
 8001210:	e016      	b.n	8001240 <HAL_UltraSonic_Decision+0x5c>

	}

	/* Close to Hit */
	else if ((20 < UltraSonic_Reading[US_FORWARD]) &&  (UltraSonic_Reading[US_FORWARD]<= 30) )
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	2b14      	cmp	r3, #20
 8001218:	d90c      	bls.n	8001234 <HAL_UltraSonic_Decision+0x50>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	2b1e      	cmp	r3, #30
 8001220:	d808      	bhi.n	8001234 <HAL_UltraSonic_Decision+0x50>
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001228:	4808      	ldr	r0, [pc, #32]	; (800124c <HAL_UltraSonic_Decision+0x68>)
 800122a:	f001 fac8 	bl	80027be <HAL_GPIO_WritePin>
		Return_Value = SPEED_25 ;
 800122e:	2319      	movs	r3, #25
 8001230:	73fb      	strb	r3, [r7, #15]
 8001232:	e005      	b.n	8001240 <HAL_UltraSonic_Decision+0x5c>

	}
	else HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800123a:	4804      	ldr	r0, [pc, #16]	; (800124c <HAL_UltraSonic_Decision+0x68>)
 800123c:	f001 fabf 	bl	80027be <HAL_GPIO_WritePin>



	return Return_Value ;
 8001240:	7bfb      	ldrb	r3, [r7, #15]

}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40011000 	.word	0x40011000
 8001250:	080081cc 	.word	0x080081cc
 8001254:	080081d0 	.word	0x080081d0

08001258 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4a06      	ldr	r2, [pc, #24]	; (8001280 <vApplicationGetIdleTaskMemory+0x28>)
 8001268:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	4a05      	ldr	r2, [pc, #20]	; (8001284 <vApplicationGetIdleTaskMemory+0x2c>)
 800126e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2280      	movs	r2, #128	; 0x80
 8001274:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001276:	bf00      	nop
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	200000fc 	.word	0x200000fc
 8001284:	20000150 	.word	0x20000150

08001288 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	4a07      	ldr	r2, [pc, #28]	; (80012b4 <vApplicationGetTimerTaskMemory+0x2c>)
 8001298:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	4a06      	ldr	r2, [pc, #24]	; (80012b8 <vApplicationGetTimerTaskMemory+0x30>)
 800129e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	20000350 	.word	0x20000350
 80012b8:	200003a4 	.word	0x200003a4

080012bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012bc:	b5b0      	push	{r4, r5, r7, lr}
 80012be:	b0ae      	sub	sp, #184	; 0xb8
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c2:	f000 ff77 	bl	80021b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c6:	f000 f8dd 	bl	8001484 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ca:	f000 fadd 	bl	8001888 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012ce:	f000 f915 	bl	80014fc <MX_SPI1_Init>
  MX_TIM1_Init();
 80012d2:	f000 f949 	bl	8001568 <MX_TIM1_Init>
  MX_TIM2_Init();
 80012d6:	f000 f9e9 	bl	80016ac <MX_TIM2_Init>
  MX_TIM3_Init();
 80012da:	f000 fa33 	bl	8001744 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80012de:	f000 fa7f 	bl	80017e0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80012e2:	f000 faa7 	bl	8001834 <MX_USART3_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of Mode_Sem */
  osSemaphoreDef(Mode_Sem);
 80012e6:	2300      	movs	r3, #0
 80012e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80012ec:	2300      	movs	r3, #0
 80012ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  Mode_SemHandle = osSemaphoreCreate(osSemaphore(Mode_Sem), 1);
 80012f2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80012f6:	2101      	movs	r1, #1
 80012f8:	4618      	mov	r0, r3
 80012fa:	f003 fe11 	bl	8004f20 <osSemaphoreCreate>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a4d      	ldr	r2, [pc, #308]	; (8001438 <main+0x17c>)
 8001302:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of ActionDecision_Timer */
  osTimerDef(ActionDecision_Timer, ActionDecision_Callback);
 8001304:	4b4d      	ldr	r3, [pc, #308]	; (800143c <main+0x180>)
 8001306:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800130a:	2300      	movs	r3, #0
 800130c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ActionDecision_TimerHandle = osTimerCreate(osTimer(ActionDecision_Timer), osTimerPeriodic, NULL);
 8001310:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001314:	2200      	movs	r2, #0
 8001316:	2101      	movs	r1, #1
 8001318:	4618      	mov	r0, r3
 800131a:	f003 fdcd 	bl	8004eb8 <osTimerCreate>
 800131e:	4603      	mov	r3, r0
 8001320:	4a47      	ldr	r2, [pc, #284]	; (8001440 <main+0x184>)
 8001322:	6013      	str	r3, [r2, #0]

  /* definition and creation of Mode_Timer */
  osTimerDef(Mode_Timer, Mode_Callback);
 8001324:	4b47      	ldr	r3, [pc, #284]	; (8001444 <main+0x188>)
 8001326:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  Mode_TimerHandle = osTimerCreate(osTimer(Mode_Timer), osTimerPeriodic, NULL);
 8001330:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001334:	2200      	movs	r2, #0
 8001336:	2101      	movs	r1, #1
 8001338:	4618      	mov	r0, r3
 800133a:	f003 fdbd 	bl	8004eb8 <osTimerCreate>
 800133e:	4603      	mov	r3, r0
 8001340:	4a41      	ldr	r2, [pc, #260]	; (8001448 <main+0x18c>)
 8001342:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of Tx_Queue */
  osMessageQDef(Tx_Queue, 5, uint8_t);
 8001344:	4b41      	ldr	r3, [pc, #260]	; (800144c <main+0x190>)
 8001346:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800134a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800134c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Tx_QueueHandle = osMessageCreate(osMessageQ(Tx_Queue), NULL);
 8001350:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001354:	2100      	movs	r1, #0
 8001356:	4618      	mov	r0, r3
 8001358:	f003 fe98 	bl	800508c <osMessageCreate>
 800135c:	4603      	mov	r3, r0
 800135e:	4a3c      	ldr	r2, [pc, #240]	; (8001450 <main+0x194>)
 8001360:	6013      	str	r3, [r2, #0]

  /* definition and creation of Rx_Queue */
  osMessageQDef(Rx_Queue, 10, uint8_t);
 8001362:	4b3c      	ldr	r3, [pc, #240]	; (8001454 <main+0x198>)
 8001364:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8001368:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800136a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Rx_QueueHandle = osMessageCreate(osMessageQ(Rx_Queue), NULL);
 800136e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f003 fe89 	bl	800508c <osMessageCreate>
 800137a:	4603      	mov	r3, r0
 800137c:	4a36      	ldr	r2, [pc, #216]	; (8001458 <main+0x19c>)
 800137e:	6013      	str	r3, [r2, #0]

  /* definition and creation of US_Queue */
  osMessageQDef(US_Queue, 3, uint8_t);
 8001380:	4b36      	ldr	r3, [pc, #216]	; (800145c <main+0x1a0>)
 8001382:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001386:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001388:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  US_QueueHandle = osMessageCreate(osMessageQ(US_Queue), NULL);
 800138c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f003 fe7a 	bl	800508c <osMessageCreate>
 8001398:	4603      	mov	r3, r0
 800139a:	4a31      	ldr	r2, [pc, #196]	; (8001460 <main+0x1a4>)
 800139c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800139e:	4b31      	ldr	r3, [pc, #196]	; (8001464 <main+0x1a8>)
 80013a0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80013a4:	461d      	mov	r5, r3
 80013a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80013b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 fd10 	bl	8004dde <osThreadCreate>
 80013be:	4603      	mov	r3, r0
 80013c0:	4a29      	ldr	r2, [pc, #164]	; (8001468 <main+0x1ac>)
 80013c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Init_System */
  osThreadDef(Init_System, Init_Task, osPriorityHigh, 0, 128);
 80013c4:	4b29      	ldr	r3, [pc, #164]	; (800146c <main+0x1b0>)
 80013c6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80013ca:	461d      	mov	r5, r3
 80013cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Init_SystemHandle = osThreadCreate(osThread(Init_System), NULL);
 80013d8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f003 fcfd 	bl	8004dde <osThreadCreate>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4a22      	ldr	r2, [pc, #136]	; (8001470 <main+0x1b4>)
 80013e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, DataGathering_Task, osPriorityAboveNormal, 0, 128);
 80013ea:	4b22      	ldr	r3, [pc, #136]	; (8001474 <main+0x1b8>)
 80013ec:	f107 041c 	add.w	r4, r7, #28
 80013f0:	461d      	mov	r5, r3
 80013f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80013fe:	f107 031c 	add.w	r3, r7, #28
 8001402:	2100      	movs	r1, #0
 8001404:	4618      	mov	r0, r3
 8001406:	f003 fcea 	bl	8004dde <osThreadCreate>
 800140a:	4603      	mov	r3, r0
 800140c:	4a1a      	ldr	r2, [pc, #104]	; (8001478 <main+0x1bc>)
 800140e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, VehicleComm_Task, osPriorityNormal, 0, 128);
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <main+0x1c0>)
 8001412:	463c      	mov	r4, r7
 8001414:	461d      	mov	r5, r3
 8001416:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001418:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800141a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800141e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 8001422:	463b      	mov	r3, r7
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f003 fcd9 	bl	8004dde <osThreadCreate>
 800142c:	4603      	mov	r3, r0
 800142e:	4a14      	ldr	r2, [pc, #80]	; (8001480 <main+0x1c4>)
 8001430:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001432:	f003 fccd 	bl	8004dd0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001436:	e7fe      	b.n	8001436 <main+0x17a>
 8001438:	20000988 	.word	0x20000988
 800143c:	08001af1 	.word	0x08001af1
 8001440:	20000980 	.word	0x20000980
 8001444:	08001d99 	.word	0x08001d99
 8001448:	20000984 	.word	0x20000984
 800144c:	080081dc 	.word	0x080081dc
 8001450:	20000974 	.word	0x20000974
 8001454:	080081ec 	.word	0x080081ec
 8001458:	20000978 	.word	0x20000978
 800145c:	080081fc 	.word	0x080081fc
 8001460:	2000097c 	.word	0x2000097c
 8001464:	08008218 	.word	0x08008218
 8001468:	20000964 	.word	0x20000964
 800146c:	08008240 	.word	0x08008240
 8001470:	20000968 	.word	0x20000968
 8001474:	08008268 	.word	0x08008268
 8001478:	2000096c 	.word	0x2000096c
 800147c:	08008290 	.word	0x08008290
 8001480:	20000970 	.word	0x20000970

08001484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b090      	sub	sp, #64	; 0x40
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 0318 	add.w	r3, r7, #24
 800148e:	2228      	movs	r2, #40	; 0x28
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f006 fe4a 	bl	800812c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a6:	2302      	movs	r3, #2
 80014a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014aa:	2301      	movs	r3, #1
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ae:	2310      	movs	r3, #16
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014b6:	f107 0318 	add.w	r3, r7, #24
 80014ba:	4618      	mov	r0, r3
 80014bc:	f001 f998 	bl	80027f0 <HAL_RCC_OscConfig>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <SystemClock_Config+0x46>
  {
    Error_Handler();
 80014c6:	f000 fca3 	bl	8001e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ca:	230f      	movs	r3, #15
 80014cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f001 fc06 	bl	8002cf4 <HAL_RCC_ClockConfig>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014ee:	f000 fc8f 	bl	8001e10 <Error_Handler>
  }
}
 80014f2:	bf00      	nop
 80014f4:	3740      	adds	r7, #64	; 0x40
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001500:	4b17      	ldr	r3, [pc, #92]	; (8001560 <MX_SPI1_Init+0x64>)
 8001502:	4a18      	ldr	r2, [pc, #96]	; (8001564 <MX_SPI1_Init+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <MX_SPI1_Init+0x64>)
 8001508:	f44f 7282 	mov.w	r2, #260	; 0x104
 800150c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800150e:	4b14      	ldr	r3, [pc, #80]	; (8001560 <MX_SPI1_Init+0x64>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001514:	4b12      	ldr	r3, [pc, #72]	; (8001560 <MX_SPI1_Init+0x64>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800151a:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_SPI1_Init+0x64>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001520:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <MX_SPI1_Init+0x64>)
 8001522:	2200      	movs	r2, #0
 8001524:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_SPI1_Init+0x64>)
 8001528:	f44f 7200 	mov.w	r2, #512	; 0x200
 800152c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_SPI1_Init+0x64>)
 8001530:	2208      	movs	r2, #8
 8001532:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <MX_SPI1_Init+0x64>)
 8001536:	2200      	movs	r2, #0
 8001538:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_SPI1_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <MX_SPI1_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_SPI1_Init+0x64>)
 8001548:	220a      	movs	r2, #10
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <MX_SPI1_Init+0x64>)
 800154e:	f001 fd5f 	bl	8003010 <HAL_SPI_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001558:	f000 fc5a 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	200007a4 	.word	0x200007a4
 8001564:	40013000 	.word	0x40013000

08001568 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b096      	sub	sp, #88	; 0x58
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800156e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001586:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
 8001594:	611a      	str	r2, [r3, #16]
 8001596:	615a      	str	r2, [r3, #20]
 8001598:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2220      	movs	r2, #32
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f006 fdc3 	bl	800812c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015a6:	4b3f      	ldr	r3, [pc, #252]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015a8:	4a3f      	ldr	r2, [pc, #252]	; (80016a8 <MX_TIM1_Init+0x140>)
 80015aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64;
 80015ac:	4b3d      	ldr	r3, [pc, #244]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015ae:	2240      	movs	r2, #64	; 0x40
 80015b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b2:	4b3c      	ldr	r3, [pc, #240]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256;
 80015b8:	4b3a      	ldr	r3, [pc, #232]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c0:	4b38      	ldr	r3, [pc, #224]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015c6:	4b37      	ldr	r3, [pc, #220]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015cc:	4b35      	ldr	r3, [pc, #212]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015d2:	4834      	ldr	r0, [pc, #208]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015d4:	f002 faa4 	bl	8003b20 <HAL_TIM_Base_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015de:	f000 fc17 	bl	8001e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015ec:	4619      	mov	r1, r3
 80015ee:	482d      	ldr	r0, [pc, #180]	; (80016a4 <MX_TIM1_Init+0x13c>)
 80015f0:	f002 fcec 	bl	8003fcc <HAL_TIM_ConfigClockSource>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015fa:	f000 fc09 	bl	8001e10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015fe:	4829      	ldr	r0, [pc, #164]	; (80016a4 <MX_TIM1_Init+0x13c>)
 8001600:	f002 fb28 	bl	8003c54 <HAL_TIM_PWM_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800160a:	f000 fc01 	bl	8001e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160e:	2300      	movs	r3, #0
 8001610:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001616:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800161a:	4619      	mov	r1, r3
 800161c:	4821      	ldr	r0, [pc, #132]	; (80016a4 <MX_TIM1_Init+0x13c>)
 800161e:	f003 f841 	bl	80046a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001628:	f000 fbf2 	bl	8001e10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800162c:	2360      	movs	r3, #96	; 0x60
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 65535;
 8001630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001636:	2300      	movs	r3, #0
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800163a:	2300      	movs	r3, #0
 800163c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001646:	2300      	movs	r3, #0
 8001648:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164e:	2200      	movs	r2, #0
 8001650:	4619      	mov	r1, r3
 8001652:	4814      	ldr	r0, [pc, #80]	; (80016a4 <MX_TIM1_Init+0x13c>)
 8001654:	f002 fbf8 	bl	8003e48 <HAL_TIM_PWM_ConfigChannel>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800165e:	f000 fbd7 	bl	8001e10 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001676:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800167a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	4619      	mov	r1, r3
 8001684:	4807      	ldr	r0, [pc, #28]	; (80016a4 <MX_TIM1_Init+0x13c>)
 8001686:	f003 f86b 	bl	8004760 <HAL_TIMEx_ConfigBreakDeadTime>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001690:	f000 fbbe 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001694:	4803      	ldr	r0, [pc, #12]	; (80016a4 <MX_TIM1_Init+0x13c>)
 8001696:	f000 fc77 	bl	8001f88 <HAL_TIM_MspPostInit>

}
 800169a:	bf00      	nop
 800169c:	3758      	adds	r7, #88	; 0x58
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200007fc 	.word	0x200007fc
 80016a8:	40012c00 	.word	0x40012c00

080016ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b2:	f107 0308 	add.w	r3, r7, #8
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c0:	463b      	mov	r3, r7
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <MX_TIM2_Init+0x94>)
 80016ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <MX_TIM2_Init+0x94>)
 80016d2:	2207      	movs	r2, #7
 80016d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <MX_TIM2_Init+0x94>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <MX_TIM2_Init+0x94>)
 80016de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e4:	4b16      	ldr	r3, [pc, #88]	; (8001740 <MX_TIM2_Init+0x94>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ea:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_TIM2_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <MX_TIM2_Init+0x94>)
 80016f2:	f002 fa15 	bl	8003b20 <HAL_TIM_Base_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016fc:	f000 fb88 	bl	8001e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001704:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001706:	f107 0308 	add.w	r3, r7, #8
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <MX_TIM2_Init+0x94>)
 800170e:	f002 fc5d 	bl	8003fcc <HAL_TIM_ConfigClockSource>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001718:	f000 fb7a 	bl	8001e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001724:	463b      	mov	r3, r7
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_TIM2_Init+0x94>)
 800172a:	f002 ffbb 	bl	80046a4 <HAL_TIMEx_MasterConfigSynchronization>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001734:	f000 fb6c 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000844 	.word	0x20000844

08001744 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174a:	f107 0308 	add.w	r3, r7, #8
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001758:	463b      	mov	r3, r7
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001760:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <MX_TIM3_Init+0x94>)
 8001762:	4a1e      	ldr	r2, [pc, #120]	; (80017dc <MX_TIM3_Init+0x98>)
 8001764:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32;
 8001766:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <MX_TIM3_Init+0x94>)
 8001768:	2220      	movs	r2, #32
 800176a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <MX_TIM3_Init+0x94>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000;
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <MX_TIM3_Init+0x94>)
 8001774:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001778:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177a:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <MX_TIM3_Init+0x94>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001780:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <MX_TIM3_Init+0x94>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001786:	4814      	ldr	r0, [pc, #80]	; (80017d8 <MX_TIM3_Init+0x94>)
 8001788:	f002 f9ca 	bl	8003b20 <HAL_TIM_Base_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001792:	f000 fb3d 	bl	8001e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	4619      	mov	r1, r3
 80017a2:	480d      	ldr	r0, [pc, #52]	; (80017d8 <MX_TIM3_Init+0x94>)
 80017a4:	f002 fc12 	bl	8003fcc <HAL_TIM_ConfigClockSource>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80017ae:	f000 fb2f 	bl	8001e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b2:	2300      	movs	r3, #0
 80017b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b6:	2300      	movs	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017ba:	463b      	mov	r3, r7
 80017bc:	4619      	mov	r1, r3
 80017be:	4806      	ldr	r0, [pc, #24]	; (80017d8 <MX_TIM3_Init+0x94>)
 80017c0:	f002 ff70 	bl	80046a4 <HAL_TIMEx_MasterConfigSynchronization>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80017ca:	f000 fb21 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2000088c 	.word	0x2000088c
 80017dc:	40000400 	.word	0x40000400

080017e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <MX_USART1_UART_Init+0x50>)
 80017e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001806:	220c      	movs	r2, #12
 8001808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_USART1_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001818:	f002 fff3 	bl	8004802 <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001822:	f000 faf5 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200008d4 	.word	0x200008d4
 8001830:	40013800 	.word	0x40013800

08001834 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 800183a:	4a12      	ldr	r2, [pc, #72]	; (8001884 <MX_USART3_UART_Init+0x50>)
 800183c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800183e:	4b10      	ldr	r3, [pc, #64]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 8001840:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001844:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 800185a:	220c      	movs	r2, #12
 800185c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_USART3_UART_Init+0x4c>)
 800186c:	f002 ffc9 	bl	8004802 <HAL_UART_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001876:	f000 facb 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2000091c 	.word	0x2000091c
 8001884:	40004800 	.word	0x40004800

08001888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188e:	f107 0310 	add.w	r3, r7, #16
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800189c:	4b35      	ldr	r3, [pc, #212]	; (8001974 <MX_GPIO_Init+0xec>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a34      	ldr	r2, [pc, #208]	; (8001974 <MX_GPIO_Init+0xec>)
 80018a2:	f043 0320 	orr.w	r3, r3, #32
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b32      	ldr	r3, [pc, #200]	; (8001974 <MX_GPIO_Init+0xec>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0320 	and.w	r3, r3, #32
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b4:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <MX_GPIO_Init+0xec>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a2e      	ldr	r2, [pc, #184]	; (8001974 <MX_GPIO_Init+0xec>)
 80018ba:	f043 0304 	orr.w	r3, r3, #4
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b2c      	ldr	r3, [pc, #176]	; (8001974 <MX_GPIO_Init+0xec>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018cc:	4b29      	ldr	r3, [pc, #164]	; (8001974 <MX_GPIO_Init+0xec>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	4a28      	ldr	r2, [pc, #160]	; (8001974 <MX_GPIO_Init+0xec>)
 80018d2:	f043 0308 	orr.w	r3, r3, #8
 80018d6:	6193      	str	r3, [r2, #24]
 80018d8:	4b26      	ldr	r3, [pc, #152]	; (8001974 <MX_GPIO_Init+0xec>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f003 0308 	and.w	r3, r3, #8
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, US1_Trig_Pin|NRF_CE_Pin|NRF_CSN_Pin|IN1_Pin
 80018e4:	2200      	movs	r2, #0
 80018e6:	f649 0107 	movw	r1, #38919	; 0x9807
 80018ea:	4823      	ldr	r0, [pc, #140]	; (8001978 <MX_GPIO_Init+0xf0>)
 80018ec:	f000 ff67 	bl	80027be <HAL_GPIO_WritePin>
                          |IN2_Pin|US4_Trig_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, US2_Trig_Pin|EN2_Pin|US3_Trig_Pin|IN3_Pin
 80018f0:	2200      	movs	r2, #0
 80018f2:	f243 3101 	movw	r1, #13057	; 0x3301
 80018f6:	4821      	ldr	r0, [pc, #132]	; (800197c <MX_GPIO_Init+0xf4>)
 80018f8:	f000 ff61 	bl	80027be <HAL_GPIO_WritePin>
                          |IN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : US1_Trig_Pin NRF_CE_Pin NRF_CSN_Pin IN1_Pin
                           IN2_Pin US4_Trig_Pin */
  GPIO_InitStruct.Pin = US1_Trig_Pin|NRF_CE_Pin|NRF_CSN_Pin|IN1_Pin
 80018fc:	f649 0307 	movw	r3, #38919	; 0x9807
 8001900:	613b      	str	r3, [r7, #16]
                          |IN2_Pin|US4_Trig_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2302      	movs	r3, #2
 800190c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	4619      	mov	r1, r3
 8001914:	4818      	ldr	r0, [pc, #96]	; (8001978 <MX_GPIO_Init+0xf0>)
 8001916:	f000 fdb7 	bl	8002488 <HAL_GPIO_Init>

  /*Configure GPIO pins : Emergency_switch_Pin US1_ECHO_Pin */
  GPIO_InitStruct.Pin = Emergency_switch_Pin|US1_ECHO_Pin;
 800191a:	2318      	movs	r3, #24
 800191c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191e:	2300      	movs	r3, #0
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4812      	ldr	r0, [pc, #72]	; (8001978 <MX_GPIO_Init+0xf0>)
 800192e:	f000 fdab 	bl	8002488 <HAL_GPIO_Init>

  /*Configure GPIO pins : US2_Trig_Pin EN2_Pin US3_Trig_Pin IN3_Pin
                           IN4_Pin */
  GPIO_InitStruct.Pin = US2_Trig_Pin|EN2_Pin|US3_Trig_Pin|IN3_Pin
 8001932:	f243 3301 	movw	r3, #13057	; 0x3301
 8001936:	613b      	str	r3, [r7, #16]
                          |IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2302      	movs	r3, #2
 8001942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 0310 	add.w	r3, r7, #16
 8001948:	4619      	mov	r1, r3
 800194a:	480c      	ldr	r0, [pc, #48]	; (800197c <MX_GPIO_Init+0xf4>)
 800194c:	f000 fd9c 	bl	8002488 <HAL_GPIO_Init>

  /*Configure GPIO pins : US2_ECHO_Pin US3_ECHO_Pin US4_ECHO_Pin */
  GPIO_InitStruct.Pin = US2_ECHO_Pin|US3_ECHO_Pin|US4_ECHO_Pin;
 8001950:	f24c 0302 	movw	r3, #49154	; 0xc002
 8001954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195e:	f107 0310 	add.w	r3, r7, #16
 8001962:	4619      	mov	r1, r3
 8001964:	4805      	ldr	r0, [pc, #20]	; (800197c <MX_GPIO_Init+0xf4>)
 8001966:	f000 fd8f 	bl	8002488 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000
 8001978:	40010800 	.word	0x40010800
 800197c:	40010c00 	.word	0x40010c00

08001980 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001988:	2001      	movs	r0, #1
 800198a:	f003 fa80 	bl	8004e8e <osDelay>
 800198e:	e7fb      	b.n	8001988 <StartDefaultTask+0x8>

08001990 <Init_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Init_Task */
void Init_Task(void const * argument)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Init_Task */
  /* Infinite loop */
  for(;;)
  {
	  	HAL_voidUltraSonicInit() ;
 8001998:	f7ff fb7a 	bl	8001090 <HAL_voidUltraSonicInit>
	    NRF_voidInit();
 800199c:	f7ff f9be 	bl	8000d1c <NRF_voidInit>
	    NRF_voidTransmitterMode (TxAddress ,10 );
 80019a0:	210a      	movs	r1, #10
 80019a2:	4813      	ldr	r0, [pc, #76]	; (80019f0 <Init_Task+0x60>)
 80019a4:	f7ff f9de 	bl	8000d64 <NRF_voidTransmitterMode>
	    GSM_VidInit();
 80019a8:	f7fe ffc4 	bl	8000934 <GSM_VidInit>
	    GSM_VidCheckConnection();
 80019ac:	f7fe ffe4 	bl	8000978 <GSM_VidCheckConnection>
	    HAL_UART_Transmit(&huart1,'R',1,100); //indicate initialization finished
 80019b0:	2364      	movs	r3, #100	; 0x64
 80019b2:	2201      	movs	r2, #1
 80019b4:	2152      	movs	r1, #82	; 0x52
 80019b6:	480f      	ldr	r0, [pc, #60]	; (80019f4 <Init_Task+0x64>)
 80019b8:	f002 ff73 	bl	80048a2 <HAL_UART_Transmit>

	    /*Emergency mode Robbery*/
	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 80019bc:	e006      	b.n	80019cc <Init_Task+0x3c>
	    {
	    	System_Mode = Emergency_Mode;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <Init_Task+0x68>)
 80019c0:	2202      	movs	r2, #2
 80019c2:	701a      	strb	r2, [r3, #0]
	    	GSM_VidSendSMS((uint8_t*)"01003676020", (uint8_t*)"Robbery is Happening");
 80019c4:	490d      	ldr	r1, [pc, #52]	; (80019fc <Init_Task+0x6c>)
 80019c6:	480e      	ldr	r0, [pc, #56]	; (8001a00 <Init_Task+0x70>)
 80019c8:	f7ff f858 	bl	8000a7c <GSM_VidSendSMS>
	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 80019cc:	2108      	movs	r1, #8
 80019ce:	480d      	ldr	r0, [pc, #52]	; (8001a04 <Init_Task+0x74>)
 80019d0:	f000 fede 	bl	8002790 <HAL_GPIO_ReadPin>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f1      	bne.n	80019be <Init_Task+0x2e>
	    }
	    HAL_UART_Receive_IT(&huart1,&rxData,1); // Enabling interrupt receive
 80019da:	2201      	movs	r2, #1
 80019dc:	490a      	ldr	r1, [pc, #40]	; (8001a08 <Init_Task+0x78>)
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <Init_Task+0x64>)
 80019e0:	f003 f874 	bl	8004acc <HAL_UART_Receive_IT>

	    osThreadTerminate(Init_SystemHandle); //delete task
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <Init_Task+0x7c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f003 fa44 	bl	8004e76 <osThreadTerminate>
	  	HAL_voidUltraSonicInit() ;
 80019ee:	e7d3      	b.n	8001998 <Init_Task+0x8>
 80019f0:	20000060 	.word	0x20000060
 80019f4:	200008d4 	.word	0x200008d4
 80019f8:	20000054 	.word	0x20000054
 80019fc:	080082ac 	.word	0x080082ac
 8001a00:	080082c4 	.word	0x080082c4
 8001a04:	40010800 	.word	0x40010800
 8001a08:	20000990 	.word	0x20000990
 8001a0c:	20000968 	.word	0x20000968

08001a10 <DataGathering_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DataGathering_Task */
void DataGathering_Task(void const * argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DataGathering_Task */
  /* Infinite loop */
  for(;;)
  {
	  //read 4 US and insert data into Tx queue
	  HAL_voidUltraSonic (US_ARR);
 8001a18:	4811      	ldr	r0, [pc, #68]	; (8001a60 <DataGathering_Task+0x50>)
 8001a1a:	f7ff fb45 	bl	80010a8 <HAL_voidUltraSonic>
	  for(uint8_t i = 0 ; i < 4 ; i++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	73fb      	strb	r3, [r7, #15]
 8001a22:	e00d      	b.n	8001a40 <DataGathering_Task+0x30>
	  {
		  xQueueSend( Tx_QueueHandle, &US_ARR[i] , portMAX_DELAY );
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <DataGathering_Task+0x54>)
 8001a26:	6818      	ldr	r0, [r3, #0]
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4a0c      	ldr	r2, [pc, #48]	; (8001a60 <DataGathering_Task+0x50>)
 8001a2e:	1899      	adds	r1, r3, r2
 8001a30:	2300      	movs	r3, #0
 8001a32:	f04f 32ff 	mov.w	r2, #4294967295
 8001a36:	f003 fd3d 	bl	80054b4 <xQueueGenericSend>
	  for(uint8_t i = 0 ; i < 4 ; i++)
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	73fb      	strb	r3, [r7, #15]
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
 8001a42:	2b03      	cmp	r3, #3
 8001a44:	d9ee      	bls.n	8001a24 <DataGathering_Task+0x14>
	  }

	  //insert BM reading into Tx queue
	  xQueueSend( Tx_QueueHandle, &rxData , portMAX_DELAY );
 8001a46:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <DataGathering_Task+0x54>)
 8001a48:	6818      	ldr	r0, [r3, #0]
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a50:	4905      	ldr	r1, [pc, #20]	; (8001a68 <DataGathering_Task+0x58>)
 8001a52:	f003 fd2f 	bl	80054b4 <xQueueGenericSend>

    osDelay(1);
 8001a56:	2001      	movs	r0, #1
 8001a58:	f003 fa19 	bl	8004e8e <osDelay>
	  HAL_voidUltraSonic (US_ARR);
 8001a5c:	e7dc      	b.n	8001a18 <DataGathering_Task+0x8>
 8001a5e:	bf00      	nop
 8001a60:	20000058 	.word	0x20000058
 8001a64:	20000974 	.word	0x20000974
 8001a68:	20000990 	.word	0x20000990

08001a6c <VehicleComm_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_VehicleComm_Task */
void VehicleComm_Task(void const * argument)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VehicleComm_Task */
  /* Infinite loop */
  for(;;)
  {
	  uint8_t Rx_data[8];
	  for(uint8_t i = 0 ; i < 8 ; i++)
 8001a74:	2300      	movs	r3, #0
 8001a76:	75fb      	strb	r3, [r7, #23]
 8001a78:	e00d      	b.n	8001a96 <VehicleComm_Task+0x2a>
	  {
		  xQueueReceive(Rx_QueueHandle, &Rx_data[i], portMAX_DELAY);
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <VehicleComm_Task+0x78>)
 8001a7c:	6818      	ldr	r0, [r3, #0]
 8001a7e:	7dfb      	ldrb	r3, [r7, #23]
 8001a80:	f107 020c 	add.w	r2, r7, #12
 8001a84:	4413      	add	r3, r2
 8001a86:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f003 ff36 	bl	80058fc <xQueueReceive>
	  for(uint8_t i = 0 ; i < 8 ; i++)
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	3301      	adds	r3, #1
 8001a94:	75fb      	strb	r3, [r7, #23]
 8001a96:	7dfb      	ldrb	r3, [r7, #23]
 8001a98:	2b07      	cmp	r3, #7
 8001a9a:	d9ee      	bls.n	8001a7a <VehicleComm_Task+0xe>
	  }
	  osSemaphoreWait(Mode_SemHandle, osWaitForever);
 8001a9c:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <VehicleComm_Task+0x7c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fa6d 	bl	8004f84 <osSemaphoreWait>
	  if(System_Mode == Comm_Mode || System_Mode == Dominant_Mode || System_Mode == Emergency_Mode)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <VehicleComm_Task+0x80>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <VehicleComm_Task+0x56>
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <VehicleComm_Task+0x80>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d003      	beq.n	8001ac2 <VehicleComm_Task+0x56>
 8001aba:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <VehicleComm_Task+0x80>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d106      	bne.n	8001ad0 <VehicleComm_Task+0x64>
	  {
		  NRF_voidSendData (Rx_data, 8 ,NRF_NUMBERS_EXIST  );
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2108      	movs	r1, #8
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff f972 	bl	8000db4 <NRF_voidSendData>
	  }
	  osSemaphoreRelease(Mode_SemHandle);
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <VehicleComm_Task+0x7c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f003 faa3 	bl	8005020 <osSemaphoreRelease>
    osDelay(1);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f003 f9d7 	bl	8004e8e <osDelay>
  {
 8001ae0:	e7c8      	b.n	8001a74 <VehicleComm_Task+0x8>
 8001ae2:	bf00      	nop
 8001ae4:	20000978 	.word	0x20000978
 8001ae8:	20000988 	.word	0x20000988
 8001aec:	20000054 	.word	0x20000054

08001af0 <ActionDecision_Callback>:
  /* USER CODE END VehicleComm_Task */
}

/* ActionDecision_Callback function */
void ActionDecision_Callback(void const * argument)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ActionDecision_Callback */
	uint16_t US_data[4] , BM , US_Decision;
	 for(uint8_t i = 0 ; i < 4 ; i++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	75fb      	strb	r3, [r7, #23]
 8001afc:	e00e      	b.n	8001b1c <ActionDecision_Callback+0x2c>
	  {
		 xQueueReceive( Tx_QueueHandle, &US_data[i] , portMAX_DELAY );
 8001afe:	4b92      	ldr	r3, [pc, #584]	; (8001d48 <ActionDecision_Callback+0x258>)
 8001b00:	6818      	ldr	r0, [r3, #0]
 8001b02:	7dfb      	ldrb	r3, [r7, #23]
 8001b04:	f107 020c 	add.w	r2, r7, #12
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	4413      	add	r3, r2
 8001b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b10:	4619      	mov	r1, r3
 8001b12:	f003 fef3 	bl	80058fc <xQueueReceive>
	 for(uint8_t i = 0 ; i < 4 ; i++)
 8001b16:	7dfb      	ldrb	r3, [r7, #23]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	75fb      	strb	r3, [r7, #23]
 8001b1c:	7dfb      	ldrb	r3, [r7, #23]
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d9ed      	bls.n	8001afe <ActionDecision_Callback+0xe>
	  }
	 xQueueSend( US_QueueHandle, &US_data[0] , portMAX_DELAY );
 8001b22:	4b8a      	ldr	r3, [pc, #552]	; (8001d4c <ActionDecision_Callback+0x25c>)
 8001b24:	6818      	ldr	r0, [r3, #0]
 8001b26:	f107 010c 	add.w	r1, r7, #12
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b30:	f003 fcc0 	bl	80054b4 <xQueueGenericSend>
	 xQueueSend( US_QueueHandle, &US_data[3] , portMAX_DELAY );
 8001b34:	4b85      	ldr	r3, [pc, #532]	; (8001d4c <ActionDecision_Callback+0x25c>)
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	1d99      	adds	r1, r3, #6
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f04f 32ff 	mov.w	r2, #4294967295
 8001b44:	f003 fcb6 	bl	80054b4 <xQueueGenericSend>
	 xQueueReceive( Tx_QueueHandle, &BM , portMAX_DELAY );
 8001b48:	4b7f      	ldr	r3, [pc, #508]	; (8001d48 <ActionDecision_Callback+0x258>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f107 010a 	add.w	r1, r7, #10
 8001b50:	f04f 32ff 	mov.w	r2, #4294967295
 8001b54:	4618      	mov	r0, r3
 8001b56:	f003 fed1 	bl	80058fc <xQueueReceive>
	switch (BM)
 8001b5a:	897b      	ldrh	r3, [r7, #10]
 8001b5c:	3b42      	subs	r3, #66	; 0x42
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	d848      	bhi.n	8001bf4 <ActionDecision_Callback+0x104>
 8001b62:	a201      	add	r2, pc, #4	; (adr r2, 8001b68 <ActionDecision_Callback+0x78>)
 8001b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b68:	08001bbb 	.word	0x08001bbb
 8001b6c:	08001bf5 	.word	0x08001bf5
 8001b70:	08001bf5 	.word	0x08001bf5
 8001b74:	08001bf5 	.word	0x08001bf5
 8001b78:	08001bad 	.word	0x08001bad
 8001b7c:	08001bf5 	.word	0x08001bf5
 8001b80:	08001bf5 	.word	0x08001bf5
 8001b84:	08001bf5 	.word	0x08001bf5
 8001b88:	08001bf5 	.word	0x08001bf5
 8001b8c:	08001bf5 	.word	0x08001bf5
 8001b90:	08001bd7 	.word	0x08001bd7
 8001b94:	08001bf5 	.word	0x08001bf5
 8001b98:	08001bf5 	.word	0x08001bf5
 8001b9c:	08001bf5 	.word	0x08001bf5
 8001ba0:	08001be5 	.word	0x08001be5
 8001ba4:	08001bf5 	.word	0x08001bf5
 8001ba8:	08001bc9 	.word	0x08001bc9
		  	{

		  	case 'F' :
		  		Car_Direction = FORWARD ;
 8001bac:	4b68      	ldr	r3, [pc, #416]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	701a      	strb	r2, [r3, #0]
		  		Car_State = STATE_MOVING ;
 8001bb2:	4b68      	ldr	r3, [pc, #416]	; (8001d54 <ActionDecision_Callback+0x264>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]
		  		break ;
 8001bb8:	e01c      	b.n	8001bf4 <ActionDecision_Callback+0x104>

		  	case 'B' :
		  		Car_Direction = BACKWARD ;
 8001bba:	4b65      	ldr	r3, [pc, #404]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	701a      	strb	r2, [r3, #0]
		      	Car_State = STATE_MOVING ;
 8001bc0:	4b64      	ldr	r3, [pc, #400]	; (8001d54 <ActionDecision_Callback+0x264>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
		      	break ;
 8001bc6:	e015      	b.n	8001bf4 <ActionDecision_Callback+0x104>

		  	case 'R' :
		  		Car_Direction = RIGHT ;
 8001bc8:	4b61      	ldr	r3, [pc, #388]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001bca:	2203      	movs	r2, #3
 8001bcc:	701a      	strb	r2, [r3, #0]
		  		Car_State = STATE_MOVING ;
 8001bce:	4b61      	ldr	r3, [pc, #388]	; (8001d54 <ActionDecision_Callback+0x264>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]
		      	break ;
 8001bd4:	e00e      	b.n	8001bf4 <ActionDecision_Callback+0x104>

		  	case 'L' :
		  		Car_Direction = LEFT ;
 8001bd6:	4b5e      	ldr	r3, [pc, #376]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001bd8:	2204      	movs	r2, #4
 8001bda:	701a      	strb	r2, [r3, #0]
		  		Car_State = STATE_MOVING ;
 8001bdc:	4b5d      	ldr	r3, [pc, #372]	; (8001d54 <ActionDecision_Callback+0x264>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	701a      	strb	r2, [r3, #0]
		      	break ;
 8001be2:	e007      	b.n	8001bf4 <ActionDecision_Callback+0x104>

		  	case 'P' :
		  		HAL_voidControlMotors(SPEED_0,STOP) ;
 8001be4:	2100      	movs	r1, #0
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7fe fdc0 	bl	800076c <HAL_voidControlMotors>
		  		Car_State = STATE_STOP ;
 8001bec:	4b59      	ldr	r3, [pc, #356]	; (8001d54 <ActionDecision_Callback+0x264>)
 8001bee:	2202      	movs	r2, #2
 8001bf0:	701a      	strb	r2, [r3, #0]
		      	break ;
 8001bf2:	bf00      	nop
		  	}
	US_Decision = HAL_UltraSonic_Decision(US_data);
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff faf3 	bl	80011e4 <HAL_UltraSonic_Decision>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	82bb      	strh	r3, [r7, #20]

	if (US_Decision == 254)
 8001c02:	8abb      	ldrh	r3, [r7, #20]
 8001c04:	2bfe      	cmp	r3, #254	; 0xfe
 8001c06:	d112      	bne.n	8001c2e <ActionDecision_Callback+0x13e>
		{
		    Indication_value = INDICATION_NORMAL ;
 8001c08:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <ActionDecision_Callback+0x268>)
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	701a      	strb	r2, [r3, #0]
			HAL_voidControlMotors(Normal_SPEED,Car_Direction) ;
 8001c0e:	4b50      	ldr	r3, [pc, #320]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	4619      	mov	r1, r3
 8001c14:	2032      	movs	r0, #50	; 0x32
 8001c16:	f7fe fda9 	bl	800076c <HAL_voidControlMotors>
			Car_Speed = Normal_SPEED ;
 8001c1a:	4b50      	ldr	r3, [pc, #320]	; (8001d5c <ActionDecision_Callback+0x26c>)
 8001c1c:	2232      	movs	r2, #50	; 0x32
 8001c1e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1,(uint8_t*)"D",1,100);
 8001c20:	2364      	movs	r3, #100	; 0x64
 8001c22:	2201      	movs	r2, #1
 8001c24:	494e      	ldr	r1, [pc, #312]	; (8001d60 <ActionDecision_Callback+0x270>)
 8001c26:	484f      	ldr	r0, [pc, #316]	; (8001d64 <ActionDecision_Callback+0x274>)
 8001c28:	f002 fe3b 	bl	80048a2 <HAL_UART_Transmit>
 8001c2c:	e028      	b.n	8001c80 <ActionDecision_Callback+0x190>
		}
		else if (US_Decision == STOP)
 8001c2e:	8abb      	ldrh	r3, [r7, #20]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d110      	bne.n	8001c56 <ActionDecision_Callback+0x166>
		{
			Indication_value = INDICATION_OBSTACLE ;
 8001c34:	4b48      	ldr	r3, [pc, #288]	; (8001d58 <ActionDecision_Callback+0x268>)
 8001c36:	2202      	movs	r2, #2
 8001c38:	701a      	strb	r2, [r3, #0]
			HAL_voidControlMotors(SPEED_0,STOP) ;
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f7fe fd95 	bl	800076c <HAL_voidControlMotors>
			Car_Speed = SPEED_0 ;
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <ActionDecision_Callback+0x26c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1,(uint8_t*)"P",1,100);
 8001c48:	2364      	movs	r3, #100	; 0x64
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4946      	ldr	r1, [pc, #280]	; (8001d68 <ActionDecision_Callback+0x278>)
 8001c4e:	4845      	ldr	r0, [pc, #276]	; (8001d64 <ActionDecision_Callback+0x274>)
 8001c50:	f002 fe27 	bl	80048a2 <HAL_UART_Transmit>
 8001c54:	e014      	b.n	8001c80 <ActionDecision_Callback+0x190>
		}
		else if (US_Decision == SPEED_25)
 8001c56:	8abb      	ldrh	r3, [r7, #20]
 8001c58:	2b19      	cmp	r3, #25
 8001c5a:	d111      	bne.n	8001c80 <ActionDecision_Callback+0x190>
		{
			Indication_value = INDICATION_TRAFFIC ;
 8001c5c:	4b3e      	ldr	r3, [pc, #248]	; (8001d58 <ActionDecision_Callback+0x268>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	701a      	strb	r2, [r3, #0]
			HAL_voidControlMotors(SPEED_25,Car_Direction) ;
 8001c62:	4b3b      	ldr	r3, [pc, #236]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	4619      	mov	r1, r3
 8001c68:	2019      	movs	r0, #25
 8001c6a:	f7fe fd7f 	bl	800076c <HAL_voidControlMotors>
			Car_Speed = SPEED_25 ;
 8001c6e:	4b3b      	ldr	r3, [pc, #236]	; (8001d5c <ActionDecision_Callback+0x26c>)
 8001c70:	2219      	movs	r2, #25
 8001c72:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1,(uint8_t*)"S",1,100);
 8001c74:	2364      	movs	r3, #100	; 0x64
 8001c76:	2201      	movs	r2, #1
 8001c78:	493c      	ldr	r1, [pc, #240]	; (8001d6c <ActionDecision_Callback+0x27c>)
 8001c7a:	483a      	ldr	r0, [pc, #232]	; (8001d64 <ActionDecision_Callback+0x274>)
 8001c7c:	f002 fe11 	bl	80048a2 <HAL_UART_Transmit>
		}
	/* Update NRF values*/
	Data_Sent[0]	 = Data_States[0]						;
 8001c80:	4b3b      	ldr	r3, [pc, #236]	; (8001d70 <ActionDecision_Callback+0x280>)
 8001c82:	781a      	ldrb	r2, [r3, #0]
 8001c84:	4b3b      	ldr	r3, [pc, #236]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001c86:	701a      	strb	r2, [r3, #0]
	Data_Sent[1]	 = Car_Speed							;
 8001c88:	4b34      	ldr	r3, [pc, #208]	; (8001d5c <ActionDecision_Callback+0x26c>)
 8001c8a:	781a      	ldrb	r2, [r3, #0]
 8001c8c:	4b39      	ldr	r3, [pc, #228]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001c8e:	705a      	strb	r2, [r3, #1]
	Data_Sent[2]	 = Data_States[1]						;
 8001c90:	4b37      	ldr	r3, [pc, #220]	; (8001d70 <ActionDecision_Callback+0x280>)
 8001c92:	785a      	ldrb	r2, [r3, #1]
 8001c94:	4b37      	ldr	r3, [pc, #220]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001c96:	709a      	strb	r2, [r3, #2]
	Data_Sent[3]	 = Car_Direction						;
 8001c98:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <ActionDecision_Callback+0x260>)
 8001c9a:	781a      	ldrb	r2, [r3, #0]
 8001c9c:	4b35      	ldr	r3, [pc, #212]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001c9e:	70da      	strb	r2, [r3, #3]
	Data_Sent[4]     = Data_States[2]						;  /* Distance  */
 8001ca0:	4b33      	ldr	r3, [pc, #204]	; (8001d70 <ActionDecision_Callback+0x280>)
 8001ca2:	789a      	ldrb	r2, [r3, #2]
 8001ca4:	4b33      	ldr	r3, [pc, #204]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001ca6:	711a      	strb	r2, [r3, #4]
	Data_Sent[5]     = US_data[3]			    			;
 8001ca8:	8a7b      	ldrh	r3, [r7, #18]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	4b31      	ldr	r3, [pc, #196]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001cae:	715a      	strb	r2, [r3, #5]
	Data_Sent[6]	 = Data_States[3]						;
 8001cb0:	4b2f      	ldr	r3, [pc, #188]	; (8001d70 <ActionDecision_Callback+0x280>)
 8001cb2:	78da      	ldrb	r2, [r3, #3]
 8001cb4:	4b2f      	ldr	r3, [pc, #188]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001cb6:	719a      	strb	r2, [r3, #6]
	Data_Sent[7]	 = Indication_value						;
 8001cb8:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <ActionDecision_Callback+0x268>)
 8001cba:	781a      	ldrb	r2, [r3, #0]
 8001cbc:	4b2d      	ldr	r3, [pc, #180]	; (8001d74 <ActionDecision_Callback+0x284>)
 8001cbe:	71da      	strb	r2, [r3, #7]

	xQueueSend( Rx_QueueHandle, &Data_States[0] , portMAX_DELAY );
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cca:	4929      	ldr	r1, [pc, #164]	; (8001d70 <ActionDecision_Callback+0x280>)
 8001ccc:	f003 fbf2 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_Sent[1] , portMAX_DELAY );
 8001cd0:	4b29      	ldr	r3, [pc, #164]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001cd2:	6818      	ldr	r0, [r3, #0]
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cda:	4928      	ldr	r1, [pc, #160]	; (8001d7c <ActionDecision_Callback+0x28c>)
 8001cdc:	f003 fbea 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_States[1] , portMAX_DELAY );
 8001ce0:	4b25      	ldr	r3, [pc, #148]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cea:	4925      	ldr	r1, [pc, #148]	; (8001d80 <ActionDecision_Callback+0x290>)
 8001cec:	f003 fbe2 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_Sent[3] , portMAX_DELAY );
 8001cf0:	4b21      	ldr	r3, [pc, #132]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cfa:	4922      	ldr	r1, [pc, #136]	; (8001d84 <ActionDecision_Callback+0x294>)
 8001cfc:	f003 fbda 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_States[2] , portMAX_DELAY );
 8001d00:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	2300      	movs	r3, #0
 8001d06:	f04f 32ff 	mov.w	r2, #4294967295
 8001d0a:	491f      	ldr	r1, [pc, #124]	; (8001d88 <ActionDecision_Callback+0x298>)
 8001d0c:	f003 fbd2 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_Sent[5] , portMAX_DELAY );
 8001d10:	4b19      	ldr	r3, [pc, #100]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	2300      	movs	r3, #0
 8001d16:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1a:	491c      	ldr	r1, [pc, #112]	; (8001d8c <ActionDecision_Callback+0x29c>)
 8001d1c:	f003 fbca 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_States[3] , portMAX_DELAY );
 8001d20:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001d22:	6818      	ldr	r0, [r3, #0]
 8001d24:	2300      	movs	r3, #0
 8001d26:	f04f 32ff 	mov.w	r2, #4294967295
 8001d2a:	4919      	ldr	r1, [pc, #100]	; (8001d90 <ActionDecision_Callback+0x2a0>)
 8001d2c:	f003 fbc2 	bl	80054b4 <xQueueGenericSend>
	xQueueSend( Rx_QueueHandle, &Data_Sent[7] , portMAX_DELAY );
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <ActionDecision_Callback+0x288>)
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	2300      	movs	r3, #0
 8001d36:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3a:	4916      	ldr	r1, [pc, #88]	; (8001d94 <ActionDecision_Callback+0x2a4>)
 8001d3c:	f003 fbba 	bl	80054b4 <xQueueGenericSend>
  /* USER CODE END ActionDecision_Callback */
}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000974 	.word	0x20000974
 8001d4c:	2000097c 	.word	0x2000097c
 8001d50:	2000098d 	.word	0x2000098d
 8001d54:	2000098c 	.word	0x2000098c
 8001d58:	2000098f 	.word	0x2000098f
 8001d5c:	2000098e 	.word	0x2000098e
 8001d60:	080082d0 	.word	0x080082d0
 8001d64:	200008d4 	.word	0x200008d4
 8001d68:	080082d4 	.word	0x080082d4
 8001d6c:	080082d8 	.word	0x080082d8
 8001d70:	20000068 	.word	0x20000068
 8001d74:	20000994 	.word	0x20000994
 8001d78:	20000978 	.word	0x20000978
 8001d7c:	20000995 	.word	0x20000995
 8001d80:	20000069 	.word	0x20000069
 8001d84:	20000997 	.word	0x20000997
 8001d88:	2000006a 	.word	0x2000006a
 8001d8c:	20000999 	.word	0x20000999
 8001d90:	2000006b 	.word	0x2000006b
 8001d94:	2000099b 	.word	0x2000099b

08001d98 <Mode_Callback>:

/* Mode_Callback function */
void Mode_Callback(void const * argument)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mode_Callback */
	uint8_t US_Forward , US_Backward;
	xQueueReceive( US_QueueHandle, &US_Forward , portMAX_DELAY );
 8001da0:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <Mode_Callback+0x6c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f107 010f 	add.w	r1, r7, #15
 8001da8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dac:	4618      	mov	r0, r3
 8001dae:	f003 fda5 	bl	80058fc <xQueueReceive>
	xQueueReceive( US_QueueHandle, &US_Backward , portMAX_DELAY );
 8001db2:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <Mode_Callback+0x6c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f107 010e 	add.w	r1, r7, #14
 8001dba:	f04f 32ff 	mov.w	r2, #4294967295
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f003 fd9c 	bl	80058fc <xQueueReceive>

	osSemaphoreWait(Mode_SemHandle, osWaitForever);
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <Mode_Callback+0x70>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f003 f8d9 	bl	8004f84 <osSemaphoreWait>
	if(US_Backward < 60)
 8001dd2:	7bbb      	ldrb	r3, [r7, #14]
 8001dd4:	2b3b      	cmp	r3, #59	; 0x3b
 8001dd6:	d802      	bhi.n	8001dde <Mode_Callback+0x46>
	{
		System_Mode = Comm_Mode ;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <Mode_Callback+0x74>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
	}

	if(US_Forward <= 10)
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	2b0a      	cmp	r3, #10
 8001de2:	d803      	bhi.n	8001dec <Mode_Callback+0x54>
	{
		System_Mode = Dominant_Mode ;
 8001de4:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <Mode_Callback+0x74>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
 8001dea:	e002      	b.n	8001df2 <Mode_Callback+0x5a>

	}
	else
		System_Mode = Normal_Mode ;
 8001dec:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <Mode_Callback+0x74>)
 8001dee:	2204      	movs	r2, #4
 8001df0:	701a      	strb	r2, [r3, #0]
	osSemaphoreRelease(Mode_SemHandle);
 8001df2:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <Mode_Callback+0x70>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f003 f912 	bl	8005020 <osSemaphoreRelease>
  /* USER CODE END Mode_Callback */
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	2000097c 	.word	0x2000097c
 8001e08:	20000988 	.word	0x20000988
 8001e0c:	20000054 	.word	0x20000054

08001e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e14:	b672      	cpsid	i
}
 8001e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <Error_Handler+0x8>
	...

08001e1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e22:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	4a10      	ldr	r2, [pc, #64]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6193      	str	r3, [r2, #24]
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e44:	61d3      	str	r3, [r2, #28]
 8001e46:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	603b      	str	r3, [r7, #0]
 8001e50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	210f      	movs	r1, #15
 8001e56:	f06f 0001 	mvn.w	r0, #1
 8001e5a:	f000 faec 	bl	8002436 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000

08001e6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a1b      	ldr	r2, [pc, #108]	; (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d12f      	bne.n	8001eec <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e8c:	4b1a      	ldr	r3, [pc, #104]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	4a19      	ldr	r2, [pc, #100]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001e92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e96:	6193      	str	r3, [r2, #24]
 8001e98:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea4:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	4a13      	ldr	r2, [pc, #76]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001eaa:	f043 0304 	orr.w	r3, r3, #4
 8001eae:	6193      	str	r3, [r2, #24]
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ebc:	23a0      	movs	r3, #160	; 0xa0
 8001ebe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	4619      	mov	r1, r3
 8001ece:	480b      	ldr	r0, [pc, #44]	; (8001efc <HAL_SPI_MspInit+0x90>)
 8001ed0:	f000 fada 	bl	8002488 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ed4:	2340      	movs	r3, #64	; 0x40
 8001ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4805      	ldr	r0, [pc, #20]	; (8001efc <HAL_SPI_MspInit+0x90>)
 8001ee8:	f000 face 	bl	8002488 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001eec:	bf00      	nop
 8001eee:	3720      	adds	r7, #32
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40013000 	.word	0x40013000
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40010800 	.word	0x40010800

08001f00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1b      	ldr	r2, [pc, #108]	; (8001f7c <HAL_TIM_Base_MspInit+0x7c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d10c      	bne.n	8001f2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f12:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	4a1a      	ldr	r2, [pc, #104]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f1c:	6193      	str	r3, [r2, #24]
 8001f1e:	4b18      	ldr	r3, [pc, #96]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f2a:	e022      	b.n	8001f72 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f34:	d10c      	bne.n	8001f50 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f36:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	4a11      	ldr	r2, [pc, #68]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	61d3      	str	r3, [r2, #28]
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
}
 8001f4e:	e010      	b.n	8001f72 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0b      	ldr	r2, [pc, #44]	; (8001f84 <HAL_TIM_Base_MspInit+0x84>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d10b      	bne.n	8001f72 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f5a:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	4a08      	ldr	r2, [pc, #32]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f60:	f043 0302 	orr.w	r3, r3, #2
 8001f64:	61d3      	str	r3, [r2, #28]
 8001f66:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <HAL_TIM_Base_MspInit+0x80>)
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
}
 8001f72:	bf00      	nop
 8001f74:	371c      	adds	r7, #28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40012c00 	.word	0x40012c00
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40000400 	.word	0x40000400

08001f88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0310 	add.w	r3, r7, #16
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a10      	ldr	r2, [pc, #64]	; (8001fe4 <HAL_TIM_MspPostInit+0x5c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d118      	bne.n	8001fda <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_TIM_MspPostInit+0x60>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <HAL_TIM_MspPostInit+0x60>)
 8001fae:	f043 0304 	orr.w	r3, r3, #4
 8001fb2:	6193      	str	r3, [r2, #24]
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <HAL_TIM_MspPostInit+0x60>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = EN1_Pin;
 8001fc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(EN1_GPIO_Port, &GPIO_InitStruct);
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4805      	ldr	r0, [pc, #20]	; (8001fec <HAL_TIM_MspPostInit+0x64>)
 8001fd6:	f000 fa57 	bl	8002488 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fda:	bf00      	nop
 8001fdc:	3720      	adds	r7, #32
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40012c00 	.word	0x40012c00
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40010800 	.word	0x40010800

08001ff0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08c      	sub	sp, #48	; 0x30
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 031c 	add.w	r3, r7, #28
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a3e      	ldr	r2, [pc, #248]	; (8002104 <HAL_UART_MspInit+0x114>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d13e      	bne.n	800208e <HAL_UART_MspInit+0x9e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002010:	4b3d      	ldr	r3, [pc, #244]	; (8002108 <HAL_UART_MspInit+0x118>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	4a3c      	ldr	r2, [pc, #240]	; (8002108 <HAL_UART_MspInit+0x118>)
 8002016:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800201a:	6193      	str	r3, [r2, #24]
 800201c:	4b3a      	ldr	r3, [pc, #232]	; (8002108 <HAL_UART_MspInit+0x118>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002024:	61bb      	str	r3, [r7, #24]
 8002026:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002028:	4b37      	ldr	r3, [pc, #220]	; (8002108 <HAL_UART_MspInit+0x118>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	4a36      	ldr	r2, [pc, #216]	; (8002108 <HAL_UART_MspInit+0x118>)
 800202e:	f043 0308 	orr.w	r3, r3, #8
 8002032:	6193      	str	r3, [r2, #24]
 8002034:	4b34      	ldr	r3, [pc, #208]	; (8002108 <HAL_UART_MspInit+0x118>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002040:	2340      	movs	r3, #64	; 0x40
 8002042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002048:	2303      	movs	r3, #3
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	482e      	ldr	r0, [pc, #184]	; (800210c <HAL_UART_MspInit+0x11c>)
 8002054:	f000 fa18 	bl	8002488 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002058:	2380      	movs	r3, #128	; 0x80
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002064:	f107 031c 	add.w	r3, r7, #28
 8002068:	4619      	mov	r1, r3
 800206a:	4828      	ldr	r0, [pc, #160]	; (800210c <HAL_UART_MspInit+0x11c>)
 800206c:	f000 fa0c 	bl	8002488 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002070:	4b27      	ldr	r3, [pc, #156]	; (8002110 <HAL_UART_MspInit+0x120>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002078:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800207c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800207e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002080:	f043 0304 	orr.w	r3, r3, #4
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002086:	4a22      	ldr	r2, [pc, #136]	; (8002110 <HAL_UART_MspInit+0x120>)
 8002088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800208c:	e036      	b.n	80020fc <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART3)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a20      	ldr	r2, [pc, #128]	; (8002114 <HAL_UART_MspInit+0x124>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d131      	bne.n	80020fc <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002098:	4b1b      	ldr	r3, [pc, #108]	; (8002108 <HAL_UART_MspInit+0x118>)
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	4a1a      	ldr	r2, [pc, #104]	; (8002108 <HAL_UART_MspInit+0x118>)
 800209e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020a2:	61d3      	str	r3, [r2, #28]
 80020a4:	4b18      	ldr	r3, [pc, #96]	; (8002108 <HAL_UART_MspInit+0x118>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b0:	4b15      	ldr	r3, [pc, #84]	; (8002108 <HAL_UART_MspInit+0x118>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	4a14      	ldr	r2, [pc, #80]	; (8002108 <HAL_UART_MspInit+0x118>)
 80020b6:	f043 0308 	orr.w	r3, r3, #8
 80020ba:	6193      	str	r3, [r2, #24]
 80020bc:	4b12      	ldr	r3, [pc, #72]	; (8002108 <HAL_UART_MspInit+0x118>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d6:	f107 031c 	add.w	r3, r7, #28
 80020da:	4619      	mov	r1, r3
 80020dc:	480b      	ldr	r0, [pc, #44]	; (800210c <HAL_UART_MspInit+0x11c>)
 80020de:	f000 f9d3 	bl	8002488 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80020e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	4619      	mov	r1, r3
 80020f6:	4805      	ldr	r0, [pc, #20]	; (800210c <HAL_UART_MspInit+0x11c>)
 80020f8:	f000 f9c6 	bl	8002488 <HAL_GPIO_Init>
}
 80020fc:	bf00      	nop
 80020fe:	3730      	adds	r7, #48	; 0x30
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40013800 	.word	0x40013800
 8002108:	40021000 	.word	0x40021000
 800210c:	40010c00 	.word	0x40010c00
 8002110:	40010000 	.word	0x40010000
 8002114:	40004800 	.word	0x40004800

08002118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800211c:	e7fe      	b.n	800211c <NMI_Handler+0x4>

0800211e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002122:	e7fe      	b.n	8002122 <HardFault_Handler+0x4>

08002124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <MemManage_Handler+0x4>

0800212a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212e:	e7fe      	b.n	800212e <BusFault_Handler+0x4>

08002130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002134:	e7fe      	b.n	8002134 <UsageFault_Handler+0x4>

08002136 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr

08002142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002146:	f000 f87b 	bl	8002240 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800214a:	f004 fe5b 	bl	8006e04 <xTaskGetSchedulerState>
 800214e:	4603      	mov	r3, r0
 8002150:	2b01      	cmp	r3, #1
 8002152:	d001      	beq.n	8002158 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002154:	f005 fd90 	bl	8007c78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002168:	f7ff fff8 	bl	800215c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800216c:	480b      	ldr	r0, [pc, #44]	; (800219c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800216e:	490c      	ldr	r1, [pc, #48]	; (80021a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002170:	4a0c      	ldr	r2, [pc, #48]	; (80021a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002174:	e002      	b.n	800217c <LoopCopyDataInit>

08002176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217a:	3304      	adds	r3, #4

0800217c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800217c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002180:	d3f9      	bcc.n	8002176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002182:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002184:	4c09      	ldr	r4, [pc, #36]	; (80021ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002188:	e001      	b.n	800218e <LoopFillZerobss>

0800218a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800218c:	3204      	adds	r2, #4

0800218e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002190:	d3fb      	bcc.n	800218a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002192:	f005 ffd3 	bl	800813c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002196:	f7ff f891 	bl	80012bc <main>
  bx lr
 800219a:	4770      	bx	lr
  ldr r0, =_sdata
 800219c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80021a4:	0800832c 	.word	0x0800832c
  ldr r2, =_sbss
 80021a8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80021ac:	20001828 	.word	0x20001828

080021b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021b0:	e7fe      	b.n	80021b0 <ADC1_2_IRQHandler>
	...

080021b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <HAL_Init+0x28>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a07      	ldr	r2, [pc, #28]	; (80021dc <HAL_Init+0x28>)
 80021be:	f043 0310 	orr.w	r3, r3, #16
 80021c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c4:	2003      	movs	r0, #3
 80021c6:	f000 f92b 	bl	8002420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ca:	200f      	movs	r0, #15
 80021cc:	f000 f808 	bl	80021e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021d0:	f7ff fe24 	bl	8001e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40022000 	.word	0x40022000

080021e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e8:	4b12      	ldr	r3, [pc, #72]	; (8002234 <HAL_InitTick+0x54>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b12      	ldr	r3, [pc, #72]	; (8002238 <HAL_InitTick+0x58>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 f935 	bl	800246e <HAL_SYSTICK_Config>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e00e      	b.n	800222c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b0f      	cmp	r3, #15
 8002212:	d80a      	bhi.n	800222a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002214:	2200      	movs	r2, #0
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f000 f90b 	bl	8002436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002220:	4a06      	ldr	r2, [pc, #24]	; (800223c <HAL_InitTick+0x5c>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002226:	2300      	movs	r3, #0
 8002228:	e000      	b.n	800222c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	2000006c 	.word	0x2000006c
 8002238:	20000074 	.word	0x20000074
 800223c:	20000070 	.word	0x20000070

08002240 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_IncTick+0x1c>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	4b05      	ldr	r3, [pc, #20]	; (8002260 <HAL_IncTick+0x20>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4413      	add	r3, r2
 8002250:	4a03      	ldr	r2, [pc, #12]	; (8002260 <HAL_IncTick+0x20>)
 8002252:	6013      	str	r3, [r2, #0]
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr
 800225c:	20000074 	.word	0x20000074
 8002260:	2000099c 	.word	0x2000099c

08002264 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return uwTick;
 8002268:	4b02      	ldr	r3, [pc, #8]	; (8002274 <HAL_GetTick+0x10>)
 800226a:	681b      	ldr	r3, [r3, #0]
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	2000099c 	.word	0x2000099c

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff fff0 	bl	8002264 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffe0 	bl	8002264 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000074 	.word	0x20000074

080022c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d0:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022dc:	4013      	ands	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022f2:	4a04      	ldr	r2, [pc, #16]	; (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	60d3      	str	r3, [r2, #12]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800230c:	4b04      	ldr	r3, [pc, #16]	; (8002320 <__NVIC_GetPriorityGrouping+0x18>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	0a1b      	lsrs	r3, r3, #8
 8002312:	f003 0307 	and.w	r3, r3, #7
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	; (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	; (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f1c3 0307 	rsb	r3, r3, #7
 8002392:	2b04      	cmp	r3, #4
 8002394:	bf28      	it	cs
 8002396:	2304      	movcs	r3, #4
 8002398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3304      	adds	r3, #4
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d902      	bls.n	80023a8 <NVIC_EncodePriority+0x30>
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3b03      	subs	r3, #3
 80023a6:	e000      	b.n	80023aa <NVIC_EncodePriority+0x32>
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	4313      	orrs	r3, r2
         );
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3724      	adds	r7, #36	; 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023ec:	d301      	bcc.n	80023f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ee:	2301      	movs	r3, #1
 80023f0:	e00f      	b.n	8002412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023f2:	4a0a      	ldr	r2, [pc, #40]	; (800241c <SysTick_Config+0x40>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023fa:	210f      	movs	r1, #15
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	f7ff ff90 	bl	8002324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <SysTick_Config+0x40>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800240a:	4b04      	ldr	r3, [pc, #16]	; (800241c <SysTick_Config+0x40>)
 800240c:	2207      	movs	r2, #7
 800240e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	e000e010 	.word	0xe000e010

08002420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ff49 	bl	80022c0 <__NVIC_SetPriorityGrouping>
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af00      	add	r7, sp, #0
 800243c:	4603      	mov	r3, r0
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002448:	f7ff ff5e 	bl	8002308 <__NVIC_GetPriorityGrouping>
 800244c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	6978      	ldr	r0, [r7, #20]
 8002454:	f7ff ff90 	bl	8002378 <NVIC_EncodePriority>
 8002458:	4602      	mov	r2, r0
 800245a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245e:	4611      	mov	r1, r2
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff5f 	bl	8002324 <__NVIC_SetPriority>
}
 8002466:	bf00      	nop
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7ff ffb0 	bl	80023dc <SysTick_Config>
 800247c:	4603      	mov	r3, r0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002488:	b480      	push	{r7}
 800248a:	b08b      	sub	sp, #44	; 0x2c
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002492:	2300      	movs	r3, #0
 8002494:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002496:	2300      	movs	r3, #0
 8002498:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249a:	e169      	b.n	8002770 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800249c:	2201      	movs	r2, #1
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	69fa      	ldr	r2, [r7, #28]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	f040 8158 	bne.w	800276a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	4a9a      	ldr	r2, [pc, #616]	; (8002728 <HAL_GPIO_Init+0x2a0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d05e      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
 80024c4:	4a98      	ldr	r2, [pc, #608]	; (8002728 <HAL_GPIO_Init+0x2a0>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d875      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 80024ca:	4a98      	ldr	r2, [pc, #608]	; (800272c <HAL_GPIO_Init+0x2a4>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d058      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
 80024d0:	4a96      	ldr	r2, [pc, #600]	; (800272c <HAL_GPIO_Init+0x2a4>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d86f      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 80024d6:	4a96      	ldr	r2, [pc, #600]	; (8002730 <HAL_GPIO_Init+0x2a8>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d052      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
 80024dc:	4a94      	ldr	r2, [pc, #592]	; (8002730 <HAL_GPIO_Init+0x2a8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d869      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 80024e2:	4a94      	ldr	r2, [pc, #592]	; (8002734 <HAL_GPIO_Init+0x2ac>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d04c      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
 80024e8:	4a92      	ldr	r2, [pc, #584]	; (8002734 <HAL_GPIO_Init+0x2ac>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d863      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 80024ee:	4a92      	ldr	r2, [pc, #584]	; (8002738 <HAL_GPIO_Init+0x2b0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d046      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
 80024f4:	4a90      	ldr	r2, [pc, #576]	; (8002738 <HAL_GPIO_Init+0x2b0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d85d      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 80024fa:	2b12      	cmp	r3, #18
 80024fc:	d82a      	bhi.n	8002554 <HAL_GPIO_Init+0xcc>
 80024fe:	2b12      	cmp	r3, #18
 8002500:	d859      	bhi.n	80025b6 <HAL_GPIO_Init+0x12e>
 8002502:	a201      	add	r2, pc, #4	; (adr r2, 8002508 <HAL_GPIO_Init+0x80>)
 8002504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002508:	08002583 	.word	0x08002583
 800250c:	0800255d 	.word	0x0800255d
 8002510:	0800256f 	.word	0x0800256f
 8002514:	080025b1 	.word	0x080025b1
 8002518:	080025b7 	.word	0x080025b7
 800251c:	080025b7 	.word	0x080025b7
 8002520:	080025b7 	.word	0x080025b7
 8002524:	080025b7 	.word	0x080025b7
 8002528:	080025b7 	.word	0x080025b7
 800252c:	080025b7 	.word	0x080025b7
 8002530:	080025b7 	.word	0x080025b7
 8002534:	080025b7 	.word	0x080025b7
 8002538:	080025b7 	.word	0x080025b7
 800253c:	080025b7 	.word	0x080025b7
 8002540:	080025b7 	.word	0x080025b7
 8002544:	080025b7 	.word	0x080025b7
 8002548:	080025b7 	.word	0x080025b7
 800254c:	08002565 	.word	0x08002565
 8002550:	08002579 	.word	0x08002579
 8002554:	4a79      	ldr	r2, [pc, #484]	; (800273c <HAL_GPIO_Init+0x2b4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d013      	beq.n	8002582 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800255a:	e02c      	b.n	80025b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	623b      	str	r3, [r7, #32]
          break;
 8002562:	e029      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	3304      	adds	r3, #4
 800256a:	623b      	str	r3, [r7, #32]
          break;
 800256c:	e024      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	3308      	adds	r3, #8
 8002574:	623b      	str	r3, [r7, #32]
          break;
 8002576:	e01f      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	330c      	adds	r3, #12
 800257e:	623b      	str	r3, [r7, #32]
          break;
 8002580:	e01a      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d102      	bne.n	8002590 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800258a:	2304      	movs	r3, #4
 800258c:	623b      	str	r3, [r7, #32]
          break;
 800258e:	e013      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d105      	bne.n	80025a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002598:	2308      	movs	r3, #8
 800259a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	69fa      	ldr	r2, [r7, #28]
 80025a0:	611a      	str	r2, [r3, #16]
          break;
 80025a2:	e009      	b.n	80025b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a4:	2308      	movs	r3, #8
 80025a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69fa      	ldr	r2, [r7, #28]
 80025ac:	615a      	str	r2, [r3, #20]
          break;
 80025ae:	e003      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
          break;
 80025b4:	e000      	b.n	80025b8 <HAL_GPIO_Init+0x130>
          break;
 80025b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	2bff      	cmp	r3, #255	; 0xff
 80025bc:	d801      	bhi.n	80025c2 <HAL_GPIO_Init+0x13a>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	e001      	b.n	80025c6 <HAL_GPIO_Init+0x13e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3304      	adds	r3, #4
 80025c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	2bff      	cmp	r3, #255	; 0xff
 80025cc:	d802      	bhi.n	80025d4 <HAL_GPIO_Init+0x14c>
 80025ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	e002      	b.n	80025da <HAL_GPIO_Init+0x152>
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	3b08      	subs	r3, #8
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	210f      	movs	r1, #15
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	401a      	ands	r2, r3
 80025ec:	6a39      	ldr	r1, [r7, #32]
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	fa01 f303 	lsl.w	r3, r1, r3
 80025f4:	431a      	orrs	r2, r3
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 80b1 	beq.w	800276a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002608:	4b4d      	ldr	r3, [pc, #308]	; (8002740 <HAL_GPIO_Init+0x2b8>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a4c      	ldr	r2, [pc, #304]	; (8002740 <HAL_GPIO_Init+0x2b8>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b4a      	ldr	r3, [pc, #296]	; (8002740 <HAL_GPIO_Init+0x2b8>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002620:	4a48      	ldr	r2, [pc, #288]	; (8002744 <HAL_GPIO_Init+0x2bc>)
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3302      	adds	r3, #2
 8002628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	220f      	movs	r2, #15
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4013      	ands	r3, r2
 8002642:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a40      	ldr	r2, [pc, #256]	; (8002748 <HAL_GPIO_Init+0x2c0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_GPIO_Init+0x1ec>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a3f      	ldr	r2, [pc, #252]	; (800274c <HAL_GPIO_Init+0x2c4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00d      	beq.n	8002670 <HAL_GPIO_Init+0x1e8>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a3e      	ldr	r2, [pc, #248]	; (8002750 <HAL_GPIO_Init+0x2c8>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d007      	beq.n	800266c <HAL_GPIO_Init+0x1e4>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a3d      	ldr	r2, [pc, #244]	; (8002754 <HAL_GPIO_Init+0x2cc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d101      	bne.n	8002668 <HAL_GPIO_Init+0x1e0>
 8002664:	2303      	movs	r3, #3
 8002666:	e006      	b.n	8002676 <HAL_GPIO_Init+0x1ee>
 8002668:	2304      	movs	r3, #4
 800266a:	e004      	b.n	8002676 <HAL_GPIO_Init+0x1ee>
 800266c:	2302      	movs	r3, #2
 800266e:	e002      	b.n	8002676 <HAL_GPIO_Init+0x1ee>
 8002670:	2301      	movs	r3, #1
 8002672:	e000      	b.n	8002676 <HAL_GPIO_Init+0x1ee>
 8002674:	2300      	movs	r3, #0
 8002676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002678:	f002 0203 	and.w	r2, r2, #3
 800267c:	0092      	lsls	r2, r2, #2
 800267e:	4093      	lsls	r3, r2
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002686:	492f      	ldr	r1, [pc, #188]	; (8002744 <HAL_GPIO_Init+0x2bc>)
 8002688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268a:	089b      	lsrs	r3, r3, #2
 800268c:	3302      	adds	r3, #2
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d006      	beq.n	80026ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026a0:	4b2d      	ldr	r3, [pc, #180]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	492c      	ldr	r1, [pc, #176]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	608b      	str	r3, [r1, #8]
 80026ac:	e006      	b.n	80026bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026ae:	4b2a      	ldr	r3, [pc, #168]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	4928      	ldr	r1, [pc, #160]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026c8:	4b23      	ldr	r3, [pc, #140]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	4922      	ldr	r1, [pc, #136]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	60cb      	str	r3, [r1, #12]
 80026d4:	e006      	b.n	80026e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026d6:	4b20      	ldr	r3, [pc, #128]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	43db      	mvns	r3, r3
 80026de:	491e      	ldr	r1, [pc, #120]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026f0:	4b19      	ldr	r3, [pc, #100]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	4918      	ldr	r1, [pc, #96]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	604b      	str	r3, [r1, #4]
 80026fc:	e006      	b.n	800270c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026fe:	4b16      	ldr	r3, [pc, #88]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	43db      	mvns	r3, r3
 8002706:	4914      	ldr	r1, [pc, #80]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 8002708:	4013      	ands	r3, r2
 800270a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d021      	beq.n	800275c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002718:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	490e      	ldr	r1, [pc, #56]	; (8002758 <HAL_GPIO_Init+0x2d0>)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	600b      	str	r3, [r1, #0]
 8002724:	e021      	b.n	800276a <HAL_GPIO_Init+0x2e2>
 8002726:	bf00      	nop
 8002728:	10320000 	.word	0x10320000
 800272c:	10310000 	.word	0x10310000
 8002730:	10220000 	.word	0x10220000
 8002734:	10210000 	.word	0x10210000
 8002738:	10120000 	.word	0x10120000
 800273c:	10110000 	.word	0x10110000
 8002740:	40021000 	.word	0x40021000
 8002744:	40010000 	.word	0x40010000
 8002748:	40010800 	.word	0x40010800
 800274c:	40010c00 	.word	0x40010c00
 8002750:	40011000 	.word	0x40011000
 8002754:	40011400 	.word	0x40011400
 8002758:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800275c:	4b0b      	ldr	r3, [pc, #44]	; (800278c <HAL_GPIO_Init+0x304>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	43db      	mvns	r3, r3
 8002764:	4909      	ldr	r1, [pc, #36]	; (800278c <HAL_GPIO_Init+0x304>)
 8002766:	4013      	ands	r3, r2
 8002768:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	3301      	adds	r3, #1
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	fa22 f303 	lsr.w	r3, r2, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	f47f ae8e 	bne.w	800249c <HAL_GPIO_Init+0x14>
  }
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	372c      	adds	r7, #44	; 0x2c
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr
 800278c:	40010400 	.word	0x40010400

08002790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	887b      	ldrh	r3, [r7, #2]
 80027a2:	4013      	ands	r3, r2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d002      	beq.n	80027ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027a8:	2301      	movs	r3, #1
 80027aa:	73fb      	strb	r3, [r7, #15]
 80027ac:	e001      	b.n	80027b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027ae:	2300      	movs	r3, #0
 80027b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	807b      	strh	r3, [r7, #2]
 80027ca:	4613      	mov	r3, r2
 80027cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027ce:	787b      	ldrb	r3, [r7, #1]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027d4:	887a      	ldrh	r2, [r7, #2]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027da:	e003      	b.n	80027e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027dc:	887b      	ldrh	r3, [r7, #2]
 80027de:	041a      	lsls	r2, r3, #16
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	611a      	str	r2, [r3, #16]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
	...

080027f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e272      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 8087 	beq.w	800291e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002810:	4b92      	ldr	r3, [pc, #584]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 030c 	and.w	r3, r3, #12
 8002818:	2b04      	cmp	r3, #4
 800281a:	d00c      	beq.n	8002836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800281c:	4b8f      	ldr	r3, [pc, #572]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b08      	cmp	r3, #8
 8002826:	d112      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
 8002828:	4b8c      	ldr	r3, [pc, #560]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002834:	d10b      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002836:	4b89      	ldr	r3, [pc, #548]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d06c      	beq.n	800291c <HAL_RCC_OscConfig+0x12c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d168      	bne.n	800291c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e24c      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x76>
 8002858:	4b80      	ldr	r3, [pc, #512]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a7f      	ldr	r2, [pc, #508]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e02e      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0x98>
 800286e:	4b7b      	ldr	r3, [pc, #492]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a7a      	ldr	r2, [pc, #488]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b78      	ldr	r3, [pc, #480]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a77      	ldr	r2, [pc, #476]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e01d      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002890:	d10c      	bne.n	80028ac <HAL_RCC_OscConfig+0xbc>
 8002892:	4b72      	ldr	r3, [pc, #456]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a71      	ldr	r2, [pc, #452]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b6f      	ldr	r3, [pc, #444]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6e      	ldr	r2, [pc, #440]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 80028ac:	4b6b      	ldr	r3, [pc, #428]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a6a      	ldr	r2, [pc, #424]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b68      	ldr	r3, [pc, #416]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a67      	ldr	r2, [pc, #412]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff fcca 	bl	8002264 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff fcc6 	bl	8002264 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	; 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e200      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e6:	4b5d      	ldr	r3, [pc, #372]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0xe4>
 80028f2:	e014      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7ff fcb6 	bl	8002264 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff fcb2 	bl	8002264 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	; 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e1ec      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290e:	4b53      	ldr	r3, [pc, #332]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x10c>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d063      	beq.n	80029f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800292a:	4b4c      	ldr	r3, [pc, #304]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00b      	beq.n	800294e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002936:	4b49      	ldr	r3, [pc, #292]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b08      	cmp	r3, #8
 8002940:	d11c      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
 8002942:	4b46      	ldr	r3, [pc, #280]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d116      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294e:	4b43      	ldr	r3, [pc, #268]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d001      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e1c0      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002966:	4b3d      	ldr	r3, [pc, #244]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4939      	ldr	r1, [pc, #228]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297a:	e03a      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d020      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002984:	4b36      	ldr	r3, [pc, #216]	; (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002986:	2201      	movs	r2, #1
 8002988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7ff fc6b 	bl	8002264 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002992:	f7ff fc67 	bl	8002264 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e1a1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a4:	4b2d      	ldr	r3, [pc, #180]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b0:	4b2a      	ldr	r3, [pc, #168]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4927      	ldr	r1, [pc, #156]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]
 80029c4:	e015      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c6:	4b26      	ldr	r3, [pc, #152]	; (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7ff fc4a 	bl	8002264 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d4:	f7ff fc46 	bl	8002264 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e180      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	4b1d      	ldr	r3, [pc, #116]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d03a      	beq.n	8002a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d019      	beq.n	8002a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a06:	4b17      	ldr	r3, [pc, #92]	; (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7ff fc2a 	bl	8002264 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a14:	f7ff fc26 	bl	8002264 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e160      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a26:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a32:	2001      	movs	r0, #1
 8002a34:	f000 face 	bl	8002fd4 <RCC_Delay>
 8002a38:	e01c      	b.n	8002a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a40:	f7ff fc10 	bl	8002264 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a46:	e00f      	b.n	8002a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a48:	f7ff fc0c 	bl	8002264 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d908      	bls.n	8002a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e146      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002a5a:	bf00      	nop
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	42420000 	.word	0x42420000
 8002a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a68:	4b92      	ldr	r3, [pc, #584]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1e9      	bne.n	8002a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80a6 	beq.w	8002bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a86:	4b8b      	ldr	r3, [pc, #556]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10d      	bne.n	8002aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	4b88      	ldr	r3, [pc, #544]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	4a87      	ldr	r2, [pc, #540]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	61d3      	str	r3, [r2, #28]
 8002a9e:	4b85      	ldr	r3, [pc, #532]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aae:	4b82      	ldr	r3, [pc, #520]	; (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aba:	4b7f      	ldr	r3, [pc, #508]	; (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a7e      	ldr	r2, [pc, #504]	; (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac6:	f7ff fbcd 	bl	8002264 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7ff fbc9 	bl	8002264 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	; 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e103      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b75      	ldr	r3, [pc, #468]	; (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x312>
 8002af4:	4b6f      	ldr	r3, [pc, #444]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	4a6e      	ldr	r2, [pc, #440]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6213      	str	r3, [r2, #32]
 8002b00:	e02d      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x334>
 8002b0a:	4b6a      	ldr	r3, [pc, #424]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	4a69      	ldr	r2, [pc, #420]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	6213      	str	r3, [r2, #32]
 8002b16:	4b67      	ldr	r3, [pc, #412]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4a66      	ldr	r2, [pc, #408]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6213      	str	r3, [r2, #32]
 8002b22:	e01c      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	2b05      	cmp	r3, #5
 8002b2a:	d10c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x356>
 8002b2c:	4b61      	ldr	r3, [pc, #388]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	4a60      	ldr	r2, [pc, #384]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6213      	str	r3, [r2, #32]
 8002b38:	4b5e      	ldr	r3, [pc, #376]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4a5d      	ldr	r2, [pc, #372]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6213      	str	r3, [r2, #32]
 8002b44:	e00b      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b46:	4b5b      	ldr	r3, [pc, #364]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4a5a      	ldr	r2, [pc, #360]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	6213      	str	r3, [r2, #32]
 8002b52:	4b58      	ldr	r3, [pc, #352]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	4a57      	ldr	r2, [pc, #348]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	f023 0304 	bic.w	r3, r3, #4
 8002b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d015      	beq.n	8002b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b66:	f7ff fb7d 	bl	8002264 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	e00a      	b.n	8002b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6e:	f7ff fb79 	bl	8002264 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e0b1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b84:	4b4b      	ldr	r3, [pc, #300]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0ee      	beq.n	8002b6e <HAL_RCC_OscConfig+0x37e>
 8002b90:	e014      	b.n	8002bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b92:	f7ff fb67 	bl	8002264 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7ff fb63 	bl	8002264 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e09b      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb0:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d105      	bne.n	8002bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc2:	4b3c      	ldr	r3, [pc, #240]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	4a3b      	ldr	r2, [pc, #236]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 8087 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd8:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d061      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d146      	bne.n	8002c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b33      	ldr	r3, [pc, #204]	; (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7ff fb37 	bl	8002264 <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfa:	f7ff fb33 	bl	8002264 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e06d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0c:	4b29      	ldr	r3, [pc, #164]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1f0      	bne.n	8002bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c20:	d108      	bne.n	8002c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c22:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	4921      	ldr	r1, [pc, #132]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c34:	4b1f      	ldr	r3, [pc, #124]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a19      	ldr	r1, [r3, #32]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	430b      	orrs	r3, r1
 8002c46:	491b      	ldr	r1, [pc, #108]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c52:	f7ff fb07 	bl	8002264 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7ff fb03 	bl	8002264 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e03d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x46a>
 8002c78:	e035      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c80:	f7ff faf0 	bl	8002264 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7ff faec 	bl	8002264 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e026      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x498>
 8002ca6:	e01e      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e019      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <HAL_RCC_OscConfig+0x500>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d106      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000

08002cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0d0      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d08:	4b6a      	ldr	r3, [pc, #424]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d910      	bls.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d16:	4b67      	ldr	r3, [pc, #412]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f023 0207 	bic.w	r2, r3, #7
 8002d1e:	4965      	ldr	r1, [pc, #404]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b63      	ldr	r3, [pc, #396]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0b8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d020      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d50:	4b59      	ldr	r3, [pc, #356]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a58      	ldr	r2, [pc, #352]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d68:	4b53      	ldr	r3, [pc, #332]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d74:	4b50      	ldr	r3, [pc, #320]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	494d      	ldr	r1, [pc, #308]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d040      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b47      	ldr	r3, [pc, #284]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d115      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e07f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d107      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db2:	4b41      	ldr	r3, [pc, #260]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e073      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc2:	4b3d      	ldr	r3, [pc, #244]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e06b      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd2:	4b39      	ldr	r3, [pc, #228]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f023 0203 	bic.w	r2, r3, #3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4936      	ldr	r1, [pc, #216]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de4:	f7ff fa3e 	bl	8002264 <HAL_GetTick>
 8002de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	e00a      	b.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dec:	f7ff fa3a 	bl	8002264 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e053      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e02:	4b2d      	ldr	r3, [pc, #180]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 020c 	and.w	r2, r3, #12
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d1eb      	bne.n	8002dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e14:	4b27      	ldr	r3, [pc, #156]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d210      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b24      	ldr	r3, [pc, #144]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 0207 	bic.w	r2, r3, #7
 8002e2a:	4922      	ldr	r1, [pc, #136]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e32:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e032      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e50:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4916      	ldr	r1, [pc, #88]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e6e:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	490e      	ldr	r1, [pc, #56]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e82:	f000 f821 	bl	8002ec8 <HAL_RCC_GetSysClockFreq>
 8002e86:	4602      	mov	r2, r0
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	490a      	ldr	r1, [pc, #40]	; (8002ebc <HAL_RCC_ClockConfig+0x1c8>)
 8002e94:	5ccb      	ldrb	r3, [r1, r3]
 8002e96:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9a:	4a09      	ldr	r2, [pc, #36]	; (8002ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff f99c 	bl	80021e0 <HAL_InitTick>

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40022000 	.word	0x40022000
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	080082f8 	.word	0x080082f8
 8002ec0:	2000006c 	.word	0x2000006c
 8002ec4:	20000070 	.word	0x20000070

08002ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_GetSysClockFreq+0x36>
 8002ef6:	e027      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ef8:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002efa:	613b      	str	r3, [r7, #16]
      break;
 8002efc:	e027      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	0c9b      	lsrs	r3, r3, #18
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a17      	ldr	r2, [pc, #92]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d010      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f16:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	0c5b      	lsrs	r3, r3, #17
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	4a11      	ldr	r2, [pc, #68]	; (8002f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f22:	5cd3      	ldrb	r3, [r2, r3]
 8002f24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a0d      	ldr	r2, [pc, #52]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2a:	fb03 f202 	mul.w	r2, r3, r2
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e004      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a0c      	ldr	r2, [pc, #48]	; (8002f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f3c:	fb02 f303 	mul.w	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	613b      	str	r3, [r7, #16]
      break;
 8002f46:	e002      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f48:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f4a:	613b      	str	r3, [r7, #16]
      break;
 8002f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4e:	693b      	ldr	r3, [r7, #16]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	007a1200 	.word	0x007a1200
 8002f64:	08008310 	.word	0x08008310
 8002f68:	08008320 	.word	0x08008320
 8002f6c:	003d0900 	.word	0x003d0900

08002f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f74:	4b02      	ldr	r3, [pc, #8]	; (8002f80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	2000006c 	.word	0x2000006c

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f88:	f7ff fff2 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4903      	ldr	r1, [pc, #12]	; (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	08008308 	.word	0x08008308

08002fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fb0:	f7ff ffde 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	0adb      	lsrs	r3, r3, #11
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4903      	ldr	r1, [pc, #12]	; (8002fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08008308 	.word	0x08008308

08002fd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <RCC_Delay+0x34>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	; (800300c <RCC_Delay+0x38>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	0a5b      	lsrs	r3, r3, #9
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	fb02 f303 	mul.w	r3, r2, r3
 8002fee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ff0:	bf00      	nop
  }
  while (Delay --);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	60fa      	str	r2, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f9      	bne.n	8002ff0 <RCC_Delay+0x1c>
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	2000006c 	.word	0x2000006c
 800300c:	10624dd3 	.word	0x10624dd3

08003010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e076      	b.n	8003110 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	d108      	bne.n	800303c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003032:	d009      	beq.n	8003048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
 800303a:	e005      	b.n	8003048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fe ff02 	bl	8001e6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800307e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030cc:	ea42 0103 	orr.w	r1, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	0c1a      	lsrs	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f002 0204 	and.w	r2, r2, #4
 80030ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	69da      	ldr	r2, [r3, #28]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	603b      	str	r3, [r7, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_SPI_Transmit+0x22>
 8003136:	2302      	movs	r3, #2
 8003138:	e12d      	b.n	8003396 <HAL_SPI_Transmit+0x27e>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003142:	f7ff f88f 	bl	8002264 <HAL_GetTick>
 8003146:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b01      	cmp	r3, #1
 8003156:	d002      	beq.n	800315e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003158:	2302      	movs	r3, #2
 800315a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800315c:	e116      	b.n	800338c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d002      	beq.n	800316a <HAL_SPI_Transmit+0x52>
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d102      	bne.n	8003170 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800316e:	e10d      	b.n	800338c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2203      	movs	r2, #3
 8003174:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	88fa      	ldrh	r2, [r7, #6]
 8003188:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	88fa      	ldrh	r2, [r7, #6]
 800318e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031b6:	d10f      	bne.n	80031d8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e2:	2b40      	cmp	r3, #64	; 0x40
 80031e4:	d007      	beq.n	80031f6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031fe:	d14f      	bne.n	80032a0 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <HAL_SPI_Transmit+0xf6>
 8003208:	8afb      	ldrh	r3, [r7, #22]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d142      	bne.n	8003294 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003212:	881a      	ldrh	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	1c9a      	adds	r2, r3, #2
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003232:	e02f      	b.n	8003294 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b02      	cmp	r3, #2
 8003240:	d112      	bne.n	8003268 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	881a      	ldrh	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	1c9a      	adds	r2, r3, #2
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	86da      	strh	r2, [r3, #54]	; 0x36
 8003266:	e015      	b.n	8003294 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003268:	f7fe fffc 	bl	8002264 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d803      	bhi.n	8003280 <HAL_SPI_Transmit+0x168>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327e:	d102      	bne.n	8003286 <HAL_SPI_Transmit+0x16e>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003292:	e07b      	b.n	800338c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1ca      	bne.n	8003234 <HAL_SPI_Transmit+0x11c>
 800329e:	e050      	b.n	8003342 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d002      	beq.n	80032ae <HAL_SPI_Transmit+0x196>
 80032a8:	8afb      	ldrh	r3, [r7, #22]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d144      	bne.n	8003338 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	330c      	adds	r3, #12
 80032b8:	7812      	ldrb	r2, [r2, #0]
 80032ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c0:	1c5a      	adds	r2, r3, #1
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80032d4:	e030      	b.n	8003338 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d113      	bne.n	800330c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	330c      	adds	r3, #12
 80032ee:	7812      	ldrb	r2, [r2, #0]
 80032f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	1c5a      	adds	r2, r3, #1
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003300:	b29b      	uxth	r3, r3
 8003302:	3b01      	subs	r3, #1
 8003304:	b29a      	uxth	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	86da      	strh	r2, [r3, #54]	; 0x36
 800330a:	e015      	b.n	8003338 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800330c:	f7fe ffaa 	bl	8002264 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	429a      	cmp	r2, r3
 800331a:	d803      	bhi.n	8003324 <HAL_SPI_Transmit+0x20c>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003322:	d102      	bne.n	800332a <HAL_SPI_Transmit+0x212>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003336:	e029      	b.n	800338c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1c9      	bne.n	80032d6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	6839      	ldr	r1, [r7, #0]
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 fbcc 	bl	8003ae4 <SPI_EndRxTxTransaction>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2220      	movs	r2, #32
 8003356:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10a      	bne.n	8003376 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003360:	2300      	movs	r3, #0
 8003362:	613b      	str	r3, [r7, #16]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	77fb      	strb	r3, [r7, #31]
 8003382:	e003      	b.n	800338c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003394:	7ffb      	ldrb	r3, [r7, #31]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3720      	adds	r7, #32
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b088      	sub	sp, #32
 80033a2:	af02      	add	r7, sp, #8
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	60b9      	str	r1, [r7, #8]
 80033a8:	603b      	str	r3, [r7, #0]
 80033aa:	4613      	mov	r3, r2
 80033ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d002      	beq.n	80033c4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80033be:	2302      	movs	r3, #2
 80033c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80033c2:	e0fb      	b.n	80035bc <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033cc:	d112      	bne.n	80033f4 <HAL_SPI_Receive+0x56>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10e      	bne.n	80033f4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2204      	movs	r2, #4
 80033da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033de:	88fa      	ldrh	r2, [r7, #6]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 f8ef 	bl	80035ce <HAL_SPI_TransmitReceive>
 80033f0:	4603      	mov	r3, r0
 80033f2:	e0e8      	b.n	80035c6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d101      	bne.n	8003402 <HAL_SPI_Receive+0x64>
 80033fe:	2302      	movs	r3, #2
 8003400:	e0e1      	b.n	80035c6 <HAL_SPI_Receive+0x228>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800340a:	f7fe ff2b 	bl	8002264 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d002      	beq.n	800341c <HAL_SPI_Receive+0x7e>
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d102      	bne.n	8003422 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003420:	e0cc      	b.n	80035bc <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2204      	movs	r2, #4
 8003426:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	88fa      	ldrh	r2, [r7, #6]
 800343a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	88fa      	ldrh	r2, [r7, #6]
 8003440:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003468:	d10f      	bne.n	800348a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003488:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003494:	2b40      	cmp	r3, #64	; 0x40
 8003496:	d007      	beq.n	80034a8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d16a      	bne.n	8003586 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80034b0:	e032      	b.n	8003518 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d115      	bne.n	80034ec <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f103 020c 	add.w	r2, r3, #12
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034cc:	7812      	ldrb	r2, [r2, #0]
 80034ce:	b2d2      	uxtb	r2, r2
 80034d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034ea:	e015      	b.n	8003518 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ec:	f7fe feba 	bl	8002264 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d803      	bhi.n	8003504 <HAL_SPI_Receive+0x166>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003502:	d102      	bne.n	800350a <HAL_SPI_Receive+0x16c>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003516:	e051      	b.n	80035bc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1c7      	bne.n	80034b2 <HAL_SPI_Receive+0x114>
 8003522:	e035      	b.n	8003590 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b01      	cmp	r3, #1
 8003530:	d113      	bne.n	800355a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353c:	b292      	uxth	r2, r2
 800353e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003544:	1c9a      	adds	r2, r3, #2
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003558:	e015      	b.n	8003586 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800355a:	f7fe fe83 	bl	8002264 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	429a      	cmp	r2, r3
 8003568:	d803      	bhi.n	8003572 <HAL_SPI_Receive+0x1d4>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d102      	bne.n	8003578 <HAL_SPI_Receive+0x1da>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d106      	bne.n	8003586 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003584:	e01a      	b.n	80035bc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1c9      	bne.n	8003524 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	6839      	ldr	r1, [r7, #0]
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 fa53 	bl	8003a40 <SPI_EndRxTransaction>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2220      	movs	r2, #32
 80035a4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	75fb      	strb	r3, [r7, #23]
 80035b2:	e003      	b.n	80035bc <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80035c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b08c      	sub	sp, #48	; 0x30
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	60f8      	str	r0, [r7, #12]
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	607a      	str	r2, [r7, #4]
 80035da:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035dc:	2301      	movs	r3, #1
 80035de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_SPI_TransmitReceive+0x26>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e198      	b.n	8003926 <HAL_SPI_TransmitReceive+0x358>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035fc:	f7fe fe32 	bl	8002264 <HAL_GetTick>
 8003600:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003612:	887b      	ldrh	r3, [r7, #2]
 8003614:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003616:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800361a:	2b01      	cmp	r3, #1
 800361c:	d00f      	beq.n	800363e <HAL_SPI_TransmitReceive+0x70>
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003624:	d107      	bne.n	8003636 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d103      	bne.n	8003636 <HAL_SPI_TransmitReceive+0x68>
 800362e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003632:	2b04      	cmp	r3, #4
 8003634:	d003      	beq.n	800363e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003636:	2302      	movs	r3, #2
 8003638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800363c:	e16d      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_SPI_TransmitReceive+0x82>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_SPI_TransmitReceive+0x82>
 800364a:	887b      	ldrh	r3, [r7, #2]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d103      	bne.n	8003658 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003656:	e160      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b04      	cmp	r3, #4
 8003662:	d003      	beq.n	800366c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2205      	movs	r2, #5
 8003668:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	887a      	ldrh	r2, [r7, #2]
 800367c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	887a      	ldrh	r2, [r7, #2]
 8003682:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	887a      	ldrh	r2, [r7, #2]
 800368e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	887a      	ldrh	r2, [r7, #2]
 8003694:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ac:	2b40      	cmp	r3, #64	; 0x40
 80036ae:	d007      	beq.n	80036c0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036c8:	d17c      	bne.n	80037c4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_SPI_TransmitReceive+0x10a>
 80036d2:	8b7b      	ldrh	r3, [r7, #26]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d16a      	bne.n	80037ae <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036dc:	881a      	ldrh	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e8:	1c9a      	adds	r2, r3, #2
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036fc:	e057      	b.n	80037ae <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b02      	cmp	r3, #2
 800370a:	d11b      	bne.n	8003744 <HAL_SPI_TransmitReceive+0x176>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d016      	beq.n	8003744 <HAL_SPI_TransmitReceive+0x176>
 8003716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003718:	2b01      	cmp	r3, #1
 800371a:	d113      	bne.n	8003744 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003720:	881a      	ldrh	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372c:	1c9a      	adds	r2, r3, #2
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b01      	cmp	r3, #1
 8003750:	d119      	bne.n	8003786 <HAL_SPI_TransmitReceive+0x1b8>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003756:	b29b      	uxth	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d014      	beq.n	8003786 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003766:	b292      	uxth	r2, r2
 8003768:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800376e:	1c9a      	adds	r2, r3, #2
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003778:	b29b      	uxth	r3, r3
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003782:	2301      	movs	r3, #1
 8003784:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003786:	f7fe fd6d 	bl	8002264 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003792:	429a      	cmp	r2, r3
 8003794:	d80b      	bhi.n	80037ae <HAL_SPI_TransmitReceive+0x1e0>
 8003796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800379c:	d007      	beq.n	80037ae <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80037ac:	e0b5      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1a2      	bne.n	80036fe <HAL_SPI_TransmitReceive+0x130>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d19d      	bne.n	80036fe <HAL_SPI_TransmitReceive+0x130>
 80037c2:	e080      	b.n	80038c6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <HAL_SPI_TransmitReceive+0x204>
 80037cc:	8b7b      	ldrh	r3, [r7, #26]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d16f      	bne.n	80038b2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	330c      	adds	r3, #12
 80037dc:	7812      	ldrb	r2, [r2, #0]
 80037de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037f8:	e05b      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b02      	cmp	r3, #2
 8003806:	d11c      	bne.n	8003842 <HAL_SPI_TransmitReceive+0x274>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800380c:	b29b      	uxth	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d017      	beq.n	8003842 <HAL_SPI_TransmitReceive+0x274>
 8003812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d114      	bne.n	8003842 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	330c      	adds	r3, #12
 8003822:	7812      	ldrb	r2, [r2, #0]
 8003824:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b01      	cmp	r3, #1
 800384e:	d119      	bne.n	8003884 <HAL_SPI_TransmitReceive+0x2b6>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d014      	beq.n	8003884 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	1c5a      	adds	r2, r3, #1
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003880:	2301      	movs	r3, #1
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003884:	f7fe fcee 	bl	8002264 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003890:	429a      	cmp	r2, r3
 8003892:	d803      	bhi.n	800389c <HAL_SPI_TransmitReceive+0x2ce>
 8003894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389a:	d102      	bne.n	80038a2 <HAL_SPI_TransmitReceive+0x2d4>
 800389c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d107      	bne.n	80038b2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80038b0:	e033      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d19e      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x22c>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d199      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f90a 	bl	8003ae4 <SPI_EndRxTxTransaction>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d006      	beq.n	80038e4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2220      	movs	r2, #32
 80038e0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80038e2:	e01a      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10a      	bne.n	8003902 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038ec:	2300      	movs	r3, #0
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	617b      	str	r3, [r7, #20]
 8003900:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003910:	e003      	b.n	800391a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003922:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003926:	4618      	mov	r0, r3
 8003928:	3730      	adds	r7, #48	; 0x30
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	4613      	mov	r3, r2
 800393e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003940:	f7fe fc90 	bl	8002264 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	4413      	add	r3, r2
 800394e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003950:	f7fe fc88 	bl	8002264 <HAL_GetTick>
 8003954:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003956:	4b39      	ldr	r3, [pc, #228]	; (8003a3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	015b      	lsls	r3, r3, #5
 800395c:	0d1b      	lsrs	r3, r3, #20
 800395e:	69fa      	ldr	r2, [r7, #28]
 8003960:	fb02 f303 	mul.w	r3, r2, r3
 8003964:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003966:	e054      	b.n	8003a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396e:	d050      	beq.n	8003a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003970:	f7fe fc78 	bl	8002264 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	69fa      	ldr	r2, [r7, #28]
 800397c:	429a      	cmp	r2, r3
 800397e:	d902      	bls.n	8003986 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d13d      	bne.n	8003a02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003994:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800399e:	d111      	bne.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039a8:	d004      	beq.n	80039b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039b2:	d107      	bne.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039cc:	d10f      	bne.n	80039ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e017      	b.n	8003a32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	bf0c      	ite	eq
 8003a22:	2301      	moveq	r3, #1
 8003a24:	2300      	movne	r3, #0
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d19b      	bne.n	8003968 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3720      	adds	r7, #32
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	2000006c 	.word	0x2000006c

08003a40 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a54:	d111      	bne.n	8003a7a <SPI_EndRxTransaction+0x3a>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a5e:	d004      	beq.n	8003a6a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a68:	d107      	bne.n	8003a7a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a78:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a82:	d117      	bne.n	8003ab4 <SPI_EndRxTransaction+0x74>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8c:	d112      	bne.n	8003ab4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2200      	movs	r2, #0
 8003a96:	2101      	movs	r1, #1
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f7ff ff49 	bl	8003930 <SPI_WaitFlagStateUntilTimeout>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d01a      	beq.n	8003ada <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa8:	f043 0220 	orr.w	r2, r3, #32
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e013      	b.n	8003adc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2200      	movs	r2, #0
 8003abc:	2180      	movs	r1, #128	; 0x80
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f7ff ff36 	bl	8003930 <SPI_WaitFlagStateUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d007      	beq.n	8003ada <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ace:	f043 0220 	orr.w	r2, r3, #32
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e000      	b.n	8003adc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af02      	add	r7, sp, #8
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2200      	movs	r2, #0
 8003af8:	2180      	movs	r1, #128	; 0x80
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f7ff ff18 	bl	8003930 <SPI_WaitFlagStateUntilTimeout>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0a:	f043 0220 	orr.w	r2, r3, #32
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e000      	b.n	8003b18 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e041      	b.n	8003bb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fe f9da 	bl	8001f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4610      	mov	r0, r2
 8003b60:	f000 fafc 	bl	800415c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d001      	beq.n	8003bd8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e032      	b.n	8003c3e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a18      	ldr	r2, [pc, #96]	; (8003c48 <HAL_TIM_Base_Start+0x88>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d00e      	beq.n	8003c08 <HAL_TIM_Base_Start+0x48>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf2:	d009      	beq.n	8003c08 <HAL_TIM_Base_Start+0x48>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <HAL_TIM_Base_Start+0x8c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d004      	beq.n	8003c08 <HAL_TIM_Base_Start+0x48>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a13      	ldr	r2, [pc, #76]	; (8003c50 <HAL_TIM_Base_Start+0x90>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d111      	bne.n	8003c2c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0307 	and.w	r3, r3, #7
 8003c12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b06      	cmp	r3, #6
 8003c18:	d010      	beq.n	8003c3c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0201 	orr.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c2a:	e007      	b.n	8003c3c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr
 8003c48:	40012c00 	.word	0x40012c00
 8003c4c:	40000400 	.word	0x40000400
 8003c50:	40000800 	.word	0x40000800

08003c54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e041      	b.n	8003cea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f839 	bl	8003cf2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3304      	adds	r3, #4
 8003c90:	4619      	mov	r1, r3
 8003c92:	4610      	mov	r0, r2
 8003c94:	f000 fa62 	bl	800415c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bc80      	pop	{r7}
 8003d02:	4770      	bx	lr

08003d04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d109      	bne.n	8003d28 <HAL_TIM_PWM_Start+0x24>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	bf14      	ite	ne
 8003d20:	2301      	movne	r3, #1
 8003d22:	2300      	moveq	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	e022      	b.n	8003d6e <HAL_TIM_PWM_Start+0x6a>
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d109      	bne.n	8003d42 <HAL_TIM_PWM_Start+0x3e>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	bf14      	ite	ne
 8003d3a:	2301      	movne	r3, #1
 8003d3c:	2300      	moveq	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	e015      	b.n	8003d6e <HAL_TIM_PWM_Start+0x6a>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b08      	cmp	r3, #8
 8003d46:	d109      	bne.n	8003d5c <HAL_TIM_PWM_Start+0x58>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	bf14      	ite	ne
 8003d54:	2301      	movne	r3, #1
 8003d56:	2300      	moveq	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	e008      	b.n	8003d6e <HAL_TIM_PWM_Start+0x6a>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e05e      	b.n	8003e34 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_PWM_Start+0x82>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d84:	e013      	b.n	8003dae <HAL_TIM_PWM_Start+0xaa>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d104      	bne.n	8003d96 <HAL_TIM_PWM_Start+0x92>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d94:	e00b      	b.n	8003dae <HAL_TIM_PWM_Start+0xaa>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	2b08      	cmp	r3, #8
 8003d9a:	d104      	bne.n	8003da6 <HAL_TIM_PWM_Start+0xa2>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003da4:	e003      	b.n	8003dae <HAL_TIM_PWM_Start+0xaa>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2202      	movs	r2, #2
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2201      	movs	r2, #1
 8003db4:	6839      	ldr	r1, [r7, #0]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 fc50 	bl	800465c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a1e      	ldr	r2, [pc, #120]	; (8003e3c <HAL_TIM_PWM_Start+0x138>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d107      	bne.n	8003dd6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dd4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a18      	ldr	r2, [pc, #96]	; (8003e3c <HAL_TIM_PWM_Start+0x138>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00e      	beq.n	8003dfe <HAL_TIM_PWM_Start+0xfa>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003de8:	d009      	beq.n	8003dfe <HAL_TIM_PWM_Start+0xfa>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a14      	ldr	r2, [pc, #80]	; (8003e40 <HAL_TIM_PWM_Start+0x13c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d004      	beq.n	8003dfe <HAL_TIM_PWM_Start+0xfa>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a12      	ldr	r2, [pc, #72]	; (8003e44 <HAL_TIM_PWM_Start+0x140>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d111      	bne.n	8003e22 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2b06      	cmp	r3, #6
 8003e0e:	d010      	beq.n	8003e32 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e20:	e007      	b.n	8003e32 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0201 	orr.w	r2, r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40012c00 	.word	0x40012c00
 8003e40:	40000400 	.word	0x40000400
 8003e44:	40000800 	.word	0x40000800

08003e48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e0ae      	b.n	8003fc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b0c      	cmp	r3, #12
 8003e72:	f200 809f 	bhi.w	8003fb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e76:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7c:	08003eb1 	.word	0x08003eb1
 8003e80:	08003fb5 	.word	0x08003fb5
 8003e84:	08003fb5 	.word	0x08003fb5
 8003e88:	08003fb5 	.word	0x08003fb5
 8003e8c:	08003ef1 	.word	0x08003ef1
 8003e90:	08003fb5 	.word	0x08003fb5
 8003e94:	08003fb5 	.word	0x08003fb5
 8003e98:	08003fb5 	.word	0x08003fb5
 8003e9c:	08003f33 	.word	0x08003f33
 8003ea0:	08003fb5 	.word	0x08003fb5
 8003ea4:	08003fb5 	.word	0x08003fb5
 8003ea8:	08003fb5 	.word	0x08003fb5
 8003eac:	08003f73 	.word	0x08003f73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68b9      	ldr	r1, [r7, #8]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 f9b2 	bl	8004220 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0208 	orr.w	r2, r2, #8
 8003eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	699a      	ldr	r2, [r3, #24]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0204 	bic.w	r2, r2, #4
 8003eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6999      	ldr	r1, [r3, #24]
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	691a      	ldr	r2, [r3, #16]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	619a      	str	r2, [r3, #24]
      break;
 8003eee:	e064      	b.n	8003fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 f9f8 	bl	80042ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699a      	ldr	r2, [r3, #24]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6999      	ldr	r1, [r3, #24]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	021a      	lsls	r2, r3, #8
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	619a      	str	r2, [r3, #24]
      break;
 8003f30:	e043      	b.n	8003fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fa41 	bl	80043c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0208 	orr.w	r2, r2, #8
 8003f4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0204 	bic.w	r2, r2, #4
 8003f5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	69d9      	ldr	r1, [r3, #28]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	61da      	str	r2, [r3, #28]
      break;
 8003f70:	e023      	b.n	8003fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68b9      	ldr	r1, [r7, #8]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f000 fa8b 	bl	8004494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69da      	ldr	r2, [r3, #28]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	69d9      	ldr	r1, [r3, #28]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	021a      	lsls	r2, r3, #8
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	61da      	str	r2, [r3, #28]
      break;
 8003fb2:	e002      	b.n	8003fba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_TIM_ConfigClockSource+0x1c>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e0b4      	b.n	8004152 <HAL_TIM_ConfigClockSource+0x186>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800400e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004020:	d03e      	beq.n	80040a0 <HAL_TIM_ConfigClockSource+0xd4>
 8004022:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004026:	f200 8087 	bhi.w	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 800402a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800402e:	f000 8086 	beq.w	800413e <HAL_TIM_ConfigClockSource+0x172>
 8004032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004036:	d87f      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004038:	2b70      	cmp	r3, #112	; 0x70
 800403a:	d01a      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0xa6>
 800403c:	2b70      	cmp	r3, #112	; 0x70
 800403e:	d87b      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004040:	2b60      	cmp	r3, #96	; 0x60
 8004042:	d050      	beq.n	80040e6 <HAL_TIM_ConfigClockSource+0x11a>
 8004044:	2b60      	cmp	r3, #96	; 0x60
 8004046:	d877      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004048:	2b50      	cmp	r3, #80	; 0x50
 800404a:	d03c      	beq.n	80040c6 <HAL_TIM_ConfigClockSource+0xfa>
 800404c:	2b50      	cmp	r3, #80	; 0x50
 800404e:	d873      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004050:	2b40      	cmp	r3, #64	; 0x40
 8004052:	d058      	beq.n	8004106 <HAL_TIM_ConfigClockSource+0x13a>
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d86f      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	2b30      	cmp	r3, #48	; 0x30
 800405a:	d064      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0x15a>
 800405c:	2b30      	cmp	r3, #48	; 0x30
 800405e:	d86b      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004060:	2b20      	cmp	r3, #32
 8004062:	d060      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0x15a>
 8004064:	2b20      	cmp	r3, #32
 8004066:	d867      	bhi.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
 8004068:	2b00      	cmp	r3, #0
 800406a:	d05c      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0x15a>
 800406c:	2b10      	cmp	r3, #16
 800406e:	d05a      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0x15a>
 8004070:	e062      	b.n	8004138 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004082:	f000 facc 	bl	800461e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004094:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	609a      	str	r2, [r3, #8]
      break;
 800409e:	e04f      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040b0:	f000 fab5 	bl	800461e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040c2:	609a      	str	r2, [r3, #8]
      break;
 80040c4:	e03c      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040d2:	461a      	mov	r2, r3
 80040d4:	f000 fa2c 	bl	8004530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2150      	movs	r1, #80	; 0x50
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 fa83 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 80040e4:	e02c      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040f2:	461a      	mov	r2, r3
 80040f4:	f000 fa4a 	bl	800458c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2160      	movs	r1, #96	; 0x60
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 fa73 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004104:	e01c      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004112:	461a      	mov	r2, r3
 8004114:	f000 fa0c 	bl	8004530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2140      	movs	r1, #64	; 0x40
 800411e:	4618      	mov	r0, r3
 8004120:	f000 fa63 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004124:	e00c      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4619      	mov	r1, r3
 8004130:	4610      	mov	r0, r2
 8004132:	f000 fa5a 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004136:	e003      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
      break;
 800413c:	e000      	b.n	8004140 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800413e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004150:	7bfb      	ldrb	r3, [r7, #15]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a29      	ldr	r2, [pc, #164]	; (8004214 <TIM_Base_SetConfig+0xb8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d00b      	beq.n	800418c <TIM_Base_SetConfig+0x30>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800417a:	d007      	beq.n	800418c <TIM_Base_SetConfig+0x30>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a26      	ldr	r2, [pc, #152]	; (8004218 <TIM_Base_SetConfig+0xbc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d003      	beq.n	800418c <TIM_Base_SetConfig+0x30>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a25      	ldr	r2, [pc, #148]	; (800421c <TIM_Base_SetConfig+0xc0>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d108      	bne.n	800419e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004192:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	4313      	orrs	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a1c      	ldr	r2, [pc, #112]	; (8004214 <TIM_Base_SetConfig+0xb8>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00b      	beq.n	80041be <TIM_Base_SetConfig+0x62>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041ac:	d007      	beq.n	80041be <TIM_Base_SetConfig+0x62>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a19      	ldr	r2, [pc, #100]	; (8004218 <TIM_Base_SetConfig+0xbc>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d003      	beq.n	80041be <TIM_Base_SetConfig+0x62>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a18      	ldr	r2, [pc, #96]	; (800421c <TIM_Base_SetConfig+0xc0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d108      	bne.n	80041d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a07      	ldr	r2, [pc, #28]	; (8004214 <TIM_Base_SetConfig+0xb8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d103      	bne.n	8004204 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	615a      	str	r2, [r3, #20]
}
 800420a:	bf00      	nop
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr
 8004214:	40012c00 	.word	0x40012c00
 8004218:	40000400 	.word	0x40000400
 800421c:	40000800 	.word	0x40000800

08004220 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	f023 0201 	bic.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0303 	bic.w	r3, r3, #3
 8004256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	4313      	orrs	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f023 0302 	bic.w	r3, r3, #2
 8004268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	4313      	orrs	r3, r2
 8004272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a1c      	ldr	r2, [pc, #112]	; (80042e8 <TIM_OC1_SetConfig+0xc8>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d10c      	bne.n	8004296 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f023 0308 	bic.w	r3, r3, #8
 8004282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	4313      	orrs	r3, r2
 800428c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f023 0304 	bic.w	r3, r3, #4
 8004294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a13      	ldr	r2, [pc, #76]	; (80042e8 <TIM_OC1_SetConfig+0xc8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d111      	bne.n	80042c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	621a      	str	r2, [r3, #32]
}
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40012c00 	.word	0x40012c00

080042ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	f023 0210 	bic.w	r2, r3, #16
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800431a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004322:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	021b      	lsls	r3, r3, #8
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4313      	orrs	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f023 0320 	bic.w	r3, r3, #32
 8004336:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	011b      	lsls	r3, r3, #4
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	4313      	orrs	r3, r2
 8004342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a1d      	ldr	r2, [pc, #116]	; (80043bc <TIM_OC2_SetConfig+0xd0>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d10d      	bne.n	8004368 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004366:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a14      	ldr	r2, [pc, #80]	; (80043bc <TIM_OC2_SetConfig+0xd0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d113      	bne.n	8004398 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800437e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4313      	orrs	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bc80      	pop	{r7}
 80043ba:	4770      	bx	lr
 80043bc:	40012c00 	.word	0x40012c00

080043c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f023 0303 	bic.w	r3, r3, #3
 80043f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004408:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	4313      	orrs	r3, r2
 8004414:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a1d      	ldr	r2, [pc, #116]	; (8004490 <TIM_OC3_SetConfig+0xd0>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d10d      	bne.n	800443a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004424:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	021b      	lsls	r3, r3, #8
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a14      	ldr	r2, [pc, #80]	; (8004490 <TIM_OC3_SetConfig+0xd0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d113      	bne.n	800446a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	621a      	str	r2, [r3, #32]
}
 8004484:	bf00      	nop
 8004486:	371c      	adds	r7, #28
 8004488:	46bd      	mov	sp, r7
 800448a:	bc80      	pop	{r7}
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40012c00 	.word	0x40012c00

08004494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	031b      	lsls	r3, r3, #12
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a0f      	ldr	r2, [pc, #60]	; (800452c <TIM_OC4_SetConfig+0x98>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d109      	bne.n	8004508 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	019b      	lsls	r3, r3, #6
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	4313      	orrs	r3, r2
 8004506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	621a      	str	r2, [r3, #32]
}
 8004522:	bf00      	nop
 8004524:	371c      	adds	r7, #28
 8004526:	46bd      	mov	sp, r7
 8004528:	bc80      	pop	{r7}
 800452a:	4770      	bx	lr
 800452c:	40012c00 	.word	0x40012c00

08004530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004530:	b480      	push	{r7}
 8004532:	b087      	sub	sp, #28
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	f023 0201 	bic.w	r2, r3, #1
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800455a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f023 030a 	bic.w	r3, r3, #10
 800456c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4313      	orrs	r3, r2
 8004574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	621a      	str	r2, [r3, #32]
}
 8004582:	bf00      	nop
 8004584:	371c      	adds	r7, #28
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr

0800458c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f023 0210 	bic.w	r2, r3, #16
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	031b      	lsls	r3, r3, #12
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	621a      	str	r2, [r3, #32]
}
 80045e0:	bf00      	nop
 80045e2:	371c      	adds	r7, #28
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bc80      	pop	{r7}
 80045e8:	4770      	bx	lr

080045ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b085      	sub	sp, #20
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
 80045f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004600:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4313      	orrs	r3, r2
 8004608:	f043 0307 	orr.w	r3, r3, #7
 800460c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	609a      	str	r2, [r3, #8]
}
 8004614:	bf00      	nop
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr

0800461e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800461e:	b480      	push	{r7}
 8004620:	b087      	sub	sp, #28
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
 800462a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004638:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	021a      	lsls	r2, r3, #8
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	431a      	orrs	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4313      	orrs	r3, r2
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	609a      	str	r2, [r3, #8]
}
 8004652:	bf00      	nop
 8004654:	371c      	adds	r7, #28
 8004656:	46bd      	mov	sp, r7
 8004658:	bc80      	pop	{r7}
 800465a:	4770      	bx	lr

0800465c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 031f 	and.w	r3, r3, #31
 800466e:	2201      	movs	r2, #1
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6a1a      	ldr	r2, [r3, #32]
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	43db      	mvns	r3, r3
 800467e:	401a      	ands	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6a1a      	ldr	r2, [r3, #32]
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f003 031f 	and.w	r3, r3, #31
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	fa01 f303 	lsl.w	r3, r1, r3
 8004694:	431a      	orrs	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	621a      	str	r2, [r3, #32]
}
 800469a:	bf00      	nop
 800469c:	371c      	adds	r7, #28
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e046      	b.n	800474a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a16      	ldr	r2, [pc, #88]	; (8004754 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d00e      	beq.n	800471e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004708:	d009      	beq.n	800471e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a12      	ldr	r2, [pc, #72]	; (8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d004      	beq.n	800471e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a10      	ldr	r2, [pc, #64]	; (800475c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d10c      	bne.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004724:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	4313      	orrs	r3, r2
 800472e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3714      	adds	r7, #20
 800474e:	46bd      	mov	sp, r7
 8004750:	bc80      	pop	{r7}
 8004752:	4770      	bx	lr
 8004754:	40012c00 	.word	0x40012c00
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800

08004760 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004778:	2302      	movs	r3, #2
 800477a:	e03d      	b.n	80047f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	4313      	orrs	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr

08004802 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b082      	sub	sp, #8
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e042      	b.n	800489a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b00      	cmp	r3, #0
 800481e:	d106      	bne.n	800482e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f7fd fbe1 	bl	8001ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2224      	movs	r2, #36	; 0x24
 8004832:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004844:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fa0c 	bl	8004c64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	691a      	ldr	r2, [r3, #16]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800485a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695a      	ldr	r2, [r3, #20]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800486a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800487a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2220      	movs	r2, #32
 800488e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b08a      	sub	sp, #40	; 0x28
 80048a6:	af02      	add	r7, sp, #8
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	4613      	mov	r3, r2
 80048b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b20      	cmp	r3, #32
 80048c0:	d16d      	bne.n	800499e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <HAL_UART_Transmit+0x2c>
 80048c8:	88fb      	ldrh	r3, [r7, #6]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e066      	b.n	80049a0 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2221      	movs	r2, #33	; 0x21
 80048dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048e0:	f7fd fcc0 	bl	8002264 <HAL_GetTick>
 80048e4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	88fa      	ldrh	r2, [r7, #6]
 80048ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	88fa      	ldrh	r2, [r7, #6]
 80048f0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fa:	d108      	bne.n	800490e <HAL_UART_Transmit+0x6c>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d104      	bne.n	800490e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004904:	2300      	movs	r3, #0
 8004906:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	61bb      	str	r3, [r7, #24]
 800490c:	e003      	b.n	8004916 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004912:	2300      	movs	r3, #0
 8004914:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004916:	e02a      	b.n	800496e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	2200      	movs	r2, #0
 8004920:	2180      	movs	r1, #128	; 0x80
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 f8f7 	bl	8004b16 <UART_WaitOnFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e036      	b.n	80049a0 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10b      	bne.n	8004950 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	881b      	ldrh	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004946:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	3302      	adds	r3, #2
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	e007      	b.n	8004960 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	781a      	ldrb	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	3301      	adds	r3, #1
 800495e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004964:	b29b      	uxth	r3, r3
 8004966:	3b01      	subs	r3, #1
 8004968:	b29a      	uxth	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1cf      	bne.n	8004918 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	2200      	movs	r2, #0
 8004980:	2140      	movs	r1, #64	; 0x40
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f8c7 	bl	8004b16 <UART_WaitOnFlagUntilTimeout>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e006      	b.n	80049a0 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800499a:	2300      	movs	r3, #0
 800499c:	e000      	b.n	80049a0 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800499e:	2302      	movs	r3, #2
  }
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3720      	adds	r7, #32
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b08a      	sub	sp, #40	; 0x28
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	603b      	str	r3, [r7, #0]
 80049b4:	4613      	mov	r3, r2
 80049b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d17c      	bne.n	8004ac2 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_UART_Receive+0x2c>
 80049ce:	88fb      	ldrh	r3, [r7, #6]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e075      	b.n	8004ac4 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2222      	movs	r2, #34	; 0x22
 80049e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049ec:	f7fd fc3a 	bl	8002264 <HAL_GetTick>
 80049f0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	88fa      	ldrh	r2, [r7, #6]
 80049f6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	88fa      	ldrh	r2, [r7, #6]
 80049fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a06:	d108      	bne.n	8004a1a <HAL_UART_Receive+0x72>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d104      	bne.n	8004a1a <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	61bb      	str	r3, [r7, #24]
 8004a18:	e003      	b.n	8004a22 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004a22:	e043      	b.n	8004aac <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2120      	movs	r1, #32
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 f871 	bl	8004b16 <UART_WaitOnFlagUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e042      	b.n	8004ac4 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10c      	bne.n	8004a5e <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	3302      	adds	r3, #2
 8004a5a:	61bb      	str	r3, [r7, #24]
 8004a5c:	e01f      	b.n	8004a9e <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a66:	d007      	beq.n	8004a78 <HAL_UART_Receive+0xd0>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10a      	bne.n	8004a86 <HAL_UART_Receive+0xde>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	701a      	strb	r2, [r3, #0]
 8004a84:	e008      	b.n	8004a98 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a92:	b2da      	uxtb	r2, r3
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1b6      	bne.n	8004a24 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	e000      	b.n	8004ac4 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ac2:	2302      	movs	r3, #2
  }
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3720      	adds	r7, #32
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b20      	cmp	r3, #32
 8004ae4:	d112      	bne.n	8004b0c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d002      	beq.n	8004af2 <HAL_UART_Receive_IT+0x26>
 8004aec:	88fb      	ldrh	r3, [r7, #6]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e00b      	b.n	8004b0e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	461a      	mov	r2, r3
 8004b00:	68b9      	ldr	r1, [r7, #8]
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f875 	bl	8004bf2 <UART_Start_Receive_IT>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	e000      	b.n	8004b0e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004b0c:	2302      	movs	r3, #2
  }
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b090      	sub	sp, #64	; 0x40
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	603b      	str	r3, [r7, #0]
 8004b22:	4613      	mov	r3, r2
 8004b24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b26:	e050      	b.n	8004bca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2e:	d04c      	beq.n	8004bca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d007      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b36:	f7fd fb95 	bl	8002264 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d241      	bcs.n	8004bca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	330c      	adds	r3, #12
 8004b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b50:	e853 3f00 	ldrex	r3, [r3]
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b58:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	330c      	adds	r3, #12
 8004b64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b66:	637a      	str	r2, [r7, #52]	; 0x34
 8004b68:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b6e:	e841 2300 	strex	r3, r2, [r1]
 8004b72:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1e5      	bne.n	8004b46 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3314      	adds	r3, #20
 8004b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	e853 3f00 	ldrex	r3, [r3]
 8004b88:	613b      	str	r3, [r7, #16]
   return(result);
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3314      	adds	r3, #20
 8004b98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b9a:	623a      	str	r2, [r7, #32]
 8004b9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9e:	69f9      	ldr	r1, [r7, #28]
 8004ba0:	6a3a      	ldr	r2, [r7, #32]
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e5      	bne.n	8004b7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e00f      	b.n	8004bea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	bf0c      	ite	eq
 8004bda:	2301      	moveq	r3, #1
 8004bdc:	2300      	movne	r3, #0
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	461a      	mov	r2, r3
 8004be2:	79fb      	ldrb	r3, [r7, #7]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d09f      	beq.n	8004b28 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3740      	adds	r7, #64	; 0x40
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	60f8      	str	r0, [r7, #12]
 8004bfa:	60b9      	str	r1, [r7, #8]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	88fa      	ldrh	r2, [r7, #6]
 8004c0a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	88fa      	ldrh	r2, [r7, #6]
 8004c10:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2222      	movs	r2, #34	; 0x22
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c36:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695a      	ldr	r2, [r3, #20]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0220 	orr.w	r2, r2, #32
 8004c56:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bc80      	pop	{r7}
 8004c62:	4770      	bx	lr

08004c64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c9e:	f023 030c 	bic.w	r3, r3, #12
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699a      	ldr	r2, [r3, #24]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a2c      	ldr	r2, [pc, #176]	; (8004d78 <UART_SetConfig+0x114>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d103      	bne.n	8004cd4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ccc:	f7fe f96e 	bl	8002fac <HAL_RCC_GetPCLK2Freq>
 8004cd0:	60f8      	str	r0, [r7, #12]
 8004cd2:	e002      	b.n	8004cda <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004cd4:	f7fe f956 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004cd8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4413      	add	r3, r2
 8004ce2:	009a      	lsls	r2, r3, #2
 8004ce4:	441a      	add	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf0:	4a22      	ldr	r2, [pc, #136]	; (8004d7c <UART_SetConfig+0x118>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	095b      	lsrs	r3, r3, #5
 8004cf8:	0119      	lsls	r1, r3, #4
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	009a      	lsls	r2, r3, #2
 8004d04:	441a      	add	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d10:	4b1a      	ldr	r3, [pc, #104]	; (8004d7c <UART_SetConfig+0x118>)
 8004d12:	fba3 0302 	umull	r0, r3, r3, r2
 8004d16:	095b      	lsrs	r3, r3, #5
 8004d18:	2064      	movs	r0, #100	; 0x64
 8004d1a:	fb00 f303 	mul.w	r3, r0, r3
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	3332      	adds	r3, #50	; 0x32
 8004d24:	4a15      	ldr	r2, [pc, #84]	; (8004d7c <UART_SetConfig+0x118>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d30:	4419      	add	r1, r3
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4613      	mov	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	009a      	lsls	r2, r3, #2
 8004d3c:	441a      	add	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d48:	4b0c      	ldr	r3, [pc, #48]	; (8004d7c <UART_SetConfig+0x118>)
 8004d4a:	fba3 0302 	umull	r0, r3, r3, r2
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	2064      	movs	r0, #100	; 0x64
 8004d52:	fb00 f303 	mul.w	r3, r0, r3
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	3332      	adds	r3, #50	; 0x32
 8004d5c:	4a07      	ldr	r2, [pc, #28]	; (8004d7c <UART_SetConfig+0x118>)
 8004d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	f003 020f 	and.w	r2, r3, #15
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	440a      	add	r2, r1
 8004d6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d70:	bf00      	nop
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40013800 	.word	0x40013800
 8004d7c:	51eb851f 	.word	0x51eb851f

08004d80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	4603      	mov	r3, r0
 8004d88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d92:	2b84      	cmp	r3, #132	; 0x84
 8004d94:	d005      	beq.n	8004da2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	3303      	adds	r3, #3
 8004da0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bc80      	pop	{r7}
 8004dac:	4770      	bx	lr

08004dae <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db4:	f3ef 8305 	mrs	r3, IPSR
 8004db8:	607b      	str	r3, [r7, #4]
  return(result);
 8004dba:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	bf14      	ite	ne
 8004dc0:	2301      	movne	r3, #1
 8004dc2:	2300      	moveq	r3, #0
 8004dc4:	b2db      	uxtb	r3, r3
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bc80      	pop	{r7}
 8004dce:	4770      	bx	lr

08004dd0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004dd4:	f001 fbd0 	bl	8006578 <vTaskStartScheduler>
  
  return osOK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004dde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004de0:	b089      	sub	sp, #36	; 0x24
 8004de2:	af04      	add	r7, sp, #16
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d020      	beq.n	8004e32 <osThreadCreate+0x54>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d01c      	beq.n	8004e32 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685c      	ldr	r4, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691e      	ldr	r6, [r3, #16]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff ffb8 	bl	8004d80 <makeFreeRtosPriority>
 8004e10:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004e1a:	9202      	str	r2, [sp, #8]
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	9100      	str	r1, [sp, #0]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	4632      	mov	r2, r6
 8004e24:	4629      	mov	r1, r5
 8004e26:	4620      	mov	r0, r4
 8004e28:	f001 f958 	bl	80060dc <xTaskCreateStatic>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	e01c      	b.n	8004e6c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685c      	ldr	r4, [r3, #4]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004e3e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff ff9a 	bl	8004d80 <makeFreeRtosPriority>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	f107 030c 	add.w	r3, r7, #12
 8004e52:	9301      	str	r3, [sp, #4]
 8004e54:	9200      	str	r2, [sp, #0]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	4632      	mov	r2, r6
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f001 f999 	bl	8006194 <xTaskCreate>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d001      	beq.n	8004e6c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e000      	b.n	8004e6e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e76 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b082      	sub	sp, #8
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f001 fab6 	bl	80063f0 <vTaskDelete>
  return osOK;
 8004e84:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <osDelay+0x16>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	e000      	b.n	8004ea6 <osDelay+0x18>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f001 fb32 	bl	8006510 <vTaskDelay>
  
  return osOK;
 8004eac:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
	...

08004eb8 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af02      	add	r7, sp, #8
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d013      	beq.n	8004ef6 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8004ece:	7afb      	ldrb	r3, [r7, #11]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d101      	bne.n	8004ed8 <osTimerCreate+0x20>
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	e000      	b.n	8004eda <osTimerCreate+0x22>
 8004ed8:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8004ee2:	9201      	str	r2, [sp, #4]
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	460a      	mov	r2, r1
 8004eea:	2101      	movs	r1, #1
 8004eec:	480b      	ldr	r0, [pc, #44]	; (8004f1c <osTimerCreate+0x64>)
 8004eee:	f002 fa36 	bl	800735e <xTimerCreateStatic>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	e00e      	b.n	8004f14 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8004ef6:	7afb      	ldrb	r3, [r7, #11]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <osTimerCreate+0x48>
 8004efc:	2201      	movs	r2, #1
 8004efe:	e000      	b.n	8004f02 <osTimerCreate+0x4a>
 8004f00:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4803      	ldr	r0, [pc, #12]	; (8004f1c <osTimerCreate+0x64>)
 8004f0e:	f002 fa05 	bl	800731c <xTimerCreate>
 8004f12:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	080082dc 	.word	0x080082dc

08004f20 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00f      	beq.n	8004f52 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d10a      	bne.n	8004f4e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2203      	movs	r2, #3
 8004f3e:	9200      	str	r2, [sp, #0]
 8004f40:	2200      	movs	r2, #0
 8004f42:	2100      	movs	r1, #0
 8004f44:	2001      	movs	r0, #1
 8004f46:	f000 f9e1 	bl	800530c <xQueueGenericCreateStatic>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	e016      	b.n	8004f7c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e014      	b.n	8004f7c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d110      	bne.n	8004f7a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8004f58:	2203      	movs	r2, #3
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	2001      	movs	r0, #1
 8004f5e:	f000 fa4c 	bl	80053fa <xQueueGenericCreate>
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <osSemaphoreCreate+0x56>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2100      	movs	r1, #0
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fa9f 	bl	80054b4 <xQueueGenericSend>
      return sema;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	e000      	b.n	8004f7c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8004f7a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	e03a      	b.n	8005012 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa6:	d103      	bne.n	8004fb0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8004fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	e009      	b.n	8004fc4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d006      	beq.n	8004fc4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <osSemaphoreWait+0x40>
      ticks = 1;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004fc4:	f7ff fef3 	bl	8004dae <inHandlerMode>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d017      	beq.n	8004ffe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8004fce:	f107 0308 	add.w	r3, r7, #8
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	2100      	movs	r1, #0
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fe7c 	bl	8005cd4 <xQueueReceiveFromISR>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d001      	beq.n	8004fe6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8004fe2:	23ff      	movs	r3, #255	; 0xff
 8004fe4:	e015      	b.n	8005012 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d011      	beq.n	8005010 <osSemaphoreWait+0x8c>
 8004fec:	4b0b      	ldr	r3, [pc, #44]	; (800501c <osSemaphoreWait+0x98>)
 8004fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	e008      	b.n	8005010 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8004ffe:	68f9      	ldr	r1, [r7, #12]
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 fd5b 	bl	8005abc <xQueueSemaphoreTake>
 8005006:	4603      	mov	r3, r0
 8005008:	2b01      	cmp	r3, #1
 800500a:	d001      	beq.n	8005010 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800500c:	23ff      	movs	r3, #255	; 0xff
 800500e:	e000      	b.n	8005012 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	e000ed04 	.word	0xe000ed04

08005020 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800502c:	2300      	movs	r3, #0
 800502e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005030:	f7ff febd 	bl	8004dae <inHandlerMode>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d016      	beq.n	8005068 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800503a:	f107 0308 	add.w	r3, r7, #8
 800503e:	4619      	mov	r1, r3
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fbcd 	bl	80057e0 <xQueueGiveFromISR>
 8005046:	4603      	mov	r3, r0
 8005048:	2b01      	cmp	r3, #1
 800504a:	d001      	beq.n	8005050 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800504c:	23ff      	movs	r3, #255	; 0xff
 800504e:	e017      	b.n	8005080 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d013      	beq.n	800507e <osSemaphoreRelease+0x5e>
 8005056:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <osSemaphoreRelease+0x68>)
 8005058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	e00a      	b.n	800507e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005068:	2300      	movs	r3, #0
 800506a:	2200      	movs	r2, #0
 800506c:	2100      	movs	r1, #0
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fa20 	bl	80054b4 <xQueueGenericSend>
 8005074:	4603      	mov	r3, r0
 8005076:	2b01      	cmp	r3, #1
 8005078:	d001      	beq.n	800507e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800507a:	23ff      	movs	r3, #255	; 0xff
 800507c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800507e:	68fb      	ldr	r3, [r7, #12]
}
 8005080:	4618      	mov	r0, r3
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	e000ed04 	.word	0xe000ed04

0800508c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800508c:	b590      	push	{r4, r7, lr}
 800508e:	b085      	sub	sp, #20
 8005090:	af02      	add	r7, sp, #8
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d011      	beq.n	80050c2 <osMessageCreate+0x36>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00d      	beq.n	80050c2 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6859      	ldr	r1, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	2400      	movs	r4, #0
 80050b8:	9400      	str	r4, [sp, #0]
 80050ba:	f000 f927 	bl	800530c <xQueueGenericCreateStatic>
 80050be:	4603      	mov	r3, r0
 80050c0:	e008      	b.n	80050d4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	4619      	mov	r1, r3
 80050ce:	f000 f994 	bl	80053fa <xQueueGenericCreate>
 80050d2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd90      	pop	{r4, r7, pc}

080050dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f103 0208 	add.w	r2, r3, #8
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f04f 32ff 	mov.w	r2, #4294967295
 80050f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f103 0208 	add.w	r2, r3, #8
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f103 0208 	add.w	r2, r3, #8
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr

0800511a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr

08005132 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	683a      	ldr	r2, [r7, #0]
 800515c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
}
 800516e:	bf00      	nop
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr

08005178 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518e:	d103      	bne.n	8005198 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	60fb      	str	r3, [r7, #12]
 8005196:	e00c      	b.n	80051b2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	3308      	adds	r3, #8
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	e002      	b.n	80051a6 <vListInsert+0x2e>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d2f6      	bcs.n	80051a0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	1c5a      	adds	r2, r3, #1
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	601a      	str	r2, [r3, #0]
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr

080051e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6892      	ldr	r2, [r2, #8]
 80051fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6852      	ldr	r2, [r2, #4]
 8005208:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	429a      	cmp	r2, r3
 8005212:	d103      	bne.n	800521c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	1e5a      	subs	r2, r3, #1
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
	...

0800523c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10a      	bne.n	8005266 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005254:	f383 8811 	msr	BASEPRI, r3
 8005258:	f3bf 8f6f 	isb	sy
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005262:	bf00      	nop
 8005264:	e7fe      	b.n	8005264 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005266:	f002 fc89 	bl	8007b7c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005272:	68f9      	ldr	r1, [r7, #12]
 8005274:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005276:	fb01 f303 	mul.w	r3, r1, r3
 800527a:	441a      	add	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005296:	3b01      	subs	r3, #1
 8005298:	68f9      	ldr	r1, [r7, #12]
 800529a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800529c:	fb01 f303 	mul.w	r3, r1, r3
 80052a0:	441a      	add	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	22ff      	movs	r2, #255	; 0xff
 80052aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	22ff      	movs	r2, #255	; 0xff
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d114      	bne.n	80052e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d01a      	beq.n	80052fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	3310      	adds	r3, #16
 80052c8:	4618      	mov	r0, r3
 80052ca:	f001 fbdb 	bl	8006a84 <xTaskRemoveFromEventList>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d012      	beq.n	80052fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80052d4:	4b0c      	ldr	r3, [pc, #48]	; (8005308 <xQueueGenericReset+0xcc>)
 80052d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	e009      	b.n	80052fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	3310      	adds	r3, #16
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff fef6 	bl	80050dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3324      	adds	r3, #36	; 0x24
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff fef1 	bl	80050dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80052fa:	f002 fc6f 	bl	8007bdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80052fe:	2301      	movs	r3, #1
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	e000ed04 	.word	0xe000ed04

0800530c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800530c:	b580      	push	{r7, lr}
 800530e:	b08e      	sub	sp, #56	; 0x38
 8005310:	af02      	add	r7, sp, #8
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
 8005318:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10a      	bne.n	8005336 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005324:	f383 8811 	msr	BASEPRI, r3
 8005328:	f3bf 8f6f 	isb	sy
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005332:	bf00      	nop
 8005334:	e7fe      	b.n	8005334 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10a      	bne.n	8005352 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800534e:	bf00      	nop
 8005350:	e7fe      	b.n	8005350 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <xQueueGenericCreateStatic+0x52>
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <xQueueGenericCreateStatic+0x56>
 800535e:	2301      	movs	r3, #1
 8005360:	e000      	b.n	8005364 <xQueueGenericCreateStatic+0x58>
 8005362:	2300      	movs	r3, #0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d10a      	bne.n	800537e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800536c:	f383 8811 	msr	BASEPRI, r3
 8005370:	f3bf 8f6f 	isb	sy
 8005374:	f3bf 8f4f 	dsb	sy
 8005378:	623b      	str	r3, [r7, #32]
}
 800537a:	bf00      	nop
 800537c:	e7fe      	b.n	800537c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d102      	bne.n	800538a <xQueueGenericCreateStatic+0x7e>
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <xQueueGenericCreateStatic+0x82>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <xQueueGenericCreateStatic+0x84>
 800538e:	2300      	movs	r3, #0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10a      	bne.n	80053aa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	61fb      	str	r3, [r7, #28]
}
 80053a6:	bf00      	nop
 80053a8:	e7fe      	b.n	80053a8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80053aa:	2348      	movs	r3, #72	; 0x48
 80053ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2b48      	cmp	r3, #72	; 0x48
 80053b2:	d00a      	beq.n	80053ca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80053b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	61bb      	str	r3, [r7, #24]
}
 80053c6:	bf00      	nop
 80053c8:	e7fe      	b.n	80053c8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80053ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00d      	beq.n	80053f0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80053d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053dc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80053e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	4613      	mov	r3, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 f843 	bl	8005476 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80053f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3730      	adds	r7, #48	; 0x30
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b08a      	sub	sp, #40	; 0x28
 80053fe:	af02      	add	r7, sp, #8
 8005400:	60f8      	str	r0, [r7, #12]
 8005402:	60b9      	str	r1, [r7, #8]
 8005404:	4613      	mov	r3, r2
 8005406:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10a      	bne.n	8005424 <xQueueGenericCreate+0x2a>
	__asm volatile
 800540e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005412:	f383 8811 	msr	BASEPRI, r3
 8005416:	f3bf 8f6f 	isb	sy
 800541a:	f3bf 8f4f 	dsb	sy
 800541e:	613b      	str	r3, [r7, #16]
}
 8005420:	bf00      	nop
 8005422:	e7fe      	b.n	8005422 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d102      	bne.n	8005430 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
 800542e:	e004      	b.n	800543a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	fb02 f303 	mul.w	r3, r2, r3
 8005438:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	3348      	adds	r3, #72	; 0x48
 800543e:	4618      	mov	r0, r3
 8005440:	f002 fc9c 	bl	8007d7c <pvPortMalloc>
 8005444:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00f      	beq.n	800546c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	3348      	adds	r3, #72	; 0x48
 8005450:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800545a:	79fa      	ldrb	r2, [r7, #7]
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	4613      	mov	r3, r2
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f805 	bl	8005476 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800546c:	69bb      	ldr	r3, [r7, #24]
	}
 800546e:	4618      	mov	r0, r3
 8005470:	3720      	adds	r7, #32
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	60f8      	str	r0, [r7, #12]
 800547e:	60b9      	str	r1, [r7, #8]
 8005480:	607a      	str	r2, [r7, #4]
 8005482:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d103      	bne.n	8005492 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	e002      	b.n	8005498 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80054a4:	2101      	movs	r1, #1
 80054a6:	69b8      	ldr	r0, [r7, #24]
 80054a8:	f7ff fec8 	bl	800523c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08e      	sub	sp, #56	; 0x38
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
 80054c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80054c2:	2300      	movs	r3, #0
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10a      	bne.n	80054e6 <xQueueGenericSend+0x32>
	__asm volatile
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80054e2:	bf00      	nop
 80054e4:	e7fe      	b.n	80054e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d103      	bne.n	80054f4 <xQueueGenericSend+0x40>
 80054ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <xQueueGenericSend+0x44>
 80054f4:	2301      	movs	r3, #1
 80054f6:	e000      	b.n	80054fa <xQueueGenericSend+0x46>
 80054f8:	2300      	movs	r3, #0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d10a      	bne.n	8005514 <xQueueGenericSend+0x60>
	__asm volatile
 80054fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005502:	f383 8811 	msr	BASEPRI, r3
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005510:	bf00      	nop
 8005512:	e7fe      	b.n	8005512 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2b02      	cmp	r3, #2
 8005518:	d103      	bne.n	8005522 <xQueueGenericSend+0x6e>
 800551a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800551c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <xQueueGenericSend+0x72>
 8005522:	2301      	movs	r3, #1
 8005524:	e000      	b.n	8005528 <xQueueGenericSend+0x74>
 8005526:	2300      	movs	r3, #0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10a      	bne.n	8005542 <xQueueGenericSend+0x8e>
	__asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	623b      	str	r3, [r7, #32]
}
 800553e:	bf00      	nop
 8005540:	e7fe      	b.n	8005540 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005542:	f001 fc5f 	bl	8006e04 <xTaskGetSchedulerState>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <xQueueGenericSend+0x9e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <xQueueGenericSend+0xa2>
 8005552:	2301      	movs	r3, #1
 8005554:	e000      	b.n	8005558 <xQueueGenericSend+0xa4>
 8005556:	2300      	movs	r3, #0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10a      	bne.n	8005572 <xQueueGenericSend+0xbe>
	__asm volatile
 800555c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005560:	f383 8811 	msr	BASEPRI, r3
 8005564:	f3bf 8f6f 	isb	sy
 8005568:	f3bf 8f4f 	dsb	sy
 800556c:	61fb      	str	r3, [r7, #28]
}
 800556e:	bf00      	nop
 8005570:	e7fe      	b.n	8005570 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005572:	f002 fb03 	bl	8007b7c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800557e:	429a      	cmp	r2, r3
 8005580:	d302      	bcc.n	8005588 <xQueueGenericSend+0xd4>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b02      	cmp	r3, #2
 8005586:	d129      	bne.n	80055dc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	68b9      	ldr	r1, [r7, #8]
 800558c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800558e:	f000 fc38 	bl	8005e02 <prvCopyDataToQueue>
 8005592:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005598:	2b00      	cmp	r3, #0
 800559a:	d010      	beq.n	80055be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800559c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559e:	3324      	adds	r3, #36	; 0x24
 80055a0:	4618      	mov	r0, r3
 80055a2:	f001 fa6f 	bl	8006a84 <xTaskRemoveFromEventList>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d013      	beq.n	80055d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80055ac:	4b3f      	ldr	r3, [pc, #252]	; (80056ac <xQueueGenericSend+0x1f8>)
 80055ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	e00a      	b.n	80055d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d007      	beq.n	80055d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80055c4:	4b39      	ldr	r3, [pc, #228]	; (80056ac <xQueueGenericSend+0x1f8>)
 80055c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055d4:	f002 fb02 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 80055d8:	2301      	movs	r3, #1
 80055da:	e063      	b.n	80056a4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d103      	bne.n	80055ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055e2:	f002 fafb 	bl	8007bdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e05c      	b.n	80056a4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d106      	bne.n	80055fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055f0:	f107 0314 	add.w	r3, r7, #20
 80055f4:	4618      	mov	r0, r3
 80055f6:	f001 faa7 	bl	8006b48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055fa:	2301      	movs	r3, #1
 80055fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055fe:	f002 faed 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005602:	f001 f81f 	bl	8006644 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005606:	f002 fab9 	bl	8007b7c <vPortEnterCritical>
 800560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005610:	b25b      	sxtb	r3, r3
 8005612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005616:	d103      	bne.n	8005620 <xQueueGenericSend+0x16c>
 8005618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005622:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005626:	b25b      	sxtb	r3, r3
 8005628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562c:	d103      	bne.n	8005636 <xQueueGenericSend+0x182>
 800562e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005636:	f002 fad1 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800563a:	1d3a      	adds	r2, r7, #4
 800563c:	f107 0314 	add.w	r3, r7, #20
 8005640:	4611      	mov	r1, r2
 8005642:	4618      	mov	r0, r3
 8005644:	f001 fa96 	bl	8006b74 <xTaskCheckForTimeOut>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d124      	bne.n	8005698 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800564e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005650:	f000 fccf 	bl	8005ff2 <prvIsQueueFull>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d018      	beq.n	800568c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565c:	3310      	adds	r3, #16
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4611      	mov	r1, r2
 8005662:	4618      	mov	r0, r3
 8005664:	f001 f9be 	bl	80069e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005668:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800566a:	f000 fc5a 	bl	8005f22 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800566e:	f000 fff7 	bl	8006660 <xTaskResumeAll>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	f47f af7c 	bne.w	8005572 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800567a:	4b0c      	ldr	r3, [pc, #48]	; (80056ac <xQueueGenericSend+0x1f8>)
 800567c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	f3bf 8f4f 	dsb	sy
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	e772      	b.n	8005572 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800568c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800568e:	f000 fc48 	bl	8005f22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005692:	f000 ffe5 	bl	8006660 <xTaskResumeAll>
 8005696:	e76c      	b.n	8005572 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005698:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800569a:	f000 fc42 	bl	8005f22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800569e:	f000 ffdf 	bl	8006660 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80056a2:	2300      	movs	r3, #0
		}
	}
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3738      	adds	r7, #56	; 0x38
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	e000ed04 	.word	0xe000ed04

080056b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08e      	sub	sp, #56	; 0x38
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80056c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10a      	bne.n	80056de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80056c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056cc:	f383 8811 	msr	BASEPRI, r3
 80056d0:	f3bf 8f6f 	isb	sy
 80056d4:	f3bf 8f4f 	dsb	sy
 80056d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80056da:	bf00      	nop
 80056dc:	e7fe      	b.n	80056dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d103      	bne.n	80056ec <xQueueGenericSendFromISR+0x3c>
 80056e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d101      	bne.n	80056f0 <xQueueGenericSendFromISR+0x40>
 80056ec:	2301      	movs	r3, #1
 80056ee:	e000      	b.n	80056f2 <xQueueGenericSendFromISR+0x42>
 80056f0:	2300      	movs	r3, #0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10a      	bne.n	800570c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80056f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fa:	f383 8811 	msr	BASEPRI, r3
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	623b      	str	r3, [r7, #32]
}
 8005708:	bf00      	nop
 800570a:	e7fe      	b.n	800570a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b02      	cmp	r3, #2
 8005710:	d103      	bne.n	800571a <xQueueGenericSendFromISR+0x6a>
 8005712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005716:	2b01      	cmp	r3, #1
 8005718:	d101      	bne.n	800571e <xQueueGenericSendFromISR+0x6e>
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <xQueueGenericSendFromISR+0x70>
 800571e:	2300      	movs	r3, #0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	61fb      	str	r3, [r7, #28]
}
 8005736:	bf00      	nop
 8005738:	e7fe      	b.n	8005738 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800573a:	f002 fae1 	bl	8007d00 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800573e:	f3ef 8211 	mrs	r2, BASEPRI
 8005742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	61ba      	str	r2, [r7, #24]
 8005754:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005756:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005758:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800575a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800575e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005762:	429a      	cmp	r2, r3
 8005764:	d302      	bcc.n	800576c <xQueueGenericSendFromISR+0xbc>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b02      	cmp	r3, #2
 800576a:	d12c      	bne.n	80057c6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800576c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800577c:	f000 fb41 	bl	8005e02 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005780:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005788:	d112      	bne.n	80057b0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800578a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578e:	2b00      	cmp	r3, #0
 8005790:	d016      	beq.n	80057c0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005794:	3324      	adds	r3, #36	; 0x24
 8005796:	4618      	mov	r0, r3
 8005798:	f001 f974 	bl	8006a84 <xTaskRemoveFromEventList>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00e      	beq.n	80057c0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00b      	beq.n	80057c0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	e007      	b.n	80057c0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80057b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80057b4:	3301      	adds	r3, #1
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	b25a      	sxtb	r2, r3
 80057ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80057c0:	2301      	movs	r3, #1
 80057c2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80057c4:	e001      	b.n	80057ca <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	637b      	str	r3, [r7, #52]	; 0x34
 80057ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057cc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80057d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80057d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3738      	adds	r7, #56	; 0x38
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b08e      	sub	sp, #56	; 0x38
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80057ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10a      	bne.n	800580a <xQueueGiveFromISR+0x2a>
	__asm volatile
 80057f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f8:	f383 8811 	msr	BASEPRI, r3
 80057fc:	f3bf 8f6f 	isb	sy
 8005800:	f3bf 8f4f 	dsb	sy
 8005804:	623b      	str	r3, [r7, #32]
}
 8005806:	bf00      	nop
 8005808:	e7fe      	b.n	8005808 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800580a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00a      	beq.n	8005828 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	61fb      	str	r3, [r7, #28]
}
 8005824:	bf00      	nop
 8005826:	e7fe      	b.n	8005826 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8005828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d103      	bne.n	8005838 <xQueueGiveFromISR+0x58>
 8005830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <xQueueGiveFromISR+0x5c>
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <xQueueGiveFromISR+0x5e>
 800583c:	2300      	movs	r3, #0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10a      	bne.n	8005858 <xQueueGiveFromISR+0x78>
	__asm volatile
 8005842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005846:	f383 8811 	msr	BASEPRI, r3
 800584a:	f3bf 8f6f 	isb	sy
 800584e:	f3bf 8f4f 	dsb	sy
 8005852:	61bb      	str	r3, [r7, #24]
}
 8005854:	bf00      	nop
 8005856:	e7fe      	b.n	8005856 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005858:	f002 fa52 	bl	8007d00 <vPortValidateInterruptPriority>
	__asm volatile
 800585c:	f3ef 8211 	mrs	r2, BASEPRI
 8005860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	617a      	str	r2, [r7, #20]
 8005872:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005874:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005876:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800587e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005882:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005884:	429a      	cmp	r2, r3
 8005886:	d22b      	bcs.n	80058e0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800588e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005898:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800589a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800589e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a2:	d112      	bne.n	80058ca <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d016      	beq.n	80058da <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ae:	3324      	adds	r3, #36	; 0x24
 80058b0:	4618      	mov	r0, r3
 80058b2:	f001 f8e7 	bl	8006a84 <xTaskRemoveFromEventList>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00e      	beq.n	80058da <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00b      	beq.n	80058da <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	2201      	movs	r2, #1
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	e007      	b.n	80058da <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80058ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058ce:	3301      	adds	r3, #1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	b25a      	sxtb	r2, r3
 80058d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80058da:	2301      	movs	r3, #1
 80058dc:	637b      	str	r3, [r7, #52]	; 0x34
 80058de:	e001      	b.n	80058e4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80058e0:	2300      	movs	r3, #0
 80058e2:	637b      	str	r3, [r7, #52]	; 0x34
 80058e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f383 8811 	msr	BASEPRI, r3
}
 80058ee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3738      	adds	r7, #56	; 0x38
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b08c      	sub	sp, #48	; 0x30
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005908:	2300      	movs	r3, #0
 800590a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10a      	bne.n	800592c <xQueueReceive+0x30>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	623b      	str	r3, [r7, #32]
}
 8005928:	bf00      	nop
 800592a:	e7fe      	b.n	800592a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d103      	bne.n	800593a <xQueueReceive+0x3e>
 8005932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <xQueueReceive+0x42>
 800593a:	2301      	movs	r3, #1
 800593c:	e000      	b.n	8005940 <xQueueReceive+0x44>
 800593e:	2300      	movs	r3, #0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10a      	bne.n	800595a <xQueueReceive+0x5e>
	__asm volatile
 8005944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	61fb      	str	r3, [r7, #28]
}
 8005956:	bf00      	nop
 8005958:	e7fe      	b.n	8005958 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800595a:	f001 fa53 	bl	8006e04 <xTaskGetSchedulerState>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d102      	bne.n	800596a <xQueueReceive+0x6e>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <xQueueReceive+0x72>
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <xQueueReceive+0x74>
 800596e:	2300      	movs	r3, #0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <xQueueReceive+0x8e>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	61bb      	str	r3, [r7, #24]
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800598a:	f002 f8f7 	bl	8007b7c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800598e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005992:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	2b00      	cmp	r3, #0
 8005998:	d01f      	beq.n	80059da <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800599e:	f000 fa9a 	bl	8005ed6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	1e5a      	subs	r2, r3, #1
 80059a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00f      	beq.n	80059d2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b4:	3310      	adds	r3, #16
 80059b6:	4618      	mov	r0, r3
 80059b8:	f001 f864 	bl	8006a84 <xTaskRemoveFromEventList>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d007      	beq.n	80059d2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059c2:	4b3d      	ldr	r3, [pc, #244]	; (8005ab8 <xQueueReceive+0x1bc>)
 80059c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80059d2:	f002 f903 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e069      	b.n	8005aae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d103      	bne.n	80059e8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059e0:	f002 f8fc 	bl	8007bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80059e4:	2300      	movs	r3, #0
 80059e6:	e062      	b.n	8005aae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059ee:	f107 0310 	add.w	r3, r7, #16
 80059f2:	4618      	mov	r0, r3
 80059f4:	f001 f8a8 	bl	8006b48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059f8:	2301      	movs	r3, #1
 80059fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059fc:	f002 f8ee 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a00:	f000 fe20 	bl	8006644 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a04:	f002 f8ba 	bl	8007b7c <vPortEnterCritical>
 8005a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a0e:	b25b      	sxtb	r3, r3
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d103      	bne.n	8005a1e <xQueueReceive+0x122>
 8005a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a24:	b25b      	sxtb	r3, r3
 8005a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2a:	d103      	bne.n	8005a34 <xQueueReceive+0x138>
 8005a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a34:	f002 f8d2 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a38:	1d3a      	adds	r2, r7, #4
 8005a3a:	f107 0310 	add.w	r3, r7, #16
 8005a3e:	4611      	mov	r1, r2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f001 f897 	bl	8006b74 <xTaskCheckForTimeOut>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d123      	bne.n	8005a94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a4e:	f000 faba 	bl	8005fc6 <prvIsQueueEmpty>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d017      	beq.n	8005a88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5a:	3324      	adds	r3, #36	; 0x24
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	4611      	mov	r1, r2
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 ffbf 	bl	80069e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a68:	f000 fa5b 	bl	8005f22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a6c:	f000 fdf8 	bl	8006660 <xTaskResumeAll>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d189      	bne.n	800598a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005a76:	4b10      	ldr	r3, [pc, #64]	; (8005ab8 <xQueueReceive+0x1bc>)
 8005a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	f3bf 8f6f 	isb	sy
 8005a86:	e780      	b.n	800598a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a8a:	f000 fa4a 	bl	8005f22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a8e:	f000 fde7 	bl	8006660 <xTaskResumeAll>
 8005a92:	e77a      	b.n	800598a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a96:	f000 fa44 	bl	8005f22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a9a:	f000 fde1 	bl	8006660 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005aa0:	f000 fa91 	bl	8005fc6 <prvIsQueueEmpty>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f43f af6f 	beq.w	800598a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005aac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3730      	adds	r7, #48	; 0x30
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	e000ed04 	.word	0xe000ed04

08005abc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b08e      	sub	sp, #56	; 0x38
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d10a      	bne.n	8005aee <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005adc:	f383 8811 	msr	BASEPRI, r3
 8005ae0:	f3bf 8f6f 	isb	sy
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	623b      	str	r3, [r7, #32]
}
 8005aea:	bf00      	nop
 8005aec:	e7fe      	b.n	8005aec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afa:	f383 8811 	msr	BASEPRI, r3
 8005afe:	f3bf 8f6f 	isb	sy
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	61fb      	str	r3, [r7, #28]
}
 8005b08:	bf00      	nop
 8005b0a:	e7fe      	b.n	8005b0a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b0c:	f001 f97a 	bl	8006e04 <xTaskGetSchedulerState>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d102      	bne.n	8005b1c <xQueueSemaphoreTake+0x60>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <xQueueSemaphoreTake+0x64>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <xQueueSemaphoreTake+0x66>
 8005b20:	2300      	movs	r3, #0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10a      	bne.n	8005b3c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2a:	f383 8811 	msr	BASEPRI, r3
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f3bf 8f4f 	dsb	sy
 8005b36:	61bb      	str	r3, [r7, #24]
}
 8005b38:	bf00      	nop
 8005b3a:	e7fe      	b.n	8005b3a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b3c:	f002 f81e 	bl	8007b7c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b44:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d024      	beq.n	8005b96 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4e:	1e5a      	subs	r2, r3, #1
 8005b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b52:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d104      	bne.n	8005b66 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005b5c:	f001 fb1c 	bl	8007198 <pvTaskIncrementMutexHeldCount>
 8005b60:	4602      	mov	r2, r0
 8005b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b64:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00f      	beq.n	8005b8e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b70:	3310      	adds	r3, #16
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 ff86 	bl	8006a84 <xTaskRemoveFromEventList>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d007      	beq.n	8005b8e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b7e:	4b54      	ldr	r3, [pc, #336]	; (8005cd0 <xQueueSemaphoreTake+0x214>)
 8005b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b84:	601a      	str	r2, [r3, #0]
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b8e:	f002 f825 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e097      	b.n	8005cc6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d111      	bne.n	8005bc0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	617b      	str	r3, [r7, #20]
}
 8005bb4:	bf00      	nop
 8005bb6:	e7fe      	b.n	8005bb6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005bb8:	f002 f810 	bl	8007bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	e082      	b.n	8005cc6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d106      	bne.n	8005bd4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bc6:	f107 030c 	add.w	r3, r7, #12
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 ffbc 	bl	8006b48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bd4:	f002 f802 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bd8:	f000 fd34 	bl	8006644 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bdc:	f001 ffce 	bl	8007b7c <vPortEnterCritical>
 8005be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005be6:	b25b      	sxtb	r3, r3
 8005be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bec:	d103      	bne.n	8005bf6 <xQueueSemaphoreTake+0x13a>
 8005bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bfc:	b25b      	sxtb	r3, r3
 8005bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c02:	d103      	bne.n	8005c0c <xQueueSemaphoreTake+0x150>
 8005c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c0c:	f001 ffe6 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c10:	463a      	mov	r2, r7
 8005c12:	f107 030c 	add.w	r3, r7, #12
 8005c16:	4611      	mov	r1, r2
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 ffab 	bl	8006b74 <xTaskCheckForTimeOut>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d132      	bne.n	8005c8a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005c26:	f000 f9ce 	bl	8005fc6 <prvIsQueueEmpty>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d026      	beq.n	8005c7e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d109      	bne.n	8005c4c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005c38:	f001 ffa0 	bl	8007b7c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f001 f8fd 	bl	8006e40 <xTaskPriorityInherit>
 8005c46:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005c48:	f001 ffc8 	bl	8007bdc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4e:	3324      	adds	r3, #36	; 0x24
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	4611      	mov	r1, r2
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 fec5 	bl	80069e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005c5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005c5c:	f000 f961 	bl	8005f22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005c60:	f000 fcfe 	bl	8006660 <xTaskResumeAll>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f47f af68 	bne.w	8005b3c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005c6c:	4b18      	ldr	r3, [pc, #96]	; (8005cd0 <xQueueSemaphoreTake+0x214>)
 8005c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	f3bf 8f4f 	dsb	sy
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	e75e      	b.n	8005b3c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005c7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005c80:	f000 f94f 	bl	8005f22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c84:	f000 fcec 	bl	8006660 <xTaskResumeAll>
 8005c88:	e758      	b.n	8005b3c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005c8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005c8c:	f000 f949 	bl	8005f22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c90:	f000 fce6 	bl	8006660 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005c96:	f000 f996 	bl	8005fc6 <prvIsQueueEmpty>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f43f af4d 	beq.w	8005b3c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00d      	beq.n	8005cc4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005ca8:	f001 ff68 	bl	8007b7c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005cac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005cae:	f000 f891 	bl	8005dd4 <prvGetDisinheritPriorityAfterTimeout>
 8005cb2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f001 f9cc 	bl	8007058 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005cc0:	f001 ff8c 	bl	8007bdc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005cc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3738      	adds	r7, #56	; 0x38
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	e000ed04 	.word	0xe000ed04

08005cd4 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b08e      	sub	sp, #56	; 0x38
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10a      	bne.n	8005d00 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cee:	f383 8811 	msr	BASEPRI, r3
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	623b      	str	r3, [r7, #32]
}
 8005cfc:	bf00      	nop
 8005cfe:	e7fe      	b.n	8005cfe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <xQueueReceiveFromISR+0x3a>
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <xQueueReceiveFromISR+0x3e>
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e000      	b.n	8005d14 <xQueueReceiveFromISR+0x40>
 8005d12:	2300      	movs	r3, #0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10a      	bne.n	8005d2e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	61fb      	str	r3, [r7, #28]
}
 8005d2a:	bf00      	nop
 8005d2c:	e7fe      	b.n	8005d2c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d2e:	f001 ffe7 	bl	8007d00 <vPortValidateInterruptPriority>
	__asm volatile
 8005d32:	f3ef 8211 	mrs	r2, BASEPRI
 8005d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	61ba      	str	r2, [r7, #24]
 8005d48:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005d4a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d02f      	beq.n	8005dba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d64:	68b9      	ldr	r1, [r7, #8]
 8005d66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d68:	f000 f8b5 	bl	8005ed6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6e:	1e5a      	subs	r2, r3, #1
 8005d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d72:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005d74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7c:	d112      	bne.n	8005da4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d016      	beq.n	8005db4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d88:	3310      	adds	r3, #16
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fe7a 	bl	8006a84 <xTaskRemoveFromEventList>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00e      	beq.n	8005db4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00b      	beq.n	8005db4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	e007      	b.n	8005db4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005da8:	3301      	adds	r3, #1
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	b25a      	sxtb	r2, r3
 8005dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005db4:	2301      	movs	r3, #1
 8005db6:	637b      	str	r3, [r7, #52]	; 0x34
 8005db8:	e001      	b.n	8005dbe <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8005dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f383 8811 	msr	BASEPRI, r3
}
 8005dc8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3738      	adds	r7, #56	; 0x38
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d006      	beq.n	8005df2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f1c3 0307 	rsb	r3, r3, #7
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	e001      	b.n	8005df6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005df2:	2300      	movs	r3, #0
 8005df4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005df6:	68fb      	ldr	r3, [r7, #12]
	}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bc80      	pop	{r7}
 8005e00:	4770      	bx	lr

08005e02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	60f8      	str	r0, [r7, #12]
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10d      	bne.n	8005e3c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d14d      	bne.n	8005ec4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f001 f88d 	bl	8006f4c <xTaskPriorityDisinherit>
 8005e32:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	605a      	str	r2, [r3, #4]
 8005e3a:	e043      	b.n	8005ec4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d119      	bne.n	8005e76 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6898      	ldr	r0, [r3, #8]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	f002 f999 	bl	8008184 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	689a      	ldr	r2, [r3, #8]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5a:	441a      	add	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d32b      	bcc.n	8005ec4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	609a      	str	r2, [r3, #8]
 8005e74:	e026      	b.n	8005ec4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	68d8      	ldr	r0, [r3, #12]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7e:	461a      	mov	r2, r3
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	f002 f97f 	bl	8008184 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	68da      	ldr	r2, [r3, #12]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	425b      	negs	r3, r3
 8005e90:	441a      	add	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d207      	bcs.n	8005eb2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	425b      	negs	r3, r3
 8005eac:	441a      	add	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d105      	bne.n	8005ec4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005ecc:	697b      	ldr	r3, [r7, #20]
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3718      	adds	r7, #24
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b082      	sub	sp, #8
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
 8005ede:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d018      	beq.n	8005f1a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68da      	ldr	r2, [r3, #12]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef0:	441a      	add	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d303      	bcc.n	8005f0a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68d9      	ldr	r1, [r3, #12]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	461a      	mov	r2, r3
 8005f14:	6838      	ldr	r0, [r7, #0]
 8005f16:	f002 f935 	bl	8008184 <memcpy>
	}
}
 8005f1a:	bf00      	nop
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b084      	sub	sp, #16
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f2a:	f001 fe27 	bl	8007b7c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f34:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f36:	e011      	b.n	8005f5c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d012      	beq.n	8005f66 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3324      	adds	r3, #36	; 0x24
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fd9d 	bl	8006a84 <xTaskRemoveFromEventList>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f50:	f000 fe72 	bl	8006c38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	dce9      	bgt.n	8005f38 <prvUnlockQueue+0x16>
 8005f64:	e000      	b.n	8005f68 <prvUnlockQueue+0x46>
					break;
 8005f66:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	22ff      	movs	r2, #255	; 0xff
 8005f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005f70:	f001 fe34 	bl	8007bdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f74:	f001 fe02 	bl	8007b7c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f7e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f80:	e011      	b.n	8005fa6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d012      	beq.n	8005fb0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3310      	adds	r3, #16
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fd78 	bl	8006a84 <xTaskRemoveFromEventList>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f9a:	f000 fe4d 	bl	8006c38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f9e:	7bbb      	ldrb	r3, [r7, #14]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fa6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	dce9      	bgt.n	8005f82 <prvUnlockQueue+0x60>
 8005fae:	e000      	b.n	8005fb2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005fb0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	22ff      	movs	r2, #255	; 0xff
 8005fb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005fba:	f001 fe0f 	bl	8007bdc <vPortExitCritical>
}
 8005fbe:	bf00      	nop
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b084      	sub	sp, #16
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fce:	f001 fdd5 	bl	8007b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d102      	bne.n	8005fe0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	e001      	b.n	8005fe4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fe4:	f001 fdfa 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ffa:	f001 fdbf 	bl	8007b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006006:	429a      	cmp	r2, r3
 8006008:	d102      	bne.n	8006010 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800600a:	2301      	movs	r3, #1
 800600c:	60fb      	str	r3, [r7, #12]
 800600e:	e001      	b.n	8006014 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006014:	f001 fde2 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8006018:	68fb      	ldr	r3, [r7, #12]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
	...

08006024 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800602e:	2300      	movs	r3, #0
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	e014      	b.n	800605e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006034:	4a0e      	ldr	r2, [pc, #56]	; (8006070 <vQueueAddToRegistry+0x4c>)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10b      	bne.n	8006058 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006040:	490b      	ldr	r1, [pc, #44]	; (8006070 <vQueueAddToRegistry+0x4c>)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800604a:	4a09      	ldr	r2, [pc, #36]	; (8006070 <vQueueAddToRegistry+0x4c>)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	4413      	add	r3, r2
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006056:	e006      	b.n	8006066 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3301      	adds	r3, #1
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2b07      	cmp	r3, #7
 8006062:	d9e7      	bls.n	8006034 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006064:	bf00      	nop
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	bc80      	pop	{r7}
 800606e:	4770      	bx	lr
 8006070:	200009a0 	.word	0x200009a0

08006074 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006084:	f001 fd7a 	bl	8007b7c <vPortEnterCritical>
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800608e:	b25b      	sxtb	r3, r3
 8006090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006094:	d103      	bne.n	800609e <vQueueWaitForMessageRestricted+0x2a>
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060a4:	b25b      	sxtb	r3, r3
 80060a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060aa:	d103      	bne.n	80060b4 <vQueueWaitForMessageRestricted+0x40>
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060b4:	f001 fd92 	bl	8007bdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d106      	bne.n	80060ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	3324      	adds	r3, #36	; 0x24
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	68b9      	ldr	r1, [r7, #8]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fcaf 	bl	8006a2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80060ce:	6978      	ldr	r0, [r7, #20]
 80060d0:	f7ff ff27 	bl	8005f22 <prvUnlockQueue>
	}
 80060d4:	bf00      	nop
 80060d6:	3718      	adds	r7, #24
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08e      	sub	sp, #56	; 0x38
 80060e0:	af04      	add	r7, sp, #16
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
 80060e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80060ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10a      	bne.n	8006106 <xTaskCreateStatic+0x2a>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	623b      	str	r3, [r7, #32]
}
 8006102:	bf00      	nop
 8006104:	e7fe      	b.n	8006104 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10a      	bne.n	8006122 <xTaskCreateStatic+0x46>
	__asm volatile
 800610c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006110:	f383 8811 	msr	BASEPRI, r3
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	61fb      	str	r3, [r7, #28]
}
 800611e:	bf00      	nop
 8006120:	e7fe      	b.n	8006120 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006122:	2354      	movs	r3, #84	; 0x54
 8006124:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	2b54      	cmp	r3, #84	; 0x54
 800612a:	d00a      	beq.n	8006142 <xTaskCreateStatic+0x66>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	61bb      	str	r3, [r7, #24]
}
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01e      	beq.n	8006186 <xTaskCreateStatic+0xaa>
 8006148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800614a:	2b00      	cmp	r3, #0
 800614c:	d01b      	beq.n	8006186 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800614e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006150:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006156:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615a:	2202      	movs	r2, #2
 800615c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006160:	2300      	movs	r3, #0
 8006162:	9303      	str	r3, [sp, #12]
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	9302      	str	r3, [sp, #8]
 8006168:	f107 0314 	add.w	r3, r7, #20
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f000 f850 	bl	800621e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800617e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006180:	f000 f8cc 	bl	800631c <prvAddNewTaskToReadyList>
 8006184:	e001      	b.n	800618a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006186:	2300      	movs	r3, #0
 8006188:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800618a:	697b      	ldr	r3, [r7, #20]
	}
 800618c:	4618      	mov	r0, r3
 800618e:	3728      	adds	r7, #40	; 0x28
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08c      	sub	sp, #48	; 0x30
 8006198:	af04      	add	r7, sp, #16
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	603b      	str	r3, [r7, #0]
 80061a0:	4613      	mov	r3, r2
 80061a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061a4:	88fb      	ldrh	r3, [r7, #6]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4618      	mov	r0, r3
 80061aa:	f001 fde7 	bl	8007d7c <pvPortMalloc>
 80061ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00e      	beq.n	80061d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80061b6:	2054      	movs	r0, #84	; 0x54
 80061b8:	f001 fde0 	bl	8007d7c <pvPortMalloc>
 80061bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	631a      	str	r2, [r3, #48]	; 0x30
 80061ca:	e005      	b.n	80061d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80061cc:	6978      	ldr	r0, [r7, #20]
 80061ce:	f001 fe99 	bl	8007f04 <vPortFree>
 80061d2:	e001      	b.n	80061d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80061d4:	2300      	movs	r3, #0
 80061d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d017      	beq.n	800620e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	2300      	movs	r3, #0
 80061ea:	9303      	str	r3, [sp, #12]
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	9302      	str	r3, [sp, #8]
 80061f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	68b9      	ldr	r1, [r7, #8]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 f80e 	bl	800621e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006202:	69f8      	ldr	r0, [r7, #28]
 8006204:	f000 f88a 	bl	800631c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006208:	2301      	movs	r3, #1
 800620a:	61bb      	str	r3, [r7, #24]
 800620c:	e002      	b.n	8006214 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800620e:	f04f 33ff 	mov.w	r3, #4294967295
 8006212:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006214:	69bb      	ldr	r3, [r7, #24]
	}
 8006216:	4618      	mov	r0, r3
 8006218:	3720      	adds	r7, #32
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b088      	sub	sp, #32
 8006222:	af00      	add	r7, sp, #0
 8006224:	60f8      	str	r0, [r7, #12]
 8006226:	60b9      	str	r1, [r7, #8]
 8006228:	607a      	str	r2, [r7, #4]
 800622a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800622c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800622e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006236:	3b01      	subs	r3, #1
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4413      	add	r3, r2
 800623c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	f023 0307 	bic.w	r3, r3, #7
 8006244:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	617b      	str	r3, [r7, #20]
}
 8006262:	bf00      	nop
 8006264:	e7fe      	b.n	8006264 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006266:	2300      	movs	r3, #0
 8006268:	61fb      	str	r3, [r7, #28]
 800626a:	e012      	b.n	8006292 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	7819      	ldrb	r1, [r3, #0]
 8006274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	3334      	adds	r3, #52	; 0x34
 800627c:	460a      	mov	r2, r1
 800627e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	4413      	add	r3, r2
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d006      	beq.n	800629a <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	3301      	adds	r3, #1
 8006290:	61fb      	str	r3, [r7, #28]
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	2b0f      	cmp	r3, #15
 8006296:	d9e9      	bls.n	800626c <prvInitialiseNewTask+0x4e>
 8006298:	e000      	b.n	800629c <prvInitialiseNewTask+0x7e>
		{
			break;
 800629a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800629c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a6:	2b06      	cmp	r3, #6
 80062a8:	d901      	bls.n	80062ae <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062aa:	2306      	movs	r3, #6
 80062ac:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80062ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062b2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062b8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80062ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062bc:	2200      	movs	r2, #0
 80062be:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80062c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c2:	3304      	adds	r3, #4
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7fe ff28 	bl	800511a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80062ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062cc:	3318      	adds	r3, #24
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7fe ff23 	bl	800511a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80062d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062dc:	f1c3 0207 	rsb	r2, r3, #7
 80062e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062e8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80062ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ec:	2200      	movs	r2, #0
 80062ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80062f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80062f8:	683a      	ldr	r2, [r7, #0]
 80062fa:	68f9      	ldr	r1, [r7, #12]
 80062fc:	69b8      	ldr	r0, [r7, #24]
 80062fe:	f001 fb4d 	bl	800799c <pxPortInitialiseStack>
 8006302:	4602      	mov	r2, r0
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800630e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006312:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006314:	bf00      	nop
 8006316:	3720      	adds	r7, #32
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006324:	f001 fc2a 	bl	8007b7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006328:	4b2a      	ldr	r3, [pc, #168]	; (80063d4 <prvAddNewTaskToReadyList+0xb8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3301      	adds	r3, #1
 800632e:	4a29      	ldr	r2, [pc, #164]	; (80063d4 <prvAddNewTaskToReadyList+0xb8>)
 8006330:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006332:	4b29      	ldr	r3, [pc, #164]	; (80063d8 <prvAddNewTaskToReadyList+0xbc>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d109      	bne.n	800634e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800633a:	4a27      	ldr	r2, [pc, #156]	; (80063d8 <prvAddNewTaskToReadyList+0xbc>)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006340:	4b24      	ldr	r3, [pc, #144]	; (80063d4 <prvAddNewTaskToReadyList+0xb8>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d110      	bne.n	800636a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006348:	f000 fc9a 	bl	8006c80 <prvInitialiseTaskLists>
 800634c:	e00d      	b.n	800636a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800634e:	4b23      	ldr	r3, [pc, #140]	; (80063dc <prvAddNewTaskToReadyList+0xc0>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006356:	4b20      	ldr	r3, [pc, #128]	; (80063d8 <prvAddNewTaskToReadyList+0xbc>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006360:	429a      	cmp	r2, r3
 8006362:	d802      	bhi.n	800636a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006364:	4a1c      	ldr	r2, [pc, #112]	; (80063d8 <prvAddNewTaskToReadyList+0xbc>)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800636a:	4b1d      	ldr	r3, [pc, #116]	; (80063e0 <prvAddNewTaskToReadyList+0xc4>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	3301      	adds	r3, #1
 8006370:	4a1b      	ldr	r2, [pc, #108]	; (80063e0 <prvAddNewTaskToReadyList+0xc4>)
 8006372:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006378:	2201      	movs	r2, #1
 800637a:	409a      	lsls	r2, r3
 800637c:	4b19      	ldr	r3, [pc, #100]	; (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4313      	orrs	r3, r2
 8006382:	4a18      	ldr	r2, [pc, #96]	; (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800638a:	4613      	mov	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4a15      	ldr	r2, [pc, #84]	; (80063e8 <prvAddNewTaskToReadyList+0xcc>)
 8006394:	441a      	add	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	3304      	adds	r3, #4
 800639a:	4619      	mov	r1, r3
 800639c:	4610      	mov	r0, r2
 800639e:	f7fe fec8 	bl	8005132 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80063a2:	f001 fc1b 	bl	8007bdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80063a6:	4b0d      	ldr	r3, [pc, #52]	; (80063dc <prvAddNewTaskToReadyList+0xc0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00e      	beq.n	80063cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80063ae:	4b0a      	ldr	r3, [pc, #40]	; (80063d8 <prvAddNewTaskToReadyList+0xbc>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d207      	bcs.n	80063cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80063bc:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <prvAddNewTaskToReadyList+0xd0>)
 80063be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063c2:	601a      	str	r2, [r3, #0]
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063cc:	bf00      	nop
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20000ae0 	.word	0x20000ae0
 80063d8:	200009e0 	.word	0x200009e0
 80063dc:	20000aec 	.word	0x20000aec
 80063e0:	20000afc 	.word	0x20000afc
 80063e4:	20000ae8 	.word	0x20000ae8
 80063e8:	200009e4 	.word	0x200009e4
 80063ec:	e000ed04 	.word	0xe000ed04

080063f0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80063f8:	f001 fbc0 	bl	8007b7c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d102      	bne.n	8006408 <vTaskDelete+0x18>
 8006402:	4b39      	ldr	r3, [pc, #228]	; (80064e8 <vTaskDelete+0xf8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	e000      	b.n	800640a <vTaskDelete+0x1a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	3304      	adds	r3, #4
 8006410:	4618      	mov	r0, r3
 8006412:	f7fe fee9 	bl	80051e8 <uxListRemove>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d115      	bne.n	8006448 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006420:	4932      	ldr	r1, [pc, #200]	; (80064ec <vTaskDelete+0xfc>)
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	440b      	add	r3, r1
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10a      	bne.n	8006448 <vTaskDelete+0x58>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006436:	2201      	movs	r2, #1
 8006438:	fa02 f303 	lsl.w	r3, r2, r3
 800643c:	43da      	mvns	r2, r3
 800643e:	4b2c      	ldr	r3, [pc, #176]	; (80064f0 <vTaskDelete+0x100>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4013      	ands	r3, r2
 8006444:	4a2a      	ldr	r2, [pc, #168]	; (80064f0 <vTaskDelete+0x100>)
 8006446:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644c:	2b00      	cmp	r3, #0
 800644e:	d004      	beq.n	800645a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	3318      	adds	r3, #24
 8006454:	4618      	mov	r0, r3
 8006456:	f7fe fec7 	bl	80051e8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800645a:	4b26      	ldr	r3, [pc, #152]	; (80064f4 <vTaskDelete+0x104>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3301      	adds	r3, #1
 8006460:	4a24      	ldr	r2, [pc, #144]	; (80064f4 <vTaskDelete+0x104>)
 8006462:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006464:	4b20      	ldr	r3, [pc, #128]	; (80064e8 <vTaskDelete+0xf8>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	429a      	cmp	r2, r3
 800646c:	d10b      	bne.n	8006486 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	3304      	adds	r3, #4
 8006472:	4619      	mov	r1, r3
 8006474:	4820      	ldr	r0, [pc, #128]	; (80064f8 <vTaskDelete+0x108>)
 8006476:	f7fe fe5c 	bl	8005132 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800647a:	4b20      	ldr	r3, [pc, #128]	; (80064fc <vTaskDelete+0x10c>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3301      	adds	r3, #1
 8006480:	4a1e      	ldr	r2, [pc, #120]	; (80064fc <vTaskDelete+0x10c>)
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	e009      	b.n	800649a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006486:	4b1e      	ldr	r3, [pc, #120]	; (8006500 <vTaskDelete+0x110>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	3b01      	subs	r3, #1
 800648c:	4a1c      	ldr	r2, [pc, #112]	; (8006500 <vTaskDelete+0x110>)
 800648e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 fc63 	bl	8006d5c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006496:	f000 fc91 	bl	8006dbc <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800649a:	f001 fb9f 	bl	8007bdc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800649e:	4b19      	ldr	r3, [pc, #100]	; (8006504 <vTaskDelete+0x114>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d01b      	beq.n	80064de <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 80064a6:	4b10      	ldr	r3, [pc, #64]	; (80064e8 <vTaskDelete+0xf8>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d116      	bne.n	80064de <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80064b0:	4b15      	ldr	r3, [pc, #84]	; (8006508 <vTaskDelete+0x118>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00a      	beq.n	80064ce <vTaskDelete+0xde>
	__asm volatile
 80064b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064bc:	f383 8811 	msr	BASEPRI, r3
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	60bb      	str	r3, [r7, #8]
}
 80064ca:	bf00      	nop
 80064cc:	e7fe      	b.n	80064cc <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80064ce:	4b0f      	ldr	r3, [pc, #60]	; (800650c <vTaskDelete+0x11c>)
 80064d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80064de:	bf00      	nop
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	200009e0 	.word	0x200009e0
 80064ec:	200009e4 	.word	0x200009e4
 80064f0:	20000ae8 	.word	0x20000ae8
 80064f4:	20000afc 	.word	0x20000afc
 80064f8:	20000ab4 	.word	0x20000ab4
 80064fc:	20000ac8 	.word	0x20000ac8
 8006500:	20000ae0 	.word	0x20000ae0
 8006504:	20000aec 	.word	0x20000aec
 8006508:	20000b08 	.word	0x20000b08
 800650c:	e000ed04 	.word	0xe000ed04

08006510 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006518:	2300      	movs	r3, #0
 800651a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d017      	beq.n	8006552 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006522:	4b13      	ldr	r3, [pc, #76]	; (8006570 <vTaskDelay+0x60>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <vTaskDelay+0x30>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	60bb      	str	r3, [r7, #8]
}
 800653c:	bf00      	nop
 800653e:	e7fe      	b.n	800653e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006540:	f000 f880 	bl	8006644 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006544:	2100      	movs	r1, #0
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 fe3a 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800654c:	f000 f888 	bl	8006660 <xTaskResumeAll>
 8006550:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d107      	bne.n	8006568 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006558:	4b06      	ldr	r3, [pc, #24]	; (8006574 <vTaskDelay+0x64>)
 800655a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006568:	bf00      	nop
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	20000b08 	.word	0x20000b08
 8006574:	e000ed04 	.word	0xe000ed04

08006578 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b08a      	sub	sp, #40	; 0x28
 800657c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800657e:	2300      	movs	r3, #0
 8006580:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006582:	2300      	movs	r3, #0
 8006584:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006586:	463a      	mov	r2, r7
 8006588:	1d39      	adds	r1, r7, #4
 800658a:	f107 0308 	add.w	r3, r7, #8
 800658e:	4618      	mov	r0, r3
 8006590:	f7fa fe62 	bl	8001258 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	9202      	str	r2, [sp, #8]
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	2300      	movs	r3, #0
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	2300      	movs	r3, #0
 80065a4:	460a      	mov	r2, r1
 80065a6:	4921      	ldr	r1, [pc, #132]	; (800662c <vTaskStartScheduler+0xb4>)
 80065a8:	4821      	ldr	r0, [pc, #132]	; (8006630 <vTaskStartScheduler+0xb8>)
 80065aa:	f7ff fd97 	bl	80060dc <xTaskCreateStatic>
 80065ae:	4603      	mov	r3, r0
 80065b0:	4a20      	ldr	r2, [pc, #128]	; (8006634 <vTaskStartScheduler+0xbc>)
 80065b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80065b4:	4b1f      	ldr	r3, [pc, #124]	; (8006634 <vTaskStartScheduler+0xbc>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80065bc:	2301      	movs	r3, #1
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	e001      	b.n	80065c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80065c2:	2300      	movs	r3, #0
 80065c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d102      	bne.n	80065d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80065cc:	f000 fe5e 	bl	800728c <xTimerCreateTimerTask>
 80065d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d116      	bne.n	8006606 <vTaskStartScheduler+0x8e>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	613b      	str	r3, [r7, #16]
}
 80065ea:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80065ec:	4b12      	ldr	r3, [pc, #72]	; (8006638 <vTaskStartScheduler+0xc0>)
 80065ee:	f04f 32ff 	mov.w	r2, #4294967295
 80065f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80065f4:	4b11      	ldr	r3, [pc, #68]	; (800663c <vTaskStartScheduler+0xc4>)
 80065f6:	2201      	movs	r2, #1
 80065f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80065fa:	4b11      	ldr	r3, [pc, #68]	; (8006640 <vTaskStartScheduler+0xc8>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006600:	f001 fa4a 	bl	8007a98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006604:	e00e      	b.n	8006624 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d10a      	bne.n	8006624 <vTaskStartScheduler+0xac>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	60fb      	str	r3, [r7, #12]
}
 8006620:	bf00      	nop
 8006622:	e7fe      	b.n	8006622 <vTaskStartScheduler+0xaa>
}
 8006624:	bf00      	nop
 8006626:	3718      	adds	r7, #24
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	080082e0 	.word	0x080082e0
 8006630:	08006c51 	.word	0x08006c51
 8006634:	20000b04 	.word	0x20000b04
 8006638:	20000b00 	.word	0x20000b00
 800663c:	20000aec 	.word	0x20000aec
 8006640:	20000ae4 	.word	0x20000ae4

08006644 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006644:	b480      	push	{r7}
 8006646:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006648:	4b04      	ldr	r3, [pc, #16]	; (800665c <vTaskSuspendAll+0x18>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	3301      	adds	r3, #1
 800664e:	4a03      	ldr	r2, [pc, #12]	; (800665c <vTaskSuspendAll+0x18>)
 8006650:	6013      	str	r3, [r2, #0]
}
 8006652:	bf00      	nop
 8006654:	46bd      	mov	sp, r7
 8006656:	bc80      	pop	{r7}
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	20000b08 	.word	0x20000b08

08006660 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800666a:	2300      	movs	r3, #0
 800666c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800666e:	4b41      	ldr	r3, [pc, #260]	; (8006774 <xTaskResumeAll+0x114>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10a      	bne.n	800668c <xTaskResumeAll+0x2c>
	__asm volatile
 8006676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800667a:	f383 8811 	msr	BASEPRI, r3
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f3bf 8f4f 	dsb	sy
 8006686:	603b      	str	r3, [r7, #0]
}
 8006688:	bf00      	nop
 800668a:	e7fe      	b.n	800668a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800668c:	f001 fa76 	bl	8007b7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006690:	4b38      	ldr	r3, [pc, #224]	; (8006774 <xTaskResumeAll+0x114>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	3b01      	subs	r3, #1
 8006696:	4a37      	ldr	r2, [pc, #220]	; (8006774 <xTaskResumeAll+0x114>)
 8006698:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800669a:	4b36      	ldr	r3, [pc, #216]	; (8006774 <xTaskResumeAll+0x114>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d161      	bne.n	8006766 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80066a2:	4b35      	ldr	r3, [pc, #212]	; (8006778 <xTaskResumeAll+0x118>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d05d      	beq.n	8006766 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066aa:	e02e      	b.n	800670a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80066ac:	4b33      	ldr	r3, [pc, #204]	; (800677c <xTaskResumeAll+0x11c>)
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3318      	adds	r3, #24
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fe fd95 	bl	80051e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7fe fd90 	bl	80051e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066cc:	2201      	movs	r2, #1
 80066ce:	409a      	lsls	r2, r3
 80066d0:	4b2b      	ldr	r3, [pc, #172]	; (8006780 <xTaskResumeAll+0x120>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	4a2a      	ldr	r2, [pc, #168]	; (8006780 <xTaskResumeAll+0x120>)
 80066d8:	6013      	str	r3, [r2, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4a27      	ldr	r2, [pc, #156]	; (8006784 <xTaskResumeAll+0x124>)
 80066e8:	441a      	add	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	3304      	adds	r3, #4
 80066ee:	4619      	mov	r1, r3
 80066f0:	4610      	mov	r0, r2
 80066f2:	f7fe fd1e 	bl	8005132 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066fa:	4b23      	ldr	r3, [pc, #140]	; (8006788 <xTaskResumeAll+0x128>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006700:	429a      	cmp	r2, r3
 8006702:	d302      	bcc.n	800670a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006704:	4b21      	ldr	r3, [pc, #132]	; (800678c <xTaskResumeAll+0x12c>)
 8006706:	2201      	movs	r2, #1
 8006708:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800670a:	4b1c      	ldr	r3, [pc, #112]	; (800677c <xTaskResumeAll+0x11c>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1cc      	bne.n	80066ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d001      	beq.n	800671c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006718:	f000 fb50 	bl	8006dbc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800671c:	4b1c      	ldr	r3, [pc, #112]	; (8006790 <xTaskResumeAll+0x130>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d010      	beq.n	800674a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006728:	f000 f844 	bl	80067b4 <xTaskIncrementTick>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006732:	4b16      	ldr	r3, [pc, #88]	; (800678c <xTaskResumeAll+0x12c>)
 8006734:	2201      	movs	r2, #1
 8006736:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	3b01      	subs	r3, #1
 800673c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1f1      	bne.n	8006728 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006744:	4b12      	ldr	r3, [pc, #72]	; (8006790 <xTaskResumeAll+0x130>)
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800674a:	4b10      	ldr	r3, [pc, #64]	; (800678c <xTaskResumeAll+0x12c>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d009      	beq.n	8006766 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006752:	2301      	movs	r3, #1
 8006754:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006756:	4b0f      	ldr	r3, [pc, #60]	; (8006794 <xTaskResumeAll+0x134>)
 8006758:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	f3bf 8f4f 	dsb	sy
 8006762:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006766:	f001 fa39 	bl	8007bdc <vPortExitCritical>

	return xAlreadyYielded;
 800676a:	68bb      	ldr	r3, [r7, #8]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	20000b08 	.word	0x20000b08
 8006778:	20000ae0 	.word	0x20000ae0
 800677c:	20000aa0 	.word	0x20000aa0
 8006780:	20000ae8 	.word	0x20000ae8
 8006784:	200009e4 	.word	0x200009e4
 8006788:	200009e0 	.word	0x200009e0
 800678c:	20000af4 	.word	0x20000af4
 8006790:	20000af0 	.word	0x20000af0
 8006794:	e000ed04 	.word	0xe000ed04

08006798 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800679e:	4b04      	ldr	r3, [pc, #16]	; (80067b0 <xTaskGetTickCount+0x18>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80067a4:	687b      	ldr	r3, [r7, #4]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bc80      	pop	{r7}
 80067ae:	4770      	bx	lr
 80067b0:	20000ae4 	.word	0x20000ae4

080067b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80067ba:	2300      	movs	r3, #0
 80067bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067be:	4b51      	ldr	r3, [pc, #324]	; (8006904 <xTaskIncrementTick+0x150>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f040 808d 	bne.w	80068e2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80067c8:	4b4f      	ldr	r3, [pc, #316]	; (8006908 <xTaskIncrementTick+0x154>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3301      	adds	r3, #1
 80067ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80067d0:	4a4d      	ldr	r2, [pc, #308]	; (8006908 <xTaskIncrementTick+0x154>)
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d120      	bne.n	800681e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80067dc:	4b4b      	ldr	r3, [pc, #300]	; (800690c <xTaskIncrementTick+0x158>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00a      	beq.n	80067fc <xTaskIncrementTick+0x48>
	__asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	603b      	str	r3, [r7, #0]
}
 80067f8:	bf00      	nop
 80067fa:	e7fe      	b.n	80067fa <xTaskIncrementTick+0x46>
 80067fc:	4b43      	ldr	r3, [pc, #268]	; (800690c <xTaskIncrementTick+0x158>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	4b43      	ldr	r3, [pc, #268]	; (8006910 <xTaskIncrementTick+0x15c>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a41      	ldr	r2, [pc, #260]	; (800690c <xTaskIncrementTick+0x158>)
 8006808:	6013      	str	r3, [r2, #0]
 800680a:	4a41      	ldr	r2, [pc, #260]	; (8006910 <xTaskIncrementTick+0x15c>)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6013      	str	r3, [r2, #0]
 8006810:	4b40      	ldr	r3, [pc, #256]	; (8006914 <xTaskIncrementTick+0x160>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3301      	adds	r3, #1
 8006816:	4a3f      	ldr	r2, [pc, #252]	; (8006914 <xTaskIncrementTick+0x160>)
 8006818:	6013      	str	r3, [r2, #0]
 800681a:	f000 facf 	bl	8006dbc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800681e:	4b3e      	ldr	r3, [pc, #248]	; (8006918 <xTaskIncrementTick+0x164>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	429a      	cmp	r2, r3
 8006826:	d34d      	bcc.n	80068c4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006828:	4b38      	ldr	r3, [pc, #224]	; (800690c <xTaskIncrementTick+0x158>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <xTaskIncrementTick+0x82>
 8006832:	2301      	movs	r3, #1
 8006834:	e000      	b.n	8006838 <xTaskIncrementTick+0x84>
 8006836:	2300      	movs	r3, #0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d004      	beq.n	8006846 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800683c:	4b36      	ldr	r3, [pc, #216]	; (8006918 <xTaskIncrementTick+0x164>)
 800683e:	f04f 32ff 	mov.w	r2, #4294967295
 8006842:	601a      	str	r2, [r3, #0]
					break;
 8006844:	e03e      	b.n	80068c4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006846:	4b31      	ldr	r3, [pc, #196]	; (800690c <xTaskIncrementTick+0x158>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	429a      	cmp	r2, r3
 800685c:	d203      	bcs.n	8006866 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800685e:	4a2e      	ldr	r2, [pc, #184]	; (8006918 <xTaskIncrementTick+0x164>)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6013      	str	r3, [r2, #0]
						break;
 8006864:	e02e      	b.n	80068c4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	3304      	adds	r3, #4
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe fcbc 	bl	80051e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006874:	2b00      	cmp	r3, #0
 8006876:	d004      	beq.n	8006882 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	3318      	adds	r3, #24
 800687c:	4618      	mov	r0, r3
 800687e:	f7fe fcb3 	bl	80051e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006886:	2201      	movs	r2, #1
 8006888:	409a      	lsls	r2, r3
 800688a:	4b24      	ldr	r3, [pc, #144]	; (800691c <xTaskIncrementTick+0x168>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4313      	orrs	r3, r2
 8006890:	4a22      	ldr	r2, [pc, #136]	; (800691c <xTaskIncrementTick+0x168>)
 8006892:	6013      	str	r3, [r2, #0]
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006898:	4613      	mov	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4a1f      	ldr	r2, [pc, #124]	; (8006920 <xTaskIncrementTick+0x16c>)
 80068a2:	441a      	add	r2, r3
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	3304      	adds	r3, #4
 80068a8:	4619      	mov	r1, r3
 80068aa:	4610      	mov	r0, r2
 80068ac:	f7fe fc41 	bl	8005132 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068b4:	4b1b      	ldr	r3, [pc, #108]	; (8006924 <xTaskIncrementTick+0x170>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d3b4      	bcc.n	8006828 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80068be:	2301      	movs	r3, #1
 80068c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068c2:	e7b1      	b.n	8006828 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80068c4:	4b17      	ldr	r3, [pc, #92]	; (8006924 <xTaskIncrementTick+0x170>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068ca:	4915      	ldr	r1, [pc, #84]	; (8006920 <xTaskIncrementTick+0x16c>)
 80068cc:	4613      	mov	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	4413      	add	r3, r2
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	440b      	add	r3, r1
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d907      	bls.n	80068ec <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	e004      	b.n	80068ec <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80068e2:	4b11      	ldr	r3, [pc, #68]	; (8006928 <xTaskIncrementTick+0x174>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3301      	adds	r3, #1
 80068e8:	4a0f      	ldr	r2, [pc, #60]	; (8006928 <xTaskIncrementTick+0x174>)
 80068ea:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80068ec:	4b0f      	ldr	r3, [pc, #60]	; (800692c <xTaskIncrementTick+0x178>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80068f4:	2301      	movs	r3, #1
 80068f6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80068f8:	697b      	ldr	r3, [r7, #20]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3718      	adds	r7, #24
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	20000b08 	.word	0x20000b08
 8006908:	20000ae4 	.word	0x20000ae4
 800690c:	20000a98 	.word	0x20000a98
 8006910:	20000a9c 	.word	0x20000a9c
 8006914:	20000af8 	.word	0x20000af8
 8006918:	20000b00 	.word	0x20000b00
 800691c:	20000ae8 	.word	0x20000ae8
 8006920:	200009e4 	.word	0x200009e4
 8006924:	200009e0 	.word	0x200009e0
 8006928:	20000af0 	.word	0x20000af0
 800692c:	20000af4 	.word	0x20000af4

08006930 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006936:	4b26      	ldr	r3, [pc, #152]	; (80069d0 <vTaskSwitchContext+0xa0>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800693e:	4b25      	ldr	r3, [pc, #148]	; (80069d4 <vTaskSwitchContext+0xa4>)
 8006940:	2201      	movs	r2, #1
 8006942:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006944:	e03f      	b.n	80069c6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006946:	4b23      	ldr	r3, [pc, #140]	; (80069d4 <vTaskSwitchContext+0xa4>)
 8006948:	2200      	movs	r2, #0
 800694a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800694c:	4b22      	ldr	r3, [pc, #136]	; (80069d8 <vTaskSwitchContext+0xa8>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	fab3 f383 	clz	r3, r3
 8006958:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800695a:	7afb      	ldrb	r3, [r7, #11]
 800695c:	f1c3 031f 	rsb	r3, r3, #31
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	491e      	ldr	r1, [pc, #120]	; (80069dc <vTaskSwitchContext+0xac>)
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	4613      	mov	r3, r2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	4413      	add	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	440b      	add	r3, r1
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10a      	bne.n	800698c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	607b      	str	r3, [r7, #4]
}
 8006988:	bf00      	nop
 800698a:	e7fe      	b.n	800698a <vTaskSwitchContext+0x5a>
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	4613      	mov	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4a11      	ldr	r2, [pc, #68]	; (80069dc <vTaskSwitchContext+0xac>)
 8006998:	4413      	add	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	605a      	str	r2, [r3, #4]
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	3308      	adds	r3, #8
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d104      	bne.n	80069bc <vTaskSwitchContext+0x8c>
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	605a      	str	r2, [r3, #4]
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	4a07      	ldr	r2, [pc, #28]	; (80069e0 <vTaskSwitchContext+0xb0>)
 80069c4:	6013      	str	r3, [r2, #0]
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bc80      	pop	{r7}
 80069ce:	4770      	bx	lr
 80069d0:	20000b08 	.word	0x20000b08
 80069d4:	20000af4 	.word	0x20000af4
 80069d8:	20000ae8 	.word	0x20000ae8
 80069dc:	200009e4 	.word	0x200009e4
 80069e0:	200009e0 	.word	0x200009e0

080069e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10a      	bne.n	8006a0a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	60fb      	str	r3, [r7, #12]
}
 8006a06:	bf00      	nop
 8006a08:	e7fe      	b.n	8006a08 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a0a:	4b07      	ldr	r3, [pc, #28]	; (8006a28 <vTaskPlaceOnEventList+0x44>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3318      	adds	r3, #24
 8006a10:	4619      	mov	r1, r3
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fe fbb0 	bl	8005178 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a18:	2101      	movs	r1, #1
 8006a1a:	6838      	ldr	r0, [r7, #0]
 8006a1c:	f000 fbd0 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	200009e0 	.word	0x200009e0

08006a2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10a      	bne.n	8006a54 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	617b      	str	r3, [r7, #20]
}
 8006a50:	bf00      	nop
 8006a52:	e7fe      	b.n	8006a52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a54:	4b0a      	ldr	r3, [pc, #40]	; (8006a80 <vTaskPlaceOnEventListRestricted+0x54>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	3318      	adds	r3, #24
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f7fe fb68 	bl	8005132 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d002      	beq.n	8006a6e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006a68:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006a6e:	6879      	ldr	r1, [r7, #4]
 8006a70:	68b8      	ldr	r0, [r7, #8]
 8006a72:	f000 fba5 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
	}
 8006a76:	bf00      	nop
 8006a78:	3718      	adds	r7, #24
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	200009e0 	.word	0x200009e0

08006a84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10a      	bne.n	8006ab0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	60fb      	str	r3, [r7, #12]
}
 8006aac:	bf00      	nop
 8006aae:	e7fe      	b.n	8006aae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	3318      	adds	r3, #24
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7fe fb97 	bl	80051e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aba:	4b1d      	ldr	r3, [pc, #116]	; (8006b30 <xTaskRemoveFromEventList+0xac>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d11c      	bne.n	8006afc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	3304      	adds	r3, #4
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7fe fb8e 	bl	80051e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	409a      	lsls	r2, r3
 8006ad4:	4b17      	ldr	r3, [pc, #92]	; (8006b34 <xTaskRemoveFromEventList+0xb0>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	4a16      	ldr	r2, [pc, #88]	; (8006b34 <xTaskRemoveFromEventList+0xb0>)
 8006adc:	6013      	str	r3, [r2, #0]
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4413      	add	r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4a13      	ldr	r2, [pc, #76]	; (8006b38 <xTaskRemoveFromEventList+0xb4>)
 8006aec:	441a      	add	r2, r3
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	3304      	adds	r3, #4
 8006af2:	4619      	mov	r1, r3
 8006af4:	4610      	mov	r0, r2
 8006af6:	f7fe fb1c 	bl	8005132 <vListInsertEnd>
 8006afa:	e005      	b.n	8006b08 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	3318      	adds	r3, #24
 8006b00:	4619      	mov	r1, r3
 8006b02:	480e      	ldr	r0, [pc, #56]	; (8006b3c <xTaskRemoveFromEventList+0xb8>)
 8006b04:	f7fe fb15 	bl	8005132 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0c:	4b0c      	ldr	r3, [pc, #48]	; (8006b40 <xTaskRemoveFromEventList+0xbc>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d905      	bls.n	8006b22 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b16:	2301      	movs	r3, #1
 8006b18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b1a:	4b0a      	ldr	r3, [pc, #40]	; (8006b44 <xTaskRemoveFromEventList+0xc0>)
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	601a      	str	r2, [r3, #0]
 8006b20:	e001      	b.n	8006b26 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006b22:	2300      	movs	r3, #0
 8006b24:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006b26:	697b      	ldr	r3, [r7, #20]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	20000b08 	.word	0x20000b08
 8006b34:	20000ae8 	.word	0x20000ae8
 8006b38:	200009e4 	.word	0x200009e4
 8006b3c:	20000aa0 	.word	0x20000aa0
 8006b40:	200009e0 	.word	0x200009e0
 8006b44:	20000af4 	.word	0x20000af4

08006b48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b50:	4b06      	ldr	r3, [pc, #24]	; (8006b6c <vTaskInternalSetTimeOutState+0x24>)
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b58:	4b05      	ldr	r3, [pc, #20]	; (8006b70 <vTaskInternalSetTimeOutState+0x28>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	605a      	str	r2, [r3, #4]
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bc80      	pop	{r7}
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	20000af8 	.word	0x20000af8
 8006b70:	20000ae4 	.word	0x20000ae4

08006b74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10a      	bne.n	8006b9a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	613b      	str	r3, [r7, #16]
}
 8006b96:	bf00      	nop
 8006b98:	e7fe      	b.n	8006b98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10a      	bne.n	8006bb6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	60fb      	str	r3, [r7, #12]
}
 8006bb2:	bf00      	nop
 8006bb4:	e7fe      	b.n	8006bb4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006bb6:	f000 ffe1 	bl	8007b7c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006bba:	4b1d      	ldr	r3, [pc, #116]	; (8006c30 <xTaskCheckForTimeOut+0xbc>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	69ba      	ldr	r2, [r7, #24]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd2:	d102      	bne.n	8006bda <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	e023      	b.n	8006c22 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	4b15      	ldr	r3, [pc, #84]	; (8006c34 <xTaskCheckForTimeOut+0xc0>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d007      	beq.n	8006bf6 <xTaskCheckForTimeOut+0x82>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	69ba      	ldr	r2, [r7, #24]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d302      	bcc.n	8006bf6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	61fb      	str	r3, [r7, #28]
 8006bf4:	e015      	b.n	8006c22 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d20b      	bcs.n	8006c18 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	1ad2      	subs	r2, r2, r3
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f7ff ff9b 	bl	8006b48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c12:	2300      	movs	r3, #0
 8006c14:	61fb      	str	r3, [r7, #28]
 8006c16:	e004      	b.n	8006c22 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c22:	f000 ffdb 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8006c26:	69fb      	ldr	r3, [r7, #28]
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3720      	adds	r7, #32
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	20000ae4 	.word	0x20000ae4
 8006c34:	20000af8 	.word	0x20000af8

08006c38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c38:	b480      	push	{r7}
 8006c3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c3c:	4b03      	ldr	r3, [pc, #12]	; (8006c4c <vTaskMissedYield+0x14>)
 8006c3e:	2201      	movs	r2, #1
 8006c40:	601a      	str	r2, [r3, #0]
}
 8006c42:	bf00      	nop
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	20000af4 	.word	0x20000af4

08006c50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c58:	f000 f852 	bl	8006d00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c5c:	4b06      	ldr	r3, [pc, #24]	; (8006c78 <prvIdleTask+0x28>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d9f9      	bls.n	8006c58 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c64:	4b05      	ldr	r3, [pc, #20]	; (8006c7c <prvIdleTask+0x2c>)
 8006c66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c6a:	601a      	str	r2, [r3, #0]
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c74:	e7f0      	b.n	8006c58 <prvIdleTask+0x8>
 8006c76:	bf00      	nop
 8006c78:	200009e4 	.word	0x200009e4
 8006c7c:	e000ed04 	.word	0xe000ed04

08006c80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c86:	2300      	movs	r3, #0
 8006c88:	607b      	str	r3, [r7, #4]
 8006c8a:	e00c      	b.n	8006ca6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4a12      	ldr	r2, [pc, #72]	; (8006ce0 <prvInitialiseTaskLists+0x60>)
 8006c98:	4413      	add	r3, r2
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fe fa1e 	bl	80050dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	607b      	str	r3, [r7, #4]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b06      	cmp	r3, #6
 8006caa:	d9ef      	bls.n	8006c8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006cac:	480d      	ldr	r0, [pc, #52]	; (8006ce4 <prvInitialiseTaskLists+0x64>)
 8006cae:	f7fe fa15 	bl	80050dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cb2:	480d      	ldr	r0, [pc, #52]	; (8006ce8 <prvInitialiseTaskLists+0x68>)
 8006cb4:	f7fe fa12 	bl	80050dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cb8:	480c      	ldr	r0, [pc, #48]	; (8006cec <prvInitialiseTaskLists+0x6c>)
 8006cba:	f7fe fa0f 	bl	80050dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cbe:	480c      	ldr	r0, [pc, #48]	; (8006cf0 <prvInitialiseTaskLists+0x70>)
 8006cc0:	f7fe fa0c 	bl	80050dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006cc4:	480b      	ldr	r0, [pc, #44]	; (8006cf4 <prvInitialiseTaskLists+0x74>)
 8006cc6:	f7fe fa09 	bl	80050dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cca:	4b0b      	ldr	r3, [pc, #44]	; (8006cf8 <prvInitialiseTaskLists+0x78>)
 8006ccc:	4a05      	ldr	r2, [pc, #20]	; (8006ce4 <prvInitialiseTaskLists+0x64>)
 8006cce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	; (8006cfc <prvInitialiseTaskLists+0x7c>)
 8006cd2:	4a05      	ldr	r2, [pc, #20]	; (8006ce8 <prvInitialiseTaskLists+0x68>)
 8006cd4:	601a      	str	r2, [r3, #0]
}
 8006cd6:	bf00      	nop
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	200009e4 	.word	0x200009e4
 8006ce4:	20000a70 	.word	0x20000a70
 8006ce8:	20000a84 	.word	0x20000a84
 8006cec:	20000aa0 	.word	0x20000aa0
 8006cf0:	20000ab4 	.word	0x20000ab4
 8006cf4:	20000acc 	.word	0x20000acc
 8006cf8:	20000a98 	.word	0x20000a98
 8006cfc:	20000a9c 	.word	0x20000a9c

08006d00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d06:	e019      	b.n	8006d3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d08:	f000 ff38 	bl	8007b7c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006d0c:	4b10      	ldr	r3, [pc, #64]	; (8006d50 <prvCheckTasksWaitingTermination+0x50>)
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3304      	adds	r3, #4
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fe fa65 	bl	80051e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d1e:	4b0d      	ldr	r3, [pc, #52]	; (8006d54 <prvCheckTasksWaitingTermination+0x54>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3b01      	subs	r3, #1
 8006d24:	4a0b      	ldr	r2, [pc, #44]	; (8006d54 <prvCheckTasksWaitingTermination+0x54>)
 8006d26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d28:	4b0b      	ldr	r3, [pc, #44]	; (8006d58 <prvCheckTasksWaitingTermination+0x58>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	4a0a      	ldr	r2, [pc, #40]	; (8006d58 <prvCheckTasksWaitingTermination+0x58>)
 8006d30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d32:	f000 ff53 	bl	8007bdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f810 	bl	8006d5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d3c:	4b06      	ldr	r3, [pc, #24]	; (8006d58 <prvCheckTasksWaitingTermination+0x58>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e1      	bne.n	8006d08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop
 8006d48:	3708      	adds	r7, #8
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	20000ab4 	.word	0x20000ab4
 8006d54:	20000ae0 	.word	0x20000ae0
 8006d58:	20000ac8 	.word	0x20000ac8

08006d5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d108      	bne.n	8006d80 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d72:	4618      	mov	r0, r3
 8006d74:	f001 f8c6 	bl	8007f04 <vPortFree>
				vPortFree( pxTCB );
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 f8c3 	bl	8007f04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d7e:	e018      	b.n	8006db2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d103      	bne.n	8006d92 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f001 f8ba 	bl	8007f04 <vPortFree>
	}
 8006d90:	e00f      	b.n	8006db2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d00a      	beq.n	8006db2 <prvDeleteTCB+0x56>
	__asm volatile
 8006d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	60fb      	str	r3, [r7, #12]
}
 8006dae:	bf00      	nop
 8006db0:	e7fe      	b.n	8006db0 <prvDeleteTCB+0x54>
	}
 8006db2:	bf00      	nop
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dc2:	4b0e      	ldr	r3, [pc, #56]	; (8006dfc <prvResetNextTaskUnblockTime+0x40>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <prvResetNextTaskUnblockTime+0x14>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <prvResetNextTaskUnblockTime+0x16>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d004      	beq.n	8006de0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dd6:	4b0a      	ldr	r3, [pc, #40]	; (8006e00 <prvResetNextTaskUnblockTime+0x44>)
 8006dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ddc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006dde:	e008      	b.n	8006df2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006de0:	4b06      	ldr	r3, [pc, #24]	; (8006dfc <prvResetNextTaskUnblockTime+0x40>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	4a04      	ldr	r2, [pc, #16]	; (8006e00 <prvResetNextTaskUnblockTime+0x44>)
 8006df0:	6013      	str	r3, [r2, #0]
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bc80      	pop	{r7}
 8006dfa:	4770      	bx	lr
 8006dfc:	20000a98 	.word	0x20000a98
 8006e00:	20000b00 	.word	0x20000b00

08006e04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e0a:	4b0b      	ldr	r3, [pc, #44]	; (8006e38 <xTaskGetSchedulerState+0x34>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d102      	bne.n	8006e18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e12:	2301      	movs	r3, #1
 8006e14:	607b      	str	r3, [r7, #4]
 8006e16:	e008      	b.n	8006e2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e18:	4b08      	ldr	r3, [pc, #32]	; (8006e3c <xTaskGetSchedulerState+0x38>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d102      	bne.n	8006e26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e20:	2302      	movs	r3, #2
 8006e22:	607b      	str	r3, [r7, #4]
 8006e24:	e001      	b.n	8006e2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e26:	2300      	movs	r3, #0
 8006e28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e2a:	687b      	ldr	r3, [r7, #4]
	}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bc80      	pop	{r7}
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	20000aec 	.word	0x20000aec
 8006e3c:	20000b08 	.word	0x20000b08

08006e40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d06e      	beq.n	8006f34 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e5a:	4b39      	ldr	r3, [pc, #228]	; (8006f40 <xTaskPriorityInherit+0x100>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d25e      	bcs.n	8006f22 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	699b      	ldr	r3, [r3, #24]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	db06      	blt.n	8006e7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e6c:	4b34      	ldr	r3, [pc, #208]	; (8006f40 <xTaskPriorityInherit+0x100>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e72:	f1c3 0207 	rsb	r2, r3, #7
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	6959      	ldr	r1, [r3, #20]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e82:	4613      	mov	r3, r2
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4a2e      	ldr	r2, [pc, #184]	; (8006f44 <xTaskPriorityInherit+0x104>)
 8006e8c:	4413      	add	r3, r2
 8006e8e:	4299      	cmp	r1, r3
 8006e90:	d101      	bne.n	8006e96 <xTaskPriorityInherit+0x56>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <xTaskPriorityInherit+0x58>
 8006e96:	2300      	movs	r3, #0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d03a      	beq.n	8006f12 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	3304      	adds	r3, #4
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fe f9a1 	bl	80051e8 <uxListRemove>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d115      	bne.n	8006ed8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb0:	4924      	ldr	r1, [pc, #144]	; (8006f44 <xTaskPriorityInherit+0x104>)
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4413      	add	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	440b      	add	r3, r1
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10a      	bne.n	8006ed8 <xTaskPriorityInherit+0x98>
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ecc:	43da      	mvns	r2, r3
 8006ece:	4b1e      	ldr	r3, [pc, #120]	; (8006f48 <xTaskPriorityInherit+0x108>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	4a1c      	ldr	r2, [pc, #112]	; (8006f48 <xTaskPriorityInherit+0x108>)
 8006ed6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ed8:	4b19      	ldr	r3, [pc, #100]	; (8006f40 <xTaskPriorityInherit+0x100>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	409a      	lsls	r2, r3
 8006eea:	4b17      	ldr	r3, [pc, #92]	; (8006f48 <xTaskPriorityInherit+0x108>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	4a15      	ldr	r2, [pc, #84]	; (8006f48 <xTaskPriorityInherit+0x108>)
 8006ef2:	6013      	str	r3, [r2, #0]
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ef8:	4613      	mov	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	4413      	add	r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	4a10      	ldr	r2, [pc, #64]	; (8006f44 <xTaskPriorityInherit+0x104>)
 8006f02:	441a      	add	r2, r3
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	3304      	adds	r3, #4
 8006f08:	4619      	mov	r1, r3
 8006f0a:	4610      	mov	r0, r2
 8006f0c:	f7fe f911 	bl	8005132 <vListInsertEnd>
 8006f10:	e004      	b.n	8006f1c <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f12:	4b0b      	ldr	r3, [pc, #44]	; (8006f40 <xTaskPriorityInherit+0x100>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	60fb      	str	r3, [r7, #12]
 8006f20:	e008      	b.n	8006f34 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f26:	4b06      	ldr	r3, [pc, #24]	; (8006f40 <xTaskPriorityInherit+0x100>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d201      	bcs.n	8006f34 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f30:	2301      	movs	r3, #1
 8006f32:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f34:	68fb      	ldr	r3, [r7, #12]
	}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	200009e0 	.word	0x200009e0
 8006f44:	200009e4 	.word	0x200009e4
 8006f48:	20000ae8 	.word	0x20000ae8

08006f4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b086      	sub	sp, #24
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d06e      	beq.n	8007040 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f62:	4b3a      	ldr	r3, [pc, #232]	; (800704c <xTaskPriorityDisinherit+0x100>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d00a      	beq.n	8006f82 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f70:	f383 8811 	msr	BASEPRI, r3
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	f3bf 8f4f 	dsb	sy
 8006f7c:	60fb      	str	r3, [r7, #12]
}
 8006f7e:	bf00      	nop
 8006f80:	e7fe      	b.n	8006f80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10a      	bne.n	8006fa0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8e:	f383 8811 	msr	BASEPRI, r3
 8006f92:	f3bf 8f6f 	isb	sy
 8006f96:	f3bf 8f4f 	dsb	sy
 8006f9a:	60bb      	str	r3, [r7, #8]
}
 8006f9c:	bf00      	nop
 8006f9e:	e7fe      	b.n	8006f9e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fa4:	1e5a      	subs	r2, r3, #1
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d044      	beq.n	8007040 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d140      	bne.n	8007040 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7fe f910 	bl	80051e8 <uxListRemove>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d115      	bne.n	8006ffa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd2:	491f      	ldr	r1, [pc, #124]	; (8007050 <xTaskPriorityDisinherit+0x104>)
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4413      	add	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	440b      	add	r3, r1
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <xTaskPriorityDisinherit+0xae>
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe8:	2201      	movs	r2, #1
 8006fea:	fa02 f303 	lsl.w	r3, r2, r3
 8006fee:	43da      	mvns	r2, r3
 8006ff0:	4b18      	ldr	r3, [pc, #96]	; (8007054 <xTaskPriorityDisinherit+0x108>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	4a17      	ldr	r2, [pc, #92]	; (8007054 <xTaskPriorityDisinherit+0x108>)
 8006ff8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007006:	f1c3 0207 	rsb	r2, r3, #7
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007012:	2201      	movs	r2, #1
 8007014:	409a      	lsls	r2, r3
 8007016:	4b0f      	ldr	r3, [pc, #60]	; (8007054 <xTaskPriorityDisinherit+0x108>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4313      	orrs	r3, r2
 800701c:	4a0d      	ldr	r2, [pc, #52]	; (8007054 <xTaskPriorityDisinherit+0x108>)
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007024:	4613      	mov	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4413      	add	r3, r2
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	4a08      	ldr	r2, [pc, #32]	; (8007050 <xTaskPriorityDisinherit+0x104>)
 800702e:	441a      	add	r2, r3
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	3304      	adds	r3, #4
 8007034:	4619      	mov	r1, r3
 8007036:	4610      	mov	r0, r2
 8007038:	f7fe f87b 	bl	8005132 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800703c:	2301      	movs	r3, #1
 800703e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007040:	697b      	ldr	r3, [r7, #20]
	}
 8007042:	4618      	mov	r0, r3
 8007044:	3718      	adds	r7, #24
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	200009e0 	.word	0x200009e0
 8007050:	200009e4 	.word	0x200009e4
 8007054:	20000ae8 	.word	0x20000ae8

08007058 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007066:	2301      	movs	r3, #1
 8007068:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 8088 	beq.w	8007182 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10a      	bne.n	8007090 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	60fb      	str	r3, [r7, #12]
}
 800708c:	bf00      	nop
 800708e:	e7fe      	b.n	800708e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007094:	683a      	ldr	r2, [r7, #0]
 8007096:	429a      	cmp	r2, r3
 8007098:	d902      	bls.n	80070a0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	61fb      	str	r3, [r7, #28]
 800709e:	e002      	b.n	80070a6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070aa:	69fa      	ldr	r2, [r7, #28]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d068      	beq.n	8007182 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d163      	bne.n	8007182 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80070ba:	4b34      	ldr	r3, [pc, #208]	; (800718c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d10a      	bne.n	80070da <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 80070c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c8:	f383 8811 	msr	BASEPRI, r3
 80070cc:	f3bf 8f6f 	isb	sy
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	60bb      	str	r3, [r7, #8]
}
 80070d6:	bf00      	nop
 80070d8:	e7fe      	b.n	80070d8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070de:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	69fa      	ldr	r2, [r7, #28]
 80070e4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	db04      	blt.n	80070f8 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	f1c3 0207 	rsb	r2, r3, #7
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	6959      	ldr	r1, [r3, #20]
 80070fc:	693a      	ldr	r2, [r7, #16]
 80070fe:	4613      	mov	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4a22      	ldr	r2, [pc, #136]	; (8007190 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007108:	4413      	add	r3, r2
 800710a:	4299      	cmp	r1, r3
 800710c:	d101      	bne.n	8007112 <vTaskPriorityDisinheritAfterTimeout+0xba>
 800710e:	2301      	movs	r3, #1
 8007110:	e000      	b.n	8007114 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8007112:	2300      	movs	r3, #0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d034      	beq.n	8007182 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	3304      	adds	r3, #4
 800711c:	4618      	mov	r0, r3
 800711e:	f7fe f863 	bl	80051e8 <uxListRemove>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d115      	bne.n	8007154 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800712c:	4918      	ldr	r1, [pc, #96]	; (8007190 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800712e:	4613      	mov	r3, r2
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	4413      	add	r3, r2
 8007134:	009b      	lsls	r3, r3, #2
 8007136:	440b      	add	r3, r1
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	2201      	movs	r2, #1
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	43da      	mvns	r2, r3
 800714a:	4b12      	ldr	r3, [pc, #72]	; (8007194 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4013      	ands	r3, r2
 8007150:	4a10      	ldr	r2, [pc, #64]	; (8007194 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007152:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	2201      	movs	r2, #1
 800715a:	409a      	lsls	r2, r3
 800715c:	4b0d      	ldr	r3, [pc, #52]	; (8007194 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4313      	orrs	r3, r2
 8007162:	4a0c      	ldr	r2, [pc, #48]	; (8007194 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800716a:	4613      	mov	r3, r2
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	4413      	add	r3, r2
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	4a07      	ldr	r2, [pc, #28]	; (8007190 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007174:	441a      	add	r2, r3
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	3304      	adds	r3, #4
 800717a:	4619      	mov	r1, r3
 800717c:	4610      	mov	r0, r2
 800717e:	f7fd ffd8 	bl	8005132 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007182:	bf00      	nop
 8007184:	3720      	adds	r7, #32
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	200009e0 	.word	0x200009e0
 8007190:	200009e4 	.word	0x200009e4
 8007194:	20000ae8 	.word	0x20000ae8

08007198 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800719c:	4b07      	ldr	r3, [pc, #28]	; (80071bc <pvTaskIncrementMutexHeldCount+0x24>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d004      	beq.n	80071ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80071a4:	4b05      	ldr	r3, [pc, #20]	; (80071bc <pvTaskIncrementMutexHeldCount+0x24>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071aa:	3201      	adds	r2, #1
 80071ac:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80071ae:	4b03      	ldr	r3, [pc, #12]	; (80071bc <pvTaskIncrementMutexHeldCount+0x24>)
 80071b0:	681b      	ldr	r3, [r3, #0]
	}
 80071b2:	4618      	mov	r0, r3
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bc80      	pop	{r7}
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	200009e0 	.word	0x200009e0

080071c0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80071ca:	4b29      	ldr	r3, [pc, #164]	; (8007270 <prvAddCurrentTaskToDelayedList+0xb0>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071d0:	4b28      	ldr	r3, [pc, #160]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	3304      	adds	r3, #4
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fe f806 	bl	80051e8 <uxListRemove>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10b      	bne.n	80071fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80071e2:	4b24      	ldr	r3, [pc, #144]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e8:	2201      	movs	r2, #1
 80071ea:	fa02 f303 	lsl.w	r3, r2, r3
 80071ee:	43da      	mvns	r2, r3
 80071f0:	4b21      	ldr	r3, [pc, #132]	; (8007278 <prvAddCurrentTaskToDelayedList+0xb8>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4013      	ands	r3, r2
 80071f6:	4a20      	ldr	r2, [pc, #128]	; (8007278 <prvAddCurrentTaskToDelayedList+0xb8>)
 80071f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007200:	d10a      	bne.n	8007218 <prvAddCurrentTaskToDelayedList+0x58>
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d007      	beq.n	8007218 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007208:	4b1a      	ldr	r3, [pc, #104]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	3304      	adds	r3, #4
 800720e:	4619      	mov	r1, r3
 8007210:	481a      	ldr	r0, [pc, #104]	; (800727c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007212:	f7fd ff8e 	bl	8005132 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007216:	e026      	b.n	8007266 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4413      	add	r3, r2
 800721e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007220:	4b14      	ldr	r3, [pc, #80]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68ba      	ldr	r2, [r7, #8]
 8007226:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	429a      	cmp	r2, r3
 800722e:	d209      	bcs.n	8007244 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007230:	4b13      	ldr	r3, [pc, #76]	; (8007280 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	4b0f      	ldr	r3, [pc, #60]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3304      	adds	r3, #4
 800723a:	4619      	mov	r1, r3
 800723c:	4610      	mov	r0, r2
 800723e:	f7fd ff9b 	bl	8005178 <vListInsert>
}
 8007242:	e010      	b.n	8007266 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007244:	4b0f      	ldr	r3, [pc, #60]	; (8007284 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	4b0a      	ldr	r3, [pc, #40]	; (8007274 <prvAddCurrentTaskToDelayedList+0xb4>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	3304      	adds	r3, #4
 800724e:	4619      	mov	r1, r3
 8007250:	4610      	mov	r0, r2
 8007252:	f7fd ff91 	bl	8005178 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007256:	4b0c      	ldr	r3, [pc, #48]	; (8007288 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	429a      	cmp	r2, r3
 800725e:	d202      	bcs.n	8007266 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007260:	4a09      	ldr	r2, [pc, #36]	; (8007288 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	6013      	str	r3, [r2, #0]
}
 8007266:	bf00      	nop
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20000ae4 	.word	0x20000ae4
 8007274:	200009e0 	.word	0x200009e0
 8007278:	20000ae8 	.word	0x20000ae8
 800727c:	20000acc 	.word	0x20000acc
 8007280:	20000a9c 	.word	0x20000a9c
 8007284:	20000a98 	.word	0x20000a98
 8007288:	20000b00 	.word	0x20000b00

0800728c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b08a      	sub	sp, #40	; 0x28
 8007290:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007292:	2300      	movs	r3, #0
 8007294:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007296:	f000 fb41 	bl	800791c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800729a:	4b1c      	ldr	r3, [pc, #112]	; (800730c <xTimerCreateTimerTask+0x80>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d021      	beq.n	80072e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80072a6:	2300      	movs	r3, #0
 80072a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80072aa:	1d3a      	adds	r2, r7, #4
 80072ac:	f107 0108 	add.w	r1, r7, #8
 80072b0:	f107 030c 	add.w	r3, r7, #12
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7f9 ffe7 	bl	8001288 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80072ba:	6879      	ldr	r1, [r7, #4]
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	9202      	str	r2, [sp, #8]
 80072c2:	9301      	str	r3, [sp, #4]
 80072c4:	2302      	movs	r3, #2
 80072c6:	9300      	str	r3, [sp, #0]
 80072c8:	2300      	movs	r3, #0
 80072ca:	460a      	mov	r2, r1
 80072cc:	4910      	ldr	r1, [pc, #64]	; (8007310 <xTimerCreateTimerTask+0x84>)
 80072ce:	4811      	ldr	r0, [pc, #68]	; (8007314 <xTimerCreateTimerTask+0x88>)
 80072d0:	f7fe ff04 	bl	80060dc <xTaskCreateStatic>
 80072d4:	4603      	mov	r3, r0
 80072d6:	4a10      	ldr	r2, [pc, #64]	; (8007318 <xTimerCreateTimerTask+0x8c>)
 80072d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80072da:	4b0f      	ldr	r3, [pc, #60]	; (8007318 <xTimerCreateTimerTask+0x8c>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80072e2:	2301      	movs	r3, #1
 80072e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d10a      	bne.n	8007302 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80072ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f0:	f383 8811 	msr	BASEPRI, r3
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	613b      	str	r3, [r7, #16]
}
 80072fe:	bf00      	nop
 8007300:	e7fe      	b.n	8007300 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007302:	697b      	ldr	r3, [r7, #20]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3718      	adds	r7, #24
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20000b3c 	.word	0x20000b3c
 8007310:	080082e8 	.word	0x080082e8
 8007314:	08007559 	.word	0x08007559
 8007318:	20000b40 	.word	0x20000b40

0800731c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800731c:	b580      	push	{r7, lr}
 800731e:	b088      	sub	sp, #32
 8007320:	af02      	add	r7, sp, #8
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
 8007328:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800732a:	202c      	movs	r0, #44	; 0x2c
 800732c:	f000 fd26 	bl	8007d7c <pvPortMalloc>
 8007330:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00d      	beq.n	8007354 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	9301      	str	r3, [sp, #4]
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	68b9      	ldr	r1, [r7, #8]
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 f846 	bl	80073d8 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8007354:	697b      	ldr	r3, [r7, #20]
	}
 8007356:	4618      	mov	r0, r3
 8007358:	3718      	adds	r7, #24
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800735e:	b580      	push	{r7, lr}
 8007360:	b08a      	sub	sp, #40	; 0x28
 8007362:	af02      	add	r7, sp, #8
 8007364:	60f8      	str	r0, [r7, #12]
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800736c:	232c      	movs	r3, #44	; 0x2c
 800736e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	2b2c      	cmp	r3, #44	; 0x2c
 8007374:	d00a      	beq.n	800738c <xTimerCreateStatic+0x2e>
	__asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737a:	f383 8811 	msr	BASEPRI, r3
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	61bb      	str	r3, [r7, #24]
}
 8007388:	bf00      	nop
 800738a:	e7fe      	b.n	800738a <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800738c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10a      	bne.n	80073a8 <xTimerCreateStatic+0x4a>
	__asm volatile
 8007392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	617b      	str	r3, [r7, #20]
}
 80073a4:	bf00      	nop
 80073a6:	e7fe      	b.n	80073a6 <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073aa:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00d      	beq.n	80073ce <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	68b9      	ldr	r1, [r7, #8]
 80073c0:	68f8      	ldr	r0, [r7, #12]
 80073c2:	f000 f809 	bl	80073d8 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 80073ce:	69fb      	ldr	r3, [r7, #28]
	}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3720      	adds	r7, #32
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b086      	sub	sp, #24
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	607a      	str	r2, [r7, #4]
 80073e4:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d10a      	bne.n	8007402 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80073ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f0:	f383 8811 	msr	BASEPRI, r3
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	617b      	str	r3, [r7, #20]
}
 80073fe:	bf00      	nop
 8007400:	e7fe      	b.n	8007400 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	2b00      	cmp	r3, #0
 8007406:	d015      	beq.n	8007434 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007408:	f000 fa88 	bl	800791c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800740c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	68ba      	ldr	r2, [r7, #8]
 8007416:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8007418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800741e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007420:	683a      	ldr	r2, [r7, #0]
 8007422:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	6a3a      	ldr	r2, [r7, #32]
 8007428:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800742a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742c:	3304      	adds	r3, #4
 800742e:	4618      	mov	r0, r3
 8007430:	f7fd fe73 	bl	800511a <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8007434:	bf00      	nop
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	; 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
 8007448:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800744a:	2300      	movs	r3, #0
 800744c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10a      	bne.n	800746a <xTimerGenericCommand+0x2e>
	__asm volatile
 8007454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007458:	f383 8811 	msr	BASEPRI, r3
 800745c:	f3bf 8f6f 	isb	sy
 8007460:	f3bf 8f4f 	dsb	sy
 8007464:	623b      	str	r3, [r7, #32]
}
 8007466:	bf00      	nop
 8007468:	e7fe      	b.n	8007468 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800746a:	4b1a      	ldr	r3, [pc, #104]	; (80074d4 <xTimerGenericCommand+0x98>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d02a      	beq.n	80074c8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b05      	cmp	r3, #5
 8007482:	dc18      	bgt.n	80074b6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007484:	f7ff fcbe 	bl	8006e04 <xTaskGetSchedulerState>
 8007488:	4603      	mov	r3, r0
 800748a:	2b02      	cmp	r3, #2
 800748c:	d109      	bne.n	80074a2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800748e:	4b11      	ldr	r3, [pc, #68]	; (80074d4 <xTimerGenericCommand+0x98>)
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	f107 0114 	add.w	r1, r7, #20
 8007496:	2300      	movs	r3, #0
 8007498:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800749a:	f7fe f80b 	bl	80054b4 <xQueueGenericSend>
 800749e:	6278      	str	r0, [r7, #36]	; 0x24
 80074a0:	e012      	b.n	80074c8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074a2:	4b0c      	ldr	r3, [pc, #48]	; (80074d4 <xTimerGenericCommand+0x98>)
 80074a4:	6818      	ldr	r0, [r3, #0]
 80074a6:	f107 0114 	add.w	r1, r7, #20
 80074aa:	2300      	movs	r3, #0
 80074ac:	2200      	movs	r2, #0
 80074ae:	f7fe f801 	bl	80054b4 <xQueueGenericSend>
 80074b2:	6278      	str	r0, [r7, #36]	; 0x24
 80074b4:	e008      	b.n	80074c8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074b6:	4b07      	ldr	r3, [pc, #28]	; (80074d4 <xTimerGenericCommand+0x98>)
 80074b8:	6818      	ldr	r0, [r3, #0]
 80074ba:	f107 0114 	add.w	r1, r7, #20
 80074be:	2300      	movs	r3, #0
 80074c0:	683a      	ldr	r2, [r7, #0]
 80074c2:	f7fe f8f5 	bl	80056b0 <xQueueGenericSendFromISR>
 80074c6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80074c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3728      	adds	r7, #40	; 0x28
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	20000b3c 	.word	0x20000b3c

080074d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b088      	sub	sp, #32
 80074dc:	af02      	add	r7, sp, #8
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074e2:	4b1c      	ldr	r3, [pc, #112]	; (8007554 <prvProcessExpiredTimer+0x7c>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	3304      	adds	r3, #4
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7fd fe79 	bl	80051e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	69db      	ldr	r3, [r3, #28]
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d122      	bne.n	8007544 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	699a      	ldr	r2, [r3, #24]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	18d1      	adds	r1, r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	6978      	ldr	r0, [r7, #20]
 800750c:	f000 f8c8 	bl	80076a0 <prvInsertTimerInActiveList>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d016      	beq.n	8007544 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007516:	2300      	movs	r3, #0
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	2300      	movs	r3, #0
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	2100      	movs	r1, #0
 8007520:	6978      	ldr	r0, [r7, #20]
 8007522:	f7ff ff8b 	bl	800743c <xTimerGenericCommand>
 8007526:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10a      	bne.n	8007544 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	60fb      	str	r3, [r7, #12]
}
 8007540:	bf00      	nop
 8007542:	e7fe      	b.n	8007542 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007548:	6978      	ldr	r0, [r7, #20]
 800754a:	4798      	blx	r3
}
 800754c:	bf00      	nop
 800754e:	3718      	adds	r7, #24
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20000b34 	.word	0x20000b34

08007558 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007560:	f107 0308 	add.w	r3, r7, #8
 8007564:	4618      	mov	r0, r3
 8007566:	f000 f857 	bl	8007618 <prvGetNextExpireTime>
 800756a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	4619      	mov	r1, r3
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 f803 	bl	800757c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007576:	f000 f8d5 	bl	8007724 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800757a:	e7f1      	b.n	8007560 <prvTimerTask+0x8>

0800757c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007586:	f7ff f85d 	bl	8006644 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800758a:	f107 0308 	add.w	r3, r7, #8
 800758e:	4618      	mov	r0, r3
 8007590:	f000 f866 	bl	8007660 <prvSampleTimeNow>
 8007594:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d130      	bne.n	80075fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10a      	bne.n	80075b8 <prvProcessTimerOrBlockTask+0x3c>
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d806      	bhi.n	80075b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80075aa:	f7ff f859 	bl	8006660 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80075ae:	68f9      	ldr	r1, [r7, #12]
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f7ff ff91 	bl	80074d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80075b6:	e024      	b.n	8007602 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d008      	beq.n	80075d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80075be:	4b13      	ldr	r3, [pc, #76]	; (800760c <prvProcessTimerOrBlockTask+0x90>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	bf0c      	ite	eq
 80075c8:	2301      	moveq	r3, #1
 80075ca:	2300      	movne	r3, #0
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80075d0:	4b0f      	ldr	r3, [pc, #60]	; (8007610 <prvProcessTimerOrBlockTask+0x94>)
 80075d2:	6818      	ldr	r0, [r3, #0]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	4619      	mov	r1, r3
 80075de:	f7fe fd49 	bl	8006074 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80075e2:	f7ff f83d 	bl	8006660 <xTaskResumeAll>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10a      	bne.n	8007602 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80075ec:	4b09      	ldr	r3, [pc, #36]	; (8007614 <prvProcessTimerOrBlockTask+0x98>)
 80075ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	f3bf 8f6f 	isb	sy
}
 80075fc:	e001      	b.n	8007602 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80075fe:	f7ff f82f 	bl	8006660 <xTaskResumeAll>
}
 8007602:	bf00      	nop
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	20000b38 	.word	0x20000b38
 8007610:	20000b3c 	.word	0x20000b3c
 8007614:	e000ed04 	.word	0xe000ed04

08007618 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007620:	4b0e      	ldr	r3, [pc, #56]	; (800765c <prvGetNextExpireTime+0x44>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	bf0c      	ite	eq
 800762a:	2301      	moveq	r3, #1
 800762c:	2300      	movne	r3, #0
 800762e:	b2db      	uxtb	r3, r3
 8007630:	461a      	mov	r2, r3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d105      	bne.n	800764a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800763e:	4b07      	ldr	r3, [pc, #28]	; (800765c <prvGetNextExpireTime+0x44>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	60fb      	str	r3, [r7, #12]
 8007648:	e001      	b.n	800764e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800764a:	2300      	movs	r3, #0
 800764c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800764e:	68fb      	ldr	r3, [r7, #12]
}
 8007650:	4618      	mov	r0, r3
 8007652:	3714      	adds	r7, #20
 8007654:	46bd      	mov	sp, r7
 8007656:	bc80      	pop	{r7}
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	20000b34 	.word	0x20000b34

08007660 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007668:	f7ff f896 	bl	8006798 <xTaskGetTickCount>
 800766c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800766e:	4b0b      	ldr	r3, [pc, #44]	; (800769c <prvSampleTimeNow+0x3c>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	429a      	cmp	r2, r3
 8007676:	d205      	bcs.n	8007684 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007678:	f000 f8ee 	bl	8007858 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	601a      	str	r2, [r3, #0]
 8007682:	e002      	b.n	800768a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800768a:	4a04      	ldr	r2, [pc, #16]	; (800769c <prvSampleTimeNow+0x3c>)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007690:	68fb      	ldr	r3, [r7, #12]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	20000b44 	.word	0x20000b44

080076a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
 80076ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80076ae:	2300      	movs	r3, #0
 80076b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80076be:	68ba      	ldr	r2, [r7, #8]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d812      	bhi.n	80076ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	1ad2      	subs	r2, r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	699b      	ldr	r3, [r3, #24]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d302      	bcc.n	80076da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80076d4:	2301      	movs	r3, #1
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	e01b      	b.n	8007712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80076da:	4b10      	ldr	r3, [pc, #64]	; (800771c <prvInsertTimerInActiveList+0x7c>)
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	3304      	adds	r3, #4
 80076e2:	4619      	mov	r1, r3
 80076e4:	4610      	mov	r0, r2
 80076e6:	f7fd fd47 	bl	8005178 <vListInsert>
 80076ea:	e012      	b.n	8007712 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d206      	bcs.n	8007702 <prvInsertTimerInActiveList+0x62>
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d302      	bcc.n	8007702 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80076fc:	2301      	movs	r3, #1
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	e007      	b.n	8007712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007702:	4b07      	ldr	r3, [pc, #28]	; (8007720 <prvInsertTimerInActiveList+0x80>)
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	3304      	adds	r3, #4
 800770a:	4619      	mov	r1, r3
 800770c:	4610      	mov	r0, r2
 800770e:	f7fd fd33 	bl	8005178 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007712:	697b      	ldr	r3, [r7, #20]
}
 8007714:	4618      	mov	r0, r3
 8007716:	3718      	adds	r7, #24
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	20000b38 	.word	0x20000b38
 8007720:	20000b34 	.word	0x20000b34

08007724 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b08c      	sub	sp, #48	; 0x30
 8007728:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800772a:	e081      	b.n	8007830 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2b00      	cmp	r3, #0
 8007730:	db7e      	blt.n	8007830 <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d004      	beq.n	8007748 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	3304      	adds	r3, #4
 8007742:	4618      	mov	r0, r3
 8007744:	f7fd fd50 	bl	80051e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007748:	1d3b      	adds	r3, r7, #4
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff ff88 	bl	8007660 <prvSampleTimeNow>
 8007750:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b09      	cmp	r3, #9
 8007756:	d86a      	bhi.n	800782e <prvProcessReceivedCommands+0x10a>
 8007758:	a201      	add	r2, pc, #4	; (adr r2, 8007760 <prvProcessReceivedCommands+0x3c>)
 800775a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800775e:	bf00      	nop
 8007760:	08007789 	.word	0x08007789
 8007764:	08007789 	.word	0x08007789
 8007768:	08007789 	.word	0x08007789
 800776c:	08007831 	.word	0x08007831
 8007770:	080077e5 	.word	0x080077e5
 8007774:	0800781d 	.word	0x0800781d
 8007778:	08007789 	.word	0x08007789
 800777c:	08007789 	.word	0x08007789
 8007780:	08007831 	.word	0x08007831
 8007784:	080077e5 	.word	0x080077e5
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	18d1      	adds	r1, r2, r3
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a3a      	ldr	r2, [r7, #32]
 8007794:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007796:	f7ff ff83 	bl	80076a0 <prvInsertTimerInActiveList>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d047      	beq.n	8007830 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077a6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80077a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d13f      	bne.n	8007830 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	441a      	add	r2, r3
 80077b8:	2300      	movs	r3, #0
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	2300      	movs	r3, #0
 80077be:	2100      	movs	r1, #0
 80077c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077c2:	f7ff fe3b 	bl	800743c <xTimerGenericCommand>
 80077c6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d130      	bne.n	8007830 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	61bb      	str	r3, [r7, #24]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80077ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10a      	bne.n	8007808 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	617b      	str	r3, [r7, #20]
}
 8007804:	bf00      	nop
 8007806:	e7fe      	b.n	8007806 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780a:	699a      	ldr	r2, [r3, #24]
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	18d1      	adds	r1, r2, r3
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	6a3a      	ldr	r2, [r7, #32]
 8007814:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007816:	f7ff ff43 	bl	80076a0 <prvInsertTimerInActiveList>
					break;
 800781a:	e009      	b.n	8007830 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800781c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007822:	2b00      	cmp	r3, #0
 8007824:	d104      	bne.n	8007830 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 8007826:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007828:	f000 fb6c 	bl	8007f04 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800782c:	e000      	b.n	8007830 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 800782e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007830:	4b08      	ldr	r3, [pc, #32]	; (8007854 <prvProcessReceivedCommands+0x130>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f107 0108 	add.w	r1, r7, #8
 8007838:	2200      	movs	r2, #0
 800783a:	4618      	mov	r0, r3
 800783c:	f7fe f85e 	bl	80058fc <xQueueReceive>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	f47f af72 	bne.w	800772c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	3728      	adds	r7, #40	; 0x28
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	20000b3c 	.word	0x20000b3c

08007858 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800785e:	e045      	b.n	80078ec <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007860:	4b2c      	ldr	r3, [pc, #176]	; (8007914 <prvSwitchTimerLists+0xbc>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800786a:	4b2a      	ldr	r3, [pc, #168]	; (8007914 <prvSwitchTimerLists+0xbc>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	3304      	adds	r3, #4
 8007878:	4618      	mov	r0, r3
 800787a:	f7fd fcb5 	bl	80051e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007882:	68f8      	ldr	r0, [r7, #12]
 8007884:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d12e      	bne.n	80078ec <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4413      	add	r3, r2
 8007896:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	429a      	cmp	r2, r3
 800789e:	d90e      	bls.n	80078be <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078ac:	4b19      	ldr	r3, [pc, #100]	; (8007914 <prvSwitchTimerLists+0xbc>)
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	3304      	adds	r3, #4
 80078b4:	4619      	mov	r1, r3
 80078b6:	4610      	mov	r0, r2
 80078b8:	f7fd fc5e 	bl	8005178 <vListInsert>
 80078bc:	e016      	b.n	80078ec <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078be:	2300      	movs	r3, #0
 80078c0:	9300      	str	r3, [sp, #0]
 80078c2:	2300      	movs	r3, #0
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	2100      	movs	r1, #0
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f7ff fdb7 	bl	800743c <xTimerGenericCommand>
 80078ce:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10a      	bne.n	80078ec <prvSwitchTimerLists+0x94>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	603b      	str	r3, [r7, #0]
}
 80078e8:	bf00      	nop
 80078ea:	e7fe      	b.n	80078ea <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80078ec:	4b09      	ldr	r3, [pc, #36]	; (8007914 <prvSwitchTimerLists+0xbc>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1b4      	bne.n	8007860 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80078f6:	4b07      	ldr	r3, [pc, #28]	; (8007914 <prvSwitchTimerLists+0xbc>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80078fc:	4b06      	ldr	r3, [pc, #24]	; (8007918 <prvSwitchTimerLists+0xc0>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a04      	ldr	r2, [pc, #16]	; (8007914 <prvSwitchTimerLists+0xbc>)
 8007902:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007904:	4a04      	ldr	r2, [pc, #16]	; (8007918 <prvSwitchTimerLists+0xc0>)
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	6013      	str	r3, [r2, #0]
}
 800790a:	bf00      	nop
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000b34 	.word	0x20000b34
 8007918:	20000b38 	.word	0x20000b38

0800791c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007922:	f000 f92b 	bl	8007b7c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007926:	4b15      	ldr	r3, [pc, #84]	; (800797c <prvCheckForValidListAndQueue+0x60>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d120      	bne.n	8007970 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800792e:	4814      	ldr	r0, [pc, #80]	; (8007980 <prvCheckForValidListAndQueue+0x64>)
 8007930:	f7fd fbd4 	bl	80050dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007934:	4813      	ldr	r0, [pc, #76]	; (8007984 <prvCheckForValidListAndQueue+0x68>)
 8007936:	f7fd fbd1 	bl	80050dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800793a:	4b13      	ldr	r3, [pc, #76]	; (8007988 <prvCheckForValidListAndQueue+0x6c>)
 800793c:	4a10      	ldr	r2, [pc, #64]	; (8007980 <prvCheckForValidListAndQueue+0x64>)
 800793e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007940:	4b12      	ldr	r3, [pc, #72]	; (800798c <prvCheckForValidListAndQueue+0x70>)
 8007942:	4a10      	ldr	r2, [pc, #64]	; (8007984 <prvCheckForValidListAndQueue+0x68>)
 8007944:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007946:	2300      	movs	r3, #0
 8007948:	9300      	str	r3, [sp, #0]
 800794a:	4b11      	ldr	r3, [pc, #68]	; (8007990 <prvCheckForValidListAndQueue+0x74>)
 800794c:	4a11      	ldr	r2, [pc, #68]	; (8007994 <prvCheckForValidListAndQueue+0x78>)
 800794e:	210c      	movs	r1, #12
 8007950:	200a      	movs	r0, #10
 8007952:	f7fd fcdb 	bl	800530c <xQueueGenericCreateStatic>
 8007956:	4603      	mov	r3, r0
 8007958:	4a08      	ldr	r2, [pc, #32]	; (800797c <prvCheckForValidListAndQueue+0x60>)
 800795a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800795c:	4b07      	ldr	r3, [pc, #28]	; (800797c <prvCheckForValidListAndQueue+0x60>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d005      	beq.n	8007970 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007964:	4b05      	ldr	r3, [pc, #20]	; (800797c <prvCheckForValidListAndQueue+0x60>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	490b      	ldr	r1, [pc, #44]	; (8007998 <prvCheckForValidListAndQueue+0x7c>)
 800796a:	4618      	mov	r0, r3
 800796c:	f7fe fb5a 	bl	8006024 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007970:	f000 f934 	bl	8007bdc <vPortExitCritical>
}
 8007974:	bf00      	nop
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	20000b3c 	.word	0x20000b3c
 8007980:	20000b0c 	.word	0x20000b0c
 8007984:	20000b20 	.word	0x20000b20
 8007988:	20000b34 	.word	0x20000b34
 800798c:	20000b38 	.word	0x20000b38
 8007990:	20000bc0 	.word	0x20000bc0
 8007994:	20000b48 	.word	0x20000b48
 8007998:	080082f0 	.word	0x080082f0

0800799c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	60b9      	str	r1, [r7, #8]
 80079a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	3b04      	subs	r3, #4
 80079ac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3b04      	subs	r3, #4
 80079ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f023 0201 	bic.w	r2, r3, #1
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	3b04      	subs	r3, #4
 80079ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079cc:	4a08      	ldr	r2, [pc, #32]	; (80079f0 <pxPortInitialiseStack+0x54>)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	3b14      	subs	r3, #20
 80079d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	3b20      	subs	r3, #32
 80079e2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079e4:	68fb      	ldr	r3, [r7, #12]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr
 80079f0:	080079f5 	.word	0x080079f5

080079f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079fe:	4b12      	ldr	r3, [pc, #72]	; (8007a48 <prvTaskExitError+0x54>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a06:	d00a      	beq.n	8007a1e <prvTaskExitError+0x2a>
	__asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	60fb      	str	r3, [r7, #12]
}
 8007a1a:	bf00      	nop
 8007a1c:	e7fe      	b.n	8007a1c <prvTaskExitError+0x28>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	60bb      	str	r3, [r7, #8]
}
 8007a30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a32:	bf00      	nop
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0fc      	beq.n	8007a34 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a3a:	bf00      	nop
 8007a3c:	bf00      	nop
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bc80      	pop	{r7}
 8007a44:	4770      	bx	lr
 8007a46:	bf00      	nop
 8007a48:	20000078 	.word	0x20000078
 8007a4c:	00000000 	.word	0x00000000

08007a50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a50:	4b07      	ldr	r3, [pc, #28]	; (8007a70 <pxCurrentTCBConst2>)
 8007a52:	6819      	ldr	r1, [r3, #0]
 8007a54:	6808      	ldr	r0, [r1, #0]
 8007a56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007a5a:	f380 8809 	msr	PSP, r0
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f04f 0000 	mov.w	r0, #0
 8007a66:	f380 8811 	msr	BASEPRI, r0
 8007a6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007a6e:	4770      	bx	lr

08007a70 <pxCurrentTCBConst2>:
 8007a70:	200009e0 	.word	0x200009e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop

08007a78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007a78:	4806      	ldr	r0, [pc, #24]	; (8007a94 <prvPortStartFirstTask+0x1c>)
 8007a7a:	6800      	ldr	r0, [r0, #0]
 8007a7c:	6800      	ldr	r0, [r0, #0]
 8007a7e:	f380 8808 	msr	MSP, r0
 8007a82:	b662      	cpsie	i
 8007a84:	b661      	cpsie	f
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	df00      	svc	0
 8007a90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a92:	bf00      	nop
 8007a94:	e000ed08 	.word	0xe000ed08

08007a98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007a9e:	4b32      	ldr	r3, [pc, #200]	; (8007b68 <xPortStartScheduler+0xd0>)
 8007aa0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	22ff      	movs	r2, #255	; 0xff
 8007aae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ac0:	b2da      	uxtb	r2, r3
 8007ac2:	4b2a      	ldr	r3, [pc, #168]	; (8007b6c <xPortStartScheduler+0xd4>)
 8007ac4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ac6:	4b2a      	ldr	r3, [pc, #168]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007ac8:	2207      	movs	r2, #7
 8007aca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007acc:	e009      	b.n	8007ae2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007ace:	4b28      	ldr	r3, [pc, #160]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	4a26      	ldr	r2, [pc, #152]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007ad6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ad8:	78fb      	ldrb	r3, [r7, #3]
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	005b      	lsls	r3, r3, #1
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ae2:	78fb      	ldrb	r3, [r7, #3]
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aea:	2b80      	cmp	r3, #128	; 0x80
 8007aec:	d0ef      	beq.n	8007ace <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007aee:	4b20      	ldr	r3, [pc, #128]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f1c3 0307 	rsb	r3, r3, #7
 8007af6:	2b04      	cmp	r3, #4
 8007af8:	d00a      	beq.n	8007b10 <xPortStartScheduler+0x78>
	__asm volatile
 8007afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	60bb      	str	r3, [r7, #8]
}
 8007b0c:	bf00      	nop
 8007b0e:	e7fe      	b.n	8007b0e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b10:	4b17      	ldr	r3, [pc, #92]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	021b      	lsls	r3, r3, #8
 8007b16:	4a16      	ldr	r2, [pc, #88]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007b18:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b1a:	4b15      	ldr	r3, [pc, #84]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b22:	4a13      	ldr	r2, [pc, #76]	; (8007b70 <xPortStartScheduler+0xd8>)
 8007b24:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	b2da      	uxtb	r2, r3
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b2e:	4b11      	ldr	r3, [pc, #68]	; (8007b74 <xPortStartScheduler+0xdc>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a10      	ldr	r2, [pc, #64]	; (8007b74 <xPortStartScheduler+0xdc>)
 8007b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b3a:	4b0e      	ldr	r3, [pc, #56]	; (8007b74 <xPortStartScheduler+0xdc>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a0d      	ldr	r2, [pc, #52]	; (8007b74 <xPortStartScheduler+0xdc>)
 8007b40:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007b44:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b46:	f000 f8b9 	bl	8007cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b4a:	4b0b      	ldr	r3, [pc, #44]	; (8007b78 <xPortStartScheduler+0xe0>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b50:	f7ff ff92 	bl	8007a78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b54:	f7fe feec 	bl	8006930 <vTaskSwitchContext>
	prvTaskExitError();
 8007b58:	f7ff ff4c 	bl	80079f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	e000e400 	.word	0xe000e400
 8007b6c:	20000c08 	.word	0x20000c08
 8007b70:	20000c0c 	.word	0x20000c0c
 8007b74:	e000ed20 	.word	0xe000ed20
 8007b78:	20000078 	.word	0x20000078

08007b7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	607b      	str	r3, [r7, #4]
}
 8007b94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007b96:	4b0f      	ldr	r3, [pc, #60]	; (8007bd4 <vPortEnterCritical+0x58>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	4a0d      	ldr	r2, [pc, #52]	; (8007bd4 <vPortEnterCritical+0x58>)
 8007b9e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ba0:	4b0c      	ldr	r3, [pc, #48]	; (8007bd4 <vPortEnterCritical+0x58>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d10f      	bne.n	8007bc8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ba8:	4b0b      	ldr	r3, [pc, #44]	; (8007bd8 <vPortEnterCritical+0x5c>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d00a      	beq.n	8007bc8 <vPortEnterCritical+0x4c>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	603b      	str	r3, [r7, #0]
}
 8007bc4:	bf00      	nop
 8007bc6:	e7fe      	b.n	8007bc6 <vPortEnterCritical+0x4a>
	}
}
 8007bc8:	bf00      	nop
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bc80      	pop	{r7}
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	20000078 	.word	0x20000078
 8007bd8:	e000ed04 	.word	0xe000ed04

08007bdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007be2:	4b11      	ldr	r3, [pc, #68]	; (8007c28 <vPortExitCritical+0x4c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10a      	bne.n	8007c00 <vPortExitCritical+0x24>
	__asm volatile
 8007bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bee:	f383 8811 	msr	BASEPRI, r3
 8007bf2:	f3bf 8f6f 	isb	sy
 8007bf6:	f3bf 8f4f 	dsb	sy
 8007bfa:	607b      	str	r3, [r7, #4]
}
 8007bfc:	bf00      	nop
 8007bfe:	e7fe      	b.n	8007bfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c00:	4b09      	ldr	r3, [pc, #36]	; (8007c28 <vPortExitCritical+0x4c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3b01      	subs	r3, #1
 8007c06:	4a08      	ldr	r2, [pc, #32]	; (8007c28 <vPortExitCritical+0x4c>)
 8007c08:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c0a:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <vPortExitCritical+0x4c>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d105      	bne.n	8007c1e <vPortExitCritical+0x42>
 8007c12:	2300      	movs	r3, #0
 8007c14:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	f383 8811 	msr	BASEPRI, r3
}
 8007c1c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bc80      	pop	{r7}
 8007c26:	4770      	bx	lr
 8007c28:	20000078 	.word	0x20000078
 8007c2c:	00000000 	.word	0x00000000

08007c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c30:	f3ef 8009 	mrs	r0, PSP
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	4b0d      	ldr	r3, [pc, #52]	; (8007c70 <pxCurrentTCBConst>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c40:	6010      	str	r0, [r2, #0]
 8007c42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007c46:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007c4a:	f380 8811 	msr	BASEPRI, r0
 8007c4e:	f7fe fe6f 	bl	8006930 <vTaskSwitchContext>
 8007c52:	f04f 0000 	mov.w	r0, #0
 8007c56:	f380 8811 	msr	BASEPRI, r0
 8007c5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007c5e:	6819      	ldr	r1, [r3, #0]
 8007c60:	6808      	ldr	r0, [r1, #0]
 8007c62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c66:	f380 8809 	msr	PSP, r0
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	4770      	bx	lr

08007c70 <pxCurrentTCBConst>:
 8007c70:	200009e0 	.word	0x200009e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c74:	bf00      	nop
 8007c76:	bf00      	nop

08007c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	607b      	str	r3, [r7, #4]
}
 8007c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c92:	f7fe fd8f 	bl	80067b4 <xTaskIncrementTick>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d003      	beq.n	8007ca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c9c:	4b06      	ldr	r3, [pc, #24]	; (8007cb8 <xPortSysTickHandler+0x40>)
 8007c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	f383 8811 	msr	BASEPRI, r3
}
 8007cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007cb0:	bf00      	nop
 8007cb2:	3708      	adds	r7, #8
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	e000ed04 	.word	0xe000ed04

08007cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007cc0:	4b0a      	ldr	r3, [pc, #40]	; (8007cec <vPortSetupTimerInterrupt+0x30>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007cc6:	4b0a      	ldr	r3, [pc, #40]	; (8007cf0 <vPortSetupTimerInterrupt+0x34>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007ccc:	4b09      	ldr	r3, [pc, #36]	; (8007cf4 <vPortSetupTimerInterrupt+0x38>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a09      	ldr	r2, [pc, #36]	; (8007cf8 <vPortSetupTimerInterrupt+0x3c>)
 8007cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd6:	099b      	lsrs	r3, r3, #6
 8007cd8:	4a08      	ldr	r2, [pc, #32]	; (8007cfc <vPortSetupTimerInterrupt+0x40>)
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cde:	4b03      	ldr	r3, [pc, #12]	; (8007cec <vPortSetupTimerInterrupt+0x30>)
 8007ce0:	2207      	movs	r2, #7
 8007ce2:	601a      	str	r2, [r3, #0]
}
 8007ce4:	bf00      	nop
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr
 8007cec:	e000e010 	.word	0xe000e010
 8007cf0:	e000e018 	.word	0xe000e018
 8007cf4:	2000006c 	.word	0x2000006c
 8007cf8:	10624dd3 	.word	0x10624dd3
 8007cfc:	e000e014 	.word	0xe000e014

08007d00 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d00:	b480      	push	{r7}
 8007d02:	b085      	sub	sp, #20
 8007d04:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d06:	f3ef 8305 	mrs	r3, IPSR
 8007d0a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2b0f      	cmp	r3, #15
 8007d10:	d914      	bls.n	8007d3c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d12:	4a16      	ldr	r2, [pc, #88]	; (8007d6c <vPortValidateInterruptPriority+0x6c>)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	4413      	add	r3, r2
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d1c:	4b14      	ldr	r3, [pc, #80]	; (8007d70 <vPortValidateInterruptPriority+0x70>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	7afa      	ldrb	r2, [r7, #11]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d20a      	bcs.n	8007d3c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	607b      	str	r3, [r7, #4]
}
 8007d38:	bf00      	nop
 8007d3a:	e7fe      	b.n	8007d3a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d3c:	4b0d      	ldr	r3, [pc, #52]	; (8007d74 <vPortValidateInterruptPriority+0x74>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007d44:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <vPortValidateInterruptPriority+0x78>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d90a      	bls.n	8007d62 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d50:	f383 8811 	msr	BASEPRI, r3
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	603b      	str	r3, [r7, #0]
}
 8007d5e:	bf00      	nop
 8007d60:	e7fe      	b.n	8007d60 <vPortValidateInterruptPriority+0x60>
	}
 8007d62:	bf00      	nop
 8007d64:	3714      	adds	r7, #20
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bc80      	pop	{r7}
 8007d6a:	4770      	bx	lr
 8007d6c:	e000e3f0 	.word	0xe000e3f0
 8007d70:	20000c08 	.word	0x20000c08
 8007d74:	e000ed0c 	.word	0xe000ed0c
 8007d78:	20000c0c 	.word	0x20000c0c

08007d7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b08a      	sub	sp, #40	; 0x28
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d84:	2300      	movs	r3, #0
 8007d86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d88:	f7fe fc5c 	bl	8006644 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d8c:	4b58      	ldr	r3, [pc, #352]	; (8007ef0 <pvPortMalloc+0x174>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d101      	bne.n	8007d98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d94:	f000 f910 	bl	8007fb8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d98:	4b56      	ldr	r3, [pc, #344]	; (8007ef4 <pvPortMalloc+0x178>)
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4013      	ands	r3, r2
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f040 808e 	bne.w	8007ec2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d01d      	beq.n	8007de8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007dac:	2208      	movs	r2, #8
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4413      	add	r3, r2
 8007db2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f003 0307 	and.w	r3, r3, #7
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d014      	beq.n	8007de8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f023 0307 	bic.w	r3, r3, #7
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f003 0307 	and.w	r3, r3, #7
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00a      	beq.n	8007de8 <pvPortMalloc+0x6c>
	__asm volatile
 8007dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	617b      	str	r3, [r7, #20]
}
 8007de4:	bf00      	nop
 8007de6:	e7fe      	b.n	8007de6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d069      	beq.n	8007ec2 <pvPortMalloc+0x146>
 8007dee:	4b42      	ldr	r3, [pc, #264]	; (8007ef8 <pvPortMalloc+0x17c>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d864      	bhi.n	8007ec2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007df8:	4b40      	ldr	r3, [pc, #256]	; (8007efc <pvPortMalloc+0x180>)
 8007dfa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007dfc:	4b3f      	ldr	r3, [pc, #252]	; (8007efc <pvPortMalloc+0x180>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e02:	e004      	b.n	8007e0e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d903      	bls.n	8007e20 <pvPortMalloc+0xa4>
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1f1      	bne.n	8007e04 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e20:	4b33      	ldr	r3, [pc, #204]	; (8007ef0 <pvPortMalloc+0x174>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d04b      	beq.n	8007ec2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e2a:	6a3b      	ldr	r3, [r7, #32]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2208      	movs	r2, #8
 8007e30:	4413      	add	r3, r2
 8007e32:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	1ad2      	subs	r2, r2, r3
 8007e44:	2308      	movs	r3, #8
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d91f      	bls.n	8007e8c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4413      	add	r3, r2
 8007e52:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d00a      	beq.n	8007e74 <pvPortMalloc+0xf8>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	613b      	str	r3, [r7, #16]
}
 8007e70:	bf00      	nop
 8007e72:	e7fe      	b.n	8007e72 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e76:	685a      	ldr	r2, [r3, #4]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	1ad2      	subs	r2, r2, r3
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e86:	69b8      	ldr	r0, [r7, #24]
 8007e88:	f000 f8f8 	bl	800807c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e8c:	4b1a      	ldr	r3, [pc, #104]	; (8007ef8 <pvPortMalloc+0x17c>)
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	4a18      	ldr	r2, [pc, #96]	; (8007ef8 <pvPortMalloc+0x17c>)
 8007e98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e9a:	4b17      	ldr	r3, [pc, #92]	; (8007ef8 <pvPortMalloc+0x17c>)
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	4b18      	ldr	r3, [pc, #96]	; (8007f00 <pvPortMalloc+0x184>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d203      	bcs.n	8007eae <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ea6:	4b14      	ldr	r3, [pc, #80]	; (8007ef8 <pvPortMalloc+0x17c>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a15      	ldr	r2, [pc, #84]	; (8007f00 <pvPortMalloc+0x184>)
 8007eac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	4b10      	ldr	r3, [pc, #64]	; (8007ef4 <pvPortMalloc+0x178>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ec2:	f7fe fbcd 	bl	8006660 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00a      	beq.n	8007ee6 <pvPortMalloc+0x16a>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	60fb      	str	r3, [r7, #12]
}
 8007ee2:	bf00      	nop
 8007ee4:	e7fe      	b.n	8007ee4 <pvPortMalloc+0x168>
	return pvReturn;
 8007ee6:	69fb      	ldr	r3, [r7, #28]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3728      	adds	r7, #40	; 0x28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	20001818 	.word	0x20001818
 8007ef4:	20001824 	.word	0x20001824
 8007ef8:	2000181c 	.word	0x2000181c
 8007efc:	20001810 	.word	0x20001810
 8007f00:	20001820 	.word	0x20001820

08007f04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d048      	beq.n	8007fa8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f16:	2308      	movs	r3, #8
 8007f18:	425b      	negs	r3, r3
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	4b21      	ldr	r3, [pc, #132]	; (8007fb0 <vPortFree+0xac>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <vPortFree+0x44>
	__asm volatile
 8007f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f36:	f383 8811 	msr	BASEPRI, r3
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	60fb      	str	r3, [r7, #12]
}
 8007f44:	bf00      	nop
 8007f46:	e7fe      	b.n	8007f46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00a      	beq.n	8007f66 <vPortFree+0x62>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	60bb      	str	r3, [r7, #8]
}
 8007f62:	bf00      	nop
 8007f64:	e7fe      	b.n	8007f64 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	4b11      	ldr	r3, [pc, #68]	; (8007fb0 <vPortFree+0xac>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4013      	ands	r3, r2
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d019      	beq.n	8007fa8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d115      	bne.n	8007fa8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	685a      	ldr	r2, [r3, #4]
 8007f80:	4b0b      	ldr	r3, [pc, #44]	; (8007fb0 <vPortFree+0xac>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	43db      	mvns	r3, r3
 8007f86:	401a      	ands	r2, r3
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007f8c:	f7fe fb5a 	bl	8006644 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	4b07      	ldr	r3, [pc, #28]	; (8007fb4 <vPortFree+0xb0>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4413      	add	r3, r2
 8007f9a:	4a06      	ldr	r2, [pc, #24]	; (8007fb4 <vPortFree+0xb0>)
 8007f9c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f9e:	6938      	ldr	r0, [r7, #16]
 8007fa0:	f000 f86c 	bl	800807c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007fa4:	f7fe fb5c 	bl	8006660 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007fa8:	bf00      	nop
 8007faa:	3718      	adds	r7, #24
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20001824 	.word	0x20001824
 8007fb4:	2000181c 	.word	0x2000181c

08007fb8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b085      	sub	sp, #20
 8007fbc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007fbe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007fc2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007fc4:	4b27      	ldr	r3, [pc, #156]	; (8008064 <prvHeapInit+0xac>)
 8007fc6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f003 0307 	and.w	r3, r3, #7
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00c      	beq.n	8007fec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	3307      	adds	r3, #7
 8007fd6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f023 0307 	bic.w	r3, r3, #7
 8007fde:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	4a1f      	ldr	r2, [pc, #124]	; (8008064 <prvHeapInit+0xac>)
 8007fe8:	4413      	add	r3, r2
 8007fea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007ff0:	4a1d      	ldr	r2, [pc, #116]	; (8008068 <prvHeapInit+0xb0>)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007ff6:	4b1c      	ldr	r3, [pc, #112]	; (8008068 <prvHeapInit+0xb0>)
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	68ba      	ldr	r2, [r7, #8]
 8008000:	4413      	add	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008004:	2208      	movs	r2, #8
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	1a9b      	subs	r3, r3, r2
 800800a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f023 0307 	bic.w	r3, r3, #7
 8008012:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	4a15      	ldr	r2, [pc, #84]	; (800806c <prvHeapInit+0xb4>)
 8008018:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800801a:	4b14      	ldr	r3, [pc, #80]	; (800806c <prvHeapInit+0xb4>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2200      	movs	r2, #0
 8008020:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008022:	4b12      	ldr	r3, [pc, #72]	; (800806c <prvHeapInit+0xb4>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2200      	movs	r2, #0
 8008028:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	1ad2      	subs	r2, r2, r3
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008038:	4b0c      	ldr	r3, [pc, #48]	; (800806c <prvHeapInit+0xb4>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	4a0a      	ldr	r2, [pc, #40]	; (8008070 <prvHeapInit+0xb8>)
 8008046:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	4a09      	ldr	r2, [pc, #36]	; (8008074 <prvHeapInit+0xbc>)
 800804e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008050:	4b09      	ldr	r3, [pc, #36]	; (8008078 <prvHeapInit+0xc0>)
 8008052:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008056:	601a      	str	r2, [r3, #0]
}
 8008058:	bf00      	nop
 800805a:	3714      	adds	r7, #20
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20000c10 	.word	0x20000c10
 8008068:	20001810 	.word	0x20001810
 800806c:	20001818 	.word	0x20001818
 8008070:	20001820 	.word	0x20001820
 8008074:	2000181c 	.word	0x2000181c
 8008078:	20001824 	.word	0x20001824

0800807c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008084:	4b27      	ldr	r3, [pc, #156]	; (8008124 <prvInsertBlockIntoFreeList+0xa8>)
 8008086:	60fb      	str	r3, [r7, #12]
 8008088:	e002      	b.n	8008090 <prvInsertBlockIntoFreeList+0x14>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	60fb      	str	r3, [r7, #12]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	429a      	cmp	r2, r3
 8008098:	d8f7      	bhi.n	800808a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	4413      	add	r3, r2
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d108      	bne.n	80080be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	685a      	ldr	r2, [r3, #4]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	441a      	add	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	441a      	add	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d118      	bne.n	8008104 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	4b14      	ldr	r3, [pc, #80]	; (8008128 <prvInsertBlockIntoFreeList+0xac>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d00d      	beq.n	80080fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685a      	ldr	r2, [r3, #4]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	441a      	add	r2, r3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	601a      	str	r2, [r3, #0]
 80080f8:	e008      	b.n	800810c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80080fa:	4b0b      	ldr	r3, [pc, #44]	; (8008128 <prvInsertBlockIntoFreeList+0xac>)
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e003      	b.n	800810c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	429a      	cmp	r2, r3
 8008112:	d002      	beq.n	800811a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800811a:	bf00      	nop
 800811c:	3714      	adds	r7, #20
 800811e:	46bd      	mov	sp, r7
 8008120:	bc80      	pop	{r7}
 8008122:	4770      	bx	lr
 8008124:	20001810 	.word	0x20001810
 8008128:	20001818 	.word	0x20001818

0800812c <memset>:
 800812c:	4603      	mov	r3, r0
 800812e:	4402      	add	r2, r0
 8008130:	4293      	cmp	r3, r2
 8008132:	d100      	bne.n	8008136 <memset+0xa>
 8008134:	4770      	bx	lr
 8008136:	f803 1b01 	strb.w	r1, [r3], #1
 800813a:	e7f9      	b.n	8008130 <memset+0x4>

0800813c <__libc_init_array>:
 800813c:	b570      	push	{r4, r5, r6, lr}
 800813e:	2600      	movs	r6, #0
 8008140:	4d0c      	ldr	r5, [pc, #48]	; (8008174 <__libc_init_array+0x38>)
 8008142:	4c0d      	ldr	r4, [pc, #52]	; (8008178 <__libc_init_array+0x3c>)
 8008144:	1b64      	subs	r4, r4, r5
 8008146:	10a4      	asrs	r4, r4, #2
 8008148:	42a6      	cmp	r6, r4
 800814a:	d109      	bne.n	8008160 <__libc_init_array+0x24>
 800814c:	f000 f828 	bl	80081a0 <_init>
 8008150:	2600      	movs	r6, #0
 8008152:	4d0a      	ldr	r5, [pc, #40]	; (800817c <__libc_init_array+0x40>)
 8008154:	4c0a      	ldr	r4, [pc, #40]	; (8008180 <__libc_init_array+0x44>)
 8008156:	1b64      	subs	r4, r4, r5
 8008158:	10a4      	asrs	r4, r4, #2
 800815a:	42a6      	cmp	r6, r4
 800815c:	d105      	bne.n	800816a <__libc_init_array+0x2e>
 800815e:	bd70      	pop	{r4, r5, r6, pc}
 8008160:	f855 3b04 	ldr.w	r3, [r5], #4
 8008164:	4798      	blx	r3
 8008166:	3601      	adds	r6, #1
 8008168:	e7ee      	b.n	8008148 <__libc_init_array+0xc>
 800816a:	f855 3b04 	ldr.w	r3, [r5], #4
 800816e:	4798      	blx	r3
 8008170:	3601      	adds	r6, #1
 8008172:	e7f2      	b.n	800815a <__libc_init_array+0x1e>
 8008174:	08008324 	.word	0x08008324
 8008178:	08008324 	.word	0x08008324
 800817c:	08008324 	.word	0x08008324
 8008180:	08008328 	.word	0x08008328

08008184 <memcpy>:
 8008184:	440a      	add	r2, r1
 8008186:	4291      	cmp	r1, r2
 8008188:	f100 33ff 	add.w	r3, r0, #4294967295
 800818c:	d100      	bne.n	8008190 <memcpy+0xc>
 800818e:	4770      	bx	lr
 8008190:	b510      	push	{r4, lr}
 8008192:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008196:	4291      	cmp	r1, r2
 8008198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800819c:	d1f9      	bne.n	8008192 <memcpy+0xe>
 800819e:	bd10      	pop	{r4, pc}

080081a0 <_init>:
 80081a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a2:	bf00      	nop
 80081a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081a6:	bc08      	pop	{r3}
 80081a8:	469e      	mov	lr, r3
 80081aa:	4770      	bx	lr

080081ac <_fini>:
 80081ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ae:	bf00      	nop
 80081b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081b2:	bc08      	pop	{r3}
 80081b4:	469e      	mov	lr, r3
 80081b6:	4770      	bx	lr
