[2025-09-16 22:29:33] START suite=cs trace=nutch_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2002476 heartbeat IPC: 4.994 cumulative IPC: 4.994 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4005629 heartbeat IPC: 4.992 cumulative IPC: 5 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23931552 heartbeat IPC: 0.5019 cumulative IPC: 0.5019 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 43909379 heartbeat IPC: 0.5006 cumulative IPC: 0.5012 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 63836949 heartbeat IPC: 0.5018 cumulative IPC: 0.5014 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 87921890 heartbeat IPC: 0.4152 cumulative IPC: 0.4767 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 113834913 heartbeat IPC: 0.3859 cumulative IPC: 0.4553 (Simulation time: 00 hr 09 min 49 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 139748652 heartbeat IPC: 0.3859 cumulative IPC: 0.442 (Simulation time: 00 hr 11 min 51 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 165666005 heartbeat IPC: 0.3858 cumulative IPC: 0.433 (Simulation time: 00 hr 13 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 191564336 heartbeat IPC: 0.3861 cumulative IPC: 0.4265 (Simulation time: 00 hr 15 min 32 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 217471807 heartbeat IPC: 0.386 cumulative IPC: 0.4216 (Simulation time: 00 hr 17 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 239367806 cumulative IPC: 0.4178 (Simulation time: 00 hr 18 min 55 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 239367806 cumulative IPC: 0.4178 (Simulation time: 00 hr 18 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4178 instructions: 100000002 cycles: 239367806
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.00423 Average ROB Occupancy at Mispredict: 7.601e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0004
BRANCH_INDIRECT: 0.00193
BRANCH_CONDITIONAL: 0.0019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 20095
LQ_STALL: 0
SQ_STALL: 1516


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 279.875
REPLAY_LOAD: 290.31033
NON_REPLAY_LOAD: 101.38028

== Total ==
ADDR_TRANS: 4478
REPLAY_LOAD: 8419
NON_REPLAY_LOAD: 7198

== Counts ==
ADDR_TRANS: 16
REPLAY_LOAD: 29
NON_REPLAY_LOAD: 71

cpu0->cpu0_STLB TOTAL        ACCESS:       1139 HIT:        649 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1139 HIT:        649 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 701.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       4986 HIT:       1539 MISS:       3447 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:       3396 HIT:       1083 MISS:       2313 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:        211 HIT:         35 MISS:        176 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        367 HIT:        367 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1012 HIT:         54 MISS:        958 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 127.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       9996 HIT:       6637 MISS:       3359 MSHR_MERGE:       1000
cpu0->cpu0_L1I LOAD         ACCESS:       9996 HIT:       6637 MISS:       3359 MSHR_MERGE:       1000
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 93.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24590283 HIT:   24586899 MISS:       3384 MSHR_MERGE:       1124
cpu0->cpu0_L1D LOAD         ACCESS:   22945605 HIT:   22944063 MISS:       1542 MSHR_MERGE:        505
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1643565 HIT:    1642753 MISS:        812 MSHR_MERGE:        601
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1113 HIT:         83 MISS:       1030 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 116.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       7851 HIT:       7168 MISS:        683 MSHR_MERGE:        374
cpu0->cpu0_ITLB LOAD         ACCESS:       7851 HIT:       7168 MISS:        683 MSHR_MERGE:        374
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 361.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24588702 HIT:   24587348 MISS:       1354 MSHR_MERGE:        524
cpu0->cpu0_DTLB LOAD         ACCESS:   24588702 HIT:   24587348 MISS:       1354 MSHR_MERGE:        524
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 285.3 cycles
cpu0->LLC TOTAL        ACCESS:       3448 HIT:          2 MISS:       3446 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2312 HIT:          0 MISS:       2312 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        176 HIT:          0 MISS:        176 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          2 HIT:          2 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        958 HIT:          0 MISS:        958 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         24
  ROW_BUFFER_MISS:       3422
  AVG DBUS CONGESTED CYCLE: 2.956
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:      19948

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0          396           86            0          190
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            5            0          105
  STLB miss resolved @ L2C                0            1            3            0           73
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            6           23            0          608

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                116            8          105            0          141
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            3            0           75
  STLB miss resolved @ L2C                0            0            2            0           31
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            1            7            0          358
[2025-09-16 22:48:29] END   suite=cs trace=nutch_phase2_core1 (rc=0)
