INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/PICtoSRAM/lab4.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m62256
INFO: [VRFC 10-311] analyzing module T74LS373
INFO: [VRFC 10-311] analyzing module T74LS04
INFO: [VRFC 10-311] analyzing module PIC16F873
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/splitter_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0_1/sim/design_1_PIC16F873_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PIC16F873_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0_1/sim/design_1_T74LS04_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS04_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0_1/sim/design_1_T74LS373_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS373_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0_1/sim/design_1_m62256_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_select_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_2/project_1/project_1/project_1.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
