#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c9aa624a7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c9aa62567f0 .scope module, "testbench" "testbench" 3 6;
 .timescale 0 0;
v0x5c9aa6283650_0 .var "clk", 0 0;
v0x5c9aa62836f0_0 .var "reset", 0 0;
S_0x5c9aa62550d0 .scope module, "dut" "top" 3 11, 4 5 0, S_0x5c9aa62567f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5c9aa6282f50_0 .net "DataAdr", 31 0, v0x5c9aa6279c10_0;  1 drivers
v0x5c9aa6283010_0 .net "Instr", 31 0, L_0x5c9aa62857d0;  1 drivers
v0x5c9aa62830d0_0 .net "MemWrite", 0 0, L_0x5c9aa62850b0;  1 drivers
v0x5c9aa6283200_0 .net "PC", 31 0, v0x5c9aa627c1e0_0;  1 drivers
v0x5c9aa62832a0_0 .net "ReadData", 31 0, L_0x5c9aa62974d0;  1 drivers
v0x5c9aa62833f0_0 .net "WriteData", 31 0, L_0x5c9aa6296680;  1 drivers
v0x5c9aa62834b0_0 .net "clk", 0 0, v0x5c9aa6283650_0;  1 drivers
v0x5c9aa6283550_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  1 drivers
S_0x5c9aa625a5e0 .scope module, "cpu" "cpu" 4 16, 5 4 0, S_0x5c9aa62550d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x5c9aa6280f10_0 .net "ALUControl", 1 0, v0x5c9aa62776f0_0;  1 drivers
v0x5c9aa6280ff0_0 .net "ALUFlags", 3 0, L_0x5c9aa6296fc0;  1 drivers
v0x5c9aa6281140_0 .net "ALUResult", 31 0, v0x5c9aa6279c10_0;  alias, 1 drivers
v0x5c9aa62811e0_0 .net "ALUSrc", 0 0, L_0x5c9aa6283aa0;  1 drivers
v0x5c9aa6281310_0 .net "ImmSrc", 1 0, L_0x5c9aa6283b40;  1 drivers
v0x5c9aa6281460_0 .net "Instr", 31 0, L_0x5c9aa62857d0;  alias, 1 drivers
v0x5c9aa6281520_0 .net "MemWrite", 0 0, L_0x5c9aa62850b0;  alias, 1 drivers
v0x5c9aa62815c0_0 .net "MemtoReg", 0 0, L_0x5c9aa6283960;  1 drivers
v0x5c9aa62816f0_0 .net "PC", 31 0, v0x5c9aa627c1e0_0;  alias, 1 drivers
v0x5c9aa6281820_0 .net "PCSrc", 0 0, L_0x5c9aa62851b0;  1 drivers
v0x5c9aa6281950_0 .net "ReadData", 31 0, L_0x5c9aa62974d0;  alias, 1 drivers
v0x5c9aa6281a10_0 .net "RegSrc", 1 0, L_0x5c9aa6283cc0;  1 drivers
v0x5c9aa6281ad0_0 .net "RegWrite", 0 0, L_0x5c9aa6284fb0;  1 drivers
v0x5c9aa6281c00_0 .net "WriteData", 31 0, L_0x5c9aa6296680;  alias, 1 drivers
v0x5c9aa6281cc0_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa6281d60_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
L_0x5c9aa6285440 .part L_0x5c9aa62857d0, 12, 20;
S_0x5c9aa6245210 .scope module, "c" "controller" 5 18, 6 4 0, S_0x5c9aa625a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x5c9aa6278850_0 .net "ALUControl", 1 0, v0x5c9aa62776f0_0;  alias, 1 drivers
v0x5c9aa6278960_0 .net "ALUFlags", 3 0, L_0x5c9aa6296fc0;  alias, 1 drivers
v0x5c9aa6278a30_0 .net "ALUSrc", 0 0, L_0x5c9aa6283aa0;  alias, 1 drivers
v0x5c9aa6278b30_0 .net "FlagW", 1 0, v0x5c9aa6277a10_0;  1 drivers
v0x5c9aa6278bd0_0 .net "ImmSrc", 1 0, L_0x5c9aa6283b40;  alias, 1 drivers
v0x5c9aa6278cc0_0 .net "Instr", 31 12, L_0x5c9aa6285440;  1 drivers
v0x5c9aa6278d60_0 .net "MemW", 0 0, L_0x5c9aa6283a00;  1 drivers
v0x5c9aa6278e50_0 .net "MemWrite", 0 0, L_0x5c9aa62850b0;  alias, 1 drivers
v0x5c9aa6278ef0_0 .net "MemtoReg", 0 0, L_0x5c9aa6283960;  alias, 1 drivers
v0x5c9aa6278f90_0 .net "PCS", 0 0, L_0x5c9aa6284170;  1 drivers
v0x5c9aa6279030_0 .net "PCSrc", 0 0, L_0x5c9aa62851b0;  alias, 1 drivers
v0x5c9aa62790d0_0 .net "RegSrc", 1 0, L_0x5c9aa6283cc0;  alias, 1 drivers
v0x5c9aa62791a0_0 .net "RegW", 0 0, L_0x5c9aa6283be0;  1 drivers
v0x5c9aa6279290_0 .net "RegWrite", 0 0, L_0x5c9aa6284fb0;  alias, 1 drivers
v0x5c9aa6279330_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa62793d0_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
L_0x5c9aa62841e0 .part L_0x5c9aa6285440, 14, 2;
L_0x5c9aa6284280 .part L_0x5c9aa6285440, 8, 6;
L_0x5c9aa6284320 .part L_0x5c9aa6285440, 0, 4;
L_0x5c9aa62852e0 .part L_0x5c9aa6285440, 16, 4;
S_0x5c9aa6261930 .scope module, "cl" "condlogic" 6 27, 7 2 0, S_0x5c9aa6245210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x5c9aa6284ef0 .functor AND 2, v0x5c9aa6277a10_0, L_0x5c9aa6284dc0, C4<11>, C4<11>;
L_0x5c9aa6284fb0 .functor AND 1, L_0x5c9aa6283be0, v0x5c9aa6250890_0, C4<1>, C4<1>;
L_0x5c9aa62850b0 .functor AND 1, L_0x5c9aa6283a00, v0x5c9aa6250890_0, C4<1>, C4<1>;
L_0x5c9aa62851b0 .functor AND 1, L_0x5c9aa6284170, v0x5c9aa6250890_0, C4<1>, C4<1>;
v0x5c9aa62765c0_0 .net "ALUFlags", 3 0, L_0x5c9aa6296fc0;  alias, 1 drivers
v0x5c9aa62766c0_0 .net "Cond", 3 0, L_0x5c9aa62852e0;  1 drivers
v0x5c9aa6276780_0 .net "CondEx", 0 0, v0x5c9aa6250890_0;  1 drivers
v0x5c9aa6276880_0 .net "FlagW", 1 0, v0x5c9aa6277a10_0;  alias, 1 drivers
v0x5c9aa6276920_0 .net "FlagWrite", 1 0, L_0x5c9aa6284ef0;  1 drivers
v0x5c9aa6276a30_0 .net "Flags", 3 0, L_0x5c9aa6284690;  1 drivers
v0x5c9aa6276af0_0 .net "MemW", 0 0, L_0x5c9aa6283a00;  alias, 1 drivers
v0x5c9aa6276b90_0 .net "MemWrite", 0 0, L_0x5c9aa62850b0;  alias, 1 drivers
v0x5c9aa6276c50_0 .net "PCS", 0 0, L_0x5c9aa6284170;  alias, 1 drivers
v0x5c9aa6276d10_0 .net "PCSrc", 0 0, L_0x5c9aa62851b0;  alias, 1 drivers
v0x5c9aa6276dd0_0 .net "RegW", 0 0, L_0x5c9aa6283be0;  alias, 1 drivers
v0x5c9aa6276e90_0 .net "RegWrite", 0 0, L_0x5c9aa6284fb0;  alias, 1 drivers
v0x5c9aa6276f50_0 .net *"_ivl_13", 1 0, L_0x5c9aa6284dc0;  1 drivers
v0x5c9aa6277030_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa62770d0_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
L_0x5c9aa62843c0 .part L_0x5c9aa6284ef0, 1, 1;
L_0x5c9aa6284460 .part L_0x5c9aa6296fc0, 2, 2;
L_0x5c9aa6284500 .part L_0x5c9aa6284ef0, 0, 1;
L_0x5c9aa62845f0 .part L_0x5c9aa6296fc0, 0, 2;
L_0x5c9aa6284690 .concat8 [ 2 2 0 0], v0x5c9aa6275bd0_0, v0x5c9aa6276340_0;
L_0x5c9aa6284dc0 .concat [ 1 1 0 0], v0x5c9aa6250890_0, v0x5c9aa6250890_0;
S_0x5c9aa62160b0 .scope module, "cc" "condcheck" 7 17, 7 25 0, S_0x5c9aa6261930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x5c9aa6284ba0 .functor BUFZ 4, L_0x5c9aa6284690, C4<0000>, C4<0000>, C4<0000>;
L_0x5c9aa6284c10 .functor XOR 1, L_0x5c9aa6284780, L_0x5c9aa6284a10, C4<0>, C4<0>;
L_0x5c9aa6284d00 .functor NOT 1, L_0x5c9aa6284c10, C4<0>, C4<0>, C4<0>;
v0x5c9aa6260180_0 .net "Cond", 3 0, L_0x5c9aa62852e0;  alias, 1 drivers
v0x5c9aa6250890_0 .var "CondEx", 0 0;
v0x5c9aa6250990_0 .net "Flags", 3 0, L_0x5c9aa6284690;  alias, 1 drivers
v0x5c9aa6248eb0_0 .net *"_ivl_6", 3 0, L_0x5c9aa6284ba0;  1 drivers
v0x5c9aa6248fb0_0 .net *"_ivl_7", 0 0, L_0x5c9aa6284c10;  1 drivers
v0x5c9aa6275250_0 .net "carry", 0 0, L_0x5c9aa6284970;  1 drivers
v0x5c9aa6275310_0 .net "ge", 0 0, L_0x5c9aa6284d00;  1 drivers
v0x5c9aa62753d0_0 .net "neg", 0 0, L_0x5c9aa6284780;  1 drivers
v0x5c9aa6275490_0 .net "overflow", 0 0, L_0x5c9aa6284a10;  1 drivers
v0x5c9aa6275550_0 .net "zero", 0 0, L_0x5c9aa6284850;  1 drivers
E_0x5c9aa6260670/0 .event anyedge, v0x5c9aa6260180_0, v0x5c9aa6275550_0, v0x5c9aa6275250_0, v0x5c9aa62753d0_0;
E_0x5c9aa6260670/1 .event anyedge, v0x5c9aa6275490_0, v0x5c9aa6275310_0;
E_0x5c9aa6260670 .event/or E_0x5c9aa6260670/0, E_0x5c9aa6260670/1;
L_0x5c9aa6284780 .part L_0x5c9aa6284ba0, 3, 1;
L_0x5c9aa6284850 .part L_0x5c9aa6284ba0, 2, 1;
L_0x5c9aa6284970 .part L_0x5c9aa6284ba0, 1, 1;
L_0x5c9aa6284a10 .part L_0x5c9aa6284ba0, 0, 1;
S_0x5c9aa6275690 .scope module, "flagreg0" "dflipen" 7 15, 8 1 0, S_0x5c9aa6261930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x5c9aa6275820 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x5c9aa6275970_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa6275a50_0 .net "d", 1 0, L_0x5c9aa62845f0;  1 drivers
v0x5c9aa6275b30_0 .net "en", 0 0, L_0x5c9aa6284500;  1 drivers
v0x5c9aa6275bd0_0 .var "q", 1 0;
v0x5c9aa6275cb0_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
E_0x5c9aa624e780 .event posedge, v0x5c9aa6275cb0_0, v0x5c9aa6275970_0;
S_0x5c9aa6275e60 .scope module, "flagreg1" "dflipen" 7 14, 8 1 0, S_0x5c9aa6261930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x5c9aa6276040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x5c9aa62760e0_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa62761b0_0 .net "d", 1 0, L_0x5c9aa6284460;  1 drivers
v0x5c9aa6276270_0 .net "en", 0 0, L_0x5c9aa62843c0;  1 drivers
v0x5c9aa6276340_0 .var "q", 1 0;
v0x5c9aa6276420_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
S_0x5c9aa6277380 .scope module, "dec" "decoder" 6 22, 9 1 0, S_0x5c9aa6245210;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x5c9aa6284100 .functor AND 1, L_0x5c9aa6284060, L_0x5c9aa6283be0, C4<1>, C4<1>;
L_0x5c9aa6284170 .functor OR 1, L_0x5c9aa6284100, L_0x5c9aa62838c0, C4<0>, C4<0>;
v0x5c9aa62776f0_0 .var "ALUControl", 1 0;
v0x5c9aa62777f0_0 .net "ALUOp", 0 0, L_0x5c9aa6283df0;  1 drivers
v0x5c9aa62778b0_0 .net "ALUSrc", 0 0, L_0x5c9aa6283aa0;  alias, 1 drivers
v0x5c9aa6277950_0 .net "Branch", 0 0, L_0x5c9aa62838c0;  1 drivers
v0x5c9aa6277a10_0 .var "FlagW", 1 0;
v0x5c9aa6277b20_0 .net "Funct", 5 0, L_0x5c9aa6284280;  1 drivers
v0x5c9aa6277be0_0 .net "ImmSrc", 1 0, L_0x5c9aa6283b40;  alias, 1 drivers
v0x5c9aa6277cc0_0 .net "MemW", 0 0, L_0x5c9aa6283a00;  alias, 1 drivers
v0x5c9aa6277d60_0 .net "MemtoReg", 0 0, L_0x5c9aa6283960;  alias, 1 drivers
v0x5c9aa6277e90_0 .net "Op", 1 0, L_0x5c9aa62841e0;  1 drivers
v0x5c9aa6277f70_0 .net "PCS", 0 0, L_0x5c9aa6284170;  alias, 1 drivers
v0x5c9aa6278040_0 .net "Rd", 3 0, L_0x5c9aa6284320;  1 drivers
v0x5c9aa6278100_0 .net "RegSrc", 1 0, L_0x5c9aa6283cc0;  alias, 1 drivers
v0x5c9aa62781e0_0 .net "RegW", 0 0, L_0x5c9aa6283be0;  alias, 1 drivers
v0x5c9aa62782b0_0 .net *"_ivl_10", 9 0, v0x5c9aa62785f0_0;  1 drivers
L_0x77ec95440018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c9aa6278370_0 .net/2u *"_ivl_11", 3 0, L_0x77ec95440018;  1 drivers
v0x5c9aa6278450_0 .net *"_ivl_13", 0 0, L_0x5c9aa6284060;  1 drivers
v0x5c9aa6278510_0 .net *"_ivl_15", 0 0, L_0x5c9aa6284100;  1 drivers
v0x5c9aa62785f0_0 .var "controls", 9 0;
E_0x5c9aa624ec40 .event anyedge, v0x5c9aa62777f0_0, v0x5c9aa6277b20_0, v0x5c9aa62776f0_0;
E_0x5c9aa624f100 .event anyedge, v0x5c9aa6277e90_0, v0x5c9aa6277b20_0;
L_0x5c9aa62838c0 .part v0x5c9aa62785f0_0, 9, 1;
L_0x5c9aa6283960 .part v0x5c9aa62785f0_0, 8, 1;
L_0x5c9aa6283a00 .part v0x5c9aa62785f0_0, 7, 1;
L_0x5c9aa6283aa0 .part v0x5c9aa62785f0_0, 6, 1;
L_0x5c9aa6283b40 .part v0x5c9aa62785f0_0, 4, 2;
L_0x5c9aa6283be0 .part v0x5c9aa62785f0_0, 3, 1;
L_0x5c9aa6283cc0 .part v0x5c9aa62785f0_0, 1, 2;
L_0x5c9aa6283df0 .part v0x5c9aa62785f0_0, 0, 1;
L_0x5c9aa6284060 .cmp/eq 4, L_0x5c9aa6284320, L_0x77ec95440018;
S_0x5c9aa6279570 .scope module, "dp" "datapath" 5 21, 10 8 0, S_0x5c9aa625a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x5c9aa627f770_0 .net "ALUControl", 1 0, v0x5c9aa62776f0_0;  alias, 1 drivers
v0x5c9aa627f850_0 .net "ALUFlags", 3 0, L_0x5c9aa6296fc0;  alias, 1 drivers
v0x5c9aa627f910_0 .net "ALUResult", 31 0, v0x5c9aa6279c10_0;  alias, 1 drivers
v0x5c9aa627fa00_0 .net "ALUSrc", 0 0, L_0x5c9aa6283aa0;  alias, 1 drivers
v0x5c9aa627faa0_0 .net "ExtImm", 31 0, v0x5c9aa627a8b0_0;  1 drivers
v0x5c9aa627fc00_0 .net "ImmSrc", 1 0, L_0x5c9aa6283b40;  alias, 1 drivers
v0x5c9aa627fcc0_0 .net "Instr", 31 0, L_0x5c9aa62857d0;  alias, 1 drivers
v0x5c9aa627fda0_0 .net "MemtoReg", 0 0, L_0x5c9aa6283960;  alias, 1 drivers
v0x5c9aa627fe40_0 .net "PC", 31 0, v0x5c9aa627c1e0_0;  alias, 1 drivers
v0x5c9aa627ff00_0 .net "PCNext", 31 0, L_0x5c9aa6285570;  1 drivers
v0x5c9aa6280010_0 .net "PCPlus4", 31 0, L_0x5c9aa6285730;  1 drivers
v0x5c9aa62800d0_0 .net "PCPlus8", 31 0, L_0x5c9aa6295850;  1 drivers
v0x5c9aa62801e0_0 .net "PCSrc", 0 0, L_0x5c9aa62851b0;  alias, 1 drivers
v0x5c9aa6280280_0 .net "RA1", 3 0, L_0x5c9aa62958f0;  1 drivers
v0x5c9aa6280390_0 .net "RA2", 3 0, L_0x5c9aa6295ad0;  1 drivers
v0x5c9aa62804a0_0 .net "ReadData", 31 0, L_0x5c9aa62974d0;  alias, 1 drivers
v0x5c9aa6280560_0 .net "RegSrc", 1 0, L_0x5c9aa6283cc0;  alias, 1 drivers
v0x5c9aa6280760_0 .net "RegWrite", 0 0, L_0x5c9aa6284fb0;  alias, 1 drivers
v0x5c9aa6280800_0 .net "Result", 31 0, L_0x5c9aa6296a00;  1 drivers
v0x5c9aa62808c0_0 .net "SrcA", 31 0, L_0x5c9aa6296180;  1 drivers
v0x5c9aa62809d0_0 .net "SrcB", 31 0, L_0x5c9aa6296b40;  1 drivers
v0x5c9aa6280ae0_0 .net "WriteData", 31 0, L_0x5c9aa6296680;  alias, 1 drivers
v0x5c9aa6280bf0_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa6280c90_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
L_0x5c9aa6295990 .part L_0x5c9aa62857d0, 16, 4;
L_0x5c9aa6295a30 .part L_0x5c9aa6283cc0, 0, 1;
L_0x5c9aa6295b70 .part L_0x5c9aa62857d0, 0, 4;
L_0x5c9aa6295c10 .part L_0x5c9aa62857d0, 12, 4;
L_0x5c9aa6295d30 .part L_0x5c9aa6283cc0, 1, 1;
L_0x5c9aa6296810 .part L_0x5c9aa62857d0, 12, 4;
L_0x5c9aa6296aa0 .part L_0x5c9aa62857d0, 0, 24;
S_0x5c9aa6279770 .scope module, "alu" "alu" 10 43, 11 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlag";
v0x5c9aa62799d0_0 .net "ALUControl", 1 0, v0x5c9aa62776f0_0;  alias, 1 drivers
v0x5c9aa6279b00_0 .net "ALUFlag", 3 0, L_0x5c9aa6296fc0;  alias, 1 drivers
v0x5c9aa6279c10_0 .var "ALUResult", 31 0;
v0x5c9aa6279cd0_0 .var "Carry", 0 0;
v0x5c9aa6279d90_0 .net "Negative", 0 0, L_0x5c9aa6296e10;  1 drivers
v0x5c9aa6279ea0_0 .var "Overflow", 0 0;
v0x5c9aa6279f60_0 .net "SrcA", 31 0, L_0x5c9aa6296180;  alias, 1 drivers
v0x5c9aa627a040_0 .net "SrcB", 31 0, L_0x5c9aa6296b40;  alias, 1 drivers
v0x5c9aa627a120_0 .net "Zero", 0 0, L_0x5c9aa6296c80;  1 drivers
L_0x77ec95440258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627a270_0 .net/2u *"_ivl_0", 31 0, L_0x77ec95440258;  1 drivers
v0x5c9aa627a350_0 .net *"_ivl_2", 0 0, L_0x5c9aa6296be0;  1 drivers
L_0x77ec954402a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627a410_0 .net/2u *"_ivl_4", 0 0, L_0x77ec954402a0;  1 drivers
L_0x77ec954402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627a4f0_0 .net/2u *"_ivl_6", 0 0, L_0x77ec954402e8;  1 drivers
E_0x5c9aa6260ec0 .event anyedge, v0x5c9aa62776f0_0, v0x5c9aa6279f60_0, v0x5c9aa627a040_0, v0x5c9aa6279c10_0;
L_0x5c9aa6296be0 .cmp/eq 32, v0x5c9aa6279c10_0, L_0x77ec95440258;
L_0x5c9aa6296c80 .functor MUXZ 1, L_0x77ec954402e8, L_0x77ec954402a0, L_0x5c9aa6296be0, C4<>;
L_0x5c9aa6296e10 .part v0x5c9aa6279c10_0, 31, 1;
L_0x5c9aa6296fc0 .concat [ 1 1 1 1], v0x5c9aa6279ea0_0, v0x5c9aa6279cd0_0, L_0x5c9aa6296c80, L_0x5c9aa6296e10;
S_0x5c9aa627a670 .scope module, "ext" "extender" 10 38, 12 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x5c9aa627a8b0_0 .var "ExtImm", 31 0;
v0x5c9aa627a9b0_0 .net "ImmSrc", 1 0, L_0x5c9aa6283b40;  alias, 1 drivers
v0x5c9aa627aac0_0 .net "Instr", 23 0, L_0x5c9aa6296aa0;  1 drivers
E_0x5c9aa6260e40 .event anyedge, v0x5c9aa6277be0_0, v0x5c9aa627aac0_0;
S_0x5c9aa627ac00 .scope module, "pcadd1" "adder" 10 29, 13 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5c9aa627ae30_0 .net "a", 31 0, v0x5c9aa627c1e0_0;  alias, 1 drivers
L_0x77ec95440060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627af10_0 .net "b", 31 0, L_0x77ec95440060;  1 drivers
v0x5c9aa627aff0_0 .net "y", 31 0, L_0x5c9aa6285730;  alias, 1 drivers
L_0x5c9aa6285730 .arith/sum 32, v0x5c9aa627c1e0_0, L_0x77ec95440060;
S_0x5c9aa627b130 .scope module, "pcadd2" "adder" 10 30, 13 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5c9aa627b360_0 .net "a", 31 0, L_0x5c9aa6285730;  alias, 1 drivers
L_0x77ec954400a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627b470_0 .net "b", 31 0, L_0x77ec954400a8;  1 drivers
v0x5c9aa627b530_0 .net "y", 31 0, L_0x5c9aa6295850;  alias, 1 drivers
L_0x5c9aa6295850 .arith/sum 32, L_0x5c9aa6285730, L_0x77ec954400a8;
S_0x5c9aa627b6a0 .scope module, "pcmux" "mux2" 10 27, 14 2 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c9aa627b8d0 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x5c9aa627ba30_0 .net "d0", 31 0, L_0x5c9aa6285730;  alias, 1 drivers
v0x5c9aa627bb40_0 .net "d1", 31 0, L_0x5c9aa6296a00;  alias, 1 drivers
v0x5c9aa627bc20_0 .net "s", 0 0, L_0x5c9aa62851b0;  alias, 1 drivers
v0x5c9aa627bd10_0 .net "y", 31 0, L_0x5c9aa6285570;  alias, 1 drivers
L_0x5c9aa6285570 .functor MUXZ 32, L_0x5c9aa6285730, L_0x5c9aa6296a00, L_0x5c9aa62851b0, C4<>;
S_0x5c9aa627be50 .scope module, "pcreg" "dflip" 10 28, 15 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x5c9aa627c030_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa627c0f0_0 .net "d", 31 0, L_0x5c9aa6285570;  alias, 1 drivers
v0x5c9aa627c1e0_0 .var "q", 31 0;
v0x5c9aa627c2e0_0 .net "reset", 0 0, v0x5c9aa62836f0_0;  alias, 1 drivers
S_0x5c9aa627c480 .scope module, "ra1mux" "mux2" 10 34, 14 2 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5c9aa62769c0 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000000100>;
v0x5c9aa627c720_0 .net "d0", 3 0, L_0x5c9aa6295990;  1 drivers
L_0x77ec954400f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627c820_0 .net "d1", 3 0, L_0x77ec954400f0;  1 drivers
v0x5c9aa627c900_0 .net "s", 0 0, L_0x5c9aa6295a30;  1 drivers
v0x5c9aa627c9d0_0 .net "y", 3 0, L_0x5c9aa62958f0;  alias, 1 drivers
L_0x5c9aa62958f0 .functor MUXZ 4, L_0x5c9aa6295990, L_0x77ec954400f0, L_0x5c9aa6295a30, C4<>;
S_0x5c9aa627cb60 .scope module, "ra2mux" "mux2" 10 35, 14 2 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5c9aa627cd40 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000000100>;
v0x5c9aa627ce80_0 .net "d0", 3 0, L_0x5c9aa6295b70;  1 drivers
v0x5c9aa627cf80_0 .net "d1", 3 0, L_0x5c9aa6295c10;  1 drivers
v0x5c9aa627d060_0 .net "s", 0 0, L_0x5c9aa6295d30;  1 drivers
v0x5c9aa627d130_0 .net "y", 3 0, L_0x5c9aa6295ad0;  alias, 1 drivers
L_0x5c9aa6295ad0 .functor MUXZ 4, L_0x5c9aa6295b70, L_0x5c9aa6295c10, L_0x5c9aa6295d30, C4<>;
S_0x5c9aa627d2c0 .scope module, "resmux" "mux2" 10 37, 14 2 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c9aa627b880 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x5c9aa627d620_0 .net "d0", 31 0, v0x5c9aa6279c10_0;  alias, 1 drivers
v0x5c9aa627d730_0 .net "d1", 31 0, L_0x5c9aa62974d0;  alias, 1 drivers
v0x5c9aa627d7f0_0 .net "s", 0 0, L_0x5c9aa6283960;  alias, 1 drivers
v0x5c9aa627d910_0 .net "y", 31 0, L_0x5c9aa6296a00;  alias, 1 drivers
L_0x5c9aa6296a00 .functor MUXZ 32, v0x5c9aa6279c10_0, L_0x5c9aa62974d0, L_0x5c9aa6283960, C4<>;
S_0x5c9aa627da40 .scope module, "rf" "regfile" 10 36, 16 1 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x77ec95440138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627dd90_0 .net/2u *"_ivl_0", 3 0, L_0x77ec95440138;  1 drivers
L_0x77ec954401c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627de90_0 .net/2u *"_ivl_12", 3 0, L_0x77ec954401c8;  1 drivers
v0x5c9aa627df70_0 .net *"_ivl_14", 0 0, L_0x5c9aa6296380;  1 drivers
v0x5c9aa627e010_0 .net *"_ivl_16", 31 0, L_0x5c9aa62964b0;  1 drivers
v0x5c9aa627e0f0_0 .net *"_ivl_18", 5 0, L_0x5c9aa6296590;  1 drivers
v0x5c9aa627e220_0 .net *"_ivl_2", 0 0, L_0x5c9aa6295e70;  1 drivers
L_0x77ec95440210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627e2e0_0 .net *"_ivl_21", 1 0, L_0x77ec95440210;  1 drivers
v0x5c9aa627e3c0_0 .net *"_ivl_4", 31 0, L_0x5c9aa6295fa0;  1 drivers
v0x5c9aa627e4a0_0 .net *"_ivl_6", 5 0, L_0x5c9aa6296040;  1 drivers
L_0x77ec95440180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9aa627e580_0 .net *"_ivl_9", 1 0, L_0x77ec95440180;  1 drivers
v0x5c9aa627e660_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa627e700_0 .net "r15", 31 0, L_0x5c9aa6295850;  alias, 1 drivers
v0x5c9aa627e7c0_0 .net "ra1", 3 0, L_0x5c9aa62958f0;  alias, 1 drivers
v0x5c9aa627e890_0 .net "ra2", 3 0, L_0x5c9aa6295ad0;  alias, 1 drivers
v0x5c9aa627e960_0 .net "rd1", 31 0, L_0x5c9aa6296180;  alias, 1 drivers
v0x5c9aa627ea30_0 .net "rd2", 31 0, L_0x5c9aa6296680;  alias, 1 drivers
v0x5c9aa627eaf0 .array "rf", 0 14, 31 0;
v0x5c9aa627ecc0_0 .net "wa3", 3 0, L_0x5c9aa6296810;  1 drivers
v0x5c9aa627eda0_0 .net "wd3", 31 0, L_0x5c9aa6296a00;  alias, 1 drivers
v0x5c9aa627ee60_0 .net "we3", 0 0, L_0x5c9aa6284fb0;  alias, 1 drivers
E_0x5c9aa6260e00 .event posedge, v0x5c9aa6275970_0;
L_0x5c9aa6295e70 .cmp/eq 4, L_0x5c9aa62958f0, L_0x77ec95440138;
L_0x5c9aa6295fa0 .array/port v0x5c9aa627eaf0, L_0x5c9aa6296040;
L_0x5c9aa6296040 .concat [ 4 2 0 0], L_0x5c9aa62958f0, L_0x77ec95440180;
L_0x5c9aa6296180 .functor MUXZ 32, L_0x5c9aa6295fa0, L_0x5c9aa6295850, L_0x5c9aa6295e70, C4<>;
L_0x5c9aa6296380 .cmp/eq 4, L_0x5c9aa6295ad0, L_0x77ec954401c8;
L_0x5c9aa62964b0 .array/port v0x5c9aa627eaf0, L_0x5c9aa6296590;
L_0x5c9aa6296590 .concat [ 4 2 0 0], L_0x5c9aa6295ad0, L_0x77ec95440210;
L_0x5c9aa6296680 .functor MUXZ 32, L_0x5c9aa62964b0, L_0x5c9aa6295850, L_0x5c9aa6296380, C4<>;
S_0x5c9aa627f0c0 .scope module, "srcbmux" "mux2" 10 42, 14 2 0, S_0x5c9aa6279570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c9aa627f250 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x5c9aa627f360_0 .net "d0", 31 0, L_0x5c9aa6296680;  alias, 1 drivers
v0x5c9aa627f470_0 .net "d1", 31 0, v0x5c9aa627a8b0_0;  alias, 1 drivers
v0x5c9aa627f540_0 .net "s", 0 0, L_0x5c9aa6283aa0;  alias, 1 drivers
v0x5c9aa627f660_0 .net "y", 31 0, L_0x5c9aa6296b40;  alias, 1 drivers
L_0x5c9aa6296b40 .functor MUXZ 32, L_0x5c9aa6296680, v0x5c9aa627a8b0_0, L_0x5c9aa6283aa0, C4<>;
S_0x5c9aa6281f00 .scope module, "dmem" "dmem" 4 18, 17 1 0, S_0x5c9aa62550d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5c9aa62974d0 .functor BUFZ 32, L_0x5c9aa6297340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9aa62820b0 .array "RAM", 0 63, 31 0;
v0x5c9aa6282170_0 .net *"_ivl_0", 31 0, L_0x5c9aa6297340;  1 drivers
v0x5c9aa6282250_0 .net *"_ivl_3", 29 0, L_0x5c9aa62973e0;  1 drivers
v0x5c9aa6282310_0 .net "a", 31 0, v0x5c9aa6279c10_0;  alias, 1 drivers
v0x5c9aa6282460_0 .net "clk", 0 0, v0x5c9aa6283650_0;  alias, 1 drivers
v0x5c9aa6282610_0 .net "rd", 31 0, L_0x5c9aa62974d0;  alias, 1 drivers
v0x5c9aa62826d0_0 .net "wd", 31 0, L_0x5c9aa6296680;  alias, 1 drivers
v0x5c9aa6282790_0 .net "we", 0 0, L_0x5c9aa62850b0;  alias, 1 drivers
L_0x5c9aa6297340 .array/port v0x5c9aa62820b0, L_0x5c9aa62973e0;
L_0x5c9aa62973e0 .part v0x5c9aa6279c10_0, 2, 30;
S_0x5c9aa62828d0 .scope module, "imem" "imem" 4 17, 18 1 0, S_0x5c9aa62550d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5c9aa62857d0 .functor BUFZ 32, L_0x5c9aa6297160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9aa6282a60 .array "RAM", 63 0, 31 0;
v0x5c9aa6282b40_0 .net *"_ivl_0", 31 0, L_0x5c9aa6297160;  1 drivers
v0x5c9aa6282c20_0 .net *"_ivl_3", 29 0, L_0x5c9aa6297200;  1 drivers
v0x5c9aa6282ce0_0 .net "a", 31 0, v0x5c9aa627c1e0_0;  alias, 1 drivers
v0x5c9aa6282e30_0 .net "rd", 31 0, L_0x5c9aa62857d0;  alias, 1 drivers
L_0x5c9aa6297160 .array/port v0x5c9aa6282a60, L_0x5c9aa6297200;
L_0x5c9aa6297200 .part v0x5c9aa627c1e0_0, 2, 30;
    .scope S_0x5c9aa6277380;
T_0 ;
    %wait E_0x5c9aa624f100;
    %load/vec4 v0x5c9aa6277e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5c9aa6277b20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5c9aa6277b20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0x5c9aa62785f0_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c9aa6277380;
T_1 ;
    %wait E_0x5c9aa624ec40;
    %load/vec4 v0x5c9aa62777f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5c9aa6277b20_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5c9aa6277b20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9aa6277a10_0, 4, 1;
    %load/vec4 v0x5c9aa6277b20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5c9aa62776f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c9aa62776f0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9aa6277a10_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9aa62776f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9aa6277a10_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c9aa6275e60;
T_2 ;
    %wait E_0x5c9aa624e780;
    %load/vec4 v0x5c9aa6276420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c9aa6276340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c9aa6276270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5c9aa62761b0_0;
    %assign/vec4 v0x5c9aa6276340_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c9aa6275690;
T_3 ;
    %wait E_0x5c9aa624e780;
    %load/vec4 v0x5c9aa6275cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c9aa6275bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c9aa6275b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c9aa6275a50_0;
    %assign/vec4 v0x5c9aa6275bd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c9aa62160b0;
T_4 ;
    %wait E_0x5c9aa6260670;
    %load/vec4 v0x5c9aa6260180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x5c9aa6275550_0;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x5c9aa6275550_0;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x5c9aa6275250_0;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x5c9aa6275250_0;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x5c9aa62753d0_0;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x5c9aa62753d0_0;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x5c9aa6275490_0;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x5c9aa6275490_0;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x5c9aa6275250_0;
    %load/vec4 v0x5c9aa6275550_0;
    %inv;
    %and;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x5c9aa6275250_0;
    %load/vec4 v0x5c9aa6275550_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x5c9aa6275310_0;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x5c9aa6275310_0;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x5c9aa6275550_0;
    %inv;
    %load/vec4 v0x5c9aa6275310_0;
    %and;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x5c9aa6275550_0;
    %inv;
    %load/vec4 v0x5c9aa6275310_0;
    %and;
    %inv;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9aa6250890_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c9aa627be50;
T_5 ;
    %wait E_0x5c9aa624e780;
    %load/vec4 v0x5c9aa627c2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c9aa627c1e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c9aa627c0f0_0;
    %assign/vec4 v0x5c9aa627c1e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c9aa627da40;
T_6 ;
    %wait E_0x5c9aa6260e00;
    %load/vec4 v0x5c9aa627ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5c9aa627eda0_0;
    %load/vec4 v0x5c9aa627ecc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c9aa627eaf0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c9aa627a670;
T_7 ;
    %wait E_0x5c9aa6260e40;
    %load/vec4 v0x5c9aa627a9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c9aa627a8b0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c9aa627aac0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c9aa627a8b0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5c9aa627aac0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c9aa627a8b0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5c9aa627aac0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x5c9aa627aac0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5c9aa627a8b0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c9aa6279770;
T_8 ;
    %wait E_0x5c9aa6260ec0;
    %load/vec4 v0x5c9aa62799d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9aa6279c10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279ea0_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x5c9aa6279f60_0;
    %pad/u 33;
    %load/vec4 v0x5c9aa627a040_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x5c9aa6279c10_0, 0, 32;
    %store/vec4 v0x5c9aa6279cd0_0, 0, 1;
    %load/vec4 v0x5c9aa6279f60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c9aa627a040_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.6, 4;
    %load/vec4 v0x5c9aa6279c10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c9aa6279f60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %store/vec4 v0x5c9aa6279ea0_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x5c9aa6279f60_0;
    %pad/u 33;
    %load/vec4 v0x5c9aa627a040_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x5c9aa6279c10_0, 0, 32;
    %store/vec4 v0x5c9aa6279cd0_0, 0, 1;
    %load/vec4 v0x5c9aa6279f60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c9aa627a040_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v0x5c9aa6279c10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c9aa6279f60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %store/vec4 v0x5c9aa6279ea0_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x5c9aa6279f60_0;
    %load/vec4 v0x5c9aa627a040_0;
    %and;
    %store/vec4 v0x5c9aa6279c10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279ea0_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x5c9aa6279f60_0;
    %load/vec4 v0x5c9aa627a040_0;
    %or;
    %store/vec4 v0x5c9aa6279c10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9aa6279ea0_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c9aa62828d0;
T_9 ;
    %vpi_call/w 18 7 "$readmemh", "memfile.dat", v0x5c9aa6282a60 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5c9aa6281f00;
T_10 ;
    %wait E_0x5c9aa6260e00;
    %load/vec4 v0x5c9aa6282790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5c9aa62826d0_0;
    %load/vec4 v0x5c9aa6282310_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c9aa62820b0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5c9aa62567f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c9aa62836f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c9aa62836f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c9aa6283650_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5c9aa62567f0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x5c9aa6283650_0;
    %inv;
    %store/vec4 v0x5c9aa6283650_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5c9aa62567f0;
T_13 ;
    %delay 10000, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5c9aa62820b0, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.0, 6;
    %vpi_call/w 3 25 "$display", "Test Passed: Memory[84] contains 7" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 27 "$display", "Test Failed: Memory[84] = %d, expected 7", &A<v0x5c9aa62820b0, 21> {0 0 0};
T_13.1 ;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./top.sv";
    "./cpu.sv";
    "./controller.sv";
    "./condlogic.sv";
    "./dflipen.sv";
    "./decoder.sv";
    "./datapath.sv";
    "./alu.sv";
    "./extender.sv";
    "./adder.sv";
    "./mux2.sv";
    "./dflip.sv";
    "./regfile.sv";
    "./dmem.sv";
    "./imem.sv";
